







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T224[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T225[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T226[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T227[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T228[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
.extern .shared .align 1 .b8 _ZN2at4cuda7my_smemE[];

.visible .entry _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .f32 %f<5>;
.reg .b32 %r<12>;
.reg .b64 %rd<47>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd22, [_ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB0_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd46, %rd4;

BB0_2:
mov.u64 %rd7, %rd46;
shl.b64 %rd23, %rd7, 2;
mov.u64 %rd24, _ZN2at4cuda7my_smemE;
add.s64 %rd25, %rd24, %rd23;
mov.u32 %r5, 0;
st.shared.u32 [%rd25], %r5;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd46, %rd8;
@%p3 bra BB0_2;

BB0_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r6, %ctaid.x;
mad.lo.s32 %r7, %r6, %r1, %r2;
cvt.u64.u32	%rd43, %r7;
setp.ge.s64	%p4, %rd43, %rd22;
@%p4 bra BB0_6;

ld.param.u64 %rd26, [%rd2];
ld.param.u64 %rd10, [%rd2+208];
ld.param.u64 %rd27, [%rd3];
ld.param.u64 %rd11, [%rd3+208];
cvta.to.global.u64 %rd12, %rd26;
cvta.to.global.u64 %rd13, %rd27;
mov.u32 %r8, %nctaid.x;
mul.lo.s32 %r9, %r8, %r1;
cvt.u64.u32	%rd14, %r9;

BB0_5:
mul.lo.s64 %rd28, %rd43, %rd10;
add.s64 %rd29, %rd12, %rd28;
ld.global.u8 %r10, [%rd29];
div.s32 %r11, %r10, %r3;
mul.wide.s32 %rd30, %r11, 4;
mov.u64 %rd31, _ZN2at4cuda7my_smemE;
add.s64 %rd32, %rd31, %rd30;
mul.lo.s64 %rd33, %rd43, %rd11;
shl.b64 %rd34, %rd33, 2;
add.s64 %rd35, %rd13, %rd34;
ld.global.f32 %f1, [%rd35];
atom.shared.add.f32 %f2, [%rd32], %f1;
add.s64 %rd43, %rd14, %rd43;
setp.lt.s64	%p5, %rd43, %rd22;
@%p5 bra BB0_5;

BB0_6:
setp.lt.s64	%p1, %rd4, %rd5;
bar.sync 0;
@!%p1 bra BB0_9;
bra.uni BB0_7;

BB0_7:
ld.param.u64 %rd36, [%rd1];
ld.param.u64 %rd17, [%rd1+208];
cvta.to.global.u64 %rd18, %rd36;
cvt.u64.u32	%rd19, %r1;
mov.u64 %rd45, %rd4;

BB0_8:
mul.lo.s64 %rd37, %rd45, %rd17;
shl.b64 %rd38, %rd37, 2;
add.s64 %rd39, %rd18, %rd38;
shl.b64 %rd40, %rd45, 2;
mov.u64 %rd41, _ZN2at4cuda7my_smemE;
add.s64 %rd42, %rd41, %rd40;
ld.shared.f32 %f3, [%rd42];
atom.global.add.f32 %f4, [%rd39], %f3;
add.s64 %rd45, %rd45, %rd19;
setp.lt.s64	%p6, %rd45, %rd5;
@%p6 bra BB0_8;

BB0_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .f32 %f<5>;
.reg .b32 %r<23>;
.reg .b64 %rd<77>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd39, [_ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd40, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd4, [%rd40];
ld.param.u64 %rd5, [%rd40+16];
ld.param.u64 %rd6, [%rd40+208];
ld.param.u64 %rd7, [%rd40+216];
ld.param.u64 %rd8, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd71, %r5;
setp.ge.s64	%p1, %rd71, %rd39;
@%p1 bra BB1_6;

ld.param.u64 %rd10, [%rd3+208];
ld.param.u64 %rd41, [%rd3];
ld.param.u64 %rd42, [%rd2];
cvta.to.global.u64 %rd11, %rd42;
cvta.to.global.u64 %rd12, %rd41;

BB1_2:
mul.lo.s64 %rd43, %rd71, %rd8;
add.s64 %rd44, %rd11, %rd43;
ld.global.u8 %r6, [%rd44];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd45, %r7;
cvt.u64.u32	%rd46, %r3;
mul.lo.s64 %rd47, %rd6, %rd46;
add.s64 %rd14, %rd45, %rd47;
or.b64 %rd48, %rd14, %rd5;
and.b64 %rd49, %rd48, -4294967296;
setp.eq.s64	%p2, %rd49, 0;
@%p2 bra BB1_4;
bra.uni BB1_3;

BB1_4:
cvt.u32.u64	%r9, %rd5;
cvt.u32.u64	%r10, %rd14;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd72, %r11;
cvt.u64.u32	%rd73, %r12;
bra.uni BB1_5;

BB1_3:
div.s64 %rd72, %rd14, %rd5;
rem.s64 %rd73, %rd14, %rd5;

BB1_5:
mul.lo.s64 %rd50, %rd6, %rd72;
mul.lo.s64 %rd51, %rd7, %rd73;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd4;
shl.b64 %rd54, %rd52, 2;
add.s64 %rd55, %rd53, %rd54;
mul.lo.s64 %rd56, %rd71, %rd10;
shl.b64 %rd57, %rd56, 2;
add.s64 %rd58, %rd12, %rd57;
ld.global.f32 %f1, [%rd58];
atom.global.add.f32 %f2, [%rd55], %f1;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd59, %r15;
add.s64 %rd71, %rd59, %rd71;
setp.lt.s64	%p3, %rd71, %rd39;
@%p3 bra BB1_2;

BB1_6:
cvt.u64.u32	%rd60, %r3;
mul.lo.s64 %rd22, %rd6, %rd60;
bar.sync 0;
or.b64 %rd61, %rd22, %rd5;
and.b64 %rd62, %rd61, -4294967296;
setp.eq.s64	%p4, %rd62, 0;
@%p4 bra BB1_8;

div.s64 %rd74, %rd22, %rd5;
rem.s64 %rd75, %rd22, %rd5;
bra.uni BB1_9;

BB1_8:
cvt.u32.u64	%r17, %rd5;
cvt.u32.u64	%r18, %rd22;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd74, %r19;
cvt.u64.u32	%rd75, %r20;

BB1_9:
ld.param.u64 %rd29, [%rd1];
ld.param.u64 %rd30, [%rd1+8];
ld.param.u64 %rd31, [%rd1+208];
mul.lo.s64 %rd63, %rd6, %rd74;
mul.lo.s64 %rd64, %rd7, %rd75;
add.s64 %rd32, %rd63, %rd64;
cvt.u64.u32	%rd76, %r4;
setp.ge.s64	%p5, %rd76, %rd30;
@%p5 bra BB1_12;

cvta.to.global.u64 %rd34, %rd29;
cvta.to.global.u64 %rd35, %rd4;
cvt.u64.u32	%rd36, %r2;

BB1_11:
mul.lo.s64 %rd65, %rd76, %rd31;
shl.b64 %rd66, %rd65, 2;
add.s64 %rd67, %rd34, %rd66;
add.s64 %rd68, %rd32, %rd76;
shl.b64 %rd69, %rd68, 2;
add.s64 %rd70, %rd35, %rd69;
ld.global.f32 %f3, [%rd70];
atom.global.add.f32 %f4, [%rd67], %f3;
add.s64 %rd76, %rd76, %rd36;
setp.lt.s64	%p6, %rd76, %rd30;
@%p6 bra BB1_11;

BB1_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<3>;
.reg .f32 %f<3>;
.reg .b32 %r<10>;
.reg .b64 %rd<28>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd14, [_ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd27, %r5;
setp.ge.s64	%p1, %rd27, %rd14;
@%p1 bra BB2_3;

ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd6, [%rd2+208];
ld.param.u64 %rd7, [%rd3+208];
ld.param.u64 %rd15, [%rd3];
ld.param.u64 %rd16, [%rd2];
cvta.to.global.u64 %rd8, %rd16;
ld.param.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd9, %rd17;
cvta.to.global.u64 %rd10, %rd15;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd11, %r7;

BB2_2:
mul.lo.s64 %rd18, %rd27, %rd6;
add.s64 %rd19, %rd8, %rd18;
ld.global.u8 %r8, [%rd19];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd20, %r9;
mul.lo.s64 %rd21, %rd20, %rd5;
shl.b64 %rd22, %rd21, 2;
add.s64 %rd23, %rd9, %rd22;
mul.lo.s64 %rd24, %rd27, %rd7;
shl.b64 %rd25, %rd24, 2;
add.s64 %rd26, %rd10, %rd25;
ld.global.f32 %f1, [%rd26];
atom.global.add.f32 %f2, [%rd23], %f1;
add.s64 %rd27, %rd11, %rd27;
setp.lt.s64	%p2, %rd27, %rd14;
@%p2 bra BB2_2;

BB2_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .f32 %f<4>;
.reg .b32 %r<12>;
.reg .b64 %rd<40>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB3_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd39, %rd3;

BB3_2:
mov.u64 %rd6, %rd39;
shl.b64 %rd20, %rd6, 2;
mov.u64 %rd21, _ZN2at4cuda7my_smemE;
add.s64 %rd22, %rd21, %rd20;
mov.u32 %r5, 0;
st.shared.u32 [%rd22], %r5;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd39, %rd7;
@%p3 bra BB3_2;

BB3_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r6, %ctaid.x;
mad.lo.s32 %r7, %r6, %r1, %r2;
cvt.u64.u32	%rd36, %r7;
setp.ge.s64	%p4, %rd36, %rd19;
@%p4 bra BB3_6;

ld.param.u64 %rd23, [%rd2];
ld.param.u64 %rd9, [%rd2+208];
cvta.to.global.u64 %rd10, %rd23;
mov.u32 %r8, %nctaid.x;
mul.lo.s32 %r9, %r8, %r1;
cvt.u64.u32	%rd11, %r9;

BB3_5:
mul.lo.s64 %rd24, %rd36, %rd9;
add.s64 %rd25, %rd10, %rd24;
ld.global.u8 %r10, [%rd25];
div.s32 %r11, %r10, %r3;
mul.wide.s32 %rd26, %r11, 4;
mov.u64 %rd27, _ZN2at4cuda7my_smemE;
add.s64 %rd28, %rd27, %rd26;
atom.shared.add.f32 %f1, [%rd28], 0f3F800000;
add.s64 %rd36, %rd11, %rd36;
setp.lt.s64	%p5, %rd36, %rd19;
@%p5 bra BB3_5;

BB3_6:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB3_9;
bra.uni BB3_7;

BB3_7:
ld.param.u64 %rd29, [%rd1];
ld.param.u64 %rd14, [%rd1+208];
cvta.to.global.u64 %rd15, %rd29;
cvt.u64.u32	%rd16, %r1;
mov.u64 %rd38, %rd3;

BB3_8:
mul.lo.s64 %rd30, %rd38, %rd14;
shl.b64 %rd31, %rd30, 2;
add.s64 %rd32, %rd15, %rd31;
shl.b64 %rd33, %rd38, 2;
mov.u64 %rd34, _ZN2at4cuda7my_smemE;
add.s64 %rd35, %rd34, %rd33;
ld.shared.f32 %f2, [%rd35];
atom.global.add.f32 %f3, [%rd32], %f2;
add.s64 %rd38, %rd38, %rd16;
setp.lt.s64	%p6, %rd38, %rd4;
@%p6 bra BB3_8;

BB3_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .f32 %f<4>;
.reg .b32 %r<23>;
.reg .b64 %rd<70>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd36, [_ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd37, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd3, [%rd37];
ld.param.u64 %rd4, [%rd37+16];
ld.param.u64 %rd5, [%rd37+208];
ld.param.u64 %rd6, [%rd37+216];
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd64, %r5;
setp.ge.s64	%p1, %rd64, %rd36;
@%p1 bra BB4_6;

ld.param.u64 %rd38, [%rd2];
cvta.to.global.u64 %rd9, %rd38;

BB4_2:
mul.lo.s64 %rd39, %rd64, %rd7;
add.s64 %rd40, %rd9, %rd39;
ld.global.u8 %r6, [%rd40];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd41, %r7;
cvt.u64.u32	%rd42, %r3;
mul.lo.s64 %rd43, %rd5, %rd42;
add.s64 %rd11, %rd41, %rd43;
or.b64 %rd44, %rd11, %rd4;
and.b64 %rd45, %rd44, -4294967296;
setp.eq.s64	%p2, %rd45, 0;
@%p2 bra BB4_4;
bra.uni BB4_3;

BB4_4:
cvt.u32.u64	%r9, %rd4;
cvt.u32.u64	%r10, %rd11;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd65, %r11;
cvt.u64.u32	%rd66, %r12;
bra.uni BB4_5;

BB4_3:
div.s64 %rd65, %rd11, %rd4;
rem.s64 %rd66, %rd11, %rd4;

BB4_5:
mul.lo.s64 %rd46, %rd5, %rd65;
mul.lo.s64 %rd47, %rd6, %rd66;
add.s64 %rd48, %rd46, %rd47;
cvta.to.global.u64 %rd49, %rd3;
shl.b64 %rd50, %rd48, 2;
add.s64 %rd51, %rd49, %rd50;
atom.global.add.f32 %f1, [%rd51], 0f3F800000;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd52, %r15;
add.s64 %rd64, %rd52, %rd64;
setp.lt.s64	%p3, %rd64, %rd36;
@%p3 bra BB4_2;

BB4_6:
cvt.u64.u32	%rd53, %r3;
mul.lo.s64 %rd19, %rd5, %rd53;
bar.sync 0;
or.b64 %rd54, %rd19, %rd4;
and.b64 %rd55, %rd54, -4294967296;
setp.eq.s64	%p4, %rd55, 0;
@%p4 bra BB4_8;

div.s64 %rd67, %rd19, %rd4;
rem.s64 %rd68, %rd19, %rd4;
bra.uni BB4_9;

BB4_8:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd19;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd67, %r19;
cvt.u64.u32	%rd68, %r20;

BB4_9:
ld.param.u64 %rd26, [%rd1];
ld.param.u64 %rd27, [%rd1+8];
ld.param.u64 %rd28, [%rd1+208];
mul.lo.s64 %rd56, %rd5, %rd67;
mul.lo.s64 %rd57, %rd6, %rd68;
add.s64 %rd29, %rd56, %rd57;
cvt.u64.u32	%rd69, %r4;
setp.ge.s64	%p5, %rd69, %rd27;
@%p5 bra BB4_12;

cvta.to.global.u64 %rd31, %rd26;
cvta.to.global.u64 %rd32, %rd3;
cvt.u64.u32	%rd33, %r2;

BB4_11:
mul.lo.s64 %rd58, %rd69, %rd28;
shl.b64 %rd59, %rd58, 2;
add.s64 %rd60, %rd31, %rd59;
add.s64 %rd61, %rd29, %rd69;
shl.b64 %rd62, %rd61, 2;
add.s64 %rd63, %rd32, %rd62;
ld.global.f32 %f2, [%rd63];
atom.global.add.f32 %f3, [%rd60], %f2;
add.s64 %rd69, %rd69, %rd33;
setp.lt.s64	%p6, %rd69, %rd27;
@%p6 bra BB4_11;

BB4_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<3>;
.reg .f32 %f<2>;
.reg .b32 %r<10>;
.reg .b64 %rd<21>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd11, [_ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd20, %r5;
setp.ge.s64	%p1, %rd20, %rd11;
@%p1 bra BB5_3;

ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd2+208];
ld.param.u64 %rd12, [%rd2];
cvta.to.global.u64 %rd6, %rd12;
ld.param.u64 %rd13, [%rd1];
cvta.to.global.u64 %rd7, %rd13;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd8, %r7;

BB5_2:
mul.lo.s64 %rd14, %rd20, %rd5;
add.s64 %rd15, %rd6, %rd14;
ld.global.u8 %r8, [%rd15];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd16, %r9;
mul.lo.s64 %rd17, %rd16, %rd4;
shl.b64 %rd18, %rd17, 2;
add.s64 %rd19, %rd7, %rd18;
atom.global.add.f32 %f1, [%rd19], 0f3F800000;
add.s64 %rd20, %rd8, %rd20;
setp.lt.s64	%p2, %rd20, %rd11;
@%p2 bra BB5_2;

BB5_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<9>;
.reg .b32 %r<15>;
.reg .b64 %rd<61>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd32, [_ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB6_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd56, %rd4;

BB6_2:
mov.u64 %rd7, %rd56;
shl.b64 %rd33, %rd7, 3;
mov.u64 %rd34, _ZN2at4cuda7my_smemE;
add.s64 %rd35, %rd34, %rd33;
mov.u64 %rd36, 0;
st.shared.u64 [%rd35], %rd36;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd56, %rd8;
@%p3 bra BB6_2;

BB6_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd57, %r6;
setp.ge.s64	%p4, %rd57, %rd32;
@%p4 bra BB6_8;

ld.param.u64 %rd37, [%rd2];
cvta.to.global.u64 %rd10, %rd37;
ld.param.u64 %rd11, [%rd2+208];
ld.param.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd12, %rd38;
ld.param.u64 %rd13, [%rd3+208];

BB6_5:
mul.lo.s64 %rd39, %rd57, %rd11;
add.s64 %rd40, %rd10, %rd39;
ld.global.u8 %r7, [%rd40];
div.s32 %r8, %r7, %r3;
mul.wide.s32 %rd41, %r8, 8;
mov.u64 %rd42, _ZN2at4cuda7my_smemE;
add.s64 %rd15, %rd42, %rd41;
mul.lo.s64 %rd43, %rd57, %rd13;
shl.b64 %rd44, %rd43, 3;
add.s64 %rd45, %rd12, %rd44;
ld.global.u64 %rd16, [%rd45];
ld.shared.u64 %rd58, [%rd15];

BB6_6:
mov.u64 %rd18, %rd58;
add.s64 %rd46, %rd18, %rd16;
atom.shared.cas.b64 %rd58, [%rd15], %rd18, %rd46;
setp.ne.s64	%p5, %rd18, %rd58;
@%p5 bra BB6_6;

mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r11, %r10, %r1;
cvt.u64.u32	%rd47, %r11;
add.s64 %rd57, %rd47, %rd57;
setp.lt.s64	%p6, %rd57, %rd32;
@%p6 bra BB6_5;

BB6_8:
cvt.u64.u32	%rd59, %r4;
setp.lt.s64	%p1, %rd59, %rd5;
bar.sync 0;
@!%p1 bra BB6_13;
bra.uni BB6_9;

BB6_9:
ld.param.u64 %rd49, [%rd1];
cvta.to.global.u64 %rd21, %rd49;
ld.param.u64 %rd22, [%rd1+208];
cvt.u64.u32	%rd23, %r1;

BB6_10:
mul.lo.s64 %rd50, %rd59, %rd22;
shl.b64 %rd51, %rd50, 3;
add.s64 %rd26, %rd21, %rd51;
shl.b64 %rd52, %rd59, 3;
mov.u64 %rd53, _ZN2at4cuda7my_smemE;
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd27, [%rd54];
ld.global.u64 %rd60, [%rd26];

BB6_11:
mov.u64 %rd29, %rd60;
add.s64 %rd55, %rd29, %rd27;
atom.global.cas.b64 %rd60, [%rd26], %rd29, %rd55;
setp.ne.s64	%p7, %rd29, %rd60;
@%p7 bra BB6_11;

add.s64 %rd59, %rd59, %rd23;
setp.lt.s64	%p8, %rd59, %rd5;
@%p8 bra BB6_10;

BB6_13:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<9>;
.reg .b32 %r<27>;
.reg .b64 %rd<89>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd47, [_ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd48, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd49, [%rd48];
cvta.to.global.u64 %rd4, %rd49;
ld.param.u64 %rd5, [%rd48+16];
ld.param.u64 %rd6, [%rd48+208];
ld.param.u64 %rd7, [%rd48+216];
ld.param.u64 %rd8, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd81, %r5;
setp.ge.s64	%p1, %rd81, %rd47;
@%p1 bra BB7_8;

ld.param.u64 %rd51, [%rd2];
cvta.to.global.u64 %rd9, %rd51;
ld.param.u64 %rd52, [%rd3];
cvta.to.global.u64 %rd10, %rd52;
ld.param.u64 %rd11, [%rd3+208];

BB7_2:
mul.lo.s64 %rd53, %rd81, %rd8;
add.s64 %rd54, %rd9, %rd53;
ld.global.u8 %r10, [%rd54];
div.s32 %r11, %r10, %r1;
cvt.s64.s32	%rd55, %r11;
cvt.u64.u32	%rd56, %r3;
mul.lo.s64 %rd57, %rd6, %rd56;
add.s64 %rd14, %rd55, %rd57;
or.b64 %rd58, %rd14, %rd5;
and.b64 %rd59, %rd58, -4294967296;
setp.eq.s64	%p2, %rd59, 0;
@%p2 bra BB7_4;
bra.uni BB7_3;

BB7_4:
cvt.u32.u64	%r13, %rd5;
cvt.u32.u64	%r14, %rd14;
div.u32 %r15, %r14, %r13;
rem.u32 %r16, %r14, %r13;
cvt.u64.u32	%rd82, %r15;
cvt.u64.u32	%rd83, %r16;
bra.uni BB7_5;

BB7_3:
div.s64 %rd82, %rd14, %rd5;
rem.s64 %rd83, %rd14, %rd5;

BB7_5:
mul.lo.s64 %rd60, %rd6, %rd82;
mul.lo.s64 %rd61, %rd7, %rd83;
add.s64 %rd62, %rd60, %rd61;
shl.b64 %rd63, %rd62, 3;
add.s64 %rd21, %rd4, %rd63;
mul.lo.s64 %rd64, %rd81, %rd11;
shl.b64 %rd65, %rd64, 3;
add.s64 %rd66, %rd10, %rd65;
ld.global.u64 %rd22, [%rd66];
ld.global.u64 %rd84, [%rd21];

BB7_6:
mov.u64 %rd24, %rd84;
add.s64 %rd67, %rd24, %rd22;
atom.global.cas.b64 %rd84, [%rd21], %rd24, %rd67;
setp.ne.s64	%p3, %rd24, %rd84;
@%p3 bra BB7_6;

mov.u32 %r18, %nctaid.x;
mul.lo.s32 %r19, %r18, %r2;
cvt.u64.u32	%rd68, %r19;
add.s64 %rd81, %rd68, %rd81;
setp.lt.s64	%p4, %rd81, %rd47;
@%p4 bra BB7_2;

BB7_8:
cvt.u64.u32	%rd69, %r3;
mul.lo.s64 %rd27, %rd6, %rd69;
bar.sync 0;
or.b64 %rd70, %rd27, %rd5;
and.b64 %rd71, %rd70, -4294967296;
setp.eq.s64	%p5, %rd71, 0;
@%p5 bra BB7_10;

div.s64 %rd85, %rd27, %rd5;
rem.s64 %rd86, %rd27, %rd5;
bra.uni BB7_11;

BB7_10:
cvt.u32.u64	%r21, %rd5;
cvt.u32.u64	%r22, %rd27;
div.u32 %r23, %r22, %r21;
rem.u32 %r24, %r22, %r21;
cvt.u64.u32	%rd85, %r23;
cvt.u64.u32	%rd86, %r24;

BB7_11:
ld.param.u64 %rd72, [%rd1];
cvta.to.global.u64 %rd34, %rd72;
ld.param.u64 %rd35, [%rd1+8];
ld.param.u64 %rd36, [%rd1+208];
mul.lo.s64 %rd73, %rd6, %rd85;
mul.lo.s64 %rd74, %rd7, %rd86;
add.s64 %rd37, %rd73, %rd74;
cvt.u64.u32	%rd87, %r4;
setp.ge.s64	%p6, %rd87, %rd35;
@%p6 bra BB7_16;

cvt.u64.u32	%rd39, %r2;

BB7_13:
mul.lo.s64 %rd75, %rd87, %rd36;
shl.b64 %rd76, %rd75, 3;
add.s64 %rd41, %rd34, %rd76;
add.s64 %rd77, %rd37, %rd87;
shl.b64 %rd78, %rd77, 3;
add.s64 %rd79, %rd4, %rd78;
ld.global.u64 %rd42, [%rd79];
ld.global.u64 %rd88, [%rd41];

BB7_14:
mov.u64 %rd44, %rd88;
add.s64 %rd80, %rd44, %rd42;
atom.global.cas.b64 %rd88, [%rd41], %rd44, %rd80;
setp.ne.s64	%p7, %rd44, %rd88;
@%p7 bra BB7_14;

add.s64 %rd87, %rd87, %rd39;
setp.lt.s64	%p8, %rd87, %rd35;
@%p8 bra BB7_13;

BB7_16:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<4>;
.reg .b32 %r<10>;
.reg .b64 %rd<34>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd32, %r5;
setp.ge.s64	%p1, %rd32, %rd19;
@%p1 bra BB8_5;

ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd5, %rd20;
ld.param.u64 %rd6, [%rd1+208];
ld.param.u64 %rd21, [%rd2];
cvta.to.global.u64 %rd7, %rd21;
ld.param.u64 %rd8, [%rd2+208];
ld.param.u64 %rd22, [%rd3];
cvta.to.global.u64 %rd9, %rd22;
ld.param.u64 %rd10, [%rd3+208];
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd11, %r7;

BB8_2:
mul.lo.s64 %rd23, %rd32, %rd8;
add.s64 %rd24, %rd7, %rd23;
ld.global.u8 %r8, [%rd24];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd25, %r9;
mul.lo.s64 %rd26, %rd25, %rd6;
shl.b64 %rd27, %rd26, 3;
add.s64 %rd13, %rd5, %rd27;
mul.lo.s64 %rd28, %rd32, %rd10;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd30, %rd9, %rd29;
ld.global.u64 %rd14, [%rd30];
ld.global.u64 %rd33, [%rd13];

BB8_3:
mov.u64 %rd16, %rd33;
add.s64 %rd31, %rd16, %rd14;
atom.global.cas.b64 %rd33, [%rd13], %rd16, %rd31;
setp.ne.s64	%p2, %rd16, %rd33;
@%p2 bra BB8_3;

add.s64 %rd32, %rd11, %rd32;
setp.lt.s64	%p3, %rd32, %rd19;
@%p3 bra BB8_2;

BB8_5:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<9>;
.reg .b32 %r<11>;
.reg .b64 %rd<52>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd28, [_ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB9_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd50, %rd3;

BB9_2:
mov.u64 %rd6, %rd50;
shl.b64 %rd29, %rd6, 3;
mov.u64 %rd30, _ZN2at4cuda7my_smemE;
add.s64 %rd31, %rd30, %rd29;
mov.u64 %rd32, 0;
st.shared.u64 [%rd31], %rd32;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd50, %rd7;
@%p3 bra BB9_2;

BB9_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd46, %r6;
setp.ge.s64	%p4, %rd46, %rd28;
@%p4 bra BB9_8;

ld.param.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd9, %rd33;
ld.param.u64 %rd10, [%rd2+208];
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd11, %r8;

BB9_5:
mul.lo.s64 %rd34, %rd46, %rd10;
add.s64 %rd35, %rd9, %rd34;
ld.global.u8 %r9, [%rd35];
div.s32 %r10, %r9, %r3;
mul.wide.s32 %rd36, %r10, 8;
mov.u64 %rd37, _ZN2at4cuda7my_smemE;
add.s64 %rd13, %rd37, %rd36;
ld.shared.u64 %rd47, [%rd13];

BB9_6:
mov.u64 %rd15, %rd47;
add.s64 %rd38, %rd15, 1;
atom.shared.cas.b64 %rd47, [%rd13], %rd15, %rd38;
setp.ne.s64	%p5, %rd15, %rd47;
@%p5 bra BB9_6;

add.s64 %rd46, %rd11, %rd46;
setp.lt.s64	%p6, %rd46, %rd28;
@%p6 bra BB9_5;

BB9_8:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB9_13;
bra.uni BB9_9;

BB9_9:
ld.param.u64 %rd39, [%rd1];
cvta.to.global.u64 %rd18, %rd39;
ld.param.u64 %rd19, [%rd1+208];
cvt.u64.u32	%rd20, %r1;
mov.u64 %rd49, %rd3;

BB9_10:
mul.lo.s64 %rd40, %rd49, %rd19;
shl.b64 %rd41, %rd40, 3;
add.s64 %rd22, %rd18, %rd41;
shl.b64 %rd42, %rd49, 3;
mov.u64 %rd43, _ZN2at4cuda7my_smemE;
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd23, [%rd44];
ld.global.u64 %rd51, [%rd22];

BB9_11:
mov.u64 %rd25, %rd51;
add.s64 %rd45, %rd25, %rd23;
atom.global.cas.b64 %rd51, [%rd22], %rd25, %rd45;
setp.ne.s64	%p7, %rd25, %rd51;
@%p7 bra BB9_11;

add.s64 %rd49, %rd49, %rd20;
setp.lt.s64	%p8, %rd49, %rd4;
@%p8 bra BB9_10;

BB9_13:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<9>;
.reg .b32 %r<27>;
.reg .b64 %rd<81>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd43, [_ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd44, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd45, [%rd44];
cvta.to.global.u64 %rd3, %rd45;
ld.param.u64 %rd4, [%rd44+16];
ld.param.u64 %rd5, [%rd44+208];
ld.param.u64 %rd6, [%rd44+216];
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd73, %r5;
setp.ge.s64	%p1, %rd73, %rd43;
@%p1 bra BB10_8;

ld.param.u64 %rd47, [%rd2];
cvta.to.global.u64 %rd8, %rd47;

BB10_2:
mul.lo.s64 %rd48, %rd73, %rd7;
add.s64 %rd49, %rd8, %rd48;
ld.global.u8 %r10, [%rd49];
div.s32 %r11, %r10, %r1;
cvt.s64.s32	%rd50, %r11;
cvt.u64.u32	%rd51, %r3;
mul.lo.s64 %rd52, %rd5, %rd51;
add.s64 %rd11, %rd50, %rd52;
or.b64 %rd53, %rd11, %rd4;
and.b64 %rd54, %rd53, -4294967296;
setp.eq.s64	%p2, %rd54, 0;
@%p2 bra BB10_4;
bra.uni BB10_3;

BB10_4:
cvt.u32.u64	%r13, %rd4;
cvt.u32.u64	%r14, %rd11;
div.u32 %r15, %r14, %r13;
rem.u32 %r16, %r14, %r13;
cvt.u64.u32	%rd74, %r15;
cvt.u64.u32	%rd75, %r16;
bra.uni BB10_5;

BB10_3:
div.s64 %rd74, %rd11, %rd4;
rem.s64 %rd75, %rd11, %rd4;

BB10_5:
mul.lo.s64 %rd55, %rd5, %rd74;
mul.lo.s64 %rd56, %rd6, %rd75;
add.s64 %rd57, %rd55, %rd56;
shl.b64 %rd58, %rd57, 3;
add.s64 %rd18, %rd3, %rd58;
ld.global.u64 %rd76, [%rd18];

BB10_6:
mov.u64 %rd20, %rd76;
add.s64 %rd59, %rd20, 1;
atom.global.cas.b64 %rd76, [%rd18], %rd20, %rd59;
setp.ne.s64	%p3, %rd20, %rd76;
@%p3 bra BB10_6;

mov.u32 %r18, %nctaid.x;
mul.lo.s32 %r19, %r18, %r2;
cvt.u64.u32	%rd60, %r19;
add.s64 %rd73, %rd60, %rd73;
setp.lt.s64	%p4, %rd73, %rd43;
@%p4 bra BB10_2;

BB10_8:
cvt.u64.u32	%rd61, %r3;
mul.lo.s64 %rd23, %rd5, %rd61;
bar.sync 0;
or.b64 %rd62, %rd23, %rd4;
and.b64 %rd63, %rd62, -4294967296;
setp.eq.s64	%p5, %rd63, 0;
@%p5 bra BB10_10;

div.s64 %rd77, %rd23, %rd4;
rem.s64 %rd78, %rd23, %rd4;
bra.uni BB10_11;

BB10_10:
cvt.u32.u64	%r21, %rd4;
cvt.u32.u64	%r22, %rd23;
div.u32 %r23, %r22, %r21;
rem.u32 %r24, %r22, %r21;
cvt.u64.u32	%rd77, %r23;
cvt.u64.u32	%rd78, %r24;

BB10_11:
ld.param.u64 %rd64, [%rd1];
cvta.to.global.u64 %rd30, %rd64;
ld.param.u64 %rd31, [%rd1+8];
ld.param.u64 %rd32, [%rd1+208];
mul.lo.s64 %rd65, %rd5, %rd77;
mul.lo.s64 %rd66, %rd6, %rd78;
add.s64 %rd33, %rd65, %rd66;
cvt.u64.u32	%rd79, %r4;
setp.ge.s64	%p6, %rd79, %rd31;
@%p6 bra BB10_16;

cvt.u64.u32	%rd35, %r2;

BB10_13:
mul.lo.s64 %rd67, %rd79, %rd32;
shl.b64 %rd68, %rd67, 3;
add.s64 %rd37, %rd30, %rd68;
add.s64 %rd69, %rd33, %rd79;
shl.b64 %rd70, %rd69, 3;
add.s64 %rd71, %rd3, %rd70;
ld.global.u64 %rd38, [%rd71];
ld.global.u64 %rd80, [%rd37];

BB10_14:
mov.u64 %rd40, %rd80;
add.s64 %rd72, %rd40, %rd38;
atom.global.cas.b64 %rd80, [%rd37], %rd40, %rd72;
setp.ne.s64	%p7, %rd40, %rd80;
@%p7 bra BB10_14;

add.s64 %rd79, %rd79, %rd35;
setp.lt.s64	%p8, %rd79, %rd31;
@%p8 bra BB10_13;

BB10_16:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<4>;
.reg .b32 %r<10>;
.reg .b64 %rd<26>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd15, [_ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlhLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlhLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd24, %r5;
setp.ge.s64	%p1, %rd24, %rd15;
@%p1 bra BB11_5;

ld.param.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd17, [%rd2];
cvta.to.global.u64 %rd6, %rd17;
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd8, %r7;

BB11_2:
mul.lo.s64 %rd18, %rd24, %rd7;
add.s64 %rd19, %rd6, %rd18;
ld.global.u8 %r8, [%rd19];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd20, %r9;
mul.lo.s64 %rd21, %rd20, %rd5;
shl.b64 %rd22, %rd21, 3;
add.s64 %rd10, %rd4, %rd22;
ld.global.u64 %rd25, [%rd10];

BB11_3:
mov.u64 %rd12, %rd25;
add.s64 %rd23, %rd12, 1;
atom.global.cas.b64 %rd25, [%rd10], %rd12, %rd23;
setp.ne.s64	%p2, %rd12, %rd25;
@%p2 bra BB11_3;

add.s64 %rd24, %rd8, %rd24;
setp.lt.s64	%p3, %rd24, %rd15;
@%p3 bra BB11_2;

BB11_5:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .b32 %r<11>;
.reg .f64 %fd<5>;
.reg .b64 %rd<48>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd22, [_ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB12_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd47, %rd4;

BB12_2:
mov.u64 %rd7, %rd47;
shl.b64 %rd23, %rd7, 3;
mov.u64 %rd24, _ZN2at4cuda7my_smemE;
add.s64 %rd25, %rd24, %rd23;
mov.u64 %rd26, 0;
st.shared.u64 [%rd25], %rd26;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd47, %rd8;
@%p3 bra BB12_2;

BB12_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd44, %r6;
setp.ge.s64	%p4, %rd44, %rd22;
@%p4 bra BB12_6;

ld.param.u64 %rd27, [%rd2];
ld.param.u64 %rd10, [%rd2+208];
ld.param.u64 %rd28, [%rd3];
ld.param.u64 %rd11, [%rd3+208];
cvta.to.global.u64 %rd12, %rd27;
cvta.to.global.u64 %rd13, %rd28;
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd14, %r8;

BB12_5:
mul.lo.s64 %rd29, %rd44, %rd10;
add.s64 %rd30, %rd12, %rd29;
ld.global.u8 %r9, [%rd30];
div.s32 %r10, %r9, %r3;
mul.wide.s32 %rd31, %r10, 8;
mov.u64 %rd32, _ZN2at4cuda7my_smemE;
add.s64 %rd33, %rd32, %rd31;
mul.lo.s64 %rd34, %rd44, %rd11;
shl.b64 %rd35, %rd34, 3;
add.s64 %rd36, %rd13, %rd35;
ld.global.f64 %fd1, [%rd36];
atom.shared.add.f64 %fd2, [%rd33], %fd1;
add.s64 %rd44, %rd14, %rd44;
setp.lt.s64	%p5, %rd44, %rd22;
@%p5 bra BB12_5;

BB12_6:
setp.lt.s64	%p1, %rd4, %rd5;
bar.sync 0;
@!%p1 bra BB12_9;
bra.uni BB12_7;

BB12_7:
ld.param.u64 %rd37, [%rd1];
ld.param.u64 %rd17, [%rd1+208];
cvta.to.global.u64 %rd18, %rd37;
cvt.u64.u32	%rd19, %r1;
mov.u64 %rd46, %rd4;

BB12_8:
mul.lo.s64 %rd38, %rd46, %rd17;
shl.b64 %rd39, %rd38, 3;
add.s64 %rd40, %rd18, %rd39;
shl.b64 %rd41, %rd46, 3;
mov.u64 %rd42, _ZN2at4cuda7my_smemE;
add.s64 %rd43, %rd42, %rd41;
ld.shared.f64 %fd3, [%rd43];
atom.global.add.f64 %fd4, [%rd40], %fd3;
add.s64 %rd46, %rd46, %rd19;
setp.lt.s64	%p6, %rd46, %rd5;
@%p6 bra BB12_8;

BB12_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .b32 %r<23>;
.reg .f64 %fd<5>;
.reg .b64 %rd<77>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd39, [_ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd40, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd4, [%rd40];
ld.param.u64 %rd5, [%rd40+16];
ld.param.u64 %rd6, [%rd40+208];
ld.param.u64 %rd7, [%rd40+216];
ld.param.u64 %rd8, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd71, %r5;
setp.ge.s64	%p1, %rd71, %rd39;
@%p1 bra BB13_6;

ld.param.u64 %rd10, [%rd3+208];
ld.param.u64 %rd41, [%rd3];
ld.param.u64 %rd42, [%rd2];
cvta.to.global.u64 %rd11, %rd42;
cvta.to.global.u64 %rd12, %rd41;

BB13_2:
mul.lo.s64 %rd43, %rd71, %rd8;
add.s64 %rd44, %rd11, %rd43;
ld.global.u8 %r6, [%rd44];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd45, %r7;
cvt.u64.u32	%rd46, %r3;
mul.lo.s64 %rd47, %rd6, %rd46;
add.s64 %rd14, %rd45, %rd47;
or.b64 %rd48, %rd14, %rd5;
and.b64 %rd49, %rd48, -4294967296;
setp.eq.s64	%p2, %rd49, 0;
@%p2 bra BB13_4;
bra.uni BB13_3;

BB13_4:
cvt.u32.u64	%r9, %rd5;
cvt.u32.u64	%r10, %rd14;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd72, %r11;
cvt.u64.u32	%rd73, %r12;
bra.uni BB13_5;

BB13_3:
div.s64 %rd72, %rd14, %rd5;
rem.s64 %rd73, %rd14, %rd5;

BB13_5:
mul.lo.s64 %rd50, %rd6, %rd72;
mul.lo.s64 %rd51, %rd7, %rd73;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd4;
shl.b64 %rd54, %rd52, 3;
add.s64 %rd55, %rd53, %rd54;
mul.lo.s64 %rd56, %rd71, %rd10;
shl.b64 %rd57, %rd56, 3;
add.s64 %rd58, %rd12, %rd57;
ld.global.f64 %fd1, [%rd58];
atom.global.add.f64 %fd2, [%rd55], %fd1;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd59, %r15;
add.s64 %rd71, %rd59, %rd71;
setp.lt.s64	%p3, %rd71, %rd39;
@%p3 bra BB13_2;

BB13_6:
cvt.u64.u32	%rd60, %r3;
mul.lo.s64 %rd22, %rd6, %rd60;
bar.sync 0;
or.b64 %rd61, %rd22, %rd5;
and.b64 %rd62, %rd61, -4294967296;
setp.eq.s64	%p4, %rd62, 0;
@%p4 bra BB13_8;

div.s64 %rd74, %rd22, %rd5;
rem.s64 %rd75, %rd22, %rd5;
bra.uni BB13_9;

BB13_8:
cvt.u32.u64	%r17, %rd5;
cvt.u32.u64	%r18, %rd22;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd74, %r19;
cvt.u64.u32	%rd75, %r20;

BB13_9:
ld.param.u64 %rd29, [%rd1];
ld.param.u64 %rd30, [%rd1+8];
ld.param.u64 %rd31, [%rd1+208];
mul.lo.s64 %rd63, %rd6, %rd74;
mul.lo.s64 %rd64, %rd7, %rd75;
add.s64 %rd32, %rd63, %rd64;
cvt.u64.u32	%rd76, %r4;
setp.ge.s64	%p5, %rd76, %rd30;
@%p5 bra BB13_12;

cvta.to.global.u64 %rd34, %rd29;
cvta.to.global.u64 %rd35, %rd4;
cvt.u64.u32	%rd36, %r2;

BB13_11:
mul.lo.s64 %rd65, %rd76, %rd31;
shl.b64 %rd66, %rd65, 3;
add.s64 %rd67, %rd34, %rd66;
add.s64 %rd68, %rd32, %rd76;
shl.b64 %rd69, %rd68, 3;
add.s64 %rd70, %rd35, %rd69;
ld.global.f64 %fd3, [%rd70];
atom.global.add.f64 %fd4, [%rd67], %fd3;
add.s64 %rd76, %rd76, %rd36;
setp.lt.s64	%p6, %rd76, %rd30;
@%p6 bra BB13_11;

BB13_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<3>;
.reg .b32 %r<10>;
.reg .f64 %fd<3>;
.reg .b64 %rd<28>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd14, [_ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd27, %r5;
setp.ge.s64	%p1, %rd27, %rd14;
@%p1 bra BB14_3;

ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd6, [%rd2+208];
ld.param.u64 %rd7, [%rd3+208];
ld.param.u64 %rd15, [%rd3];
ld.param.u64 %rd16, [%rd2];
cvta.to.global.u64 %rd8, %rd16;
ld.param.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd9, %rd17;
cvta.to.global.u64 %rd10, %rd15;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd11, %r7;

BB14_2:
mul.lo.s64 %rd18, %rd27, %rd6;
add.s64 %rd19, %rd8, %rd18;
ld.global.u8 %r8, [%rd19];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd20, %r9;
mul.lo.s64 %rd21, %rd20, %rd5;
shl.b64 %rd22, %rd21, 3;
add.s64 %rd23, %rd9, %rd22;
mul.lo.s64 %rd24, %rd27, %rd7;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd26, %rd10, %rd25;
ld.global.f64 %fd1, [%rd26];
atom.global.add.f64 %fd2, [%rd23], %fd1;
add.s64 %rd27, %rd11, %rd27;
setp.lt.s64	%p2, %rd27, %rd14;
@%p2 bra BB14_2;

BB14_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<11>;
.reg .f64 %fd<4>;
.reg .b64 %rd<41>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB15_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd40, %rd3;

BB15_2:
mov.u64 %rd6, %rd40;
shl.b64 %rd20, %rd6, 3;
mov.u64 %rd21, _ZN2at4cuda7my_smemE;
add.s64 %rd22, %rd21, %rd20;
mov.u64 %rd23, 0;
st.shared.u64 [%rd22], %rd23;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd40, %rd7;
@%p3 bra BB15_2;

BB15_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd37, %r6;
setp.ge.s64	%p4, %rd37, %rd19;
@%p4 bra BB15_6;

ld.param.u64 %rd24, [%rd2];
ld.param.u64 %rd9, [%rd2+208];
cvta.to.global.u64 %rd10, %rd24;
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd11, %r8;

BB15_5:
mul.lo.s64 %rd25, %rd37, %rd9;
add.s64 %rd26, %rd10, %rd25;
ld.global.u8 %r9, [%rd26];
div.s32 %r10, %r9, %r3;
mul.wide.s32 %rd27, %r10, 8;
mov.u64 %rd28, _ZN2at4cuda7my_smemE;
add.s64 %rd29, %rd28, %rd27;
atom.shared.add.f64 %fd1, [%rd29], 0d3FF0000000000000;
add.s64 %rd37, %rd11, %rd37;
setp.lt.s64	%p5, %rd37, %rd19;
@%p5 bra BB15_5;

BB15_6:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB15_9;
bra.uni BB15_7;

BB15_7:
ld.param.u64 %rd30, [%rd1];
ld.param.u64 %rd14, [%rd1+208];
cvta.to.global.u64 %rd15, %rd30;
cvt.u64.u32	%rd16, %r1;
mov.u64 %rd39, %rd3;

BB15_8:
mul.lo.s64 %rd31, %rd39, %rd14;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd33, %rd15, %rd32;
shl.b64 %rd34, %rd39, 3;
mov.u64 %rd35, _ZN2at4cuda7my_smemE;
add.s64 %rd36, %rd35, %rd34;
ld.shared.f64 %fd2, [%rd36];
atom.global.add.f64 %fd3, [%rd33], %fd2;
add.s64 %rd39, %rd39, %rd16;
setp.lt.s64	%p6, %rd39, %rd4;
@%p6 bra BB15_8;

BB15_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<23>;
.reg .f64 %fd<4>;
.reg .b64 %rd<70>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd36, [_ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd37, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd3, [%rd37];
ld.param.u64 %rd4, [%rd37+16];
ld.param.u64 %rd5, [%rd37+208];
ld.param.u64 %rd6, [%rd37+216];
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd64, %r5;
setp.ge.s64	%p1, %rd64, %rd36;
@%p1 bra BB16_6;

ld.param.u64 %rd38, [%rd2];
cvta.to.global.u64 %rd9, %rd38;

BB16_2:
mul.lo.s64 %rd39, %rd64, %rd7;
add.s64 %rd40, %rd9, %rd39;
ld.global.u8 %r6, [%rd40];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd41, %r7;
cvt.u64.u32	%rd42, %r3;
mul.lo.s64 %rd43, %rd5, %rd42;
add.s64 %rd11, %rd41, %rd43;
or.b64 %rd44, %rd11, %rd4;
and.b64 %rd45, %rd44, -4294967296;
setp.eq.s64	%p2, %rd45, 0;
@%p2 bra BB16_4;
bra.uni BB16_3;

BB16_4:
cvt.u32.u64	%r9, %rd4;
cvt.u32.u64	%r10, %rd11;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd65, %r11;
cvt.u64.u32	%rd66, %r12;
bra.uni BB16_5;

BB16_3:
div.s64 %rd65, %rd11, %rd4;
rem.s64 %rd66, %rd11, %rd4;

BB16_5:
mul.lo.s64 %rd46, %rd5, %rd65;
mul.lo.s64 %rd47, %rd6, %rd66;
add.s64 %rd48, %rd46, %rd47;
cvta.to.global.u64 %rd49, %rd3;
shl.b64 %rd50, %rd48, 3;
add.s64 %rd51, %rd49, %rd50;
atom.global.add.f64 %fd1, [%rd51], 0d3FF0000000000000;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd52, %r15;
add.s64 %rd64, %rd52, %rd64;
setp.lt.s64	%p3, %rd64, %rd36;
@%p3 bra BB16_2;

BB16_6:
cvt.u64.u32	%rd53, %r3;
mul.lo.s64 %rd19, %rd5, %rd53;
bar.sync 0;
or.b64 %rd54, %rd19, %rd4;
and.b64 %rd55, %rd54, -4294967296;
setp.eq.s64	%p4, %rd55, 0;
@%p4 bra BB16_8;

div.s64 %rd67, %rd19, %rd4;
rem.s64 %rd68, %rd19, %rd4;
bra.uni BB16_9;

BB16_8:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd19;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd67, %r19;
cvt.u64.u32	%rd68, %r20;

BB16_9:
ld.param.u64 %rd26, [%rd1];
ld.param.u64 %rd27, [%rd1+8];
ld.param.u64 %rd28, [%rd1+208];
mul.lo.s64 %rd56, %rd5, %rd67;
mul.lo.s64 %rd57, %rd6, %rd68;
add.s64 %rd29, %rd56, %rd57;
cvt.u64.u32	%rd69, %r4;
setp.ge.s64	%p5, %rd69, %rd27;
@%p5 bra BB16_12;

cvta.to.global.u64 %rd31, %rd26;
cvta.to.global.u64 %rd32, %rd3;
cvt.u64.u32	%rd33, %r2;

BB16_11:
mul.lo.s64 %rd58, %rd69, %rd28;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd60, %rd31, %rd59;
add.s64 %rd61, %rd29, %rd69;
shl.b64 %rd62, %rd61, 3;
add.s64 %rd63, %rd32, %rd62;
ld.global.f64 %fd2, [%rd63];
atom.global.add.f64 %fd3, [%rd60], %fd2;
add.s64 %rd69, %rd69, %rd33;
setp.lt.s64	%p6, %rd69, %rd27;
@%p6 bra BB16_11;

BB16_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<10>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd11, [_ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdhlLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdhLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdhLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd20, %r5;
setp.ge.s64	%p1, %rd20, %rd11;
@%p1 bra BB17_3;

ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd2+208];
ld.param.u64 %rd12, [%rd2];
cvta.to.global.u64 %rd6, %rd12;
ld.param.u64 %rd13, [%rd1];
cvta.to.global.u64 %rd7, %rd13;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd8, %r7;

BB17_2:
mul.lo.s64 %rd14, %rd20, %rd5;
add.s64 %rd15, %rd6, %rd14;
ld.global.u8 %r8, [%rd15];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd16, %r9;
mul.lo.s64 %rd17, %rd16, %rd4;
shl.b64 %rd18, %rd17, 3;
add.s64 %rd19, %rd7, %rd18;
atom.global.add.f64 %fd1, [%rd19], 0d3FF0000000000000;
add.s64 %rd20, %rd8, %rd20;
setp.lt.s64	%p2, %rd20, %rd11;
@%p2 bra BB17_2;

BB17_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .f32 %f<5>;
.reg .b32 %r<12>;
.reg .b64 %rd<47>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd22, [_ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB18_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd46, %rd4;

BB18_2:
mov.u64 %rd7, %rd46;
shl.b64 %rd23, %rd7, 2;
mov.u64 %rd24, _ZN2at4cuda7my_smemE;
add.s64 %rd25, %rd24, %rd23;
mov.u32 %r5, 0;
st.shared.u32 [%rd25], %r5;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd46, %rd8;
@%p3 bra BB18_2;

BB18_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r6, %ctaid.x;
mad.lo.s32 %r7, %r6, %r1, %r2;
cvt.u64.u32	%rd43, %r7;
setp.ge.s64	%p4, %rd43, %rd22;
@%p4 bra BB18_6;

ld.param.u64 %rd26, [%rd2];
ld.param.u64 %rd10, [%rd2+208];
ld.param.u64 %rd27, [%rd3];
ld.param.u64 %rd11, [%rd3+208];
cvta.to.global.u64 %rd12, %rd26;
cvta.to.global.u64 %rd13, %rd27;
mov.u32 %r8, %nctaid.x;
mul.lo.s32 %r9, %r8, %r1;
cvt.u64.u32	%rd14, %r9;

BB18_5:
mul.lo.s64 %rd28, %rd43, %rd10;
add.s64 %rd29, %rd12, %rd28;
ld.global.s8 %r10, [%rd29];
div.s32 %r11, %r10, %r3;
mul.wide.s32 %rd30, %r11, 4;
mov.u64 %rd31, _ZN2at4cuda7my_smemE;
add.s64 %rd32, %rd31, %rd30;
mul.lo.s64 %rd33, %rd43, %rd11;
shl.b64 %rd34, %rd33, 2;
add.s64 %rd35, %rd13, %rd34;
ld.global.f32 %f1, [%rd35];
atom.shared.add.f32 %f2, [%rd32], %f1;
add.s64 %rd43, %rd14, %rd43;
setp.lt.s64	%p5, %rd43, %rd22;
@%p5 bra BB18_5;

BB18_6:
setp.lt.s64	%p1, %rd4, %rd5;
bar.sync 0;
@!%p1 bra BB18_9;
bra.uni BB18_7;

BB18_7:
ld.param.u64 %rd36, [%rd1];
ld.param.u64 %rd17, [%rd1+208];
cvta.to.global.u64 %rd18, %rd36;
cvt.u64.u32	%rd19, %r1;
mov.u64 %rd45, %rd4;

BB18_8:
mul.lo.s64 %rd37, %rd45, %rd17;
shl.b64 %rd38, %rd37, 2;
add.s64 %rd39, %rd18, %rd38;
shl.b64 %rd40, %rd45, 2;
mov.u64 %rd41, _ZN2at4cuda7my_smemE;
add.s64 %rd42, %rd41, %rd40;
ld.shared.f32 %f3, [%rd42];
atom.global.add.f32 %f4, [%rd39], %f3;
add.s64 %rd45, %rd45, %rd19;
setp.lt.s64	%p6, %rd45, %rd5;
@%p6 bra BB18_8;

BB18_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .f32 %f<5>;
.reg .b32 %r<23>;
.reg .b64 %rd<77>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd39, [_ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd40, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd4, [%rd40];
ld.param.u64 %rd5, [%rd40+16];
ld.param.u64 %rd6, [%rd40+208];
ld.param.u64 %rd7, [%rd40+216];
ld.param.u64 %rd8, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd71, %r5;
setp.ge.s64	%p1, %rd71, %rd39;
@%p1 bra BB19_6;

ld.param.u64 %rd10, [%rd3+208];
ld.param.u64 %rd41, [%rd3];
ld.param.u64 %rd42, [%rd2];
cvta.to.global.u64 %rd11, %rd42;
cvta.to.global.u64 %rd12, %rd41;

BB19_2:
mul.lo.s64 %rd43, %rd71, %rd8;
add.s64 %rd44, %rd11, %rd43;
ld.global.s8 %r6, [%rd44];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd45, %r7;
cvt.u64.u32	%rd46, %r3;
mul.lo.s64 %rd47, %rd6, %rd46;
add.s64 %rd14, %rd45, %rd47;
or.b64 %rd48, %rd14, %rd5;
and.b64 %rd49, %rd48, -4294967296;
setp.eq.s64	%p2, %rd49, 0;
@%p2 bra BB19_4;
bra.uni BB19_3;

BB19_4:
cvt.u32.u64	%r9, %rd5;
cvt.u32.u64	%r10, %rd14;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd72, %r11;
cvt.u64.u32	%rd73, %r12;
bra.uni BB19_5;

BB19_3:
div.s64 %rd72, %rd14, %rd5;
rem.s64 %rd73, %rd14, %rd5;

BB19_5:
mul.lo.s64 %rd50, %rd6, %rd72;
mul.lo.s64 %rd51, %rd7, %rd73;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd4;
shl.b64 %rd54, %rd52, 2;
add.s64 %rd55, %rd53, %rd54;
mul.lo.s64 %rd56, %rd71, %rd10;
shl.b64 %rd57, %rd56, 2;
add.s64 %rd58, %rd12, %rd57;
ld.global.f32 %f1, [%rd58];
atom.global.add.f32 %f2, [%rd55], %f1;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd59, %r15;
add.s64 %rd71, %rd59, %rd71;
setp.lt.s64	%p3, %rd71, %rd39;
@%p3 bra BB19_2;

BB19_6:
cvt.u64.u32	%rd60, %r3;
mul.lo.s64 %rd22, %rd6, %rd60;
bar.sync 0;
or.b64 %rd61, %rd22, %rd5;
and.b64 %rd62, %rd61, -4294967296;
setp.eq.s64	%p4, %rd62, 0;
@%p4 bra BB19_8;

div.s64 %rd74, %rd22, %rd5;
rem.s64 %rd75, %rd22, %rd5;
bra.uni BB19_9;

BB19_8:
cvt.u32.u64	%r17, %rd5;
cvt.u32.u64	%r18, %rd22;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd74, %r19;
cvt.u64.u32	%rd75, %r20;

BB19_9:
ld.param.u64 %rd29, [%rd1];
ld.param.u64 %rd30, [%rd1+8];
ld.param.u64 %rd31, [%rd1+208];
mul.lo.s64 %rd63, %rd6, %rd74;
mul.lo.s64 %rd64, %rd7, %rd75;
add.s64 %rd32, %rd63, %rd64;
cvt.u64.u32	%rd76, %r4;
setp.ge.s64	%p5, %rd76, %rd30;
@%p5 bra BB19_12;

cvta.to.global.u64 %rd34, %rd29;
cvta.to.global.u64 %rd35, %rd4;
cvt.u64.u32	%rd36, %r2;

BB19_11:
mul.lo.s64 %rd65, %rd76, %rd31;
shl.b64 %rd66, %rd65, 2;
add.s64 %rd67, %rd34, %rd66;
add.s64 %rd68, %rd32, %rd76;
shl.b64 %rd69, %rd68, 2;
add.s64 %rd70, %rd35, %rd69;
ld.global.f32 %f3, [%rd70];
atom.global.add.f32 %f4, [%rd67], %f3;
add.s64 %rd76, %rd76, %rd36;
setp.lt.s64	%p6, %rd76, %rd30;
@%p6 bra BB19_11;

BB19_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<3>;
.reg .f32 %f<3>;
.reg .b32 %r<10>;
.reg .b64 %rd<28>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd14, [_ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd27, %r5;
setp.ge.s64	%p1, %rd27, %rd14;
@%p1 bra BB20_3;

ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd6, [%rd2+208];
ld.param.u64 %rd7, [%rd3+208];
ld.param.u64 %rd15, [%rd3];
ld.param.u64 %rd16, [%rd2];
cvta.to.global.u64 %rd8, %rd16;
ld.param.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd9, %rd17;
cvta.to.global.u64 %rd10, %rd15;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd11, %r7;

BB20_2:
mul.lo.s64 %rd18, %rd27, %rd6;
add.s64 %rd19, %rd8, %rd18;
ld.global.s8 %r8, [%rd19];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd20, %r9;
mul.lo.s64 %rd21, %rd20, %rd5;
shl.b64 %rd22, %rd21, 2;
add.s64 %rd23, %rd9, %rd22;
mul.lo.s64 %rd24, %rd27, %rd7;
shl.b64 %rd25, %rd24, 2;
add.s64 %rd26, %rd10, %rd25;
ld.global.f32 %f1, [%rd26];
atom.global.add.f32 %f2, [%rd23], %f1;
add.s64 %rd27, %rd11, %rd27;
setp.lt.s64	%p2, %rd27, %rd14;
@%p2 bra BB20_2;

BB20_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .f32 %f<4>;
.reg .b32 %r<12>;
.reg .b64 %rd<40>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB21_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd39, %rd3;

BB21_2:
mov.u64 %rd6, %rd39;
shl.b64 %rd20, %rd6, 2;
mov.u64 %rd21, _ZN2at4cuda7my_smemE;
add.s64 %rd22, %rd21, %rd20;
mov.u32 %r5, 0;
st.shared.u32 [%rd22], %r5;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd39, %rd7;
@%p3 bra BB21_2;

BB21_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r6, %ctaid.x;
mad.lo.s32 %r7, %r6, %r1, %r2;
cvt.u64.u32	%rd36, %r7;
setp.ge.s64	%p4, %rd36, %rd19;
@%p4 bra BB21_6;

ld.param.u64 %rd23, [%rd2];
ld.param.u64 %rd9, [%rd2+208];
cvta.to.global.u64 %rd10, %rd23;
mov.u32 %r8, %nctaid.x;
mul.lo.s32 %r9, %r8, %r1;
cvt.u64.u32	%rd11, %r9;

BB21_5:
mul.lo.s64 %rd24, %rd36, %rd9;
add.s64 %rd25, %rd10, %rd24;
ld.global.s8 %r10, [%rd25];
div.s32 %r11, %r10, %r3;
mul.wide.s32 %rd26, %r11, 4;
mov.u64 %rd27, _ZN2at4cuda7my_smemE;
add.s64 %rd28, %rd27, %rd26;
atom.shared.add.f32 %f1, [%rd28], 0f3F800000;
add.s64 %rd36, %rd11, %rd36;
setp.lt.s64	%p5, %rd36, %rd19;
@%p5 bra BB21_5;

BB21_6:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB21_9;
bra.uni BB21_7;

BB21_7:
ld.param.u64 %rd29, [%rd1];
ld.param.u64 %rd14, [%rd1+208];
cvta.to.global.u64 %rd15, %rd29;
cvt.u64.u32	%rd16, %r1;
mov.u64 %rd38, %rd3;

BB21_8:
mul.lo.s64 %rd30, %rd38, %rd14;
shl.b64 %rd31, %rd30, 2;
add.s64 %rd32, %rd15, %rd31;
shl.b64 %rd33, %rd38, 2;
mov.u64 %rd34, _ZN2at4cuda7my_smemE;
add.s64 %rd35, %rd34, %rd33;
ld.shared.f32 %f2, [%rd35];
atom.global.add.f32 %f3, [%rd32], %f2;
add.s64 %rd38, %rd38, %rd16;
setp.lt.s64	%p6, %rd38, %rd4;
@%p6 bra BB21_8;

BB21_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .f32 %f<4>;
.reg .b32 %r<23>;
.reg .b64 %rd<70>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd36, [_ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd37, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd3, [%rd37];
ld.param.u64 %rd4, [%rd37+16];
ld.param.u64 %rd5, [%rd37+208];
ld.param.u64 %rd6, [%rd37+216];
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd64, %r5;
setp.ge.s64	%p1, %rd64, %rd36;
@%p1 bra BB22_6;

ld.param.u64 %rd38, [%rd2];
cvta.to.global.u64 %rd9, %rd38;

BB22_2:
mul.lo.s64 %rd39, %rd64, %rd7;
add.s64 %rd40, %rd9, %rd39;
ld.global.s8 %r6, [%rd40];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd41, %r7;
cvt.u64.u32	%rd42, %r3;
mul.lo.s64 %rd43, %rd5, %rd42;
add.s64 %rd11, %rd41, %rd43;
or.b64 %rd44, %rd11, %rd4;
and.b64 %rd45, %rd44, -4294967296;
setp.eq.s64	%p2, %rd45, 0;
@%p2 bra BB22_4;
bra.uni BB22_3;

BB22_4:
cvt.u32.u64	%r9, %rd4;
cvt.u32.u64	%r10, %rd11;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd65, %r11;
cvt.u64.u32	%rd66, %r12;
bra.uni BB22_5;

BB22_3:
div.s64 %rd65, %rd11, %rd4;
rem.s64 %rd66, %rd11, %rd4;

BB22_5:
mul.lo.s64 %rd46, %rd5, %rd65;
mul.lo.s64 %rd47, %rd6, %rd66;
add.s64 %rd48, %rd46, %rd47;
cvta.to.global.u64 %rd49, %rd3;
shl.b64 %rd50, %rd48, 2;
add.s64 %rd51, %rd49, %rd50;
atom.global.add.f32 %f1, [%rd51], 0f3F800000;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd52, %r15;
add.s64 %rd64, %rd52, %rd64;
setp.lt.s64	%p3, %rd64, %rd36;
@%p3 bra BB22_2;

BB22_6:
cvt.u64.u32	%rd53, %r3;
mul.lo.s64 %rd19, %rd5, %rd53;
bar.sync 0;
or.b64 %rd54, %rd19, %rd4;
and.b64 %rd55, %rd54, -4294967296;
setp.eq.s64	%p4, %rd55, 0;
@%p4 bra BB22_8;

div.s64 %rd67, %rd19, %rd4;
rem.s64 %rd68, %rd19, %rd4;
bra.uni BB22_9;

BB22_8:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd19;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd67, %r19;
cvt.u64.u32	%rd68, %r20;

BB22_9:
ld.param.u64 %rd26, [%rd1];
ld.param.u64 %rd27, [%rd1+8];
ld.param.u64 %rd28, [%rd1+208];
mul.lo.s64 %rd56, %rd5, %rd67;
mul.lo.s64 %rd57, %rd6, %rd68;
add.s64 %rd29, %rd56, %rd57;
cvt.u64.u32	%rd69, %r4;
setp.ge.s64	%p5, %rd69, %rd27;
@%p5 bra BB22_12;

cvta.to.global.u64 %rd31, %rd26;
cvta.to.global.u64 %rd32, %rd3;
cvt.u64.u32	%rd33, %r2;

BB22_11:
mul.lo.s64 %rd58, %rd69, %rd28;
shl.b64 %rd59, %rd58, 2;
add.s64 %rd60, %rd31, %rd59;
add.s64 %rd61, %rd29, %rd69;
shl.b64 %rd62, %rd61, 2;
add.s64 %rd63, %rd32, %rd62;
ld.global.f32 %f2, [%rd63];
atom.global.add.f32 %f3, [%rd60], %f2;
add.s64 %rd69, %rd69, %rd33;
setp.lt.s64	%p6, %rd69, %rd27;
@%p6 bra BB22_11;

BB22_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<3>;
.reg .f32 %f<2>;
.reg .b32 %r<10>;
.reg .b64 %rd<21>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd11, [_ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd20, %r5;
setp.ge.s64	%p1, %rd20, %rd11;
@%p1 bra BB23_3;

ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd2+208];
ld.param.u64 %rd12, [%rd2];
cvta.to.global.u64 %rd6, %rd12;
ld.param.u64 %rd13, [%rd1];
cvta.to.global.u64 %rd7, %rd13;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd8, %r7;

BB23_2:
mul.lo.s64 %rd14, %rd20, %rd5;
add.s64 %rd15, %rd6, %rd14;
ld.global.s8 %r8, [%rd15];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd16, %r9;
mul.lo.s64 %rd17, %rd16, %rd4;
shl.b64 %rd18, %rd17, 2;
add.s64 %rd19, %rd7, %rd18;
atom.global.add.f32 %f1, [%rd19], 0f3F800000;
add.s64 %rd20, %rd8, %rd20;
setp.lt.s64	%p2, %rd20, %rd11;
@%p2 bra BB23_2;

BB23_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<9>;
.reg .b32 %r<15>;
.reg .b64 %rd<61>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd32, [_ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB24_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd56, %rd4;

BB24_2:
mov.u64 %rd7, %rd56;
shl.b64 %rd33, %rd7, 3;
mov.u64 %rd34, _ZN2at4cuda7my_smemE;
add.s64 %rd35, %rd34, %rd33;
mov.u64 %rd36, 0;
st.shared.u64 [%rd35], %rd36;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd56, %rd8;
@%p3 bra BB24_2;

BB24_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd57, %r6;
setp.ge.s64	%p4, %rd57, %rd32;
@%p4 bra BB24_8;

ld.param.u64 %rd37, [%rd2];
cvta.to.global.u64 %rd10, %rd37;
ld.param.u64 %rd11, [%rd2+208];
ld.param.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd12, %rd38;
ld.param.u64 %rd13, [%rd3+208];

BB24_5:
mul.lo.s64 %rd39, %rd57, %rd11;
add.s64 %rd40, %rd10, %rd39;
ld.global.s8 %r7, [%rd40];
div.s32 %r8, %r7, %r3;
mul.wide.s32 %rd41, %r8, 8;
mov.u64 %rd42, _ZN2at4cuda7my_smemE;
add.s64 %rd15, %rd42, %rd41;
mul.lo.s64 %rd43, %rd57, %rd13;
shl.b64 %rd44, %rd43, 3;
add.s64 %rd45, %rd12, %rd44;
ld.global.u64 %rd16, [%rd45];
ld.shared.u64 %rd58, [%rd15];

BB24_6:
mov.u64 %rd18, %rd58;
add.s64 %rd46, %rd18, %rd16;
atom.shared.cas.b64 %rd58, [%rd15], %rd18, %rd46;
setp.ne.s64	%p5, %rd18, %rd58;
@%p5 bra BB24_6;

mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r11, %r10, %r1;
cvt.u64.u32	%rd47, %r11;
add.s64 %rd57, %rd47, %rd57;
setp.lt.s64	%p6, %rd57, %rd32;
@%p6 bra BB24_5;

BB24_8:
cvt.u64.u32	%rd59, %r4;
setp.lt.s64	%p1, %rd59, %rd5;
bar.sync 0;
@!%p1 bra BB24_13;
bra.uni BB24_9;

BB24_9:
ld.param.u64 %rd49, [%rd1];
cvta.to.global.u64 %rd21, %rd49;
ld.param.u64 %rd22, [%rd1+208];
cvt.u64.u32	%rd23, %r1;

BB24_10:
mul.lo.s64 %rd50, %rd59, %rd22;
shl.b64 %rd51, %rd50, 3;
add.s64 %rd26, %rd21, %rd51;
shl.b64 %rd52, %rd59, 3;
mov.u64 %rd53, _ZN2at4cuda7my_smemE;
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd27, [%rd54];
ld.global.u64 %rd60, [%rd26];

BB24_11:
mov.u64 %rd29, %rd60;
add.s64 %rd55, %rd29, %rd27;
atom.global.cas.b64 %rd60, [%rd26], %rd29, %rd55;
setp.ne.s64	%p7, %rd29, %rd60;
@%p7 bra BB24_11;

add.s64 %rd59, %rd59, %rd23;
setp.lt.s64	%p8, %rd59, %rd5;
@%p8 bra BB24_10;

BB24_13:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<9>;
.reg .b32 %r<27>;
.reg .b64 %rd<89>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd47, [_ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd48, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd49, [%rd48];
cvta.to.global.u64 %rd4, %rd49;
ld.param.u64 %rd5, [%rd48+16];
ld.param.u64 %rd6, [%rd48+208];
ld.param.u64 %rd7, [%rd48+216];
ld.param.u64 %rd8, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd81, %r5;
setp.ge.s64	%p1, %rd81, %rd47;
@%p1 bra BB25_8;

ld.param.u64 %rd51, [%rd2];
cvta.to.global.u64 %rd9, %rd51;
ld.param.u64 %rd52, [%rd3];
cvta.to.global.u64 %rd10, %rd52;
ld.param.u64 %rd11, [%rd3+208];

BB25_2:
mul.lo.s64 %rd53, %rd81, %rd8;
add.s64 %rd54, %rd9, %rd53;
ld.global.s8 %r10, [%rd54];
div.s32 %r11, %r10, %r1;
cvt.s64.s32	%rd55, %r11;
cvt.u64.u32	%rd56, %r3;
mul.lo.s64 %rd57, %rd6, %rd56;
add.s64 %rd14, %rd55, %rd57;
or.b64 %rd58, %rd14, %rd5;
and.b64 %rd59, %rd58, -4294967296;
setp.eq.s64	%p2, %rd59, 0;
@%p2 bra BB25_4;
bra.uni BB25_3;

BB25_4:
cvt.u32.u64	%r13, %rd5;
cvt.u32.u64	%r14, %rd14;
div.u32 %r15, %r14, %r13;
rem.u32 %r16, %r14, %r13;
cvt.u64.u32	%rd82, %r15;
cvt.u64.u32	%rd83, %r16;
bra.uni BB25_5;

BB25_3:
div.s64 %rd82, %rd14, %rd5;
rem.s64 %rd83, %rd14, %rd5;

BB25_5:
mul.lo.s64 %rd60, %rd6, %rd82;
mul.lo.s64 %rd61, %rd7, %rd83;
add.s64 %rd62, %rd60, %rd61;
shl.b64 %rd63, %rd62, 3;
add.s64 %rd21, %rd4, %rd63;
mul.lo.s64 %rd64, %rd81, %rd11;
shl.b64 %rd65, %rd64, 3;
add.s64 %rd66, %rd10, %rd65;
ld.global.u64 %rd22, [%rd66];
ld.global.u64 %rd84, [%rd21];

BB25_6:
mov.u64 %rd24, %rd84;
add.s64 %rd67, %rd24, %rd22;
atom.global.cas.b64 %rd84, [%rd21], %rd24, %rd67;
setp.ne.s64	%p3, %rd24, %rd84;
@%p3 bra BB25_6;

mov.u32 %r18, %nctaid.x;
mul.lo.s32 %r19, %r18, %r2;
cvt.u64.u32	%rd68, %r19;
add.s64 %rd81, %rd68, %rd81;
setp.lt.s64	%p4, %rd81, %rd47;
@%p4 bra BB25_2;

BB25_8:
cvt.u64.u32	%rd69, %r3;
mul.lo.s64 %rd27, %rd6, %rd69;
bar.sync 0;
or.b64 %rd70, %rd27, %rd5;
and.b64 %rd71, %rd70, -4294967296;
setp.eq.s64	%p5, %rd71, 0;
@%p5 bra BB25_10;

div.s64 %rd85, %rd27, %rd5;
rem.s64 %rd86, %rd27, %rd5;
bra.uni BB25_11;

BB25_10:
cvt.u32.u64	%r21, %rd5;
cvt.u32.u64	%r22, %rd27;
div.u32 %r23, %r22, %r21;
rem.u32 %r24, %r22, %r21;
cvt.u64.u32	%rd85, %r23;
cvt.u64.u32	%rd86, %r24;

BB25_11:
ld.param.u64 %rd72, [%rd1];
cvta.to.global.u64 %rd34, %rd72;
ld.param.u64 %rd35, [%rd1+8];
ld.param.u64 %rd36, [%rd1+208];
mul.lo.s64 %rd73, %rd6, %rd85;
mul.lo.s64 %rd74, %rd7, %rd86;
add.s64 %rd37, %rd73, %rd74;
cvt.u64.u32	%rd87, %r4;
setp.ge.s64	%p6, %rd87, %rd35;
@%p6 bra BB25_16;

cvt.u64.u32	%rd39, %r2;

BB25_13:
mul.lo.s64 %rd75, %rd87, %rd36;
shl.b64 %rd76, %rd75, 3;
add.s64 %rd41, %rd34, %rd76;
add.s64 %rd77, %rd37, %rd87;
shl.b64 %rd78, %rd77, 3;
add.s64 %rd79, %rd4, %rd78;
ld.global.u64 %rd42, [%rd79];
ld.global.u64 %rd88, [%rd41];

BB25_14:
mov.u64 %rd44, %rd88;
add.s64 %rd80, %rd44, %rd42;
atom.global.cas.b64 %rd88, [%rd41], %rd44, %rd80;
setp.ne.s64	%p7, %rd44, %rd88;
@%p7 bra BB25_14;

add.s64 %rd87, %rd87, %rd39;
setp.lt.s64	%p8, %rd87, %rd35;
@%p8 bra BB25_13;

BB25_16:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<4>;
.reg .b32 %r<10>;
.reg .b64 %rd<34>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd32, %r5;
setp.ge.s64	%p1, %rd32, %rd19;
@%p1 bra BB26_5;

ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd5, %rd20;
ld.param.u64 %rd6, [%rd1+208];
ld.param.u64 %rd21, [%rd2];
cvta.to.global.u64 %rd7, %rd21;
ld.param.u64 %rd8, [%rd2+208];
ld.param.u64 %rd22, [%rd3];
cvta.to.global.u64 %rd9, %rd22;
ld.param.u64 %rd10, [%rd3+208];
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd11, %r7;

BB26_2:
mul.lo.s64 %rd23, %rd32, %rd8;
add.s64 %rd24, %rd7, %rd23;
ld.global.s8 %r8, [%rd24];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd25, %r9;
mul.lo.s64 %rd26, %rd25, %rd6;
shl.b64 %rd27, %rd26, 3;
add.s64 %rd13, %rd5, %rd27;
mul.lo.s64 %rd28, %rd32, %rd10;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd30, %rd9, %rd29;
ld.global.u64 %rd14, [%rd30];
ld.global.u64 %rd33, [%rd13];

BB26_3:
mov.u64 %rd16, %rd33;
add.s64 %rd31, %rd16, %rd14;
atom.global.cas.b64 %rd33, [%rd13], %rd16, %rd31;
setp.ne.s64	%p2, %rd16, %rd33;
@%p2 bra BB26_3;

add.s64 %rd32, %rd11, %rd32;
setp.lt.s64	%p3, %rd32, %rd19;
@%p3 bra BB26_2;

BB26_5:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<9>;
.reg .b32 %r<11>;
.reg .b64 %rd<52>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd28, [_ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB27_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd50, %rd3;

BB27_2:
mov.u64 %rd6, %rd50;
shl.b64 %rd29, %rd6, 3;
mov.u64 %rd30, _ZN2at4cuda7my_smemE;
add.s64 %rd31, %rd30, %rd29;
mov.u64 %rd32, 0;
st.shared.u64 [%rd31], %rd32;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd50, %rd7;
@%p3 bra BB27_2;

BB27_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd46, %r6;
setp.ge.s64	%p4, %rd46, %rd28;
@%p4 bra BB27_8;

ld.param.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd9, %rd33;
ld.param.u64 %rd10, [%rd2+208];
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd11, %r8;

BB27_5:
mul.lo.s64 %rd34, %rd46, %rd10;
add.s64 %rd35, %rd9, %rd34;
ld.global.s8 %r9, [%rd35];
div.s32 %r10, %r9, %r3;
mul.wide.s32 %rd36, %r10, 8;
mov.u64 %rd37, _ZN2at4cuda7my_smemE;
add.s64 %rd13, %rd37, %rd36;
ld.shared.u64 %rd47, [%rd13];

BB27_6:
mov.u64 %rd15, %rd47;
add.s64 %rd38, %rd15, 1;
atom.shared.cas.b64 %rd47, [%rd13], %rd15, %rd38;
setp.ne.s64	%p5, %rd15, %rd47;
@%p5 bra BB27_6;

add.s64 %rd46, %rd11, %rd46;
setp.lt.s64	%p6, %rd46, %rd28;
@%p6 bra BB27_5;

BB27_8:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB27_13;
bra.uni BB27_9;

BB27_9:
ld.param.u64 %rd39, [%rd1];
cvta.to.global.u64 %rd18, %rd39;
ld.param.u64 %rd19, [%rd1+208];
cvt.u64.u32	%rd20, %r1;
mov.u64 %rd49, %rd3;

BB27_10:
mul.lo.s64 %rd40, %rd49, %rd19;
shl.b64 %rd41, %rd40, 3;
add.s64 %rd22, %rd18, %rd41;
shl.b64 %rd42, %rd49, 3;
mov.u64 %rd43, _ZN2at4cuda7my_smemE;
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd23, [%rd44];
ld.global.u64 %rd51, [%rd22];

BB27_11:
mov.u64 %rd25, %rd51;
add.s64 %rd45, %rd25, %rd23;
atom.global.cas.b64 %rd51, [%rd22], %rd25, %rd45;
setp.ne.s64	%p7, %rd25, %rd51;
@%p7 bra BB27_11;

add.s64 %rd49, %rd49, %rd20;
setp.lt.s64	%p8, %rd49, %rd4;
@%p8 bra BB27_10;

BB27_13:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<9>;
.reg .b32 %r<27>;
.reg .b64 %rd<81>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd43, [_ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd44, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd45, [%rd44];
cvta.to.global.u64 %rd3, %rd45;
ld.param.u64 %rd4, [%rd44+16];
ld.param.u64 %rd5, [%rd44+208];
ld.param.u64 %rd6, [%rd44+216];
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd73, %r5;
setp.ge.s64	%p1, %rd73, %rd43;
@%p1 bra BB28_8;

ld.param.u64 %rd47, [%rd2];
cvta.to.global.u64 %rd8, %rd47;

BB28_2:
mul.lo.s64 %rd48, %rd73, %rd7;
add.s64 %rd49, %rd8, %rd48;
ld.global.s8 %r10, [%rd49];
div.s32 %r11, %r10, %r1;
cvt.s64.s32	%rd50, %r11;
cvt.u64.u32	%rd51, %r3;
mul.lo.s64 %rd52, %rd5, %rd51;
add.s64 %rd11, %rd50, %rd52;
or.b64 %rd53, %rd11, %rd4;
and.b64 %rd54, %rd53, -4294967296;
setp.eq.s64	%p2, %rd54, 0;
@%p2 bra BB28_4;
bra.uni BB28_3;

BB28_4:
cvt.u32.u64	%r13, %rd4;
cvt.u32.u64	%r14, %rd11;
div.u32 %r15, %r14, %r13;
rem.u32 %r16, %r14, %r13;
cvt.u64.u32	%rd74, %r15;
cvt.u64.u32	%rd75, %r16;
bra.uni BB28_5;

BB28_3:
div.s64 %rd74, %rd11, %rd4;
rem.s64 %rd75, %rd11, %rd4;

BB28_5:
mul.lo.s64 %rd55, %rd5, %rd74;
mul.lo.s64 %rd56, %rd6, %rd75;
add.s64 %rd57, %rd55, %rd56;
shl.b64 %rd58, %rd57, 3;
add.s64 %rd18, %rd3, %rd58;
ld.global.u64 %rd76, [%rd18];

BB28_6:
mov.u64 %rd20, %rd76;
add.s64 %rd59, %rd20, 1;
atom.global.cas.b64 %rd76, [%rd18], %rd20, %rd59;
setp.ne.s64	%p3, %rd20, %rd76;
@%p3 bra BB28_6;

mov.u32 %r18, %nctaid.x;
mul.lo.s32 %r19, %r18, %r2;
cvt.u64.u32	%rd60, %r19;
add.s64 %rd73, %rd60, %rd73;
setp.lt.s64	%p4, %rd73, %rd43;
@%p4 bra BB28_2;

BB28_8:
cvt.u64.u32	%rd61, %r3;
mul.lo.s64 %rd23, %rd5, %rd61;
bar.sync 0;
or.b64 %rd62, %rd23, %rd4;
and.b64 %rd63, %rd62, -4294967296;
setp.eq.s64	%p5, %rd63, 0;
@%p5 bra BB28_10;

div.s64 %rd77, %rd23, %rd4;
rem.s64 %rd78, %rd23, %rd4;
bra.uni BB28_11;

BB28_10:
cvt.u32.u64	%r21, %rd4;
cvt.u32.u64	%r22, %rd23;
div.u32 %r23, %r22, %r21;
rem.u32 %r24, %r22, %r21;
cvt.u64.u32	%rd77, %r23;
cvt.u64.u32	%rd78, %r24;

BB28_11:
ld.param.u64 %rd64, [%rd1];
cvta.to.global.u64 %rd30, %rd64;
ld.param.u64 %rd31, [%rd1+8];
ld.param.u64 %rd32, [%rd1+208];
mul.lo.s64 %rd65, %rd5, %rd77;
mul.lo.s64 %rd66, %rd6, %rd78;
add.s64 %rd33, %rd65, %rd66;
cvt.u64.u32	%rd79, %r4;
setp.ge.s64	%p6, %rd79, %rd31;
@%p6 bra BB28_16;

cvt.u64.u32	%rd35, %r2;

BB28_13:
mul.lo.s64 %rd67, %rd79, %rd32;
shl.b64 %rd68, %rd67, 3;
add.s64 %rd37, %rd30, %rd68;
add.s64 %rd69, %rd33, %rd79;
shl.b64 %rd70, %rd69, 3;
add.s64 %rd71, %rd3, %rd70;
ld.global.u64 %rd38, [%rd71];
ld.global.u64 %rd80, [%rd37];

BB28_14:
mov.u64 %rd40, %rd80;
add.s64 %rd72, %rd40, %rd38;
atom.global.cas.b64 %rd80, [%rd37], %rd40, %rd72;
setp.ne.s64	%p7, %rd40, %rd80;
@%p7 bra BB28_14;

add.s64 %rd79, %rd79, %rd35;
setp.lt.s64	%p8, %rd79, %rd31;
@%p8 bra BB28_13;

BB28_16:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<4>;
.reg .b32 %r<10>;
.reg .b64 %rd<26>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd15, [_ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlaLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlaLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd24, %r5;
setp.ge.s64	%p1, %rd24, %rd15;
@%p1 bra BB29_5;

ld.param.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd17, [%rd2];
cvta.to.global.u64 %rd6, %rd17;
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd8, %r7;

BB29_2:
mul.lo.s64 %rd18, %rd24, %rd7;
add.s64 %rd19, %rd6, %rd18;
ld.global.s8 %r8, [%rd19];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd20, %r9;
mul.lo.s64 %rd21, %rd20, %rd5;
shl.b64 %rd22, %rd21, 3;
add.s64 %rd10, %rd4, %rd22;
ld.global.u64 %rd25, [%rd10];

BB29_3:
mov.u64 %rd12, %rd25;
add.s64 %rd23, %rd12, 1;
atom.global.cas.b64 %rd25, [%rd10], %rd12, %rd23;
setp.ne.s64	%p2, %rd12, %rd25;
@%p2 bra BB29_3;

add.s64 %rd24, %rd8, %rd24;
setp.lt.s64	%p3, %rd24, %rd15;
@%p3 bra BB29_2;

BB29_5:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .b32 %r<11>;
.reg .f64 %fd<5>;
.reg .b64 %rd<48>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd22, [_ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB30_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd47, %rd4;

BB30_2:
mov.u64 %rd7, %rd47;
shl.b64 %rd23, %rd7, 3;
mov.u64 %rd24, _ZN2at4cuda7my_smemE;
add.s64 %rd25, %rd24, %rd23;
mov.u64 %rd26, 0;
st.shared.u64 [%rd25], %rd26;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd47, %rd8;
@%p3 bra BB30_2;

BB30_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd44, %r6;
setp.ge.s64	%p4, %rd44, %rd22;
@%p4 bra BB30_6;

ld.param.u64 %rd27, [%rd2];
ld.param.u64 %rd10, [%rd2+208];
ld.param.u64 %rd28, [%rd3];
ld.param.u64 %rd11, [%rd3+208];
cvta.to.global.u64 %rd12, %rd27;
cvta.to.global.u64 %rd13, %rd28;
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd14, %r8;

BB30_5:
mul.lo.s64 %rd29, %rd44, %rd10;
add.s64 %rd30, %rd12, %rd29;
ld.global.s8 %r9, [%rd30];
div.s32 %r10, %r9, %r3;
mul.wide.s32 %rd31, %r10, 8;
mov.u64 %rd32, _ZN2at4cuda7my_smemE;
add.s64 %rd33, %rd32, %rd31;
mul.lo.s64 %rd34, %rd44, %rd11;
shl.b64 %rd35, %rd34, 3;
add.s64 %rd36, %rd13, %rd35;
ld.global.f64 %fd1, [%rd36];
atom.shared.add.f64 %fd2, [%rd33], %fd1;
add.s64 %rd44, %rd14, %rd44;
setp.lt.s64	%p5, %rd44, %rd22;
@%p5 bra BB30_5;

BB30_6:
setp.lt.s64	%p1, %rd4, %rd5;
bar.sync 0;
@!%p1 bra BB30_9;
bra.uni BB30_7;

BB30_7:
ld.param.u64 %rd37, [%rd1];
ld.param.u64 %rd17, [%rd1+208];
cvta.to.global.u64 %rd18, %rd37;
cvt.u64.u32	%rd19, %r1;
mov.u64 %rd46, %rd4;

BB30_8:
mul.lo.s64 %rd38, %rd46, %rd17;
shl.b64 %rd39, %rd38, 3;
add.s64 %rd40, %rd18, %rd39;
shl.b64 %rd41, %rd46, 3;
mov.u64 %rd42, _ZN2at4cuda7my_smemE;
add.s64 %rd43, %rd42, %rd41;
ld.shared.f64 %fd3, [%rd43];
atom.global.add.f64 %fd4, [%rd40], %fd3;
add.s64 %rd46, %rd46, %rd19;
setp.lt.s64	%p6, %rd46, %rd5;
@%p6 bra BB30_8;

BB30_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .b32 %r<23>;
.reg .f64 %fd<5>;
.reg .b64 %rd<77>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd39, [_ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd40, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd4, [%rd40];
ld.param.u64 %rd5, [%rd40+16];
ld.param.u64 %rd6, [%rd40+208];
ld.param.u64 %rd7, [%rd40+216];
ld.param.u64 %rd8, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd71, %r5;
setp.ge.s64	%p1, %rd71, %rd39;
@%p1 bra BB31_6;

ld.param.u64 %rd10, [%rd3+208];
ld.param.u64 %rd41, [%rd3];
ld.param.u64 %rd42, [%rd2];
cvta.to.global.u64 %rd11, %rd42;
cvta.to.global.u64 %rd12, %rd41;

BB31_2:
mul.lo.s64 %rd43, %rd71, %rd8;
add.s64 %rd44, %rd11, %rd43;
ld.global.s8 %r6, [%rd44];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd45, %r7;
cvt.u64.u32	%rd46, %r3;
mul.lo.s64 %rd47, %rd6, %rd46;
add.s64 %rd14, %rd45, %rd47;
or.b64 %rd48, %rd14, %rd5;
and.b64 %rd49, %rd48, -4294967296;
setp.eq.s64	%p2, %rd49, 0;
@%p2 bra BB31_4;
bra.uni BB31_3;

BB31_4:
cvt.u32.u64	%r9, %rd5;
cvt.u32.u64	%r10, %rd14;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd72, %r11;
cvt.u64.u32	%rd73, %r12;
bra.uni BB31_5;

BB31_3:
div.s64 %rd72, %rd14, %rd5;
rem.s64 %rd73, %rd14, %rd5;

BB31_5:
mul.lo.s64 %rd50, %rd6, %rd72;
mul.lo.s64 %rd51, %rd7, %rd73;
add.s64 %rd52, %rd50, %rd51;
cvta.to.global.u64 %rd53, %rd4;
shl.b64 %rd54, %rd52, 3;
add.s64 %rd55, %rd53, %rd54;
mul.lo.s64 %rd56, %rd71, %rd10;
shl.b64 %rd57, %rd56, 3;
add.s64 %rd58, %rd12, %rd57;
ld.global.f64 %fd1, [%rd58];
atom.global.add.f64 %fd2, [%rd55], %fd1;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd59, %r15;
add.s64 %rd71, %rd59, %rd71;
setp.lt.s64	%p3, %rd71, %rd39;
@%p3 bra BB31_2;

BB31_6:
cvt.u64.u32	%rd60, %r3;
mul.lo.s64 %rd22, %rd6, %rd60;
bar.sync 0;
or.b64 %rd61, %rd22, %rd5;
and.b64 %rd62, %rd61, -4294967296;
setp.eq.s64	%p4, %rd62, 0;
@%p4 bra BB31_8;

div.s64 %rd74, %rd22, %rd5;
rem.s64 %rd75, %rd22, %rd5;
bra.uni BB31_9;

BB31_8:
cvt.u32.u64	%r17, %rd5;
cvt.u32.u64	%r18, %rd22;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd74, %r19;
cvt.u64.u32	%rd75, %r20;

BB31_9:
ld.param.u64 %rd29, [%rd1];
ld.param.u64 %rd30, [%rd1+8];
ld.param.u64 %rd31, [%rd1+208];
mul.lo.s64 %rd63, %rd6, %rd74;
mul.lo.s64 %rd64, %rd7, %rd75;
add.s64 %rd32, %rd63, %rd64;
cvt.u64.u32	%rd76, %r4;
setp.ge.s64	%p5, %rd76, %rd30;
@%p5 bra BB31_12;

cvta.to.global.u64 %rd34, %rd29;
cvta.to.global.u64 %rd35, %rd4;
cvt.u64.u32	%rd36, %r2;

BB31_11:
mul.lo.s64 %rd65, %rd76, %rd31;
shl.b64 %rd66, %rd65, 3;
add.s64 %rd67, %rd34, %rd66;
add.s64 %rd68, %rd32, %rd76;
shl.b64 %rd69, %rd68, 3;
add.s64 %rd70, %rd35, %rd69;
ld.global.f64 %fd3, [%rd70];
atom.global.add.f64 %fd4, [%rd67], %fd3;
add.s64 %rd76, %rd76, %rd36;
setp.lt.s64	%p6, %rd76, %rd30;
@%p6 bra BB31_11;

BB31_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<3>;
.reg .b32 %r<10>;
.reg .f64 %fd<3>;
.reg .b64 %rd<28>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd14, [_ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd27, %r5;
setp.ge.s64	%p1, %rd27, %rd14;
@%p1 bra BB32_3;

ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd6, [%rd2+208];
ld.param.u64 %rd7, [%rd3+208];
ld.param.u64 %rd15, [%rd3];
ld.param.u64 %rd16, [%rd2];
cvta.to.global.u64 %rd8, %rd16;
ld.param.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd9, %rd17;
cvta.to.global.u64 %rd10, %rd15;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd11, %r7;

BB32_2:
mul.lo.s64 %rd18, %rd27, %rd6;
add.s64 %rd19, %rd8, %rd18;
ld.global.s8 %r8, [%rd19];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd20, %r9;
mul.lo.s64 %rd21, %rd20, %rd5;
shl.b64 %rd22, %rd21, 3;
add.s64 %rd23, %rd9, %rd22;
mul.lo.s64 %rd24, %rd27, %rd7;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd26, %rd10, %rd25;
ld.global.f64 %fd1, [%rd26];
atom.global.add.f64 %fd2, [%rd23], %fd1;
add.s64 %rd27, %rd11, %rd27;
setp.lt.s64	%p2, %rd27, %rd14;
@%p2 bra BB32_2;

BB32_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<11>;
.reg .f64 %fd<4>;
.reg .b64 %rd<41>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB33_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd40, %rd3;

BB33_2:
mov.u64 %rd6, %rd40;
shl.b64 %rd20, %rd6, 3;
mov.u64 %rd21, _ZN2at4cuda7my_smemE;
add.s64 %rd22, %rd21, %rd20;
mov.u64 %rd23, 0;
st.shared.u64 [%rd22], %rd23;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd40, %rd7;
@%p3 bra BB33_2;

BB33_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd37, %r6;
setp.ge.s64	%p4, %rd37, %rd19;
@%p4 bra BB33_6;

ld.param.u64 %rd24, [%rd2];
ld.param.u64 %rd9, [%rd2+208];
cvta.to.global.u64 %rd10, %rd24;
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd11, %r8;

BB33_5:
mul.lo.s64 %rd25, %rd37, %rd9;
add.s64 %rd26, %rd10, %rd25;
ld.global.s8 %r9, [%rd26];
div.s32 %r10, %r9, %r3;
mul.wide.s32 %rd27, %r10, 8;
mov.u64 %rd28, _ZN2at4cuda7my_smemE;
add.s64 %rd29, %rd28, %rd27;
atom.shared.add.f64 %fd1, [%rd29], 0d3FF0000000000000;
add.s64 %rd37, %rd11, %rd37;
setp.lt.s64	%p5, %rd37, %rd19;
@%p5 bra BB33_5;

BB33_6:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB33_9;
bra.uni BB33_7;

BB33_7:
ld.param.u64 %rd30, [%rd1];
ld.param.u64 %rd14, [%rd1+208];
cvta.to.global.u64 %rd15, %rd30;
cvt.u64.u32	%rd16, %r1;
mov.u64 %rd39, %rd3;

BB33_8:
mul.lo.s64 %rd31, %rd39, %rd14;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd33, %rd15, %rd32;
shl.b64 %rd34, %rd39, 3;
mov.u64 %rd35, _ZN2at4cuda7my_smemE;
add.s64 %rd36, %rd35, %rd34;
ld.shared.f64 %fd2, [%rd36];
atom.global.add.f64 %fd3, [%rd33], %fd2;
add.s64 %rd39, %rd39, %rd16;
setp.lt.s64	%p6, %rd39, %rd4;
@%p6 bra BB33_8;

BB33_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<23>;
.reg .f64 %fd<4>;
.reg .b64 %rd<70>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd36, [_ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd37, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd3, [%rd37];
ld.param.u64 %rd4, [%rd37+16];
ld.param.u64 %rd5, [%rd37+208];
ld.param.u64 %rd6, [%rd37+216];
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd64, %r5;
setp.ge.s64	%p1, %rd64, %rd36;
@%p1 bra BB34_6;

ld.param.u64 %rd38, [%rd2];
cvta.to.global.u64 %rd9, %rd38;

BB34_2:
mul.lo.s64 %rd39, %rd64, %rd7;
add.s64 %rd40, %rd9, %rd39;
ld.global.s8 %r6, [%rd40];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd41, %r7;
cvt.u64.u32	%rd42, %r3;
mul.lo.s64 %rd43, %rd5, %rd42;
add.s64 %rd11, %rd41, %rd43;
or.b64 %rd44, %rd11, %rd4;
and.b64 %rd45, %rd44, -4294967296;
setp.eq.s64	%p2, %rd45, 0;
@%p2 bra BB34_4;
bra.uni BB34_3;

BB34_4:
cvt.u32.u64	%r9, %rd4;
cvt.u32.u64	%r10, %rd11;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd65, %r11;
cvt.u64.u32	%rd66, %r12;
bra.uni BB34_5;

BB34_3:
div.s64 %rd65, %rd11, %rd4;
rem.s64 %rd66, %rd11, %rd4;

BB34_5:
mul.lo.s64 %rd46, %rd5, %rd65;
mul.lo.s64 %rd47, %rd6, %rd66;
add.s64 %rd48, %rd46, %rd47;
cvta.to.global.u64 %rd49, %rd3;
shl.b64 %rd50, %rd48, 3;
add.s64 %rd51, %rd49, %rd50;
atom.global.add.f64 %fd1, [%rd51], 0d3FF0000000000000;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd52, %r15;
add.s64 %rd64, %rd52, %rd64;
setp.lt.s64	%p3, %rd64, %rd36;
@%p3 bra BB34_2;

BB34_6:
cvt.u64.u32	%rd53, %r3;
mul.lo.s64 %rd19, %rd5, %rd53;
bar.sync 0;
or.b64 %rd54, %rd19, %rd4;
and.b64 %rd55, %rd54, -4294967296;
setp.eq.s64	%p4, %rd55, 0;
@%p4 bra BB34_8;

div.s64 %rd67, %rd19, %rd4;
rem.s64 %rd68, %rd19, %rd4;
bra.uni BB34_9;

BB34_8:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd19;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd67, %r19;
cvt.u64.u32	%rd68, %r20;

BB34_9:
ld.param.u64 %rd26, [%rd1];
ld.param.u64 %rd27, [%rd1+8];
ld.param.u64 %rd28, [%rd1+208];
mul.lo.s64 %rd56, %rd5, %rd67;
mul.lo.s64 %rd57, %rd6, %rd68;
add.s64 %rd29, %rd56, %rd57;
cvt.u64.u32	%rd69, %r4;
setp.ge.s64	%p5, %rd69, %rd27;
@%p5 bra BB34_12;

cvta.to.global.u64 %rd31, %rd26;
cvta.to.global.u64 %rd32, %rd3;
cvt.u64.u32	%rd33, %r2;

BB34_11:
mul.lo.s64 %rd58, %rd69, %rd28;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd60, %rd31, %rd59;
add.s64 %rd61, %rd29, %rd69;
shl.b64 %rd62, %rd61, 3;
add.s64 %rd63, %rd32, %rd62;
ld.global.f64 %fd2, [%rd63];
atom.global.add.f64 %fd3, [%rd60], %fd2;
add.s64 %rd69, %rd69, %rd33;
setp.lt.s64	%p6, %rd69, %rd27;
@%p6 bra BB34_11;

BB34_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<10>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd11, [_ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdalLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdaLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdaLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd20, %r5;
setp.ge.s64	%p1, %rd20, %rd11;
@%p1 bra BB35_3;

ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd2+208];
ld.param.u64 %rd12, [%rd2];
cvta.to.global.u64 %rd6, %rd12;
ld.param.u64 %rd13, [%rd1];
cvta.to.global.u64 %rd7, %rd13;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd8, %r7;

BB35_2:
mul.lo.s64 %rd14, %rd20, %rd5;
add.s64 %rd15, %rd6, %rd14;
ld.global.s8 %r8, [%rd15];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd16, %r9;
mul.lo.s64 %rd17, %rd16, %rd4;
shl.b64 %rd18, %rd17, 3;
add.s64 %rd19, %rd7, %rd18;
atom.global.add.f64 %fd1, [%rd19], 0d3FF0000000000000;
add.s64 %rd20, %rd8, %rd20;
setp.lt.s64	%p2, %rd20, %rd11;
@%p2 bra BB35_2;

BB35_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .f32 %f<5>;
.reg .b32 %r<12>;
.reg .b64 %rd<48>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd22, [_ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB36_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd47, %rd4;

BB36_2:
mov.u64 %rd7, %rd47;
shl.b64 %rd23, %rd7, 2;
mov.u64 %rd24, _ZN2at4cuda7my_smemE;
add.s64 %rd25, %rd24, %rd23;
mov.u32 %r5, 0;
st.shared.u32 [%rd25], %r5;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd47, %rd8;
@%p3 bra BB36_2;

BB36_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r6, %ctaid.x;
mad.lo.s32 %r7, %r6, %r1, %r2;
cvt.u64.u32	%rd44, %r7;
setp.ge.s64	%p4, %rd44, %rd22;
@%p4 bra BB36_6;

ld.param.u64 %rd26, [%rd2];
ld.param.u64 %rd10, [%rd2+208];
ld.param.u64 %rd27, [%rd3];
ld.param.u64 %rd11, [%rd3+208];
cvta.to.global.u64 %rd12, %rd26;
cvta.to.global.u64 %rd13, %rd27;
mov.u32 %r8, %nctaid.x;
mul.lo.s32 %r9, %r8, %r1;
cvt.u64.u32	%rd14, %r9;

BB36_5:
mul.lo.s64 %rd28, %rd44, %rd10;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd12, %rd29;
ld.global.u32 %r10, [%rd30];
div.s32 %r11, %r10, %r3;
mul.wide.s32 %rd31, %r11, 4;
mov.u64 %rd32, _ZN2at4cuda7my_smemE;
add.s64 %rd33, %rd32, %rd31;
mul.lo.s64 %rd34, %rd44, %rd11;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd13, %rd35;
ld.global.f32 %f1, [%rd36];
atom.shared.add.f32 %f2, [%rd33], %f1;
add.s64 %rd44, %rd14, %rd44;
setp.lt.s64	%p5, %rd44, %rd22;
@%p5 bra BB36_5;

BB36_6:
setp.lt.s64	%p1, %rd4, %rd5;
bar.sync 0;
@!%p1 bra BB36_9;
bra.uni BB36_7;

BB36_7:
ld.param.u64 %rd37, [%rd1];
ld.param.u64 %rd17, [%rd1+208];
cvta.to.global.u64 %rd18, %rd37;
cvt.u64.u32	%rd19, %r1;
mov.u64 %rd46, %rd4;

BB36_8:
mul.lo.s64 %rd38, %rd46, %rd17;
shl.b64 %rd39, %rd38, 2;
add.s64 %rd40, %rd18, %rd39;
shl.b64 %rd41, %rd46, 2;
mov.u64 %rd42, _ZN2at4cuda7my_smemE;
add.s64 %rd43, %rd42, %rd41;
ld.shared.f32 %f3, [%rd43];
atom.global.add.f32 %f4, [%rd40], %f3;
add.s64 %rd46, %rd46, %rd19;
setp.lt.s64	%p6, %rd46, %rd5;
@%p6 bra BB36_8;

BB36_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .f32 %f<5>;
.reg .b32 %r<23>;
.reg .b64 %rd<78>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd39, [_ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd40, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd4, [%rd40];
ld.param.u64 %rd5, [%rd40+16];
ld.param.u64 %rd6, [%rd40+208];
ld.param.u64 %rd7, [%rd40+216];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd72, %r5;
setp.ge.s64	%p1, %rd72, %rd39;
@%p1 bra BB37_6;

ld.param.u64 %rd9, [%rd2+208];
ld.param.u64 %rd10, [%rd3+208];
ld.param.u64 %rd41, [%rd3];
ld.param.u64 %rd42, [%rd2];
cvta.to.global.u64 %rd11, %rd42;
cvta.to.global.u64 %rd12, %rd41;

BB37_2:
mul.lo.s64 %rd43, %rd72, %rd9;
shl.b64 %rd44, %rd43, 2;
add.s64 %rd45, %rd11, %rd44;
ld.global.u32 %r6, [%rd45];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd46, %r7;
cvt.u64.u32	%rd47, %r3;
mul.lo.s64 %rd48, %rd6, %rd47;
add.s64 %rd14, %rd46, %rd48;
or.b64 %rd49, %rd14, %rd5;
and.b64 %rd50, %rd49, -4294967296;
setp.eq.s64	%p2, %rd50, 0;
@%p2 bra BB37_4;
bra.uni BB37_3;

BB37_4:
cvt.u32.u64	%r9, %rd5;
cvt.u32.u64	%r10, %rd14;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd73, %r11;
cvt.u64.u32	%rd74, %r12;
bra.uni BB37_5;

BB37_3:
div.s64 %rd73, %rd14, %rd5;
rem.s64 %rd74, %rd14, %rd5;

BB37_5:
mul.lo.s64 %rd51, %rd6, %rd73;
mul.lo.s64 %rd52, %rd7, %rd74;
add.s64 %rd53, %rd51, %rd52;
cvta.to.global.u64 %rd54, %rd4;
shl.b64 %rd55, %rd53, 2;
add.s64 %rd56, %rd54, %rd55;
mul.lo.s64 %rd57, %rd72, %rd10;
shl.b64 %rd58, %rd57, 2;
add.s64 %rd59, %rd12, %rd58;
ld.global.f32 %f1, [%rd59];
atom.global.add.f32 %f2, [%rd56], %f1;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd60, %r15;
add.s64 %rd72, %rd60, %rd72;
setp.lt.s64	%p3, %rd72, %rd39;
@%p3 bra BB37_2;

BB37_6:
cvt.u64.u32	%rd61, %r3;
mul.lo.s64 %rd22, %rd6, %rd61;
bar.sync 0;
or.b64 %rd62, %rd22, %rd5;
and.b64 %rd63, %rd62, -4294967296;
setp.eq.s64	%p4, %rd63, 0;
@%p4 bra BB37_8;

div.s64 %rd75, %rd22, %rd5;
rem.s64 %rd76, %rd22, %rd5;
bra.uni BB37_9;

BB37_8:
cvt.u32.u64	%r17, %rd5;
cvt.u32.u64	%r18, %rd22;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd75, %r19;
cvt.u64.u32	%rd76, %r20;

BB37_9:
ld.param.u64 %rd29, [%rd1];
ld.param.u64 %rd30, [%rd1+8];
ld.param.u64 %rd31, [%rd1+208];
mul.lo.s64 %rd64, %rd6, %rd75;
mul.lo.s64 %rd65, %rd7, %rd76;
add.s64 %rd32, %rd64, %rd65;
cvt.u64.u32	%rd77, %r4;
setp.ge.s64	%p5, %rd77, %rd30;
@%p5 bra BB37_12;

cvta.to.global.u64 %rd34, %rd29;
cvta.to.global.u64 %rd35, %rd4;
cvt.u64.u32	%rd36, %r2;

BB37_11:
mul.lo.s64 %rd66, %rd77, %rd31;
shl.b64 %rd67, %rd66, 2;
add.s64 %rd68, %rd34, %rd67;
add.s64 %rd69, %rd32, %rd77;
shl.b64 %rd70, %rd69, 2;
add.s64 %rd71, %rd35, %rd70;
ld.global.f32 %f3, [%rd71];
atom.global.add.f32 %f4, [%rd68], %f3;
add.s64 %rd77, %rd77, %rd36;
setp.lt.s64	%p6, %rd77, %rd30;
@%p6 bra BB37_11;

BB37_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<3>;
.reg .f32 %f<3>;
.reg .b32 %r<10>;
.reg .b64 %rd<29>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd14, [_ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd28, %r5;
setp.ge.s64	%p1, %rd28, %rd14;
@%p1 bra BB38_3;

ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd6, [%rd2+208];
ld.param.u64 %rd7, [%rd3+208];
ld.param.u64 %rd15, [%rd3];
ld.param.u64 %rd16, [%rd2];
cvta.to.global.u64 %rd8, %rd16;
ld.param.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd9, %rd17;
cvta.to.global.u64 %rd10, %rd15;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd11, %r7;

BB38_2:
mul.lo.s64 %rd18, %rd28, %rd6;
shl.b64 %rd19, %rd18, 2;
add.s64 %rd20, %rd8, %rd19;
ld.global.u32 %r8, [%rd20];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd21, %r9;
mul.lo.s64 %rd22, %rd21, %rd5;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd9, %rd23;
mul.lo.s64 %rd25, %rd28, %rd7;
shl.b64 %rd26, %rd25, 2;
add.s64 %rd27, %rd10, %rd26;
ld.global.f32 %f1, [%rd27];
atom.global.add.f32 %f2, [%rd24], %f1;
add.s64 %rd28, %rd11, %rd28;
setp.lt.s64	%p2, %rd28, %rd14;
@%p2 bra BB38_2;

BB38_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .f32 %f<4>;
.reg .b32 %r<12>;
.reg .b64 %rd<41>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB39_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd40, %rd3;

BB39_2:
mov.u64 %rd6, %rd40;
shl.b64 %rd20, %rd6, 2;
mov.u64 %rd21, _ZN2at4cuda7my_smemE;
add.s64 %rd22, %rd21, %rd20;
mov.u32 %r5, 0;
st.shared.u32 [%rd22], %r5;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd40, %rd7;
@%p3 bra BB39_2;

BB39_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r6, %ctaid.x;
mad.lo.s32 %r7, %r6, %r1, %r2;
cvt.u64.u32	%rd37, %r7;
setp.ge.s64	%p4, %rd37, %rd19;
@%p4 bra BB39_6;

ld.param.u64 %rd23, [%rd2];
ld.param.u64 %rd9, [%rd2+208];
cvta.to.global.u64 %rd10, %rd23;
mov.u32 %r8, %nctaid.x;
mul.lo.s32 %r9, %r8, %r1;
cvt.u64.u32	%rd11, %r9;

BB39_5:
mul.lo.s64 %rd24, %rd37, %rd9;
shl.b64 %rd25, %rd24, 2;
add.s64 %rd26, %rd10, %rd25;
ld.global.u32 %r10, [%rd26];
div.s32 %r11, %r10, %r3;
mul.wide.s32 %rd27, %r11, 4;
mov.u64 %rd28, _ZN2at4cuda7my_smemE;
add.s64 %rd29, %rd28, %rd27;
atom.shared.add.f32 %f1, [%rd29], 0f3F800000;
add.s64 %rd37, %rd11, %rd37;
setp.lt.s64	%p5, %rd37, %rd19;
@%p5 bra BB39_5;

BB39_6:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB39_9;
bra.uni BB39_7;

BB39_7:
ld.param.u64 %rd30, [%rd1];
ld.param.u64 %rd14, [%rd1+208];
cvta.to.global.u64 %rd15, %rd30;
cvt.u64.u32	%rd16, %r1;
mov.u64 %rd39, %rd3;

BB39_8:
mul.lo.s64 %rd31, %rd39, %rd14;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd33, %rd15, %rd32;
shl.b64 %rd34, %rd39, 2;
mov.u64 %rd35, _ZN2at4cuda7my_smemE;
add.s64 %rd36, %rd35, %rd34;
ld.shared.f32 %f2, [%rd36];
atom.global.add.f32 %f3, [%rd33], %f2;
add.s64 %rd39, %rd39, %rd16;
setp.lt.s64	%p6, %rd39, %rd4;
@%p6 bra BB39_8;

BB39_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .f32 %f<4>;
.reg .b32 %r<23>;
.reg .b64 %rd<71>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd36, [_ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd37, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd3, [%rd37];
ld.param.u64 %rd4, [%rd37+16];
ld.param.u64 %rd5, [%rd37+208];
ld.param.u64 %rd6, [%rd37+216];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd65, %r5;
setp.ge.s64	%p1, %rd65, %rd36;
@%p1 bra BB40_6;

ld.param.u64 %rd8, [%rd2+208];
ld.param.u64 %rd38, [%rd2];
cvta.to.global.u64 %rd9, %rd38;

BB40_2:
mul.lo.s64 %rd39, %rd65, %rd8;
shl.b64 %rd40, %rd39, 2;
add.s64 %rd41, %rd9, %rd40;
ld.global.u32 %r6, [%rd41];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd42, %r7;
cvt.u64.u32	%rd43, %r3;
mul.lo.s64 %rd44, %rd5, %rd43;
add.s64 %rd11, %rd42, %rd44;
or.b64 %rd45, %rd11, %rd4;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p2, %rd46, 0;
@%p2 bra BB40_4;
bra.uni BB40_3;

BB40_4:
cvt.u32.u64	%r9, %rd4;
cvt.u32.u64	%r10, %rd11;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd66, %r11;
cvt.u64.u32	%rd67, %r12;
bra.uni BB40_5;

BB40_3:
div.s64 %rd66, %rd11, %rd4;
rem.s64 %rd67, %rd11, %rd4;

BB40_5:
mul.lo.s64 %rd47, %rd5, %rd66;
mul.lo.s64 %rd48, %rd6, %rd67;
add.s64 %rd49, %rd47, %rd48;
cvta.to.global.u64 %rd50, %rd3;
shl.b64 %rd51, %rd49, 2;
add.s64 %rd52, %rd50, %rd51;
atom.global.add.f32 %f1, [%rd52], 0f3F800000;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd53, %r15;
add.s64 %rd65, %rd53, %rd65;
setp.lt.s64	%p3, %rd65, %rd36;
@%p3 bra BB40_2;

BB40_6:
cvt.u64.u32	%rd54, %r3;
mul.lo.s64 %rd19, %rd5, %rd54;
bar.sync 0;
or.b64 %rd55, %rd19, %rd4;
and.b64 %rd56, %rd55, -4294967296;
setp.eq.s64	%p4, %rd56, 0;
@%p4 bra BB40_8;

div.s64 %rd68, %rd19, %rd4;
rem.s64 %rd69, %rd19, %rd4;
bra.uni BB40_9;

BB40_8:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd19;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd68, %r19;
cvt.u64.u32	%rd69, %r20;

BB40_9:
ld.param.u64 %rd26, [%rd1];
ld.param.u64 %rd27, [%rd1+8];
ld.param.u64 %rd28, [%rd1+208];
mul.lo.s64 %rd57, %rd5, %rd68;
mul.lo.s64 %rd58, %rd6, %rd69;
add.s64 %rd29, %rd57, %rd58;
cvt.u64.u32	%rd70, %r4;
setp.ge.s64	%p5, %rd70, %rd27;
@%p5 bra BB40_12;

cvta.to.global.u64 %rd31, %rd26;
cvta.to.global.u64 %rd32, %rd3;
cvt.u64.u32	%rd33, %r2;

BB40_11:
mul.lo.s64 %rd59, %rd70, %rd28;
shl.b64 %rd60, %rd59, 2;
add.s64 %rd61, %rd31, %rd60;
add.s64 %rd62, %rd29, %rd70;
shl.b64 %rd63, %rd62, 2;
add.s64 %rd64, %rd32, %rd63;
ld.global.f32 %f2, [%rd64];
atom.global.add.f32 %f3, [%rd61], %f2;
add.s64 %rd70, %rd70, %rd33;
setp.lt.s64	%p6, %rd70, %rd27;
@%p6 bra BB40_11;

BB40_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<3>;
.reg .f32 %f<2>;
.reg .b32 %r<10>;
.reg .b64 %rd<22>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd11, [_ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd21, %r5;
setp.ge.s64	%p1, %rd21, %rd11;
@%p1 bra BB41_3;

ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd2+208];
ld.param.u64 %rd12, [%rd2];
cvta.to.global.u64 %rd6, %rd12;
ld.param.u64 %rd13, [%rd1];
cvta.to.global.u64 %rd7, %rd13;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd8, %r7;

BB41_2:
mul.lo.s64 %rd14, %rd21, %rd5;
shl.b64 %rd15, %rd14, 2;
add.s64 %rd16, %rd6, %rd15;
ld.global.u32 %r8, [%rd16];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd17, %r9;
mul.lo.s64 %rd18, %rd17, %rd4;
shl.b64 %rd19, %rd18, 2;
add.s64 %rd20, %rd7, %rd19;
atom.global.add.f32 %f1, [%rd20], 0f3F800000;
add.s64 %rd21, %rd8, %rd21;
setp.lt.s64	%p2, %rd21, %rd11;
@%p2 bra BB41_2;

BB41_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<9>;
.reg .b32 %r<15>;
.reg .b64 %rd<62>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd32, [_ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB42_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd57, %rd4;

BB42_2:
mov.u64 %rd7, %rd57;
shl.b64 %rd33, %rd7, 3;
mov.u64 %rd34, _ZN2at4cuda7my_smemE;
add.s64 %rd35, %rd34, %rd33;
mov.u64 %rd36, 0;
st.shared.u64 [%rd35], %rd36;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd57, %rd8;
@%p3 bra BB42_2;

BB42_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd58, %r6;
setp.ge.s64	%p4, %rd58, %rd32;
@%p4 bra BB42_8;

ld.param.u64 %rd37, [%rd2];
cvta.to.global.u64 %rd10, %rd37;
ld.param.u64 %rd11, [%rd2+208];
ld.param.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd12, %rd38;
ld.param.u64 %rd13, [%rd3+208];

BB42_5:
mul.lo.s64 %rd39, %rd58, %rd11;
shl.b64 %rd40, %rd39, 2;
add.s64 %rd41, %rd10, %rd40;
ld.global.u32 %r7, [%rd41];
div.s32 %r8, %r7, %r3;
mul.wide.s32 %rd42, %r8, 8;
mov.u64 %rd43, _ZN2at4cuda7my_smemE;
add.s64 %rd15, %rd43, %rd42;
mul.lo.s64 %rd44, %rd58, %rd13;
shl.b64 %rd45, %rd44, 3;
add.s64 %rd46, %rd12, %rd45;
ld.global.u64 %rd16, [%rd46];
ld.shared.u64 %rd59, [%rd15];

BB42_6:
mov.u64 %rd18, %rd59;
add.s64 %rd47, %rd18, %rd16;
atom.shared.cas.b64 %rd59, [%rd15], %rd18, %rd47;
setp.ne.s64	%p5, %rd18, %rd59;
@%p5 bra BB42_6;

mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r11, %r10, %r1;
cvt.u64.u32	%rd48, %r11;
add.s64 %rd58, %rd48, %rd58;
setp.lt.s64	%p6, %rd58, %rd32;
@%p6 bra BB42_5;

BB42_8:
cvt.u64.u32	%rd60, %r4;
setp.lt.s64	%p1, %rd60, %rd5;
bar.sync 0;
@!%p1 bra BB42_13;
bra.uni BB42_9;

BB42_9:
ld.param.u64 %rd50, [%rd1];
cvta.to.global.u64 %rd21, %rd50;
ld.param.u64 %rd22, [%rd1+208];
cvt.u64.u32	%rd23, %r1;

BB42_10:
mul.lo.s64 %rd51, %rd60, %rd22;
shl.b64 %rd52, %rd51, 3;
add.s64 %rd26, %rd21, %rd52;
shl.b64 %rd53, %rd60, 3;
mov.u64 %rd54, _ZN2at4cuda7my_smemE;
add.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd27, [%rd55];
ld.global.u64 %rd61, [%rd26];

BB42_11:
mov.u64 %rd29, %rd61;
add.s64 %rd56, %rd29, %rd27;
atom.global.cas.b64 %rd61, [%rd26], %rd29, %rd56;
setp.ne.s64	%p7, %rd29, %rd61;
@%p7 bra BB42_11;

add.s64 %rd60, %rd60, %rd23;
setp.lt.s64	%p8, %rd60, %rd5;
@%p8 bra BB42_10;

BB42_13:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<9>;
.reg .b32 %r<27>;
.reg .b64 %rd<90>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd47, [_ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd48, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd49, [%rd48];
cvta.to.global.u64 %rd4, %rd49;
ld.param.u64 %rd5, [%rd48+16];
ld.param.u64 %rd6, [%rd48+208];
ld.param.u64 %rd7, [%rd48+216];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd82, %r5;
setp.ge.s64	%p1, %rd82, %rd47;
@%p1 bra BB43_8;

ld.param.u64 %rd51, [%rd2];
cvta.to.global.u64 %rd8, %rd51;
ld.param.u64 %rd9, [%rd2+208];
ld.param.u64 %rd52, [%rd3];
cvta.to.global.u64 %rd10, %rd52;
ld.param.u64 %rd11, [%rd3+208];

BB43_2:
mul.lo.s64 %rd53, %rd82, %rd9;
shl.b64 %rd54, %rd53, 2;
add.s64 %rd55, %rd8, %rd54;
ld.global.u32 %r10, [%rd55];
div.s32 %r11, %r10, %r1;
cvt.s64.s32	%rd56, %r11;
cvt.u64.u32	%rd57, %r3;
mul.lo.s64 %rd58, %rd6, %rd57;
add.s64 %rd14, %rd56, %rd58;
or.b64 %rd59, %rd14, %rd5;
and.b64 %rd60, %rd59, -4294967296;
setp.eq.s64	%p2, %rd60, 0;
@%p2 bra BB43_4;
bra.uni BB43_3;

BB43_4:
cvt.u32.u64	%r13, %rd5;
cvt.u32.u64	%r14, %rd14;
div.u32 %r15, %r14, %r13;
rem.u32 %r16, %r14, %r13;
cvt.u64.u32	%rd83, %r15;
cvt.u64.u32	%rd84, %r16;
bra.uni BB43_5;

BB43_3:
div.s64 %rd83, %rd14, %rd5;
rem.s64 %rd84, %rd14, %rd5;

BB43_5:
mul.lo.s64 %rd61, %rd6, %rd83;
mul.lo.s64 %rd62, %rd7, %rd84;
add.s64 %rd63, %rd61, %rd62;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd21, %rd4, %rd64;
mul.lo.s64 %rd65, %rd82, %rd11;
shl.b64 %rd66, %rd65, 3;
add.s64 %rd67, %rd10, %rd66;
ld.global.u64 %rd22, [%rd67];
ld.global.u64 %rd85, [%rd21];

BB43_6:
mov.u64 %rd24, %rd85;
add.s64 %rd68, %rd24, %rd22;
atom.global.cas.b64 %rd85, [%rd21], %rd24, %rd68;
setp.ne.s64	%p3, %rd24, %rd85;
@%p3 bra BB43_6;

mov.u32 %r18, %nctaid.x;
mul.lo.s32 %r19, %r18, %r2;
cvt.u64.u32	%rd69, %r19;
add.s64 %rd82, %rd69, %rd82;
setp.lt.s64	%p4, %rd82, %rd47;
@%p4 bra BB43_2;

BB43_8:
cvt.u64.u32	%rd70, %r3;
mul.lo.s64 %rd27, %rd6, %rd70;
bar.sync 0;
or.b64 %rd71, %rd27, %rd5;
and.b64 %rd72, %rd71, -4294967296;
setp.eq.s64	%p5, %rd72, 0;
@%p5 bra BB43_10;

div.s64 %rd86, %rd27, %rd5;
rem.s64 %rd87, %rd27, %rd5;
bra.uni BB43_11;

BB43_10:
cvt.u32.u64	%r21, %rd5;
cvt.u32.u64	%r22, %rd27;
div.u32 %r23, %r22, %r21;
rem.u32 %r24, %r22, %r21;
cvt.u64.u32	%rd86, %r23;
cvt.u64.u32	%rd87, %r24;

BB43_11:
ld.param.u64 %rd73, [%rd1];
cvta.to.global.u64 %rd34, %rd73;
ld.param.u64 %rd35, [%rd1+8];
ld.param.u64 %rd36, [%rd1+208];
mul.lo.s64 %rd74, %rd6, %rd86;
mul.lo.s64 %rd75, %rd7, %rd87;
add.s64 %rd37, %rd74, %rd75;
cvt.u64.u32	%rd88, %r4;
setp.ge.s64	%p6, %rd88, %rd35;
@%p6 bra BB43_16;

cvt.u64.u32	%rd39, %r2;

BB43_13:
mul.lo.s64 %rd76, %rd88, %rd36;
shl.b64 %rd77, %rd76, 3;
add.s64 %rd41, %rd34, %rd77;
add.s64 %rd78, %rd37, %rd88;
shl.b64 %rd79, %rd78, 3;
add.s64 %rd80, %rd4, %rd79;
ld.global.u64 %rd42, [%rd80];
ld.global.u64 %rd89, [%rd41];

BB43_14:
mov.u64 %rd44, %rd89;
add.s64 %rd81, %rd44, %rd42;
atom.global.cas.b64 %rd89, [%rd41], %rd44, %rd81;
setp.ne.s64	%p7, %rd44, %rd89;
@%p7 bra BB43_14;

add.s64 %rd88, %rd88, %rd39;
setp.lt.s64	%p8, %rd88, %rd35;
@%p8 bra BB43_13;

BB43_16:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<4>;
.reg .b32 %r<10>;
.reg .b64 %rd<35>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd33, %r5;
setp.ge.s64	%p1, %rd33, %rd19;
@%p1 bra BB44_5;

ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd5, %rd20;
ld.param.u64 %rd6, [%rd1+208];
ld.param.u64 %rd21, [%rd2];
cvta.to.global.u64 %rd7, %rd21;
ld.param.u64 %rd8, [%rd2+208];
ld.param.u64 %rd22, [%rd3];
cvta.to.global.u64 %rd9, %rd22;
ld.param.u64 %rd10, [%rd3+208];
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd11, %r7;

BB44_2:
mul.lo.s64 %rd23, %rd33, %rd8;
shl.b64 %rd24, %rd23, 2;
add.s64 %rd25, %rd7, %rd24;
ld.global.u32 %r8, [%rd25];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd26, %r9;
mul.lo.s64 %rd27, %rd26, %rd6;
shl.b64 %rd28, %rd27, 3;
add.s64 %rd13, %rd5, %rd28;
mul.lo.s64 %rd29, %rd33, %rd10;
shl.b64 %rd30, %rd29, 3;
add.s64 %rd31, %rd9, %rd30;
ld.global.u64 %rd14, [%rd31];
ld.global.u64 %rd34, [%rd13];

BB44_3:
mov.u64 %rd16, %rd34;
add.s64 %rd32, %rd16, %rd14;
atom.global.cas.b64 %rd34, [%rd13], %rd16, %rd32;
setp.ne.s64	%p2, %rd16, %rd34;
@%p2 bra BB44_3;

add.s64 %rd33, %rd11, %rd33;
setp.lt.s64	%p3, %rd33, %rd19;
@%p3 bra BB44_2;

BB44_5:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<9>;
.reg .b32 %r<11>;
.reg .b64 %rd<53>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd28, [_ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB45_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd51, %rd3;

BB45_2:
mov.u64 %rd6, %rd51;
shl.b64 %rd29, %rd6, 3;
mov.u64 %rd30, _ZN2at4cuda7my_smemE;
add.s64 %rd31, %rd30, %rd29;
mov.u64 %rd32, 0;
st.shared.u64 [%rd31], %rd32;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd51, %rd7;
@%p3 bra BB45_2;

BB45_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd47, %r6;
setp.ge.s64	%p4, %rd47, %rd28;
@%p4 bra BB45_8;

ld.param.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd9, %rd33;
ld.param.u64 %rd10, [%rd2+208];
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd11, %r8;

BB45_5:
mul.lo.s64 %rd34, %rd47, %rd10;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd9, %rd35;
ld.global.u32 %r9, [%rd36];
div.s32 %r10, %r9, %r3;
mul.wide.s32 %rd37, %r10, 8;
mov.u64 %rd38, _ZN2at4cuda7my_smemE;
add.s64 %rd13, %rd38, %rd37;
ld.shared.u64 %rd48, [%rd13];

BB45_6:
mov.u64 %rd15, %rd48;
add.s64 %rd39, %rd15, 1;
atom.shared.cas.b64 %rd48, [%rd13], %rd15, %rd39;
setp.ne.s64	%p5, %rd15, %rd48;
@%p5 bra BB45_6;

add.s64 %rd47, %rd11, %rd47;
setp.lt.s64	%p6, %rd47, %rd28;
@%p6 bra BB45_5;

BB45_8:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB45_13;
bra.uni BB45_9;

BB45_9:
ld.param.u64 %rd40, [%rd1];
cvta.to.global.u64 %rd18, %rd40;
ld.param.u64 %rd19, [%rd1+208];
cvt.u64.u32	%rd20, %r1;
mov.u64 %rd50, %rd3;

BB45_10:
mul.lo.s64 %rd41, %rd50, %rd19;
shl.b64 %rd42, %rd41, 3;
add.s64 %rd22, %rd18, %rd42;
shl.b64 %rd43, %rd50, 3;
mov.u64 %rd44, _ZN2at4cuda7my_smemE;
add.s64 %rd45, %rd44, %rd43;
ld.shared.u64 %rd23, [%rd45];
ld.global.u64 %rd52, [%rd22];

BB45_11:
mov.u64 %rd25, %rd52;
add.s64 %rd46, %rd25, %rd23;
atom.global.cas.b64 %rd52, [%rd22], %rd25, %rd46;
setp.ne.s64	%p7, %rd25, %rd52;
@%p7 bra BB45_11;

add.s64 %rd50, %rd50, %rd20;
setp.lt.s64	%p8, %rd50, %rd4;
@%p8 bra BB45_10;

BB45_13:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<9>;
.reg .b32 %r<27>;
.reg .b64 %rd<82>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd43, [_ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd44, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd45, [%rd44];
cvta.to.global.u64 %rd3, %rd45;
ld.param.u64 %rd4, [%rd44+16];
ld.param.u64 %rd5, [%rd44+208];
ld.param.u64 %rd6, [%rd44+216];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd74, %r5;
setp.ge.s64	%p1, %rd74, %rd43;
@%p1 bra BB46_8;

ld.param.u64 %rd47, [%rd2];
cvta.to.global.u64 %rd7, %rd47;
ld.param.u64 %rd8, [%rd2+208];

BB46_2:
mul.lo.s64 %rd48, %rd74, %rd8;
shl.b64 %rd49, %rd48, 2;
add.s64 %rd50, %rd7, %rd49;
ld.global.u32 %r10, [%rd50];
div.s32 %r11, %r10, %r1;
cvt.s64.s32	%rd51, %r11;
cvt.u64.u32	%rd52, %r3;
mul.lo.s64 %rd53, %rd5, %rd52;
add.s64 %rd11, %rd51, %rd53;
or.b64 %rd54, %rd11, %rd4;
and.b64 %rd55, %rd54, -4294967296;
setp.eq.s64	%p2, %rd55, 0;
@%p2 bra BB46_4;
bra.uni BB46_3;

BB46_4:
cvt.u32.u64	%r13, %rd4;
cvt.u32.u64	%r14, %rd11;
div.u32 %r15, %r14, %r13;
rem.u32 %r16, %r14, %r13;
cvt.u64.u32	%rd75, %r15;
cvt.u64.u32	%rd76, %r16;
bra.uni BB46_5;

BB46_3:
div.s64 %rd75, %rd11, %rd4;
rem.s64 %rd76, %rd11, %rd4;

BB46_5:
mul.lo.s64 %rd56, %rd5, %rd75;
mul.lo.s64 %rd57, %rd6, %rd76;
add.s64 %rd58, %rd56, %rd57;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd18, %rd3, %rd59;
ld.global.u64 %rd77, [%rd18];

BB46_6:
mov.u64 %rd20, %rd77;
add.s64 %rd60, %rd20, 1;
atom.global.cas.b64 %rd77, [%rd18], %rd20, %rd60;
setp.ne.s64	%p3, %rd20, %rd77;
@%p3 bra BB46_6;

mov.u32 %r18, %nctaid.x;
mul.lo.s32 %r19, %r18, %r2;
cvt.u64.u32	%rd61, %r19;
add.s64 %rd74, %rd61, %rd74;
setp.lt.s64	%p4, %rd74, %rd43;
@%p4 bra BB46_2;

BB46_8:
cvt.u64.u32	%rd62, %r3;
mul.lo.s64 %rd23, %rd5, %rd62;
bar.sync 0;
or.b64 %rd63, %rd23, %rd4;
and.b64 %rd64, %rd63, -4294967296;
setp.eq.s64	%p5, %rd64, 0;
@%p5 bra BB46_10;

div.s64 %rd78, %rd23, %rd4;
rem.s64 %rd79, %rd23, %rd4;
bra.uni BB46_11;

BB46_10:
cvt.u32.u64	%r21, %rd4;
cvt.u32.u64	%r22, %rd23;
div.u32 %r23, %r22, %r21;
rem.u32 %r24, %r22, %r21;
cvt.u64.u32	%rd78, %r23;
cvt.u64.u32	%rd79, %r24;

BB46_11:
ld.param.u64 %rd65, [%rd1];
cvta.to.global.u64 %rd30, %rd65;
ld.param.u64 %rd31, [%rd1+8];
ld.param.u64 %rd32, [%rd1+208];
mul.lo.s64 %rd66, %rd5, %rd78;
mul.lo.s64 %rd67, %rd6, %rd79;
add.s64 %rd33, %rd66, %rd67;
cvt.u64.u32	%rd80, %r4;
setp.ge.s64	%p6, %rd80, %rd31;
@%p6 bra BB46_16;

cvt.u64.u32	%rd35, %r2;

BB46_13:
mul.lo.s64 %rd68, %rd80, %rd32;
shl.b64 %rd69, %rd68, 3;
add.s64 %rd37, %rd30, %rd69;
add.s64 %rd70, %rd33, %rd80;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd72, %rd3, %rd71;
ld.global.u64 %rd38, [%rd72];
ld.global.u64 %rd81, [%rd37];

BB46_14:
mov.u64 %rd40, %rd81;
add.s64 %rd73, %rd40, %rd38;
atom.global.cas.b64 %rd81, [%rd37], %rd40, %rd73;
setp.ne.s64	%p7, %rd40, %rd81;
@%p7 bra BB46_14;

add.s64 %rd80, %rd80, %rd35;
setp.lt.s64	%p8, %rd80, %rd31;
@%p8 bra BB46_13;

BB46_16:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<4>;
.reg .b32 %r<10>;
.reg .b64 %rd<27>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd15, [_ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIliLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IliLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd25, %r5;
setp.ge.s64	%p1, %rd25, %rd15;
@%p1 bra BB47_5;

ld.param.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd17, [%rd2];
cvta.to.global.u64 %rd6, %rd17;
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd8, %r7;

BB47_2:
mul.lo.s64 %rd18, %rd25, %rd7;
shl.b64 %rd19, %rd18, 2;
add.s64 %rd20, %rd6, %rd19;
ld.global.u32 %r8, [%rd20];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd21, %r9;
mul.lo.s64 %rd22, %rd21, %rd5;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd10, %rd4, %rd23;
ld.global.u64 %rd26, [%rd10];

BB47_3:
mov.u64 %rd12, %rd26;
add.s64 %rd24, %rd12, 1;
atom.global.cas.b64 %rd26, [%rd10], %rd12, %rd24;
setp.ne.s64	%p2, %rd12, %rd26;
@%p2 bra BB47_3;

add.s64 %rd25, %rd8, %rd25;
setp.lt.s64	%p3, %rd25, %rd15;
@%p3 bra BB47_2;

BB47_5:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .b32 %r<11>;
.reg .f64 %fd<5>;
.reg .b64 %rd<49>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd22, [_ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB48_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd48, %rd4;

BB48_2:
mov.u64 %rd7, %rd48;
shl.b64 %rd23, %rd7, 3;
mov.u64 %rd24, _ZN2at4cuda7my_smemE;
add.s64 %rd25, %rd24, %rd23;
mov.u64 %rd26, 0;
st.shared.u64 [%rd25], %rd26;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd48, %rd8;
@%p3 bra BB48_2;

BB48_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd45, %r6;
setp.ge.s64	%p4, %rd45, %rd22;
@%p4 bra BB48_6;

ld.param.u64 %rd27, [%rd2];
ld.param.u64 %rd10, [%rd2+208];
ld.param.u64 %rd28, [%rd3];
ld.param.u64 %rd11, [%rd3+208];
cvta.to.global.u64 %rd12, %rd27;
cvta.to.global.u64 %rd13, %rd28;
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd14, %r8;

BB48_5:
mul.lo.s64 %rd29, %rd45, %rd10;
shl.b64 %rd30, %rd29, 2;
add.s64 %rd31, %rd12, %rd30;
ld.global.u32 %r9, [%rd31];
div.s32 %r10, %r9, %r3;
mul.wide.s32 %rd32, %r10, 8;
mov.u64 %rd33, _ZN2at4cuda7my_smemE;
add.s64 %rd34, %rd33, %rd32;
mul.lo.s64 %rd35, %rd45, %rd11;
shl.b64 %rd36, %rd35, 3;
add.s64 %rd37, %rd13, %rd36;
ld.global.f64 %fd1, [%rd37];
atom.shared.add.f64 %fd2, [%rd34], %fd1;
add.s64 %rd45, %rd14, %rd45;
setp.lt.s64	%p5, %rd45, %rd22;
@%p5 bra BB48_5;

BB48_6:
setp.lt.s64	%p1, %rd4, %rd5;
bar.sync 0;
@!%p1 bra BB48_9;
bra.uni BB48_7;

BB48_7:
ld.param.u64 %rd38, [%rd1];
ld.param.u64 %rd17, [%rd1+208];
cvta.to.global.u64 %rd18, %rd38;
cvt.u64.u32	%rd19, %r1;
mov.u64 %rd47, %rd4;

BB48_8:
mul.lo.s64 %rd39, %rd47, %rd17;
shl.b64 %rd40, %rd39, 3;
add.s64 %rd41, %rd18, %rd40;
shl.b64 %rd42, %rd47, 3;
mov.u64 %rd43, _ZN2at4cuda7my_smemE;
add.s64 %rd44, %rd43, %rd42;
ld.shared.f64 %fd3, [%rd44];
atom.global.add.f64 %fd4, [%rd41], %fd3;
add.s64 %rd47, %rd47, %rd19;
setp.lt.s64	%p6, %rd47, %rd5;
@%p6 bra BB48_8;

BB48_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .b32 %r<23>;
.reg .f64 %fd<5>;
.reg .b64 %rd<78>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd39, [_ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd40, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd4, [%rd40];
ld.param.u64 %rd5, [%rd40+16];
ld.param.u64 %rd6, [%rd40+208];
ld.param.u64 %rd7, [%rd40+216];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd72, %r5;
setp.ge.s64	%p1, %rd72, %rd39;
@%p1 bra BB49_6;

ld.param.u64 %rd9, [%rd2+208];
ld.param.u64 %rd10, [%rd3+208];
ld.param.u64 %rd41, [%rd3];
ld.param.u64 %rd42, [%rd2];
cvta.to.global.u64 %rd11, %rd42;
cvta.to.global.u64 %rd12, %rd41;

BB49_2:
mul.lo.s64 %rd43, %rd72, %rd9;
shl.b64 %rd44, %rd43, 2;
add.s64 %rd45, %rd11, %rd44;
ld.global.u32 %r6, [%rd45];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd46, %r7;
cvt.u64.u32	%rd47, %r3;
mul.lo.s64 %rd48, %rd6, %rd47;
add.s64 %rd14, %rd46, %rd48;
or.b64 %rd49, %rd14, %rd5;
and.b64 %rd50, %rd49, -4294967296;
setp.eq.s64	%p2, %rd50, 0;
@%p2 bra BB49_4;
bra.uni BB49_3;

BB49_4:
cvt.u32.u64	%r9, %rd5;
cvt.u32.u64	%r10, %rd14;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd73, %r11;
cvt.u64.u32	%rd74, %r12;
bra.uni BB49_5;

BB49_3:
div.s64 %rd73, %rd14, %rd5;
rem.s64 %rd74, %rd14, %rd5;

BB49_5:
mul.lo.s64 %rd51, %rd6, %rd73;
mul.lo.s64 %rd52, %rd7, %rd74;
add.s64 %rd53, %rd51, %rd52;
cvta.to.global.u64 %rd54, %rd4;
shl.b64 %rd55, %rd53, 3;
add.s64 %rd56, %rd54, %rd55;
mul.lo.s64 %rd57, %rd72, %rd10;
shl.b64 %rd58, %rd57, 3;
add.s64 %rd59, %rd12, %rd58;
ld.global.f64 %fd1, [%rd59];
atom.global.add.f64 %fd2, [%rd56], %fd1;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd60, %r15;
add.s64 %rd72, %rd60, %rd72;
setp.lt.s64	%p3, %rd72, %rd39;
@%p3 bra BB49_2;

BB49_6:
cvt.u64.u32	%rd61, %r3;
mul.lo.s64 %rd22, %rd6, %rd61;
bar.sync 0;
or.b64 %rd62, %rd22, %rd5;
and.b64 %rd63, %rd62, -4294967296;
setp.eq.s64	%p4, %rd63, 0;
@%p4 bra BB49_8;

div.s64 %rd75, %rd22, %rd5;
rem.s64 %rd76, %rd22, %rd5;
bra.uni BB49_9;

BB49_8:
cvt.u32.u64	%r17, %rd5;
cvt.u32.u64	%r18, %rd22;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd75, %r19;
cvt.u64.u32	%rd76, %r20;

BB49_9:
ld.param.u64 %rd29, [%rd1];
ld.param.u64 %rd30, [%rd1+8];
ld.param.u64 %rd31, [%rd1+208];
mul.lo.s64 %rd64, %rd6, %rd75;
mul.lo.s64 %rd65, %rd7, %rd76;
add.s64 %rd32, %rd64, %rd65;
cvt.u64.u32	%rd77, %r4;
setp.ge.s64	%p5, %rd77, %rd30;
@%p5 bra BB49_12;

cvta.to.global.u64 %rd34, %rd29;
cvta.to.global.u64 %rd35, %rd4;
cvt.u64.u32	%rd36, %r2;

BB49_11:
mul.lo.s64 %rd66, %rd77, %rd31;
shl.b64 %rd67, %rd66, 3;
add.s64 %rd68, %rd34, %rd67;
add.s64 %rd69, %rd32, %rd77;
shl.b64 %rd70, %rd69, 3;
add.s64 %rd71, %rd35, %rd70;
ld.global.f64 %fd3, [%rd71];
atom.global.add.f64 %fd4, [%rd68], %fd3;
add.s64 %rd77, %rd77, %rd36;
setp.lt.s64	%p6, %rd77, %rd30;
@%p6 bra BB49_11;

BB49_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<3>;
.reg .b32 %r<10>;
.reg .f64 %fd<3>;
.reg .b64 %rd<29>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd14, [_ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd28, %r5;
setp.ge.s64	%p1, %rd28, %rd14;
@%p1 bra BB50_3;

ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd6, [%rd2+208];
ld.param.u64 %rd7, [%rd3+208];
ld.param.u64 %rd15, [%rd3];
ld.param.u64 %rd16, [%rd2];
cvta.to.global.u64 %rd8, %rd16;
ld.param.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd9, %rd17;
cvta.to.global.u64 %rd10, %rd15;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd11, %r7;

BB50_2:
mul.lo.s64 %rd18, %rd28, %rd6;
shl.b64 %rd19, %rd18, 2;
add.s64 %rd20, %rd8, %rd19;
ld.global.u32 %r8, [%rd20];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd21, %r9;
mul.lo.s64 %rd22, %rd21, %rd5;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd9, %rd23;
mul.lo.s64 %rd25, %rd28, %rd7;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd10, %rd26;
ld.global.f64 %fd1, [%rd27];
atom.global.add.f64 %fd2, [%rd24], %fd1;
add.s64 %rd28, %rd11, %rd28;
setp.lt.s64	%p2, %rd28, %rd14;
@%p2 bra BB50_2;

BB50_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<11>;
.reg .f64 %fd<4>;
.reg .b64 %rd<42>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB51_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd41, %rd3;

BB51_2:
mov.u64 %rd6, %rd41;
shl.b64 %rd20, %rd6, 3;
mov.u64 %rd21, _ZN2at4cuda7my_smemE;
add.s64 %rd22, %rd21, %rd20;
mov.u64 %rd23, 0;
st.shared.u64 [%rd22], %rd23;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd41, %rd7;
@%p3 bra BB51_2;

BB51_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd38, %r6;
setp.ge.s64	%p4, %rd38, %rd19;
@%p4 bra BB51_6;

ld.param.u64 %rd24, [%rd2];
ld.param.u64 %rd9, [%rd2+208];
cvta.to.global.u64 %rd10, %rd24;
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd11, %r8;

BB51_5:
mul.lo.s64 %rd25, %rd38, %rd9;
shl.b64 %rd26, %rd25, 2;
add.s64 %rd27, %rd10, %rd26;
ld.global.u32 %r9, [%rd27];
div.s32 %r10, %r9, %r3;
mul.wide.s32 %rd28, %r10, 8;
mov.u64 %rd29, _ZN2at4cuda7my_smemE;
add.s64 %rd30, %rd29, %rd28;
atom.shared.add.f64 %fd1, [%rd30], 0d3FF0000000000000;
add.s64 %rd38, %rd11, %rd38;
setp.lt.s64	%p5, %rd38, %rd19;
@%p5 bra BB51_5;

BB51_6:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB51_9;
bra.uni BB51_7;

BB51_7:
ld.param.u64 %rd31, [%rd1];
ld.param.u64 %rd14, [%rd1+208];
cvta.to.global.u64 %rd15, %rd31;
cvt.u64.u32	%rd16, %r1;
mov.u64 %rd40, %rd3;

BB51_8:
mul.lo.s64 %rd32, %rd40, %rd14;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd34, %rd15, %rd33;
shl.b64 %rd35, %rd40, 3;
mov.u64 %rd36, _ZN2at4cuda7my_smemE;
add.s64 %rd37, %rd36, %rd35;
ld.shared.f64 %fd2, [%rd37];
atom.global.add.f64 %fd3, [%rd34], %fd2;
add.s64 %rd40, %rd40, %rd16;
setp.lt.s64	%p6, %rd40, %rd4;
@%p6 bra BB51_8;

BB51_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<23>;
.reg .f64 %fd<4>;
.reg .b64 %rd<71>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd36, [_ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd37, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd3, [%rd37];
ld.param.u64 %rd4, [%rd37+16];
ld.param.u64 %rd5, [%rd37+208];
ld.param.u64 %rd6, [%rd37+216];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd65, %r5;
setp.ge.s64	%p1, %rd65, %rd36;
@%p1 bra BB52_6;

ld.param.u64 %rd8, [%rd2+208];
ld.param.u64 %rd38, [%rd2];
cvta.to.global.u64 %rd9, %rd38;

BB52_2:
mul.lo.s64 %rd39, %rd65, %rd8;
shl.b64 %rd40, %rd39, 2;
add.s64 %rd41, %rd9, %rd40;
ld.global.u32 %r6, [%rd41];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd42, %r7;
cvt.u64.u32	%rd43, %r3;
mul.lo.s64 %rd44, %rd5, %rd43;
add.s64 %rd11, %rd42, %rd44;
or.b64 %rd45, %rd11, %rd4;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p2, %rd46, 0;
@%p2 bra BB52_4;
bra.uni BB52_3;

BB52_4:
cvt.u32.u64	%r9, %rd4;
cvt.u32.u64	%r10, %rd11;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd66, %r11;
cvt.u64.u32	%rd67, %r12;
bra.uni BB52_5;

BB52_3:
div.s64 %rd66, %rd11, %rd4;
rem.s64 %rd67, %rd11, %rd4;

BB52_5:
mul.lo.s64 %rd47, %rd5, %rd66;
mul.lo.s64 %rd48, %rd6, %rd67;
add.s64 %rd49, %rd47, %rd48;
cvta.to.global.u64 %rd50, %rd3;
shl.b64 %rd51, %rd49, 3;
add.s64 %rd52, %rd50, %rd51;
atom.global.add.f64 %fd1, [%rd52], 0d3FF0000000000000;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd53, %r15;
add.s64 %rd65, %rd53, %rd65;
setp.lt.s64	%p3, %rd65, %rd36;
@%p3 bra BB52_2;

BB52_6:
cvt.u64.u32	%rd54, %r3;
mul.lo.s64 %rd19, %rd5, %rd54;
bar.sync 0;
or.b64 %rd55, %rd19, %rd4;
and.b64 %rd56, %rd55, -4294967296;
setp.eq.s64	%p4, %rd56, 0;
@%p4 bra BB52_8;

div.s64 %rd68, %rd19, %rd4;
rem.s64 %rd69, %rd19, %rd4;
bra.uni BB52_9;

BB52_8:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd19;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd68, %r19;
cvt.u64.u32	%rd69, %r20;

BB52_9:
ld.param.u64 %rd26, [%rd1];
ld.param.u64 %rd27, [%rd1+8];
ld.param.u64 %rd28, [%rd1+208];
mul.lo.s64 %rd57, %rd5, %rd68;
mul.lo.s64 %rd58, %rd6, %rd69;
add.s64 %rd29, %rd57, %rd58;
cvt.u64.u32	%rd70, %r4;
setp.ge.s64	%p5, %rd70, %rd27;
@%p5 bra BB52_12;

cvta.to.global.u64 %rd31, %rd26;
cvta.to.global.u64 %rd32, %rd3;
cvt.u64.u32	%rd33, %r2;

BB52_11:
mul.lo.s64 %rd59, %rd70, %rd28;
shl.b64 %rd60, %rd59, 3;
add.s64 %rd61, %rd31, %rd60;
add.s64 %rd62, %rd29, %rd70;
shl.b64 %rd63, %rd62, 3;
add.s64 %rd64, %rd32, %rd63;
ld.global.f64 %fd2, [%rd64];
atom.global.add.f64 %fd3, [%rd61], %fd2;
add.s64 %rd70, %rd70, %rd33;
setp.lt.s64	%p6, %rd70, %rd27;
@%p6 bra BB52_11;

BB52_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<10>;
.reg .f64 %fd<2>;
.reg .b64 %rd<22>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd11, [_ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdilLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdiLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdiLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd21, %r5;
setp.ge.s64	%p1, %rd21, %rd11;
@%p1 bra BB53_3;

ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd2+208];
ld.param.u64 %rd12, [%rd2];
cvta.to.global.u64 %rd6, %rd12;
ld.param.u64 %rd13, [%rd1];
cvta.to.global.u64 %rd7, %rd13;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd8, %r7;

BB53_2:
mul.lo.s64 %rd14, %rd21, %rd5;
shl.b64 %rd15, %rd14, 2;
add.s64 %rd16, %rd6, %rd15;
ld.global.u32 %r8, [%rd16];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd17, %r9;
mul.lo.s64 %rd18, %rd17, %rd4;
shl.b64 %rd19, %rd18, 3;
add.s64 %rd20, %rd7, %rd19;
atom.global.add.f64 %fd1, [%rd20], 0d3FF0000000000000;
add.s64 %rd21, %rd8, %rd21;
setp.lt.s64	%p2, %rd21, %rd11;
@%p2 bra BB53_2;

BB53_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<8>;
.reg .f32 %f<5>;
.reg .b32 %r<15>;
.reg .b64 %rd<58>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd27, [_ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB54_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd54, %rd4;

BB54_2:
mov.u64 %rd7, %rd54;
shl.b64 %rd28, %rd7, 2;
mov.u64 %rd29, _ZN2at4cuda7my_smemE;
add.s64 %rd30, %rd29, %rd28;
mov.u32 %r5, 0;
st.shared.u32 [%rd30], %r5;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd54, %rd8;
@%p3 bra BB54_2;

BB54_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r6, %ctaid.x;
mad.lo.s32 %r7, %r6, %r1, %r2;
cvt.u64.u32	%rd55, %r7;
setp.ge.s64	%p4, %rd55, %rd27;
@%p4 bra BB54_9;

ld.param.u64 %rd31, [%rd2];
ld.param.u64 %rd10, [%rd2+208];
ld.param.u64 %rd32, [%rd3];
ld.param.u64 %rd11, [%rd3+208];
cvta.to.global.u64 %rd12, %rd31;
cvta.to.global.u64 %rd13, %rd32;
mov.u32 %r8, %nctaid.x;
mul.lo.s32 %r9, %r8, %r1;
cvt.u64.u32	%rd14, %r9;

BB54_5:
mul.lo.s64 %rd33, %rd55, %rd10;
shl.b64 %rd34, %rd33, 3;
add.s64 %rd35, %rd12, %rd34;
cvt.s64.s32	%rd36, %r3;
ld.global.u64 %rd16, [%rd35];
or.b64 %rd37, %rd16, %rd36;
and.b64 %rd38, %rd37, -4294967296;
setp.eq.s64	%p5, %rd38, 0;
@%p5 bra BB54_7;
bra.uni BB54_6;

BB54_7:
cvt.u32.u64	%r10, %rd16;
div.u32 %r11, %r10, %r3;
cvt.u64.u32	%rd56, %r11;
bra.uni BB54_8;

BB54_6:
div.s64 %rd56, %rd16, %rd36;

BB54_8:
mul.lo.s64 %rd40, %rd55, %rd11;
shl.b64 %rd41, %rd40, 2;
add.s64 %rd42, %rd13, %rd41;
ld.global.f32 %f1, [%rd42];
shl.b64 %rd43, %rd56, 2;
mov.u64 %rd44, _ZN2at4cuda7my_smemE;
add.s64 %rd45, %rd44, %rd43;
atom.shared.add.f32 %f2, [%rd45], %f1;
add.s64 %rd55, %rd14, %rd55;
setp.lt.s64	%p6, %rd55, %rd27;
@%p6 bra BB54_5;

BB54_9:
cvt.u64.u32	%rd57, %r4;
setp.lt.s64	%p1, %rd57, %rd5;
bar.sync 0;
@!%p1 bra BB54_12;
bra.uni BB54_10;

BB54_10:
ld.param.u64 %rd47, [%rd1];
ld.param.u64 %rd21, [%rd1+208];
cvta.to.global.u64 %rd22, %rd47;
cvt.u64.u32	%rd23, %r1;

BB54_11:
mul.lo.s64 %rd48, %rd57, %rd21;
shl.b64 %rd49, %rd48, 2;
add.s64 %rd50, %rd22, %rd49;
shl.b64 %rd51, %rd57, 2;
mov.u64 %rd52, _ZN2at4cuda7my_smemE;
add.s64 %rd53, %rd52, %rd51;
ld.shared.f32 %f3, [%rd53];
atom.global.add.f32 %f4, [%rd50], %f3;
add.s64 %rd57, %rd57, %rd23;
setp.lt.s64	%p7, %rd57, %rd5;
@%p7 bra BB54_11;

BB54_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<8>;
.reg .f32 %f<5>;
.reg .b32 %r<23>;
.reg .b64 %rd<86>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd43, [_ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd44, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd4, [%rd44];
ld.param.u64 %rd5, [%rd44+16];
ld.param.u64 %rd6, [%rd44+208];
ld.param.u64 %rd7, [%rd44+216];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd79, %r5;
setp.ge.s64	%p1, %rd79, %rd43;
@%p1 bra BB55_9;

ld.param.u64 %rd9, [%rd2+208];
ld.param.u64 %rd10, [%rd3+208];
ld.param.u64 %rd45, [%rd3];
ld.param.u64 %rd46, [%rd2];
cvta.to.global.u64 %rd11, %rd46;
cvta.to.global.u64 %rd12, %rd45;

BB55_2:
mul.lo.s64 %rd47, %rd79, %rd9;
shl.b64 %rd48, %rd47, 3;
add.s64 %rd49, %rd11, %rd48;
cvt.s64.s32	%rd50, %r1;
ld.global.u64 %rd14, [%rd49];
or.b64 %rd51, %rd14, %rd50;
and.b64 %rd52, %rd51, -4294967296;
setp.eq.s64	%p2, %rd52, 0;
@%p2 bra BB55_4;
bra.uni BB55_3;

BB55_4:
cvt.u32.u64	%r6, %rd14;
div.u32 %r7, %r6, %r1;
cvt.u64.u32	%rd80, %r7;
bra.uni BB55_5;

BB55_3:
div.s64 %rd80, %rd14, %rd50;

BB55_5:
cvt.u64.u32	%rd54, %r3;
mul.lo.s64 %rd55, %rd6, %rd54;
add.s64 %rd18, %rd55, %rd80;
or.b64 %rd56, %rd18, %rd5;
and.b64 %rd57, %rd56, -4294967296;
setp.eq.s64	%p3, %rd57, 0;
@%p3 bra BB55_7;
bra.uni BB55_6;

BB55_7:
cvt.u32.u64	%r9, %rd5;
cvt.u32.u64	%r10, %rd18;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd81, %r11;
cvt.u64.u32	%rd82, %r12;
bra.uni BB55_8;

BB55_6:
div.s64 %rd81, %rd18, %rd5;
rem.s64 %rd82, %rd18, %rd5;

BB55_8:
mul.lo.s64 %rd58, %rd6, %rd81;
mul.lo.s64 %rd59, %rd7, %rd82;
add.s64 %rd60, %rd58, %rd59;
cvta.to.global.u64 %rd61, %rd4;
shl.b64 %rd62, %rd60, 2;
add.s64 %rd63, %rd61, %rd62;
mul.lo.s64 %rd64, %rd79, %rd10;
shl.b64 %rd65, %rd64, 2;
add.s64 %rd66, %rd12, %rd65;
ld.global.f32 %f1, [%rd66];
atom.global.add.f32 %f2, [%rd63], %f1;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd67, %r15;
add.s64 %rd79, %rd67, %rd79;
setp.lt.s64	%p4, %rd79, %rd43;
@%p4 bra BB55_2;

BB55_9:
cvt.u64.u32	%rd68, %r3;
mul.lo.s64 %rd26, %rd6, %rd68;
bar.sync 0;
or.b64 %rd69, %rd26, %rd5;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p5, %rd70, 0;
@%p5 bra BB55_11;

div.s64 %rd83, %rd26, %rd5;
rem.s64 %rd84, %rd26, %rd5;
bra.uni BB55_12;

BB55_11:
cvt.u32.u64	%r17, %rd5;
cvt.u32.u64	%r18, %rd26;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd83, %r19;
cvt.u64.u32	%rd84, %r20;

BB55_12:
ld.param.u64 %rd33, [%rd1];
ld.param.u64 %rd34, [%rd1+8];
ld.param.u64 %rd35, [%rd1+208];
mul.lo.s64 %rd71, %rd6, %rd83;
mul.lo.s64 %rd72, %rd7, %rd84;
add.s64 %rd36, %rd71, %rd72;
cvt.u64.u32	%rd85, %r4;
setp.ge.s64	%p6, %rd85, %rd34;
@%p6 bra BB55_15;

cvta.to.global.u64 %rd38, %rd33;
cvta.to.global.u64 %rd39, %rd4;
cvt.u64.u32	%rd40, %r2;

BB55_14:
mul.lo.s64 %rd73, %rd85, %rd35;
shl.b64 %rd74, %rd73, 2;
add.s64 %rd75, %rd38, %rd74;
add.s64 %rd76, %rd36, %rd85;
shl.b64 %rd77, %rd76, 2;
add.s64 %rd78, %rd39, %rd77;
ld.global.f32 %f3, [%rd78];
atom.global.add.f32 %f4, [%rd75], %f3;
add.s64 %rd85, %rd85, %rd40;
setp.lt.s64	%p7, %rd85, %rd34;
@%p7 bra BB55_14;

BB55_15:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<4>;
.reg .f32 %f<3>;
.reg .b32 %r<11>;
.reg .b64 %rd<36>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd34, %r5;
setp.ge.s64	%p1, %rd34, %rd19;
@%p1 bra BB56_6;

ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd6, [%rd2+208];
ld.param.u64 %rd7, [%rd3+208];
ld.param.u64 %rd20, [%rd3];
ld.param.u64 %rd21, [%rd2];
cvta.to.global.u64 %rd8, %rd21;
cvt.s64.s32	%rd9, %r2;
ld.param.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd10, %rd22;
cvta.to.global.u64 %rd11, %rd20;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd12, %r7;

BB56_2:
mul.lo.s64 %rd23, %rd34, %rd6;
shl.b64 %rd24, %rd23, 3;
add.s64 %rd25, %rd8, %rd24;
ld.global.u64 %rd14, [%rd25];
or.b64 %rd26, %rd14, %rd9;
and.b64 %rd27, %rd26, -4294967296;
setp.eq.s64	%p2, %rd27, 0;
@%p2 bra BB56_4;
bra.uni BB56_3;

BB56_4:
cvt.u32.u64	%r8, %rd9;
cvt.u32.u64	%r9, %rd14;
div.u32 %r10, %r9, %r8;
cvt.u64.u32	%rd35, %r10;
bra.uni BB56_5;

BB56_3:
div.s64 %rd35, %rd14, %rd9;

BB56_5:
mul.lo.s64 %rd28, %rd35, %rd5;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd10, %rd29;
mul.lo.s64 %rd31, %rd34, %rd7;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd33, %rd11, %rd32;
ld.global.f32 %f1, [%rd33];
atom.global.add.f32 %f2, [%rd30], %f1;
add.s64 %rd34, %rd12, %rd34;
setp.lt.s64	%p3, %rd34, %rd19;
@%p3 bra BB56_2;

BB56_6:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<8>;
.reg .f32 %f<4>;
.reg .b32 %r<14>;
.reg .b64 %rd<49>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd24, [_ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB57_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd48, %rd3;

BB57_2:
mov.u64 %rd6, %rd48;
shl.b64 %rd25, %rd6, 2;
mov.u64 %rd26, _ZN2at4cuda7my_smemE;
add.s64 %rd27, %rd26, %rd25;
mov.u32 %r5, 0;
st.shared.u32 [%rd27], %r5;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd48, %rd7;
@%p3 bra BB57_2;

BB57_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r6, %ctaid.x;
mad.lo.s32 %r7, %r6, %r1, %r2;
cvt.u64.u32	%rd44, %r7;
setp.ge.s64	%p4, %rd44, %rd24;
@%p4 bra BB57_9;

ld.param.u64 %rd28, [%rd2];
ld.param.u64 %rd9, [%rd2+208];
cvta.to.global.u64 %rd10, %rd28;
cvt.s64.s32	%rd11, %r3;
mov.u32 %r8, %nctaid.x;
mul.lo.s32 %r9, %r8, %r1;
cvt.u64.u32	%rd12, %r9;

BB57_5:
mul.lo.s64 %rd29, %rd44, %rd9;
shl.b64 %rd30, %rd29, 3;
add.s64 %rd31, %rd10, %rd30;
ld.global.u64 %rd14, [%rd31];
or.b64 %rd32, %rd14, %rd11;
and.b64 %rd33, %rd32, -4294967296;
setp.eq.s64	%p5, %rd33, 0;
@%p5 bra BB57_7;
bra.uni BB57_6;

BB57_7:
cvt.u32.u64	%r10, %rd11;
cvt.u32.u64	%r11, %rd14;
div.u32 %r12, %r11, %r10;
cvt.u64.u32	%rd45, %r12;
bra.uni BB57_8;

BB57_6:
div.s64 %rd45, %rd14, %rd11;

BB57_8:
shl.b64 %rd34, %rd45, 2;
mov.u64 %rd35, _ZN2at4cuda7my_smemE;
add.s64 %rd36, %rd35, %rd34;
atom.shared.add.f32 %f1, [%rd36], 0f3F800000;
add.s64 %rd44, %rd12, %rd44;
setp.lt.s64	%p6, %rd44, %rd24;
@%p6 bra BB57_5;

BB57_9:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB57_12;
bra.uni BB57_10;

BB57_10:
ld.param.u64 %rd37, [%rd1];
ld.param.u64 %rd19, [%rd1+208];
cvta.to.global.u64 %rd20, %rd37;
cvt.u64.u32	%rd21, %r1;
mov.u64 %rd47, %rd3;

BB57_11:
mul.lo.s64 %rd38, %rd47, %rd19;
shl.b64 %rd39, %rd38, 2;
add.s64 %rd40, %rd20, %rd39;
shl.b64 %rd41, %rd47, 2;
mov.u64 %rd42, _ZN2at4cuda7my_smemE;
add.s64 %rd43, %rd42, %rd41;
ld.shared.f32 %f2, [%rd43];
atom.global.add.f32 %f3, [%rd40], %f2;
add.s64 %rd47, %rd47, %rd21;
setp.lt.s64	%p7, %rd47, %rd4;
@%p7 bra BB57_11;

BB57_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<8>;
.reg .f32 %f<4>;
.reg .b32 %r<23>;
.reg .b64 %rd<79>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd40, [_ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd41, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd3, [%rd41];
ld.param.u64 %rd4, [%rd41+16];
ld.param.u64 %rd5, [%rd41+208];
ld.param.u64 %rd6, [%rd41+216];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd72, %r5;
setp.ge.s64	%p1, %rd72, %rd40;
@%p1 bra BB58_9;

ld.param.u64 %rd8, [%rd2+208];
ld.param.u64 %rd42, [%rd2];
cvta.to.global.u64 %rd9, %rd42;

BB58_2:
mul.lo.s64 %rd43, %rd72, %rd8;
shl.b64 %rd44, %rd43, 3;
add.s64 %rd45, %rd9, %rd44;
cvt.s64.s32	%rd46, %r1;
ld.global.u64 %rd11, [%rd45];
or.b64 %rd47, %rd11, %rd46;
and.b64 %rd48, %rd47, -4294967296;
setp.eq.s64	%p2, %rd48, 0;
@%p2 bra BB58_4;
bra.uni BB58_3;

BB58_4:
cvt.u32.u64	%r6, %rd11;
div.u32 %r7, %r6, %r1;
cvt.u64.u32	%rd73, %r7;
bra.uni BB58_5;

BB58_3:
div.s64 %rd73, %rd11, %rd46;

BB58_5:
cvt.u64.u32	%rd50, %r3;
mul.lo.s64 %rd51, %rd5, %rd50;
add.s64 %rd15, %rd51, %rd73;
or.b64 %rd52, %rd15, %rd4;
and.b64 %rd53, %rd52, -4294967296;
setp.eq.s64	%p3, %rd53, 0;
@%p3 bra BB58_7;
bra.uni BB58_6;

BB58_7:
cvt.u32.u64	%r9, %rd4;
cvt.u32.u64	%r10, %rd15;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd74, %r11;
cvt.u64.u32	%rd75, %r12;
bra.uni BB58_8;

BB58_6:
div.s64 %rd74, %rd15, %rd4;
rem.s64 %rd75, %rd15, %rd4;

BB58_8:
mul.lo.s64 %rd54, %rd5, %rd74;
mul.lo.s64 %rd55, %rd6, %rd75;
add.s64 %rd56, %rd54, %rd55;
cvta.to.global.u64 %rd57, %rd3;
shl.b64 %rd58, %rd56, 2;
add.s64 %rd59, %rd57, %rd58;
atom.global.add.f32 %f1, [%rd59], 0f3F800000;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd60, %r15;
add.s64 %rd72, %rd60, %rd72;
setp.lt.s64	%p4, %rd72, %rd40;
@%p4 bra BB58_2;

BB58_9:
cvt.u64.u32	%rd61, %r3;
mul.lo.s64 %rd23, %rd5, %rd61;
bar.sync 0;
or.b64 %rd62, %rd23, %rd4;
and.b64 %rd63, %rd62, -4294967296;
setp.eq.s64	%p5, %rd63, 0;
@%p5 bra BB58_11;

div.s64 %rd76, %rd23, %rd4;
rem.s64 %rd77, %rd23, %rd4;
bra.uni BB58_12;

BB58_11:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd23;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd76, %r19;
cvt.u64.u32	%rd77, %r20;

BB58_12:
ld.param.u64 %rd30, [%rd1];
ld.param.u64 %rd31, [%rd1+8];
ld.param.u64 %rd32, [%rd1+208];
mul.lo.s64 %rd64, %rd5, %rd76;
mul.lo.s64 %rd65, %rd6, %rd77;
add.s64 %rd33, %rd64, %rd65;
cvt.u64.u32	%rd78, %r4;
setp.ge.s64	%p6, %rd78, %rd31;
@%p6 bra BB58_15;

cvta.to.global.u64 %rd35, %rd30;
cvta.to.global.u64 %rd36, %rd3;
cvt.u64.u32	%rd37, %r2;

BB58_14:
mul.lo.s64 %rd66, %rd78, %rd32;
shl.b64 %rd67, %rd66, 2;
add.s64 %rd68, %rd35, %rd67;
add.s64 %rd69, %rd33, %rd78;
shl.b64 %rd70, %rd69, 2;
add.s64 %rd71, %rd36, %rd70;
ld.global.f32 %f2, [%rd71];
atom.global.add.f32 %f3, [%rd68], %f2;
add.s64 %rd78, %rd78, %rd37;
setp.lt.s64	%p7, %rd78, %rd31;
@%p7 bra BB58_14;

BB58_15:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<4>;
.reg .f32 %f<2>;
.reg .b32 %r<11>;
.reg .b64 %rd<29>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd16, [_ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIflLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IflLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd27, %r5;
setp.ge.s64	%p1, %rd27, %rd16;
@%p1 bra BB59_6;

ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd2+208];
ld.param.u64 %rd17, [%rd2];
cvta.to.global.u64 %rd6, %rd17;
cvt.s64.s32	%rd7, %r2;
ld.param.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd8, %rd18;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd9, %r7;

BB59_2:
mul.lo.s64 %rd19, %rd27, %rd5;
shl.b64 %rd20, %rd19, 3;
add.s64 %rd21, %rd6, %rd20;
ld.global.u64 %rd11, [%rd21];
or.b64 %rd22, %rd11, %rd7;
and.b64 %rd23, %rd22, -4294967296;
setp.eq.s64	%p2, %rd23, 0;
@%p2 bra BB59_4;
bra.uni BB59_3;

BB59_4:
cvt.u32.u64	%r8, %rd7;
cvt.u32.u64	%r9, %rd11;
div.u32 %r10, %r9, %r8;
cvt.u64.u32	%rd28, %r10;
bra.uni BB59_5;

BB59_3:
div.s64 %rd28, %rd11, %rd7;

BB59_5:
mul.lo.s64 %rd24, %rd28, %rd4;
shl.b64 %rd25, %rd24, 2;
add.s64 %rd26, %rd8, %rd25;
atom.global.add.f32 %f1, [%rd26], 0f3F800000;
add.s64 %rd27, %rd9, %rd27;
setp.lt.s64	%p3, %rd27, %rd16;
@%p3 bra BB59_2;

BB59_6:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<10>;
.reg .b32 %r<15>;
.reg .b64 %rd<71>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd36, [_ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB60_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd65, %rd4;

BB60_2:
mov.u64 %rd7, %rd65;
shl.b64 %rd37, %rd7, 3;
mov.u64 %rd38, _ZN2at4cuda7my_smemE;
add.s64 %rd39, %rd38, %rd37;
mov.u64 %rd40, 0;
st.shared.u64 [%rd39], %rd40;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd65, %rd8;
@%p3 bra BB60_2;

BB60_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd66, %r6;
setp.ge.s64	%p4, %rd66, %rd36;
@%p4 bra BB60_11;

ld.param.u64 %rd41, [%rd2];
cvta.to.global.u64 %rd10, %rd41;
ld.param.u64 %rd11, [%rd2+208];
ld.param.u64 %rd42, [%rd3];
cvta.to.global.u64 %rd12, %rd42;
ld.param.u64 %rd13, [%rd3+208];

BB60_5:
mul.lo.s64 %rd43, %rd66, %rd11;
shl.b64 %rd44, %rd43, 3;
add.s64 %rd45, %rd10, %rd44;
cvt.s64.s32	%rd46, %r3;
ld.global.u64 %rd15, [%rd45];
or.b64 %rd47, %rd15, %rd46;
and.b64 %rd48, %rd47, -4294967296;
setp.eq.s64	%p5, %rd48, 0;
@%p5 bra BB60_7;
bra.uni BB60_6;

BB60_7:
cvt.u32.u64	%r7, %rd15;
div.u32 %r8, %r7, %r3;
cvt.u64.u32	%rd67, %r8;
bra.uni BB60_8;

BB60_6:
div.s64 %rd67, %rd15, %rd46;

BB60_8:
mul.lo.s64 %rd50, %rd66, %rd13;
shl.b64 %rd51, %rd50, 3;
add.s64 %rd52, %rd12, %rd51;
ld.global.u64 %rd19, [%rd52];
shl.b64 %rd53, %rd67, 3;
mov.u64 %rd54, _ZN2at4cuda7my_smemE;
add.s64 %rd20, %rd54, %rd53;
ld.shared.u64 %rd68, [%rd20];

BB60_9:
mov.u64 %rd22, %rd68;
add.s64 %rd55, %rd22, %rd19;
atom.shared.cas.b64 %rd68, [%rd20], %rd22, %rd55;
setp.ne.s64	%p6, %rd22, %rd68;
@%p6 bra BB60_9;

mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r11, %r10, %r1;
cvt.u64.u32	%rd56, %r11;
add.s64 %rd66, %rd56, %rd66;
setp.lt.s64	%p7, %rd66, %rd36;
@%p7 bra BB60_5;

BB60_11:
cvt.u64.u32	%rd69, %r4;
setp.lt.s64	%p1, %rd69, %rd5;
bar.sync 0;
@!%p1 bra BB60_16;
bra.uni BB60_12;

BB60_12:
ld.param.u64 %rd58, [%rd1];
cvta.to.global.u64 %rd25, %rd58;
ld.param.u64 %rd26, [%rd1+208];
cvt.u64.u32	%rd27, %r1;

BB60_13:
mul.lo.s64 %rd59, %rd69, %rd26;
shl.b64 %rd60, %rd59, 3;
add.s64 %rd30, %rd25, %rd60;
shl.b64 %rd61, %rd69, 3;
mov.u64 %rd62, _ZN2at4cuda7my_smemE;
add.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd31, [%rd63];
ld.global.u64 %rd70, [%rd30];

BB60_14:
mov.u64 %rd33, %rd70;
add.s64 %rd64, %rd33, %rd31;
atom.global.cas.b64 %rd70, [%rd30], %rd33, %rd64;
setp.ne.s64	%p8, %rd33, %rd70;
@%p8 bra BB60_14;

add.s64 %rd69, %rd69, %rd27;
setp.lt.s64	%p9, %rd69, %rd5;
@%p9 bra BB60_13;

BB60_16:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<10>;
.reg .b32 %r<27>;
.reg .b64 %rd<98>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd51, [_ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd52, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd53, [%rd52];
cvta.to.global.u64 %rd4, %rd53;
ld.param.u64 %rd5, [%rd52+16];
ld.param.u64 %rd6, [%rd52+208];
ld.param.u64 %rd7, [%rd52+216];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd89, %r5;
setp.ge.s64	%p1, %rd89, %rd51;
@%p1 bra BB61_11;

ld.param.u64 %rd55, [%rd2];
cvta.to.global.u64 %rd8, %rd55;
ld.param.u64 %rd9, [%rd2+208];
ld.param.u64 %rd56, [%rd3];
cvta.to.global.u64 %rd10, %rd56;
ld.param.u64 %rd11, [%rd3+208];

BB61_2:
mul.lo.s64 %rd57, %rd89, %rd9;
shl.b64 %rd58, %rd57, 3;
add.s64 %rd59, %rd8, %rd58;
cvt.s64.s32	%rd60, %r1;
ld.global.u64 %rd14, [%rd59];
or.b64 %rd61, %rd14, %rd60;
and.b64 %rd62, %rd61, -4294967296;
setp.eq.s64	%p2, %rd62, 0;
@%p2 bra BB61_4;
bra.uni BB61_3;

BB61_4:
cvt.u32.u64	%r10, %rd14;
div.u32 %r11, %r10, %r1;
cvt.u64.u32	%rd90, %r11;
bra.uni BB61_5;

BB61_3:
div.s64 %rd90, %rd14, %rd60;

BB61_5:
cvt.u64.u32	%rd64, %r3;
mul.lo.s64 %rd65, %rd6, %rd64;
add.s64 %rd18, %rd65, %rd90;
or.b64 %rd66, %rd18, %rd5;
and.b64 %rd67, %rd66, -4294967296;
setp.eq.s64	%p3, %rd67, 0;
@%p3 bra BB61_7;
bra.uni BB61_6;

BB61_7:
cvt.u32.u64	%r13, %rd5;
cvt.u32.u64	%r14, %rd18;
div.u32 %r15, %r14, %r13;
rem.u32 %r16, %r14, %r13;
cvt.u64.u32	%rd91, %r15;
cvt.u64.u32	%rd92, %r16;
bra.uni BB61_8;

BB61_6:
div.s64 %rd91, %rd18, %rd5;
rem.s64 %rd92, %rd18, %rd5;

BB61_8:
mul.lo.s64 %rd68, %rd6, %rd91;
mul.lo.s64 %rd69, %rd7, %rd92;
add.s64 %rd70, %rd68, %rd69;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd25, %rd4, %rd71;
mul.lo.s64 %rd72, %rd89, %rd11;
shl.b64 %rd73, %rd72, 3;
add.s64 %rd74, %rd10, %rd73;
ld.global.u64 %rd26, [%rd74];
ld.global.u64 %rd93, [%rd25];

BB61_9:
mov.u64 %rd28, %rd93;
add.s64 %rd75, %rd28, %rd26;
atom.global.cas.b64 %rd93, [%rd25], %rd28, %rd75;
setp.ne.s64	%p4, %rd28, %rd93;
@%p4 bra BB61_9;

mov.u32 %r18, %nctaid.x;
mul.lo.s32 %r19, %r18, %r2;
cvt.u64.u32	%rd76, %r19;
add.s64 %rd89, %rd76, %rd89;
setp.lt.s64	%p5, %rd89, %rd51;
@%p5 bra BB61_2;

BB61_11:
cvt.u64.u32	%rd77, %r3;
mul.lo.s64 %rd31, %rd6, %rd77;
bar.sync 0;
or.b64 %rd78, %rd31, %rd5;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p6, %rd79, 0;
@%p6 bra BB61_13;

div.s64 %rd94, %rd31, %rd5;
rem.s64 %rd95, %rd31, %rd5;
bra.uni BB61_14;

BB61_13:
cvt.u32.u64	%r21, %rd5;
cvt.u32.u64	%r22, %rd31;
div.u32 %r23, %r22, %r21;
rem.u32 %r24, %r22, %r21;
cvt.u64.u32	%rd94, %r23;
cvt.u64.u32	%rd95, %r24;

BB61_14:
ld.param.u64 %rd80, [%rd1];
cvta.to.global.u64 %rd38, %rd80;
ld.param.u64 %rd39, [%rd1+8];
ld.param.u64 %rd40, [%rd1+208];
mul.lo.s64 %rd81, %rd6, %rd94;
mul.lo.s64 %rd82, %rd7, %rd95;
add.s64 %rd41, %rd81, %rd82;
cvt.u64.u32	%rd96, %r4;
setp.ge.s64	%p7, %rd96, %rd39;
@%p7 bra BB61_19;

cvt.u64.u32	%rd43, %r2;

BB61_16:
mul.lo.s64 %rd83, %rd96, %rd40;
shl.b64 %rd84, %rd83, 3;
add.s64 %rd45, %rd38, %rd84;
add.s64 %rd85, %rd41, %rd96;
shl.b64 %rd86, %rd85, 3;
add.s64 %rd87, %rd4, %rd86;
ld.global.u64 %rd46, [%rd87];
ld.global.u64 %rd97, [%rd45];

BB61_17:
mov.u64 %rd48, %rd97;
add.s64 %rd88, %rd48, %rd46;
atom.global.cas.b64 %rd97, [%rd45], %rd48, %rd88;
setp.ne.s64	%p8, %rd48, %rd97;
@%p8 bra BB61_17;

add.s64 %rd96, %rd96, %rd43;
setp.lt.s64	%p9, %rd96, %rd39;
@%p9 bra BB61_16;

BB61_19:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<5>;
.reg .b32 %r<10>;
.reg .b64 %rd<43>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd23, [_ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd40, %r5;
setp.ge.s64	%p1, %rd40, %rd23;
@%p1 bra BB62_8;

ld.param.u64 %rd24, [%rd1];
cvta.to.global.u64 %rd5, %rd24;
ld.param.u64 %rd6, [%rd1+208];
ld.param.u64 %rd25, [%rd2];
cvta.to.global.u64 %rd7, %rd25;
ld.param.u64 %rd8, [%rd2+208];
ld.param.u64 %rd26, [%rd3];
cvta.to.global.u64 %rd9, %rd26;
ld.param.u64 %rd10, [%rd3+208];
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd11, %r7;

BB62_2:
mul.lo.s64 %rd27, %rd40, %rd8;
shl.b64 %rd28, %rd27, 3;
add.s64 %rd29, %rd7, %rd28;
cvt.s64.s32	%rd30, %r2;
ld.global.u64 %rd13, [%rd29];
or.b64 %rd31, %rd13, %rd30;
and.b64 %rd32, %rd31, -4294967296;
setp.eq.s64	%p2, %rd32, 0;
@%p2 bra BB62_4;
bra.uni BB62_3;

BB62_4:
cvt.u32.u64	%r8, %rd13;
div.u32 %r9, %r8, %r2;
cvt.u64.u32	%rd41, %r9;
bra.uni BB62_5;

BB62_3:
div.s64 %rd41, %rd13, %rd30;

BB62_5:
mul.lo.s64 %rd34, %rd41, %rd6;
shl.b64 %rd35, %rd34, 3;
add.s64 %rd17, %rd5, %rd35;
mul.lo.s64 %rd36, %rd40, %rd10;
shl.b64 %rd37, %rd36, 3;
add.s64 %rd38, %rd9, %rd37;
ld.global.u64 %rd18, [%rd38];
ld.global.u64 %rd42, [%rd17];

BB62_6:
mov.u64 %rd20, %rd42;
add.s64 %rd39, %rd20, %rd18;
atom.global.cas.b64 %rd42, [%rd17], %rd20, %rd39;
setp.ne.s64	%p3, %rd20, %rd42;
@%p3 bra BB62_6;

add.s64 %rd40, %rd11, %rd40;
setp.lt.s64	%p4, %rd40, %rd23;
@%p4 bra BB62_2;

BB62_8:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<10>;
.reg .b32 %r<13>;
.reg .b64 %rd<61>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd33, [_ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB63_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd59, %rd3;

BB63_2:
mov.u64 %rd6, %rd59;
shl.b64 %rd34, %rd6, 3;
mov.u64 %rd35, _ZN2at4cuda7my_smemE;
add.s64 %rd36, %rd35, %rd34;
mov.u64 %rd37, 0;
st.shared.u64 [%rd36], %rd37;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd59, %rd7;
@%p3 bra BB63_2;

BB63_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd54, %r6;
setp.ge.s64	%p4, %rd54, %rd33;
@%p4 bra BB63_11;

ld.param.u64 %rd38, [%rd2];
cvta.to.global.u64 %rd9, %rd38;
ld.param.u64 %rd10, [%rd2+208];
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd11, %r8;
cvt.s64.s32	%rd12, %r3;

BB63_5:
mul.lo.s64 %rd39, %rd54, %rd10;
shl.b64 %rd40, %rd39, 3;
add.s64 %rd41, %rd9, %rd40;
ld.global.u64 %rd14, [%rd41];
or.b64 %rd42, %rd14, %rd12;
and.b64 %rd43, %rd42, -4294967296;
setp.eq.s64	%p5, %rd43, 0;
@%p5 bra BB63_7;
bra.uni BB63_6;

BB63_7:
cvt.u32.u64	%r9, %rd12;
cvt.u32.u64	%r10, %rd14;
div.u32 %r11, %r10, %r9;
cvt.u64.u32	%rd55, %r11;
bra.uni BB63_8;

BB63_6:
div.s64 %rd55, %rd14, %rd12;

BB63_8:
shl.b64 %rd44, %rd55, 3;
mov.u64 %rd45, _ZN2at4cuda7my_smemE;
add.s64 %rd18, %rd45, %rd44;
ld.shared.u64 %rd56, [%rd18];

BB63_9:
mov.u64 %rd20, %rd56;
add.s64 %rd46, %rd20, 1;
atom.shared.cas.b64 %rd56, [%rd18], %rd20, %rd46;
setp.ne.s64	%p6, %rd20, %rd56;
@%p6 bra BB63_9;

add.s64 %rd54, %rd11, %rd54;
setp.lt.s64	%p7, %rd54, %rd33;
@%p7 bra BB63_5;

BB63_11:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB63_16;
bra.uni BB63_12;

BB63_12:
ld.param.u64 %rd47, [%rd1];
cvta.to.global.u64 %rd23, %rd47;
ld.param.u64 %rd24, [%rd1+208];
cvt.u64.u32	%rd25, %r1;
mov.u64 %rd58, %rd3;

BB63_13:
mul.lo.s64 %rd48, %rd58, %rd24;
shl.b64 %rd49, %rd48, 3;
add.s64 %rd27, %rd23, %rd49;
shl.b64 %rd50, %rd58, 3;
mov.u64 %rd51, _ZN2at4cuda7my_smemE;
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd28, [%rd52];
ld.global.u64 %rd60, [%rd27];

BB63_14:
mov.u64 %rd30, %rd60;
add.s64 %rd53, %rd30, %rd28;
atom.global.cas.b64 %rd60, [%rd27], %rd30, %rd53;
setp.ne.s64	%p8, %rd30, %rd60;
@%p8 bra BB63_14;

add.s64 %rd58, %rd58, %rd25;
setp.lt.s64	%p9, %rd58, %rd4;
@%p9 bra BB63_13;

BB63_16:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<10>;
.reg .b32 %r<27>;
.reg .b64 %rd<90>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd47, [_ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd48, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd49, [%rd48];
cvta.to.global.u64 %rd3, %rd49;
ld.param.u64 %rd4, [%rd48+16];
ld.param.u64 %rd5, [%rd48+208];
ld.param.u64 %rd6, [%rd48+216];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd81, %r5;
setp.ge.s64	%p1, %rd81, %rd47;
@%p1 bra BB64_11;

ld.param.u64 %rd51, [%rd2];
cvta.to.global.u64 %rd7, %rd51;
ld.param.u64 %rd8, [%rd2+208];

BB64_2:
mul.lo.s64 %rd52, %rd81, %rd8;
shl.b64 %rd53, %rd52, 3;
add.s64 %rd54, %rd7, %rd53;
cvt.s64.s32	%rd55, %r1;
ld.global.u64 %rd11, [%rd54];
or.b64 %rd56, %rd11, %rd55;
and.b64 %rd57, %rd56, -4294967296;
setp.eq.s64	%p2, %rd57, 0;
@%p2 bra BB64_4;
bra.uni BB64_3;

BB64_4:
cvt.u32.u64	%r10, %rd11;
div.u32 %r11, %r10, %r1;
cvt.u64.u32	%rd82, %r11;
bra.uni BB64_5;

BB64_3:
div.s64 %rd82, %rd11, %rd55;

BB64_5:
cvt.u64.u32	%rd59, %r3;
mul.lo.s64 %rd60, %rd5, %rd59;
add.s64 %rd15, %rd60, %rd82;
or.b64 %rd61, %rd15, %rd4;
and.b64 %rd62, %rd61, -4294967296;
setp.eq.s64	%p3, %rd62, 0;
@%p3 bra BB64_7;
bra.uni BB64_6;

BB64_7:
cvt.u32.u64	%r13, %rd4;
cvt.u32.u64	%r14, %rd15;
div.u32 %r15, %r14, %r13;
rem.u32 %r16, %r14, %r13;
cvt.u64.u32	%rd83, %r15;
cvt.u64.u32	%rd84, %r16;
bra.uni BB64_8;

BB64_6:
div.s64 %rd83, %rd15, %rd4;
rem.s64 %rd84, %rd15, %rd4;

BB64_8:
mul.lo.s64 %rd63, %rd5, %rd83;
mul.lo.s64 %rd64, %rd6, %rd84;
add.s64 %rd65, %rd63, %rd64;
shl.b64 %rd66, %rd65, 3;
add.s64 %rd22, %rd3, %rd66;
ld.global.u64 %rd85, [%rd22];

BB64_9:
mov.u64 %rd24, %rd85;
add.s64 %rd67, %rd24, 1;
atom.global.cas.b64 %rd85, [%rd22], %rd24, %rd67;
setp.ne.s64	%p4, %rd24, %rd85;
@%p4 bra BB64_9;

mov.u32 %r18, %nctaid.x;
mul.lo.s32 %r19, %r18, %r2;
cvt.u64.u32	%rd68, %r19;
add.s64 %rd81, %rd68, %rd81;
setp.lt.s64	%p5, %rd81, %rd47;
@%p5 bra BB64_2;

BB64_11:
cvt.u64.u32	%rd69, %r3;
mul.lo.s64 %rd27, %rd5, %rd69;
bar.sync 0;
or.b64 %rd70, %rd27, %rd4;
and.b64 %rd71, %rd70, -4294967296;
setp.eq.s64	%p6, %rd71, 0;
@%p6 bra BB64_13;

div.s64 %rd86, %rd27, %rd4;
rem.s64 %rd87, %rd27, %rd4;
bra.uni BB64_14;

BB64_13:
cvt.u32.u64	%r21, %rd4;
cvt.u32.u64	%r22, %rd27;
div.u32 %r23, %r22, %r21;
rem.u32 %r24, %r22, %r21;
cvt.u64.u32	%rd86, %r23;
cvt.u64.u32	%rd87, %r24;

BB64_14:
ld.param.u64 %rd72, [%rd1];
cvta.to.global.u64 %rd34, %rd72;
ld.param.u64 %rd35, [%rd1+8];
ld.param.u64 %rd36, [%rd1+208];
mul.lo.s64 %rd73, %rd5, %rd86;
mul.lo.s64 %rd74, %rd6, %rd87;
add.s64 %rd37, %rd73, %rd74;
cvt.u64.u32	%rd88, %r4;
setp.ge.s64	%p7, %rd88, %rd35;
@%p7 bra BB64_19;

cvt.u64.u32	%rd39, %r2;

BB64_16:
mul.lo.s64 %rd75, %rd88, %rd36;
shl.b64 %rd76, %rd75, 3;
add.s64 %rd41, %rd34, %rd76;
add.s64 %rd77, %rd37, %rd88;
shl.b64 %rd78, %rd77, 3;
add.s64 %rd79, %rd3, %rd78;
ld.global.u64 %rd42, [%rd79];
ld.global.u64 %rd89, [%rd41];

BB64_17:
mov.u64 %rd44, %rd89;
add.s64 %rd80, %rd44, %rd42;
atom.global.cas.b64 %rd89, [%rd41], %rd44, %rd80;
setp.ne.s64	%p8, %rd44, %rd89;
@%p8 bra BB64_17;

add.s64 %rd88, %rd88, %rd39;
setp.lt.s64	%p9, %rd88, %rd35;
@%p9 bra BB64_16;

BB64_19:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<5>;
.reg .b32 %r<11>;
.reg .b64 %rd<34>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd20, [_ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIllLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IllLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd31, %r5;
setp.ge.s64	%p1, %rd31, %rd20;
@%p1 bra BB65_8;

ld.param.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd4, %rd21;
ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd22, [%rd2];
cvta.to.global.u64 %rd6, %rd22;
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd8, %r7;
cvt.s64.s32	%rd9, %r2;

BB65_2:
mul.lo.s64 %rd23, %rd31, %rd7;
shl.b64 %rd24, %rd23, 3;
add.s64 %rd25, %rd6, %rd24;
ld.global.u64 %rd11, [%rd25];
or.b64 %rd26, %rd11, %rd9;
and.b64 %rd27, %rd26, -4294967296;
setp.eq.s64	%p2, %rd27, 0;
@%p2 bra BB65_4;
bra.uni BB65_3;

BB65_4:
cvt.u32.u64	%r8, %rd9;
cvt.u32.u64	%r9, %rd11;
div.u32 %r10, %r9, %r8;
cvt.u64.u32	%rd32, %r10;
bra.uni BB65_5;

BB65_3:
div.s64 %rd32, %rd11, %rd9;

BB65_5:
mul.lo.s64 %rd28, %rd32, %rd5;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd15, %rd4, %rd29;
ld.global.u64 %rd33, [%rd15];

BB65_6:
mov.u64 %rd17, %rd33;
add.s64 %rd30, %rd17, 1;
atom.global.cas.b64 %rd33, [%rd15], %rd17, %rd30;
setp.ne.s64	%p3, %rd17, %rd33;
@%p3 bra BB65_6;

add.s64 %rd31, %rd8, %rd31;
setp.lt.s64	%p4, %rd31, %rd20;
@%p4 bra BB65_2;

BB65_8:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<8>;
.reg .b32 %r<14>;
.reg .f64 %fd<5>;
.reg .b64 %rd<59>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd27, [_ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB66_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd55, %rd4;

BB66_2:
mov.u64 %rd7, %rd55;
shl.b64 %rd28, %rd7, 3;
mov.u64 %rd29, _ZN2at4cuda7my_smemE;
add.s64 %rd30, %rd29, %rd28;
mov.u64 %rd31, 0;
st.shared.u64 [%rd30], %rd31;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd55, %rd8;
@%p3 bra BB66_2;

BB66_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd56, %r6;
setp.ge.s64	%p4, %rd56, %rd27;
@%p4 bra BB66_9;

ld.param.u64 %rd32, [%rd2];
ld.param.u64 %rd10, [%rd2+208];
ld.param.u64 %rd33, [%rd3];
ld.param.u64 %rd11, [%rd3+208];
cvta.to.global.u64 %rd12, %rd32;
cvta.to.global.u64 %rd13, %rd33;
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd14, %r8;

BB66_5:
mul.lo.s64 %rd34, %rd56, %rd10;
shl.b64 %rd35, %rd34, 3;
add.s64 %rd36, %rd12, %rd35;
cvt.s64.s32	%rd37, %r3;
ld.global.u64 %rd16, [%rd36];
or.b64 %rd38, %rd16, %rd37;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB66_7;
bra.uni BB66_6;

BB66_7:
cvt.u32.u64	%r9, %rd16;
div.u32 %r10, %r9, %r3;
cvt.u64.u32	%rd57, %r10;
bra.uni BB66_8;

BB66_6:
div.s64 %rd57, %rd16, %rd37;

BB66_8:
mul.lo.s64 %rd41, %rd56, %rd11;
shl.b64 %rd42, %rd41, 3;
add.s64 %rd43, %rd13, %rd42;
ld.global.f64 %fd1, [%rd43];
shl.b64 %rd44, %rd57, 3;
mov.u64 %rd45, _ZN2at4cuda7my_smemE;
add.s64 %rd46, %rd45, %rd44;
atom.shared.add.f64 %fd2, [%rd46], %fd1;
add.s64 %rd56, %rd14, %rd56;
setp.lt.s64	%p6, %rd56, %rd27;
@%p6 bra BB66_5;

BB66_9:
cvt.u64.u32	%rd58, %r4;
setp.lt.s64	%p1, %rd58, %rd5;
bar.sync 0;
@!%p1 bra BB66_12;
bra.uni BB66_10;

BB66_10:
ld.param.u64 %rd48, [%rd1];
ld.param.u64 %rd21, [%rd1+208];
cvta.to.global.u64 %rd22, %rd48;
cvt.u64.u32	%rd23, %r1;

BB66_11:
mul.lo.s64 %rd49, %rd58, %rd21;
shl.b64 %rd50, %rd49, 3;
add.s64 %rd51, %rd22, %rd50;
shl.b64 %rd52, %rd58, 3;
mov.u64 %rd53, _ZN2at4cuda7my_smemE;
add.s64 %rd54, %rd53, %rd52;
ld.shared.f64 %fd3, [%rd54];
atom.global.add.f64 %fd4, [%rd51], %fd3;
add.s64 %rd58, %rd58, %rd23;
setp.lt.s64	%p7, %rd58, %rd5;
@%p7 bra BB66_11;

BB66_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<8>;
.reg .b32 %r<23>;
.reg .f64 %fd<5>;
.reg .b64 %rd<86>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd43, [_ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd44, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd4, [%rd44];
ld.param.u64 %rd5, [%rd44+16];
ld.param.u64 %rd6, [%rd44+208];
ld.param.u64 %rd7, [%rd44+216];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd79, %r5;
setp.ge.s64	%p1, %rd79, %rd43;
@%p1 bra BB67_9;

ld.param.u64 %rd9, [%rd2+208];
ld.param.u64 %rd10, [%rd3+208];
ld.param.u64 %rd45, [%rd3];
ld.param.u64 %rd46, [%rd2];
cvta.to.global.u64 %rd11, %rd46;
cvta.to.global.u64 %rd12, %rd45;

BB67_2:
mul.lo.s64 %rd47, %rd79, %rd9;
shl.b64 %rd48, %rd47, 3;
add.s64 %rd49, %rd11, %rd48;
cvt.s64.s32	%rd50, %r1;
ld.global.u64 %rd14, [%rd49];
or.b64 %rd51, %rd14, %rd50;
and.b64 %rd52, %rd51, -4294967296;
setp.eq.s64	%p2, %rd52, 0;
@%p2 bra BB67_4;
bra.uni BB67_3;

BB67_4:
cvt.u32.u64	%r6, %rd14;
div.u32 %r7, %r6, %r1;
cvt.u64.u32	%rd80, %r7;
bra.uni BB67_5;

BB67_3:
div.s64 %rd80, %rd14, %rd50;

BB67_5:
cvt.u64.u32	%rd54, %r3;
mul.lo.s64 %rd55, %rd6, %rd54;
add.s64 %rd18, %rd55, %rd80;
or.b64 %rd56, %rd18, %rd5;
and.b64 %rd57, %rd56, -4294967296;
setp.eq.s64	%p3, %rd57, 0;
@%p3 bra BB67_7;
bra.uni BB67_6;

BB67_7:
cvt.u32.u64	%r9, %rd5;
cvt.u32.u64	%r10, %rd18;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd81, %r11;
cvt.u64.u32	%rd82, %r12;
bra.uni BB67_8;

BB67_6:
div.s64 %rd81, %rd18, %rd5;
rem.s64 %rd82, %rd18, %rd5;

BB67_8:
mul.lo.s64 %rd58, %rd6, %rd81;
mul.lo.s64 %rd59, %rd7, %rd82;
add.s64 %rd60, %rd58, %rd59;
cvta.to.global.u64 %rd61, %rd4;
shl.b64 %rd62, %rd60, 3;
add.s64 %rd63, %rd61, %rd62;
mul.lo.s64 %rd64, %rd79, %rd10;
shl.b64 %rd65, %rd64, 3;
add.s64 %rd66, %rd12, %rd65;
ld.global.f64 %fd1, [%rd66];
atom.global.add.f64 %fd2, [%rd63], %fd1;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd67, %r15;
add.s64 %rd79, %rd67, %rd79;
setp.lt.s64	%p4, %rd79, %rd43;
@%p4 bra BB67_2;

BB67_9:
cvt.u64.u32	%rd68, %r3;
mul.lo.s64 %rd26, %rd6, %rd68;
bar.sync 0;
or.b64 %rd69, %rd26, %rd5;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p5, %rd70, 0;
@%p5 bra BB67_11;

div.s64 %rd83, %rd26, %rd5;
rem.s64 %rd84, %rd26, %rd5;
bra.uni BB67_12;

BB67_11:
cvt.u32.u64	%r17, %rd5;
cvt.u32.u64	%r18, %rd26;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd83, %r19;
cvt.u64.u32	%rd84, %r20;

BB67_12:
ld.param.u64 %rd33, [%rd1];
ld.param.u64 %rd34, [%rd1+8];
ld.param.u64 %rd35, [%rd1+208];
mul.lo.s64 %rd71, %rd6, %rd83;
mul.lo.s64 %rd72, %rd7, %rd84;
add.s64 %rd36, %rd71, %rd72;
cvt.u64.u32	%rd85, %r4;
setp.ge.s64	%p6, %rd85, %rd34;
@%p6 bra BB67_15;

cvta.to.global.u64 %rd38, %rd33;
cvta.to.global.u64 %rd39, %rd4;
cvt.u64.u32	%rd40, %r2;

BB67_14:
mul.lo.s64 %rd73, %rd85, %rd35;
shl.b64 %rd74, %rd73, 3;
add.s64 %rd75, %rd38, %rd74;
add.s64 %rd76, %rd36, %rd85;
shl.b64 %rd77, %rd76, 3;
add.s64 %rd78, %rd39, %rd77;
ld.global.f64 %fd3, [%rd78];
atom.global.add.f64 %fd4, [%rd75], %fd3;
add.s64 %rd85, %rd85, %rd40;
setp.lt.s64	%p7, %rd85, %rd34;
@%p7 bra BB67_14;

BB67_15:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<4>;
.reg .b32 %r<11>;
.reg .f64 %fd<3>;
.reg .b64 %rd<36>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd34, %r5;
setp.ge.s64	%p1, %rd34, %rd19;
@%p1 bra BB68_6;

ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd6, [%rd2+208];
ld.param.u64 %rd7, [%rd3+208];
ld.param.u64 %rd20, [%rd3];
ld.param.u64 %rd21, [%rd2];
cvta.to.global.u64 %rd8, %rd21;
cvt.s64.s32	%rd9, %r2;
ld.param.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd10, %rd22;
cvta.to.global.u64 %rd11, %rd20;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd12, %r7;

BB68_2:
mul.lo.s64 %rd23, %rd34, %rd6;
shl.b64 %rd24, %rd23, 3;
add.s64 %rd25, %rd8, %rd24;
ld.global.u64 %rd14, [%rd25];
or.b64 %rd26, %rd14, %rd9;
and.b64 %rd27, %rd26, -4294967296;
setp.eq.s64	%p2, %rd27, 0;
@%p2 bra BB68_4;
bra.uni BB68_3;

BB68_4:
cvt.u32.u64	%r8, %rd9;
cvt.u32.u64	%r9, %rd14;
div.u32 %r10, %r9, %r8;
cvt.u64.u32	%rd35, %r10;
bra.uni BB68_5;

BB68_3:
div.s64 %rd35, %rd14, %rd9;

BB68_5:
mul.lo.s64 %rd28, %rd35, %rd5;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd30, %rd10, %rd29;
mul.lo.s64 %rd31, %rd34, %rd7;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd33, %rd11, %rd32;
ld.global.f64 %fd1, [%rd33];
atom.global.add.f64 %fd2, [%rd30], %fd1;
add.s64 %rd34, %rd12, %rd34;
setp.lt.s64	%p3, %rd34, %rd19;
@%p3 bra BB68_2;

BB68_6:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<8>;
.reg .b32 %r<13>;
.reg .f64 %fd<4>;
.reg .b64 %rd<50>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd24, [_ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB69_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd49, %rd3;

BB69_2:
mov.u64 %rd6, %rd49;
shl.b64 %rd25, %rd6, 3;
mov.u64 %rd26, _ZN2at4cuda7my_smemE;
add.s64 %rd27, %rd26, %rd25;
mov.u64 %rd28, 0;
st.shared.u64 [%rd27], %rd28;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd49, %rd7;
@%p3 bra BB69_2;

BB69_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd45, %r6;
setp.ge.s64	%p4, %rd45, %rd24;
@%p4 bra BB69_9;

ld.param.u64 %rd29, [%rd2];
ld.param.u64 %rd9, [%rd2+208];
cvta.to.global.u64 %rd10, %rd29;
cvt.s64.s32	%rd11, %r3;
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd12, %r8;

BB69_5:
mul.lo.s64 %rd30, %rd45, %rd9;
shl.b64 %rd31, %rd30, 3;
add.s64 %rd32, %rd10, %rd31;
ld.global.u64 %rd14, [%rd32];
or.b64 %rd33, %rd14, %rd11;
and.b64 %rd34, %rd33, -4294967296;
setp.eq.s64	%p5, %rd34, 0;
@%p5 bra BB69_7;
bra.uni BB69_6;

BB69_7:
cvt.u32.u64	%r9, %rd11;
cvt.u32.u64	%r10, %rd14;
div.u32 %r11, %r10, %r9;
cvt.u64.u32	%rd46, %r11;
bra.uni BB69_8;

BB69_6:
div.s64 %rd46, %rd14, %rd11;

BB69_8:
shl.b64 %rd35, %rd46, 3;
mov.u64 %rd36, _ZN2at4cuda7my_smemE;
add.s64 %rd37, %rd36, %rd35;
atom.shared.add.f64 %fd1, [%rd37], 0d3FF0000000000000;
add.s64 %rd45, %rd12, %rd45;
setp.lt.s64	%p6, %rd45, %rd24;
@%p6 bra BB69_5;

BB69_9:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB69_12;
bra.uni BB69_10;

BB69_10:
ld.param.u64 %rd38, [%rd1];
ld.param.u64 %rd19, [%rd1+208];
cvta.to.global.u64 %rd20, %rd38;
cvt.u64.u32	%rd21, %r1;
mov.u64 %rd48, %rd3;

BB69_11:
mul.lo.s64 %rd39, %rd48, %rd19;
shl.b64 %rd40, %rd39, 3;
add.s64 %rd41, %rd20, %rd40;
shl.b64 %rd42, %rd48, 3;
mov.u64 %rd43, _ZN2at4cuda7my_smemE;
add.s64 %rd44, %rd43, %rd42;
ld.shared.f64 %fd2, [%rd44];
atom.global.add.f64 %fd3, [%rd41], %fd2;
add.s64 %rd48, %rd48, %rd21;
setp.lt.s64	%p7, %rd48, %rd4;
@%p7 bra BB69_11;

BB69_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<8>;
.reg .b32 %r<23>;
.reg .f64 %fd<4>;
.reg .b64 %rd<79>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd40, [_ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd41, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd3, [%rd41];
ld.param.u64 %rd4, [%rd41+16];
ld.param.u64 %rd5, [%rd41+208];
ld.param.u64 %rd6, [%rd41+216];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd72, %r5;
setp.ge.s64	%p1, %rd72, %rd40;
@%p1 bra BB70_9;

ld.param.u64 %rd8, [%rd2+208];
ld.param.u64 %rd42, [%rd2];
cvta.to.global.u64 %rd9, %rd42;

BB70_2:
mul.lo.s64 %rd43, %rd72, %rd8;
shl.b64 %rd44, %rd43, 3;
add.s64 %rd45, %rd9, %rd44;
cvt.s64.s32	%rd46, %r1;
ld.global.u64 %rd11, [%rd45];
or.b64 %rd47, %rd11, %rd46;
and.b64 %rd48, %rd47, -4294967296;
setp.eq.s64	%p2, %rd48, 0;
@%p2 bra BB70_4;
bra.uni BB70_3;

BB70_4:
cvt.u32.u64	%r6, %rd11;
div.u32 %r7, %r6, %r1;
cvt.u64.u32	%rd73, %r7;
bra.uni BB70_5;

BB70_3:
div.s64 %rd73, %rd11, %rd46;

BB70_5:
cvt.u64.u32	%rd50, %r3;
mul.lo.s64 %rd51, %rd5, %rd50;
add.s64 %rd15, %rd51, %rd73;
or.b64 %rd52, %rd15, %rd4;
and.b64 %rd53, %rd52, -4294967296;
setp.eq.s64	%p3, %rd53, 0;
@%p3 bra BB70_7;
bra.uni BB70_6;

BB70_7:
cvt.u32.u64	%r9, %rd4;
cvt.u32.u64	%r10, %rd15;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd74, %r11;
cvt.u64.u32	%rd75, %r12;
bra.uni BB70_8;

BB70_6:
div.s64 %rd74, %rd15, %rd4;
rem.s64 %rd75, %rd15, %rd4;

BB70_8:
mul.lo.s64 %rd54, %rd5, %rd74;
mul.lo.s64 %rd55, %rd6, %rd75;
add.s64 %rd56, %rd54, %rd55;
cvta.to.global.u64 %rd57, %rd3;
shl.b64 %rd58, %rd56, 3;
add.s64 %rd59, %rd57, %rd58;
atom.global.add.f64 %fd1, [%rd59], 0d3FF0000000000000;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd60, %r15;
add.s64 %rd72, %rd60, %rd72;
setp.lt.s64	%p4, %rd72, %rd40;
@%p4 bra BB70_2;

BB70_9:
cvt.u64.u32	%rd61, %r3;
mul.lo.s64 %rd23, %rd5, %rd61;
bar.sync 0;
or.b64 %rd62, %rd23, %rd4;
and.b64 %rd63, %rd62, -4294967296;
setp.eq.s64	%p5, %rd63, 0;
@%p5 bra BB70_11;

div.s64 %rd76, %rd23, %rd4;
rem.s64 %rd77, %rd23, %rd4;
bra.uni BB70_12;

BB70_11:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd23;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd76, %r19;
cvt.u64.u32	%rd77, %r20;

BB70_12:
ld.param.u64 %rd30, [%rd1];
ld.param.u64 %rd31, [%rd1+8];
ld.param.u64 %rd32, [%rd1+208];
mul.lo.s64 %rd64, %rd5, %rd76;
mul.lo.s64 %rd65, %rd6, %rd77;
add.s64 %rd33, %rd64, %rd65;
cvt.u64.u32	%rd78, %r4;
setp.ge.s64	%p6, %rd78, %rd31;
@%p6 bra BB70_15;

cvta.to.global.u64 %rd35, %rd30;
cvta.to.global.u64 %rd36, %rd3;
cvt.u64.u32	%rd37, %r2;

BB70_14:
mul.lo.s64 %rd66, %rd78, %rd32;
shl.b64 %rd67, %rd66, 3;
add.s64 %rd68, %rd35, %rd67;
add.s64 %rd69, %rd33, %rd78;
shl.b64 %rd70, %rd69, 3;
add.s64 %rd71, %rd36, %rd70;
ld.global.f64 %fd2, [%rd71];
atom.global.add.f64 %fd3, [%rd68], %fd2;
add.s64 %rd78, %rd78, %rd37;
setp.lt.s64	%p7, %rd78, %rd31;
@%p7 bra BB70_14;

BB70_15:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<4>;
.reg .b32 %r<11>;
.reg .f64 %fd<2>;
.reg .b64 %rd<29>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd16, [_ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdllLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdlLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdlLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd27, %r5;
setp.ge.s64	%p1, %rd27, %rd16;
@%p1 bra BB71_6;

ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd2+208];
ld.param.u64 %rd17, [%rd2];
cvta.to.global.u64 %rd6, %rd17;
cvt.s64.s32	%rd7, %r2;
ld.param.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd8, %rd18;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd9, %r7;

BB71_2:
mul.lo.s64 %rd19, %rd27, %rd5;
shl.b64 %rd20, %rd19, 3;
add.s64 %rd21, %rd6, %rd20;
ld.global.u64 %rd11, [%rd21];
or.b64 %rd22, %rd11, %rd7;
and.b64 %rd23, %rd22, -4294967296;
setp.eq.s64	%p2, %rd23, 0;
@%p2 bra BB71_4;
bra.uni BB71_3;

BB71_4:
cvt.u32.u64	%r8, %rd7;
cvt.u32.u64	%r9, %rd11;
div.u32 %r10, %r9, %r8;
cvt.u64.u32	%rd28, %r10;
bra.uni BB71_5;

BB71_3:
div.s64 %rd28, %rd11, %rd7;

BB71_5:
mul.lo.s64 %rd24, %rd28, %rd4;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd26, %rd8, %rd25;
atom.global.add.f64 %fd1, [%rd26], 0d3FF0000000000000;
add.s64 %rd27, %rd9, %rd27;
setp.lt.s64	%p3, %rd27, %rd16;
@%p3 bra BB71_2;

BB71_6:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .f32 %f<5>;
.reg .b32 %r<12>;
.reg .b64 %rd<48>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd22, [_ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB72_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd47, %rd4;

BB72_2:
mov.u64 %rd7, %rd47;
shl.b64 %rd23, %rd7, 2;
mov.u64 %rd24, _ZN2at4cuda7my_smemE;
add.s64 %rd25, %rd24, %rd23;
mov.u32 %r5, 0;
st.shared.u32 [%rd25], %r5;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd47, %rd8;
@%p3 bra BB72_2;

BB72_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r6, %ctaid.x;
mad.lo.s32 %r7, %r6, %r1, %r2;
cvt.u64.u32	%rd44, %r7;
setp.ge.s64	%p4, %rd44, %rd22;
@%p4 bra BB72_6;

ld.param.u64 %rd26, [%rd2];
ld.param.u64 %rd10, [%rd2+208];
ld.param.u64 %rd27, [%rd3];
ld.param.u64 %rd11, [%rd3+208];
cvta.to.global.u64 %rd12, %rd26;
cvta.to.global.u64 %rd13, %rd27;
mov.u32 %r8, %nctaid.x;
mul.lo.s32 %r9, %r8, %r1;
cvt.u64.u32	%rd14, %r9;

BB72_5:
mul.lo.s64 %rd28, %rd44, %rd10;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd12, %rd29;
ld.global.s16 %r10, [%rd30];
div.s32 %r11, %r10, %r3;
mul.wide.s32 %rd31, %r11, 4;
mov.u64 %rd32, _ZN2at4cuda7my_smemE;
add.s64 %rd33, %rd32, %rd31;
mul.lo.s64 %rd34, %rd44, %rd11;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd13, %rd35;
ld.global.f32 %f1, [%rd36];
atom.shared.add.f32 %f2, [%rd33], %f1;
add.s64 %rd44, %rd14, %rd44;
setp.lt.s64	%p5, %rd44, %rd22;
@%p5 bra BB72_5;

BB72_6:
setp.lt.s64	%p1, %rd4, %rd5;
bar.sync 0;
@!%p1 bra BB72_9;
bra.uni BB72_7;

BB72_7:
ld.param.u64 %rd37, [%rd1];
ld.param.u64 %rd17, [%rd1+208];
cvta.to.global.u64 %rd18, %rd37;
cvt.u64.u32	%rd19, %r1;
mov.u64 %rd46, %rd4;

BB72_8:
mul.lo.s64 %rd38, %rd46, %rd17;
shl.b64 %rd39, %rd38, 2;
add.s64 %rd40, %rd18, %rd39;
shl.b64 %rd41, %rd46, 2;
mov.u64 %rd42, _ZN2at4cuda7my_smemE;
add.s64 %rd43, %rd42, %rd41;
ld.shared.f32 %f3, [%rd43];
atom.global.add.f32 %f4, [%rd40], %f3;
add.s64 %rd46, %rd46, %rd19;
setp.lt.s64	%p6, %rd46, %rd5;
@%p6 bra BB72_8;

BB72_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .f32 %f<5>;
.reg .b32 %r<23>;
.reg .b64 %rd<78>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd39, [_ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd40, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd4, [%rd40];
ld.param.u64 %rd5, [%rd40+16];
ld.param.u64 %rd6, [%rd40+208];
ld.param.u64 %rd7, [%rd40+216];
ld.param.u64 %rd8, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd72, %r5;
setp.ge.s64	%p1, %rd72, %rd39;
@%p1 bra BB73_6;

ld.param.u64 %rd10, [%rd3+208];
ld.param.u64 %rd41, [%rd3];
ld.param.u64 %rd42, [%rd2];
cvta.to.global.u64 %rd11, %rd42;
cvta.to.global.u64 %rd12, %rd41;

BB73_2:
mul.lo.s64 %rd43, %rd72, %rd8;
shl.b64 %rd44, %rd43, 1;
add.s64 %rd45, %rd11, %rd44;
ld.global.s16 %r6, [%rd45];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd46, %r7;
cvt.u64.u32	%rd47, %r3;
mul.lo.s64 %rd48, %rd6, %rd47;
add.s64 %rd14, %rd46, %rd48;
or.b64 %rd49, %rd14, %rd5;
and.b64 %rd50, %rd49, -4294967296;
setp.eq.s64	%p2, %rd50, 0;
@%p2 bra BB73_4;
bra.uni BB73_3;

BB73_4:
cvt.u32.u64	%r9, %rd5;
cvt.u32.u64	%r10, %rd14;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd73, %r11;
cvt.u64.u32	%rd74, %r12;
bra.uni BB73_5;

BB73_3:
div.s64 %rd73, %rd14, %rd5;
rem.s64 %rd74, %rd14, %rd5;

BB73_5:
mul.lo.s64 %rd51, %rd6, %rd73;
mul.lo.s64 %rd52, %rd7, %rd74;
add.s64 %rd53, %rd51, %rd52;
cvta.to.global.u64 %rd54, %rd4;
shl.b64 %rd55, %rd53, 2;
add.s64 %rd56, %rd54, %rd55;
mul.lo.s64 %rd57, %rd72, %rd10;
shl.b64 %rd58, %rd57, 2;
add.s64 %rd59, %rd12, %rd58;
ld.global.f32 %f1, [%rd59];
atom.global.add.f32 %f2, [%rd56], %f1;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd60, %r15;
add.s64 %rd72, %rd60, %rd72;
setp.lt.s64	%p3, %rd72, %rd39;
@%p3 bra BB73_2;

BB73_6:
cvt.u64.u32	%rd61, %r3;
mul.lo.s64 %rd22, %rd6, %rd61;
bar.sync 0;
or.b64 %rd62, %rd22, %rd5;
and.b64 %rd63, %rd62, -4294967296;
setp.eq.s64	%p4, %rd63, 0;
@%p4 bra BB73_8;

div.s64 %rd75, %rd22, %rd5;
rem.s64 %rd76, %rd22, %rd5;
bra.uni BB73_9;

BB73_8:
cvt.u32.u64	%r17, %rd5;
cvt.u32.u64	%r18, %rd22;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd75, %r19;
cvt.u64.u32	%rd76, %r20;

BB73_9:
ld.param.u64 %rd29, [%rd1];
ld.param.u64 %rd30, [%rd1+8];
ld.param.u64 %rd31, [%rd1+208];
mul.lo.s64 %rd64, %rd6, %rd75;
mul.lo.s64 %rd65, %rd7, %rd76;
add.s64 %rd32, %rd64, %rd65;
cvt.u64.u32	%rd77, %r4;
setp.ge.s64	%p5, %rd77, %rd30;
@%p5 bra BB73_12;

cvta.to.global.u64 %rd34, %rd29;
cvta.to.global.u64 %rd35, %rd4;
cvt.u64.u32	%rd36, %r2;

BB73_11:
mul.lo.s64 %rd66, %rd77, %rd31;
shl.b64 %rd67, %rd66, 2;
add.s64 %rd68, %rd34, %rd67;
add.s64 %rd69, %rd32, %rd77;
shl.b64 %rd70, %rd69, 2;
add.s64 %rd71, %rd35, %rd70;
ld.global.f32 %f3, [%rd71];
atom.global.add.f32 %f4, [%rd68], %f3;
add.s64 %rd77, %rd77, %rd36;
setp.lt.s64	%p6, %rd77, %rd30;
@%p6 bra BB73_11;

BB73_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<3>;
.reg .f32 %f<3>;
.reg .b32 %r<10>;
.reg .b64 %rd<29>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd14, [_ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE1_NS0_6detail10TensorInfoIflEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd28, %r5;
setp.ge.s64	%p1, %rd28, %rd14;
@%p1 bra BB74_3;

ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd6, [%rd2+208];
ld.param.u64 %rd7, [%rd3+208];
ld.param.u64 %rd15, [%rd3];
ld.param.u64 %rd16, [%rd2];
cvta.to.global.u64 %rd8, %rd16;
ld.param.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd9, %rd17;
cvta.to.global.u64 %rd10, %rd15;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd11, %r7;

BB74_2:
mul.lo.s64 %rd18, %rd28, %rd6;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd8, %rd19;
ld.global.s16 %r8, [%rd20];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd21, %r9;
mul.lo.s64 %rd22, %rd21, %rd5;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd9, %rd23;
mul.lo.s64 %rd25, %rd28, %rd7;
shl.b64 %rd26, %rd25, 2;
add.s64 %rd27, %rd10, %rd26;
ld.global.f32 %f1, [%rd27];
atom.global.add.f32 %f2, [%rd24], %f1;
add.s64 %rd28, %rd11, %rd28;
setp.lt.s64	%p2, %rd28, %rd14;
@%p2 bra BB74_2;

BB74_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .f32 %f<4>;
.reg .b32 %r<12>;
.reg .b64 %rd<41>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB75_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd40, %rd3;

BB75_2:
mov.u64 %rd6, %rd40;
shl.b64 %rd20, %rd6, 2;
mov.u64 %rd21, _ZN2at4cuda7my_smemE;
add.s64 %rd22, %rd21, %rd20;
mov.u32 %r5, 0;
st.shared.u32 [%rd22], %r5;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd40, %rd7;
@%p3 bra BB75_2;

BB75_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r6, %ctaid.x;
mad.lo.s32 %r7, %r6, %r1, %r2;
cvt.u64.u32	%rd37, %r7;
setp.ge.s64	%p4, %rd37, %rd19;
@%p4 bra BB75_6;

ld.param.u64 %rd23, [%rd2];
ld.param.u64 %rd9, [%rd2+208];
cvta.to.global.u64 %rd10, %rd23;
mov.u32 %r8, %nctaid.x;
mul.lo.s32 %r9, %r8, %r1;
cvt.u64.u32	%rd11, %r9;

BB75_5:
mul.lo.s64 %rd24, %rd37, %rd9;
shl.b64 %rd25, %rd24, 1;
add.s64 %rd26, %rd10, %rd25;
ld.global.s16 %r10, [%rd26];
div.s32 %r11, %r10, %r3;
mul.wide.s32 %rd27, %r11, 4;
mov.u64 %rd28, _ZN2at4cuda7my_smemE;
add.s64 %rd29, %rd28, %rd27;
atom.shared.add.f32 %f1, [%rd29], 0f3F800000;
add.s64 %rd37, %rd11, %rd37;
setp.lt.s64	%p5, %rd37, %rd19;
@%p5 bra BB75_5;

BB75_6:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB75_9;
bra.uni BB75_7;

BB75_7:
ld.param.u64 %rd30, [%rd1];
ld.param.u64 %rd14, [%rd1+208];
cvta.to.global.u64 %rd15, %rd30;
cvt.u64.u32	%rd16, %r1;
mov.u64 %rd39, %rd3;

BB75_8:
mul.lo.s64 %rd31, %rd39, %rd14;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd33, %rd15, %rd32;
shl.b64 %rd34, %rd39, 2;
mov.u64 %rd35, _ZN2at4cuda7my_smemE;
add.s64 %rd36, %rd35, %rd34;
ld.shared.f32 %f2, [%rd36];
atom.global.add.f32 %f3, [%rd33], %f2;
add.s64 %rd39, %rd39, %rd16;
setp.lt.s64	%p6, %rd39, %rd4;
@%p6 bra BB75_8;

BB75_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .f32 %f<4>;
.reg .b32 %r<23>;
.reg .b64 %rd<71>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd36, [_ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd37, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd3, [%rd37];
ld.param.u64 %rd4, [%rd37+16];
ld.param.u64 %rd5, [%rd37+208];
ld.param.u64 %rd6, [%rd37+216];
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd65, %r5;
setp.ge.s64	%p1, %rd65, %rd36;
@%p1 bra BB76_6;

ld.param.u64 %rd38, [%rd2];
cvta.to.global.u64 %rd9, %rd38;

BB76_2:
mul.lo.s64 %rd39, %rd65, %rd7;
shl.b64 %rd40, %rd39, 1;
add.s64 %rd41, %rd9, %rd40;
ld.global.s16 %r6, [%rd41];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd42, %r7;
cvt.u64.u32	%rd43, %r3;
mul.lo.s64 %rd44, %rd5, %rd43;
add.s64 %rd11, %rd42, %rd44;
or.b64 %rd45, %rd11, %rd4;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p2, %rd46, 0;
@%p2 bra BB76_4;
bra.uni BB76_3;

BB76_4:
cvt.u32.u64	%r9, %rd4;
cvt.u32.u64	%r10, %rd11;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd66, %r11;
cvt.u64.u32	%rd67, %r12;
bra.uni BB76_5;

BB76_3:
div.s64 %rd66, %rd11, %rd4;
rem.s64 %rd67, %rd11, %rd4;

BB76_5:
mul.lo.s64 %rd47, %rd5, %rd66;
mul.lo.s64 %rd48, %rd6, %rd67;
add.s64 %rd49, %rd47, %rd48;
cvta.to.global.u64 %rd50, %rd3;
shl.b64 %rd51, %rd49, 2;
add.s64 %rd52, %rd50, %rd51;
atom.global.add.f32 %f1, [%rd52], 0f3F800000;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd53, %r15;
add.s64 %rd65, %rd53, %rd65;
setp.lt.s64	%p3, %rd65, %rd36;
@%p3 bra BB76_2;

BB76_6:
cvt.u64.u32	%rd54, %r3;
mul.lo.s64 %rd19, %rd5, %rd54;
bar.sync 0;
or.b64 %rd55, %rd19, %rd4;
and.b64 %rd56, %rd55, -4294967296;
setp.eq.s64	%p4, %rd56, 0;
@%p4 bra BB76_8;

div.s64 %rd68, %rd19, %rd4;
rem.s64 %rd69, %rd19, %rd4;
bra.uni BB76_9;

BB76_8:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd19;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd68, %r19;
cvt.u64.u32	%rd69, %r20;

BB76_9:
ld.param.u64 %rd26, [%rd1];
ld.param.u64 %rd27, [%rd1+8];
ld.param.u64 %rd28, [%rd1+208];
mul.lo.s64 %rd57, %rd5, %rd68;
mul.lo.s64 %rd58, %rd6, %rd69;
add.s64 %rd29, %rd57, %rd58;
cvt.u64.u32	%rd70, %r4;
setp.ge.s64	%p5, %rd70, %rd27;
@%p5 bra BB76_12;

cvta.to.global.u64 %rd31, %rd26;
cvta.to.global.u64 %rd32, %rd3;
cvt.u64.u32	%rd33, %r2;

BB76_11:
mul.lo.s64 %rd59, %rd70, %rd28;
shl.b64 %rd60, %rd59, 2;
add.s64 %rd61, %rd31, %rd60;
add.s64 %rd62, %rd29, %rd70;
shl.b64 %rd63, %rd62, 2;
add.s64 %rd64, %rd32, %rd63;
ld.global.f32 %f2, [%rd64];
atom.global.add.f32 %f3, [%rd61], %f2;
add.s64 %rd70, %rd70, %rd33;
setp.lt.s64	%p6, %rd70, %rd27;
@%p6 bra BB76_11;

BB76_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<3>;
.reg .f32 %f<2>;
.reg .b32 %r<10>;
.reg .b64 %rd<22>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd11, [_ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIfslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIfsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IfsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd21, %r5;
setp.ge.s64	%p1, %rd21, %rd11;
@%p1 bra BB77_3;

ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd2+208];
ld.param.u64 %rd12, [%rd2];
cvta.to.global.u64 %rd6, %rd12;
ld.param.u64 %rd13, [%rd1];
cvta.to.global.u64 %rd7, %rd13;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd8, %r7;

BB77_2:
mul.lo.s64 %rd14, %rd21, %rd5;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd6, %rd15;
ld.global.s16 %r8, [%rd16];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd17, %r9;
mul.lo.s64 %rd18, %rd17, %rd4;
shl.b64 %rd19, %rd18, 2;
add.s64 %rd20, %rd7, %rd19;
atom.global.add.f32 %f1, [%rd20], 0f3F800000;
add.s64 %rd21, %rd8, %rd21;
setp.lt.s64	%p2, %rd21, %rd11;
@%p2 bra BB77_2;

BB77_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<9>;
.reg .b32 %r<15>;
.reg .b64 %rd<62>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd32, [_ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB78_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd57, %rd4;

BB78_2:
mov.u64 %rd7, %rd57;
shl.b64 %rd33, %rd7, 3;
mov.u64 %rd34, _ZN2at4cuda7my_smemE;
add.s64 %rd35, %rd34, %rd33;
mov.u64 %rd36, 0;
st.shared.u64 [%rd35], %rd36;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd57, %rd8;
@%p3 bra BB78_2;

BB78_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd58, %r6;
setp.ge.s64	%p4, %rd58, %rd32;
@%p4 bra BB78_8;

ld.param.u64 %rd37, [%rd2];
cvta.to.global.u64 %rd10, %rd37;
ld.param.u64 %rd11, [%rd2+208];
ld.param.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd12, %rd38;
ld.param.u64 %rd13, [%rd3+208];

BB78_5:
mul.lo.s64 %rd39, %rd58, %rd11;
shl.b64 %rd40, %rd39, 1;
add.s64 %rd41, %rd10, %rd40;
ld.global.s16 %r7, [%rd41];
div.s32 %r8, %r7, %r3;
mul.wide.s32 %rd42, %r8, 8;
mov.u64 %rd43, _ZN2at4cuda7my_smemE;
add.s64 %rd15, %rd43, %rd42;
mul.lo.s64 %rd44, %rd58, %rd13;
shl.b64 %rd45, %rd44, 3;
add.s64 %rd46, %rd12, %rd45;
ld.global.u64 %rd16, [%rd46];
ld.shared.u64 %rd59, [%rd15];

BB78_6:
mov.u64 %rd18, %rd59;
add.s64 %rd47, %rd18, %rd16;
atom.shared.cas.b64 %rd59, [%rd15], %rd18, %rd47;
setp.ne.s64	%p5, %rd18, %rd59;
@%p5 bra BB78_6;

mov.u32 %r10, %nctaid.x;
mul.lo.s32 %r11, %r10, %r1;
cvt.u64.u32	%rd48, %r11;
add.s64 %rd58, %rd48, %rd58;
setp.lt.s64	%p6, %rd58, %rd32;
@%p6 bra BB78_5;

BB78_8:
cvt.u64.u32	%rd60, %r4;
setp.lt.s64	%p1, %rd60, %rd5;
bar.sync 0;
@!%p1 bra BB78_13;
bra.uni BB78_9;

BB78_9:
ld.param.u64 %rd50, [%rd1];
cvta.to.global.u64 %rd21, %rd50;
ld.param.u64 %rd22, [%rd1+208];
cvt.u64.u32	%rd23, %r1;

BB78_10:
mul.lo.s64 %rd51, %rd60, %rd22;
shl.b64 %rd52, %rd51, 3;
add.s64 %rd26, %rd21, %rd52;
shl.b64 %rd53, %rd60, 3;
mov.u64 %rd54, _ZN2at4cuda7my_smemE;
add.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd27, [%rd55];
ld.global.u64 %rd61, [%rd26];

BB78_11:
mov.u64 %rd29, %rd61;
add.s64 %rd56, %rd29, %rd27;
atom.global.cas.b64 %rd61, [%rd26], %rd29, %rd56;
setp.ne.s64	%p7, %rd29, %rd61;
@%p7 bra BB78_11;

add.s64 %rd60, %rd60, %rd23;
setp.lt.s64	%p8, %rd60, %rd5;
@%p8 bra BB78_10;

BB78_13:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<9>;
.reg .b32 %r<27>;
.reg .b64 %rd<90>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd47, [_ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd48, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd49, [%rd48];
cvta.to.global.u64 %rd4, %rd49;
ld.param.u64 %rd5, [%rd48+16];
ld.param.u64 %rd6, [%rd48+208];
ld.param.u64 %rd7, [%rd48+216];
ld.param.u64 %rd8, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd82, %r5;
setp.ge.s64	%p1, %rd82, %rd47;
@%p1 bra BB79_8;

ld.param.u64 %rd51, [%rd2];
cvta.to.global.u64 %rd9, %rd51;
ld.param.u64 %rd52, [%rd3];
cvta.to.global.u64 %rd10, %rd52;
ld.param.u64 %rd11, [%rd3+208];

BB79_2:
mul.lo.s64 %rd53, %rd82, %rd8;
shl.b64 %rd54, %rd53, 1;
add.s64 %rd55, %rd9, %rd54;
ld.global.s16 %r10, [%rd55];
div.s32 %r11, %r10, %r1;
cvt.s64.s32	%rd56, %r11;
cvt.u64.u32	%rd57, %r3;
mul.lo.s64 %rd58, %rd6, %rd57;
add.s64 %rd14, %rd56, %rd58;
or.b64 %rd59, %rd14, %rd5;
and.b64 %rd60, %rd59, -4294967296;
setp.eq.s64	%p2, %rd60, 0;
@%p2 bra BB79_4;
bra.uni BB79_3;

BB79_4:
cvt.u32.u64	%r13, %rd5;
cvt.u32.u64	%r14, %rd14;
div.u32 %r15, %r14, %r13;
rem.u32 %r16, %r14, %r13;
cvt.u64.u32	%rd83, %r15;
cvt.u64.u32	%rd84, %r16;
bra.uni BB79_5;

BB79_3:
div.s64 %rd83, %rd14, %rd5;
rem.s64 %rd84, %rd14, %rd5;

BB79_5:
mul.lo.s64 %rd61, %rd6, %rd83;
mul.lo.s64 %rd62, %rd7, %rd84;
add.s64 %rd63, %rd61, %rd62;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd21, %rd4, %rd64;
mul.lo.s64 %rd65, %rd82, %rd11;
shl.b64 %rd66, %rd65, 3;
add.s64 %rd67, %rd10, %rd66;
ld.global.u64 %rd22, [%rd67];
ld.global.u64 %rd85, [%rd21];

BB79_6:
mov.u64 %rd24, %rd85;
add.s64 %rd68, %rd24, %rd22;
atom.global.cas.b64 %rd85, [%rd21], %rd24, %rd68;
setp.ne.s64	%p3, %rd24, %rd85;
@%p3 bra BB79_6;

mov.u32 %r18, %nctaid.x;
mul.lo.s32 %r19, %r18, %r2;
cvt.u64.u32	%rd69, %r19;
add.s64 %rd82, %rd69, %rd82;
setp.lt.s64	%p4, %rd82, %rd47;
@%p4 bra BB79_2;

BB79_8:
cvt.u64.u32	%rd70, %r3;
mul.lo.s64 %rd27, %rd6, %rd70;
bar.sync 0;
or.b64 %rd71, %rd27, %rd5;
and.b64 %rd72, %rd71, -4294967296;
setp.eq.s64	%p5, %rd72, 0;
@%p5 bra BB79_10;

div.s64 %rd86, %rd27, %rd5;
rem.s64 %rd87, %rd27, %rd5;
bra.uni BB79_11;

BB79_10:
cvt.u32.u64	%r21, %rd5;
cvt.u32.u64	%r22, %rd27;
div.u32 %r23, %r22, %r21;
rem.u32 %r24, %r22, %r21;
cvt.u64.u32	%rd86, %r23;
cvt.u64.u32	%rd87, %r24;

BB79_11:
ld.param.u64 %rd73, [%rd1];
cvta.to.global.u64 %rd34, %rd73;
ld.param.u64 %rd35, [%rd1+8];
ld.param.u64 %rd36, [%rd1+208];
mul.lo.s64 %rd74, %rd6, %rd86;
mul.lo.s64 %rd75, %rd7, %rd87;
add.s64 %rd37, %rd74, %rd75;
cvt.u64.u32	%rd88, %r4;
setp.ge.s64	%p6, %rd88, %rd35;
@%p6 bra BB79_16;

cvt.u64.u32	%rd39, %r2;

BB79_13:
mul.lo.s64 %rd76, %rd88, %rd36;
shl.b64 %rd77, %rd76, 3;
add.s64 %rd41, %rd34, %rd77;
add.s64 %rd78, %rd37, %rd88;
shl.b64 %rd79, %rd78, 3;
add.s64 %rd80, %rd4, %rd79;
ld.global.u64 %rd42, [%rd80];
ld.global.u64 %rd89, [%rd41];

BB79_14:
mov.u64 %rd44, %rd89;
add.s64 %rd81, %rd44, %rd42;
atom.global.cas.b64 %rd89, [%rd41], %rd44, %rd81;
setp.ne.s64	%p7, %rd44, %rd89;
@%p7 bra BB79_14;

add.s64 %rd88, %rd88, %rd39;
setp.lt.s64	%p8, %rd88, %rd35;
@%p8 bra BB79_13;

BB79_16:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<4>;
.reg .b32 %r<10>;
.reg .b64 %rd<35>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE1_NS0_6detail10TensorInfoIllEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd33, %r5;
setp.ge.s64	%p1, %rd33, %rd19;
@%p1 bra BB80_5;

ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd5, %rd20;
ld.param.u64 %rd6, [%rd1+208];
ld.param.u64 %rd21, [%rd2];
cvta.to.global.u64 %rd7, %rd21;
ld.param.u64 %rd8, [%rd2+208];
ld.param.u64 %rd22, [%rd3];
cvta.to.global.u64 %rd9, %rd22;
ld.param.u64 %rd10, [%rd3+208];
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd11, %r7;

BB80_2:
mul.lo.s64 %rd23, %rd33, %rd8;
shl.b64 %rd24, %rd23, 1;
add.s64 %rd25, %rd7, %rd24;
ld.global.s16 %r8, [%rd25];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd26, %r9;
mul.lo.s64 %rd27, %rd26, %rd6;
shl.b64 %rd28, %rd27, 3;
add.s64 %rd13, %rd5, %rd28;
mul.lo.s64 %rd29, %rd33, %rd10;
shl.b64 %rd30, %rd29, 3;
add.s64 %rd31, %rd9, %rd30;
ld.global.u64 %rd14, [%rd31];
ld.global.u64 %rd34, [%rd13];

BB80_3:
mov.u64 %rd16, %rd34;
add.s64 %rd32, %rd16, %rd14;
atom.global.cas.b64 %rd34, [%rd13], %rd16, %rd32;
setp.ne.s64	%p2, %rd16, %rd34;
@%p2 bra BB80_3;

add.s64 %rd33, %rd11, %rd33;
setp.lt.s64	%p3, %rd33, %rd19;
@%p3 bra BB80_2;

BB80_5:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<9>;
.reg .b32 %r<11>;
.reg .b64 %rd<53>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd28, [_ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB81_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd51, %rd3;

BB81_2:
mov.u64 %rd6, %rd51;
shl.b64 %rd29, %rd6, 3;
mov.u64 %rd30, _ZN2at4cuda7my_smemE;
add.s64 %rd31, %rd30, %rd29;
mov.u64 %rd32, 0;
st.shared.u64 [%rd31], %rd32;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd51, %rd7;
@%p3 bra BB81_2;

BB81_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd47, %r6;
setp.ge.s64	%p4, %rd47, %rd28;
@%p4 bra BB81_8;

ld.param.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd9, %rd33;
ld.param.u64 %rd10, [%rd2+208];
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd11, %r8;

BB81_5:
mul.lo.s64 %rd34, %rd47, %rd10;
shl.b64 %rd35, %rd34, 1;
add.s64 %rd36, %rd9, %rd35;
ld.global.s16 %r9, [%rd36];
div.s32 %r10, %r9, %r3;
mul.wide.s32 %rd37, %r10, 8;
mov.u64 %rd38, _ZN2at4cuda7my_smemE;
add.s64 %rd13, %rd38, %rd37;
ld.shared.u64 %rd48, [%rd13];

BB81_6:
mov.u64 %rd15, %rd48;
add.s64 %rd39, %rd15, 1;
atom.shared.cas.b64 %rd48, [%rd13], %rd15, %rd39;
setp.ne.s64	%p5, %rd15, %rd48;
@%p5 bra BB81_6;

add.s64 %rd47, %rd11, %rd47;
setp.lt.s64	%p6, %rd47, %rd28;
@%p6 bra BB81_5;

BB81_8:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB81_13;
bra.uni BB81_9;

BB81_9:
ld.param.u64 %rd40, [%rd1];
cvta.to.global.u64 %rd18, %rd40;
ld.param.u64 %rd19, [%rd1+208];
cvt.u64.u32	%rd20, %r1;
mov.u64 %rd50, %rd3;

BB81_10:
mul.lo.s64 %rd41, %rd50, %rd19;
shl.b64 %rd42, %rd41, 3;
add.s64 %rd22, %rd18, %rd42;
shl.b64 %rd43, %rd50, 3;
mov.u64 %rd44, _ZN2at4cuda7my_smemE;
add.s64 %rd45, %rd44, %rd43;
ld.shared.u64 %rd23, [%rd45];
ld.global.u64 %rd52, [%rd22];

BB81_11:
mov.u64 %rd25, %rd52;
add.s64 %rd46, %rd25, %rd23;
atom.global.cas.b64 %rd52, [%rd22], %rd25, %rd46;
setp.ne.s64	%p7, %rd25, %rd52;
@%p7 bra BB81_11;

add.s64 %rd50, %rd50, %rd20;
setp.lt.s64	%p8, %rd50, %rd4;
@%p8 bra BB81_10;

BB81_13:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<9>;
.reg .b32 %r<27>;
.reg .b64 %rd<82>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd43, [_ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd44, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd45, [%rd44];
cvta.to.global.u64 %rd3, %rd45;
ld.param.u64 %rd4, [%rd44+16];
ld.param.u64 %rd5, [%rd44+208];
ld.param.u64 %rd6, [%rd44+216];
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd74, %r5;
setp.ge.s64	%p1, %rd74, %rd43;
@%p1 bra BB82_8;

ld.param.u64 %rd47, [%rd2];
cvta.to.global.u64 %rd8, %rd47;

BB82_2:
mul.lo.s64 %rd48, %rd74, %rd7;
shl.b64 %rd49, %rd48, 1;
add.s64 %rd50, %rd8, %rd49;
ld.global.s16 %r10, [%rd50];
div.s32 %r11, %r10, %r1;
cvt.s64.s32	%rd51, %r11;
cvt.u64.u32	%rd52, %r3;
mul.lo.s64 %rd53, %rd5, %rd52;
add.s64 %rd11, %rd51, %rd53;
or.b64 %rd54, %rd11, %rd4;
and.b64 %rd55, %rd54, -4294967296;
setp.eq.s64	%p2, %rd55, 0;
@%p2 bra BB82_4;
bra.uni BB82_3;

BB82_4:
cvt.u32.u64	%r13, %rd4;
cvt.u32.u64	%r14, %rd11;
div.u32 %r15, %r14, %r13;
rem.u32 %r16, %r14, %r13;
cvt.u64.u32	%rd75, %r15;
cvt.u64.u32	%rd76, %r16;
bra.uni BB82_5;

BB82_3:
div.s64 %rd75, %rd11, %rd4;
rem.s64 %rd76, %rd11, %rd4;

BB82_5:
mul.lo.s64 %rd56, %rd5, %rd75;
mul.lo.s64 %rd57, %rd6, %rd76;
add.s64 %rd58, %rd56, %rd57;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd18, %rd3, %rd59;
ld.global.u64 %rd77, [%rd18];

BB82_6:
mov.u64 %rd20, %rd77;
add.s64 %rd60, %rd20, 1;
atom.global.cas.b64 %rd77, [%rd18], %rd20, %rd60;
setp.ne.s64	%p3, %rd20, %rd77;
@%p3 bra BB82_6;

mov.u32 %r18, %nctaid.x;
mul.lo.s32 %r19, %r18, %r2;
cvt.u64.u32	%rd61, %r19;
add.s64 %rd74, %rd61, %rd74;
setp.lt.s64	%p4, %rd74, %rd43;
@%p4 bra BB82_2;

BB82_8:
cvt.u64.u32	%rd62, %r3;
mul.lo.s64 %rd23, %rd5, %rd62;
bar.sync 0;
or.b64 %rd63, %rd23, %rd4;
and.b64 %rd64, %rd63, -4294967296;
setp.eq.s64	%p5, %rd64, 0;
@%p5 bra BB82_10;

div.s64 %rd78, %rd23, %rd4;
rem.s64 %rd79, %rd23, %rd4;
bra.uni BB82_11;

BB82_10:
cvt.u32.u64	%r21, %rd4;
cvt.u32.u64	%r22, %rd23;
div.u32 %r23, %r22, %r21;
rem.u32 %r24, %r22, %r21;
cvt.u64.u32	%rd78, %r23;
cvt.u64.u32	%rd79, %r24;

BB82_11:
ld.param.u64 %rd65, [%rd1];
cvta.to.global.u64 %rd30, %rd65;
ld.param.u64 %rd31, [%rd1+8];
ld.param.u64 %rd32, [%rd1+208];
mul.lo.s64 %rd66, %rd5, %rd78;
mul.lo.s64 %rd67, %rd6, %rd79;
add.s64 %rd33, %rd66, %rd67;
cvt.u64.u32	%rd80, %r4;
setp.ge.s64	%p6, %rd80, %rd31;
@%p6 bra BB82_16;

cvt.u64.u32	%rd35, %r2;

BB82_13:
mul.lo.s64 %rd68, %rd80, %rd32;
shl.b64 %rd69, %rd68, 3;
add.s64 %rd37, %rd30, %rd69;
add.s64 %rd70, %rd33, %rd80;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd72, %rd3, %rd71;
ld.global.u64 %rd38, [%rd72];
ld.global.u64 %rd81, [%rd37];

BB82_14:
mov.u64 %rd40, %rd81;
add.s64 %rd73, %rd40, %rd38;
atom.global.cas.b64 %rd81, [%rd37], %rd40, %rd73;
setp.ne.s64	%p7, %rd40, %rd81;
@%p7 bra BB82_14;

add.s64 %rd80, %rd80, %rd35;
setp.lt.s64	%p8, %rd80, %rd31;
@%p8 bra BB82_13;

BB82_16:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<4>;
.reg .b32 %r<10>;
.reg .b64 %rd<27>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd15, [_ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIlslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIlsLb0EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IlsLb0EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd25, %r5;
setp.ge.s64	%p1, %rd25, %rd15;
@%p1 bra BB83_5;

ld.param.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd17, [%rd2];
cvta.to.global.u64 %rd6, %rd17;
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd8, %r7;

BB83_2:
mul.lo.s64 %rd18, %rd25, %rd7;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd6, %rd19;
ld.global.s16 %r8, [%rd20];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd21, %r9;
mul.lo.s64 %rd22, %rd21, %rd5;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd10, %rd4, %rd23;
ld.global.u64 %rd26, [%rd10];

BB83_3:
mov.u64 %rd12, %rd26;
add.s64 %rd24, %rd12, 1;
atom.global.cas.b64 %rd26, [%rd10], %rd12, %rd24;
setp.ne.s64	%p2, %rd12, %rd26;
@%p2 bra BB83_3;

add.s64 %rd25, %rd8, %rd25;
setp.lt.s64	%p3, %rd25, %rd15;
@%p3 bra BB83_2;

BB83_5:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .b32 %r<11>;
.reg .f64 %fd<5>;
.reg .b64 %rd<49>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd22, [_ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd4, %r4;
ld.param.u64 %rd5, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd4, %rd5;
@%p2 bra BB84_3;

cvt.u64.u32	%rd6, %r1;
mov.u64 %rd48, %rd4;

BB84_2:
mov.u64 %rd7, %rd48;
shl.b64 %rd23, %rd7, 3;
mov.u64 %rd24, _ZN2at4cuda7my_smemE;
add.s64 %rd25, %rd24, %rd23;
mov.u64 %rd26, 0;
st.shared.u64 [%rd25], %rd26;
add.s64 %rd8, %rd6, %rd7;
setp.lt.s64	%p3, %rd8, %rd5;
mov.u64 %rd48, %rd8;
@%p3 bra BB84_2;

BB84_3:
cvt.u32.u64	%r2, %rd4;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd45, %r6;
setp.ge.s64	%p4, %rd45, %rd22;
@%p4 bra BB84_6;

ld.param.u64 %rd27, [%rd2];
ld.param.u64 %rd10, [%rd2+208];
ld.param.u64 %rd28, [%rd3];
ld.param.u64 %rd11, [%rd3+208];
cvta.to.global.u64 %rd12, %rd27;
cvta.to.global.u64 %rd13, %rd28;
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd14, %r8;

BB84_5:
mul.lo.s64 %rd29, %rd45, %rd10;
shl.b64 %rd30, %rd29, 1;
add.s64 %rd31, %rd12, %rd30;
ld.global.s16 %r9, [%rd31];
div.s32 %r10, %r9, %r3;
mul.wide.s32 %rd32, %r10, 8;
mov.u64 %rd33, _ZN2at4cuda7my_smemE;
add.s64 %rd34, %rd33, %rd32;
mul.lo.s64 %rd35, %rd45, %rd11;
shl.b64 %rd36, %rd35, 3;
add.s64 %rd37, %rd13, %rd36;
ld.global.f64 %fd1, [%rd37];
atom.shared.add.f64 %fd2, [%rd34], %fd1;
add.s64 %rd45, %rd14, %rd45;
setp.lt.s64	%p5, %rd45, %rd22;
@%p5 bra BB84_5;

BB84_6:
setp.lt.s64	%p1, %rd4, %rd5;
bar.sync 0;
@!%p1 bra BB84_9;
bra.uni BB84_7;

BB84_7:
ld.param.u64 %rd38, [%rd1];
ld.param.u64 %rd17, [%rd1+208];
cvta.to.global.u64 %rd18, %rd38;
cvt.u64.u32	%rd19, %r1;
mov.u64 %rd47, %rd4;

BB84_8:
mul.lo.s64 %rd39, %rd47, %rd17;
shl.b64 %rd40, %rd39, 3;
add.s64 %rd41, %rd18, %rd40;
shl.b64 %rd42, %rd47, 3;
mov.u64 %rd43, _ZN2at4cuda7my_smemE;
add.s64 %rd44, %rd43, %rd42;
ld.shared.f64 %fd3, [%rd44];
atom.global.add.f64 %fd4, [%rd41], %fd3;
add.s64 %rd47, %rd47, %rd19;
setp.lt.s64	%p6, %rd47, %rd5;
@%p6 bra BB84_8;

BB84_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<7>;
.reg .b32 %r<23>;
.reg .f64 %fd<5>;
.reg .b64 %rd<78>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd39, [_ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd40, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
ld.param.u64 %rd4, [%rd40];
ld.param.u64 %rd5, [%rd40+16];
ld.param.u64 %rd6, [%rd40+208];
ld.param.u64 %rd7, [%rd40+216];
ld.param.u64 %rd8, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd72, %r5;
setp.ge.s64	%p1, %rd72, %rd39;
@%p1 bra BB85_6;

ld.param.u64 %rd10, [%rd3+208];
ld.param.u64 %rd41, [%rd3];
ld.param.u64 %rd42, [%rd2];
cvta.to.global.u64 %rd11, %rd42;
cvta.to.global.u64 %rd12, %rd41;

BB85_2:
mul.lo.s64 %rd43, %rd72, %rd8;
shl.b64 %rd44, %rd43, 1;
add.s64 %rd45, %rd11, %rd44;
ld.global.s16 %r6, [%rd45];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd46, %r7;
cvt.u64.u32	%rd47, %r3;
mul.lo.s64 %rd48, %rd6, %rd47;
add.s64 %rd14, %rd46, %rd48;
or.b64 %rd49, %rd14, %rd5;
and.b64 %rd50, %rd49, -4294967296;
setp.eq.s64	%p2, %rd50, 0;
@%p2 bra BB85_4;
bra.uni BB85_3;

BB85_4:
cvt.u32.u64	%r9, %rd5;
cvt.u32.u64	%r10, %rd14;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd73, %r11;
cvt.u64.u32	%rd74, %r12;
bra.uni BB85_5;

BB85_3:
div.s64 %rd73, %rd14, %rd5;
rem.s64 %rd74, %rd14, %rd5;

BB85_5:
mul.lo.s64 %rd51, %rd6, %rd73;
mul.lo.s64 %rd52, %rd7, %rd74;
add.s64 %rd53, %rd51, %rd52;
cvta.to.global.u64 %rd54, %rd4;
shl.b64 %rd55, %rd53, 3;
add.s64 %rd56, %rd54, %rd55;
mul.lo.s64 %rd57, %rd72, %rd10;
shl.b64 %rd58, %rd57, 3;
add.s64 %rd59, %rd12, %rd58;
ld.global.f64 %fd1, [%rd59];
atom.global.add.f64 %fd2, [%rd56], %fd1;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd60, %r15;
add.s64 %rd72, %rd60, %rd72;
setp.lt.s64	%p3, %rd72, %rd39;
@%p3 bra BB85_2;

BB85_6:
cvt.u64.u32	%rd61, %r3;
mul.lo.s64 %rd22, %rd6, %rd61;
bar.sync 0;
or.b64 %rd62, %rd22, %rd5;
and.b64 %rd63, %rd62, -4294967296;
setp.eq.s64	%p4, %rd63, 0;
@%p4 bra BB85_8;

div.s64 %rd75, %rd22, %rd5;
rem.s64 %rd76, %rd22, %rd5;
bra.uni BB85_9;

BB85_8:
cvt.u32.u64	%r17, %rd5;
cvt.u32.u64	%r18, %rd22;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd75, %r19;
cvt.u64.u32	%rd76, %r20;

BB85_9:
ld.param.u64 %rd29, [%rd1];
ld.param.u64 %rd30, [%rd1+8];
ld.param.u64 %rd31, [%rd1+208];
mul.lo.s64 %rd64, %rd6, %rd75;
mul.lo.s64 %rd65, %rd7, %rd76;
add.s64 %rd32, %rd64, %rd65;
cvt.u64.u32	%rd77, %r4;
setp.ge.s64	%p5, %rd77, %rd30;
@%p5 bra BB85_12;

cvta.to.global.u64 %rd34, %rd29;
cvta.to.global.u64 %rd35, %rd4;
cvt.u64.u32	%rd36, %r2;

BB85_11:
mul.lo.s64 %rd66, %rd77, %rd31;
shl.b64 %rd67, %rd66, 3;
add.s64 %rd68, %rd34, %rd67;
add.s64 %rd69, %rd32, %rd77;
shl.b64 %rd70, %rd69, 3;
add.s64 %rd71, %rd35, %rd70;
ld.global.f64 %fd3, [%rd71];
atom.global.add.f64 %fd4, [%rd68], %fd3;
add.s64 %rd77, %rd77, %rd36;
setp.lt.s64	%p6, %rd77, %rd30;
@%p6 bra BB85_11;

BB85_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4,
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5[416]
)
{
.reg .pred %p<3>;
.reg .b32 %r<10>;
.reg .f64 %fd<3>;
.reg .b64 %rd<29>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_3];
ld.param.u64 %rd14, [_ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_2;
mov.u64 %rd3, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl1_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE1_NS0_6detail10TensorInfoIdlEEEEvNS9_IT_T1_EESE_NS9_IT0_SD_EEiSD_T6__param_5;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd28, %r5;
setp.ge.s64	%p1, %rd28, %rd14;
@%p1 bra BB86_3;

ld.param.u64 %rd5, [%rd1+208];
ld.param.u64 %rd6, [%rd2+208];
ld.param.u64 %rd7, [%rd3+208];
ld.param.u64 %rd15, [%rd3];
ld.param.u64 %rd16, [%rd2];
cvta.to.global.u64 %rd8, %rd16;
ld.param.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd9, %rd17;
cvta.to.global.u64 %rd10, %rd15;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd11, %r7;

BB86_2:
mul.lo.s64 %rd18, %rd28, %rd6;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd8, %rd19;
ld.global.s16 %r8, [%rd20];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd21, %r9;
mul.lo.s64 %rd22, %rd21, %rd5;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd9, %rd23;
mul.lo.s64 %rd25, %rd28, %rd7;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd10, %rd26;
ld.global.f64 %fd1, [%rd27];
atom.global.add.f64 %fd2, [%rd24], %fd1;
add.s64 %rd28, %rd11, %rd28;
setp.lt.s64	%p2, %rd28, %rd14;
@%p2 bra BB86_2;

BB86_3:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<11>;
.reg .f64 %fd<4>;
.reg .b64 %rd<42>;


ld.param.u32 %r3, [_ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd19, [_ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE0EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd3, %r4;
ld.param.u64 %rd4, [%rd1+8];
mov.u32 %r1, %ntid.x;
setp.ge.s64	%p2, %rd3, %rd4;
@%p2 bra BB87_3;

cvt.u64.u32	%rd5, %r1;
mov.u64 %rd41, %rd3;

BB87_2:
mov.u64 %rd6, %rd41;
shl.b64 %rd20, %rd6, 3;
mov.u64 %rd21, _ZN2at4cuda7my_smemE;
add.s64 %rd22, %rd21, %rd20;
mov.u64 %rd23, 0;
st.shared.u64 [%rd22], %rd23;
add.s64 %rd7, %rd5, %rd6;
setp.lt.s64	%p3, %rd7, %rd4;
mov.u64 %rd41, %rd7;
@%p3 bra BB87_2;

BB87_3:
cvt.u32.u64	%r2, %rd3;
bar.sync 0;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r6, %r5, %r1, %r2;
cvt.u64.u32	%rd38, %r6;
setp.ge.s64	%p4, %rd38, %rd19;
@%p4 bra BB87_6;

ld.param.u64 %rd24, [%rd2];
ld.param.u64 %rd9, [%rd2+208];
cvta.to.global.u64 %rd10, %rd24;
mov.u32 %r7, %nctaid.x;
mul.lo.s32 %r8, %r7, %r1;
cvt.u64.u32	%rd11, %r8;

BB87_5:
mul.lo.s64 %rd25, %rd38, %rd9;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd10, %rd26;
ld.global.s16 %r9, [%rd27];
div.s32 %r10, %r9, %r3;
mul.wide.s32 %rd28, %r10, 8;
mov.u64 %rd29, _ZN2at4cuda7my_smemE;
add.s64 %rd30, %rd29, %rd28;
atom.shared.add.f64 %fd1, [%rd30], 0d3FF0000000000000;
add.s64 %rd38, %rd11, %rd38;
setp.lt.s64	%p5, %rd38, %rd19;
@%p5 bra BB87_5;

BB87_6:
setp.lt.s64	%p1, %rd3, %rd4;
bar.sync 0;
@!%p1 bra BB87_9;
bra.uni BB87_7;

BB87_7:
ld.param.u64 %rd31, [%rd1];
ld.param.u64 %rd14, [%rd1+208];
cvta.to.global.u64 %rd15, %rd31;
cvt.u64.u32	%rd16, %r1;
mov.u64 %rd40, %rd3;

BB87_8:
mul.lo.s64 %rd32, %rd40, %rd14;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd34, %rd15, %rd33;
shl.b64 %rd35, %rd40, 3;
mov.u64 %rd36, _ZN2at4cuda7my_smemE;
add.s64 %rd37, %rd36, %rd35;
ld.shared.f64 %fd2, [%rd37];
atom.global.add.f64 %fd3, [%rd34], %fd2;
add.s64 %rd40, %rd40, %rd16;
setp.lt.s64	%p6, %rd40, %rd4;
@%p6 bra BB87_8;

BB87_9:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<7>;
.reg .b32 %r<23>;
.reg .f64 %fd<4>;
.reg .b64 %rd<71>;


ld.param.u32 %r1, [_ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd36, [_ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd37, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE1EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
ld.param.u64 %rd3, [%rd37];
ld.param.u64 %rd4, [%rd37+16];
ld.param.u64 %rd5, [%rd37+208];
ld.param.u64 %rd6, [%rd37+216];
ld.param.u64 %rd7, [%rd2+208];
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r2, %r3, %r4;
cvt.u64.u32	%rd65, %r5;
setp.ge.s64	%p1, %rd65, %rd36;
@%p1 bra BB88_6;

ld.param.u64 %rd38, [%rd2];
cvta.to.global.u64 %rd9, %rd38;

BB88_2:
mul.lo.s64 %rd39, %rd65, %rd7;
shl.b64 %rd40, %rd39, 1;
add.s64 %rd41, %rd9, %rd40;
ld.global.s16 %r6, [%rd41];
div.s32 %r7, %r6, %r1;
cvt.s64.s32	%rd42, %r7;
cvt.u64.u32	%rd43, %r3;
mul.lo.s64 %rd44, %rd5, %rd43;
add.s64 %rd11, %rd42, %rd44;
or.b64 %rd45, %rd11, %rd4;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p2, %rd46, 0;
@%p2 bra BB88_4;
bra.uni BB88_3;

BB88_4:
cvt.u32.u64	%r9, %rd4;
cvt.u32.u64	%r10, %rd11;
div.u32 %r11, %r10, %r9;
rem.u32 %r12, %r10, %r9;
cvt.u64.u32	%rd66, %r11;
cvt.u64.u32	%rd67, %r12;
bra.uni BB88_5;

BB88_3:
div.s64 %rd66, %rd11, %rd4;
rem.s64 %rd67, %rd11, %rd4;

BB88_5:
mul.lo.s64 %rd47, %rd5, %rd66;
mul.lo.s64 %rd48, %rd6, %rd67;
add.s64 %rd49, %rd47, %rd48;
cvta.to.global.u64 %rd50, %rd3;
shl.b64 %rd51, %rd49, 3;
add.s64 %rd52, %rd50, %rd51;
atom.global.add.f64 %fd1, [%rd52], 0d3FF0000000000000;
mov.u32 %r14, %nctaid.x;
mul.lo.s32 %r15, %r14, %r2;
cvt.u64.u32	%rd53, %r15;
add.s64 %rd65, %rd53, %rd65;
setp.lt.s64	%p3, %rd65, %rd36;
@%p3 bra BB88_2;

BB88_6:
cvt.u64.u32	%rd54, %r3;
mul.lo.s64 %rd19, %rd5, %rd54;
bar.sync 0;
or.b64 %rd55, %rd19, %rd4;
and.b64 %rd56, %rd55, -4294967296;
setp.eq.s64	%p4, %rd56, 0;
@%p4 bra BB88_8;

div.s64 %rd68, %rd19, %rd4;
rem.s64 %rd69, %rd19, %rd4;
bra.uni BB88_9;

BB88_8:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd19;
div.u32 %r19, %r18, %r17;
rem.u32 %r20, %r18, %r17;
cvt.u64.u32	%rd68, %r19;
cvt.u64.u32	%rd69, %r20;

BB88_9:
ld.param.u64 %rd26, [%rd1];
ld.param.u64 %rd27, [%rd1+8];
ld.param.u64 %rd28, [%rd1+208];
mul.lo.s64 %rd57, %rd5, %rd68;
mul.lo.s64 %rd58, %rd6, %rd69;
add.s64 %rd29, %rd57, %rd58;
cvt.u64.u32	%rd70, %r4;
setp.ge.s64	%p5, %rd70, %rd27;
@%p5 bra BB88_12;

cvta.to.global.u64 %rd31, %rd26;
cvta.to.global.u64 %rd32, %rd3;
cvt.u64.u32	%rd33, %r2;

BB88_11:
mul.lo.s64 %rd59, %rd70, %rd28;
shl.b64 %rd60, %rd59, 3;
add.s64 %rd61, %rd31, %rd60;
add.s64 %rd62, %rd29, %rd70;
shl.b64 %rd63, %rd62, 3;
add.s64 %rd64, %rd32, %rd63;
ld.global.f64 %fd2, [%rd64];
atom.global.add.f64 %fd3, [%rd61], %fd2;
add.s64 %rd70, %rd70, %rd33;
setp.lt.s64	%p6, %rd70, %rd27;
@%p6 bra BB88_11;

BB88_12:
ret;
}


.visible .entry _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6_(
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_1[416],
.param .align 8 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2[416],
.param .u32 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3,
.param .u64 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4,
.param .align 1 .b8 _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_5[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<10>;
.reg .f64 %fd<2>;
.reg .b64 %rd<22>;


ld.param.u32 %r2, [_ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_3];
ld.param.u64 %rd11, [_ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_4];
mov.u64 %rd1, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_0;
mov.u64 %rd2, _ZN2at4cuda17kernelHistogram1DIdslLi1ELi2ELi1ELNS0_23CUDAHistogramMemoryTypeE2EZNS0_21CUDA_tensor_histogramIdsLb1EEEbNS_6TensorES4_S4_liNS0_13TensorArgTypeES5_S5_EUnvdl0_PFbS4_S4_S4_liS5_S5_S5_ES3_IdsLb1EE2_EEvNS0_6detail10TensorInfoIT_T1_EESD_NSA_IT0_SC_EEiSC_T6__param_2;
mov.u32 %r1, %ntid.x;
mov.u32 %r3, %ctaid.x;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r5, %r1, %r3, %r4;
cvt.u64.u32	%rd21, %r5;
setp.ge.s64	%p1, %rd21, %rd11;
@%p1 bra BB89_3;

ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd2+208];
ld.param.u64 %rd12, [%rd2];
cvta.to.global.u64 %rd6, %rd12;
ld.param.u64 %rd13, [%rd1];
cvta.to.global.u64 %rd7, %rd13;
mov.u32 %r6, %nctaid.x;
mul.lo.s32 %r7, %r6, %r1;
cvt.u64.u32	%rd8, %r7;

BB89_2:
mul.lo.s64 %rd14, %rd21, %rd5;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd6, %rd15;
ld.global.s16 %r8, [%rd16];
div.s32 %r9, %r8, %r2;
cvt.s64.s32	%rd17, %r9;
mul.lo.s64 %rd18, %rd17, %rd4;
shl.b64 %rd19, %rd18, 3;
add.s64 %rd20, %rd7, %rd19;
atom.global.add.f64 %fd1, [%rd20], 0d3FF0000000000000;
add.s64 %rd21, %rd8, %rd21;
setp.lt.s64	%p2, %rd21, %rd11;
@%p2 bra BB89_2;

BB89_3:
ret;
}


