# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1590 0.000128 4096 0 3270 147648 28.437 1777.6 837.792 2643.89 2643.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1590 0.000128 4096 0 3270 147672 28.43 2046.68 838.023 2913.19 2913.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1590 0.000128 4096 0 3270 147680 28.4508 2126.95 838.911 2994.37 2994.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1590 0.000128 4096 0 3270 147648 28.4322 1985.93 837.984 2852.41 2852.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1590 0.000128 4096 0 3270 147600 28.4303 2000.63 837.713 2866.83 2866.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1590 0.000128 4096 0 3270 147616 28.429 2051.58 837.903 2917.97 2918.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1590 0.000128 4096 0 3270 147600 28.4315 2064.18 837.885 2930.55 2930.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1590 0.000128 4096 0 3270 147584 28.4357 1996.62 837.86 2862.97 2863.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1590 0.000128 4096 0 3270 147456 28.4418 2020.15 837.469 2886.11 2886.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1590 0.000128 4096 0 3270 147400 28.4329 2168.07 838.014 3034.56 3034.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1590 0.000128 4096 0 3270 147456 28.4202 2521.03 837.743 3387.25 3387.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1590 0.000128 4096 0 3270 147712 28.4385 1750.85 838.138 2617.48 2617.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1590 0.000128 4096 0 3270 147720 28.4406 1765.13 838.108 2631.74 2631.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1590 0.000128 4096 0 3270 147696 28.4242 1755.3 838.701 2622.48 2622.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1590 0.000128 4096 0 3270 147672 28.4385 1787.64 838.54 2654.68 2654.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1590 0.000128 4096 0 3270 147648 28.4233 1820.77 837.833 2687.08 2687.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1590 0.000128 4096 0 3270 147672 28.4385 2072.58 838.007 2939.08 2939.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1590 0.000128 4096 0 3270 147680 28.4713 2023.64 837.889 2890.05 2890.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1590 0.000128 4096 0 3270 147648 28.4199 2154.69 838.027 3021.19 3021.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1590 0.000128 4096 0 3270 147600 28.4266 2131.5 837.802 2997.78 2997.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1590 0.000128 4096 0 3270 147616 28.4346 2152.78 838.534 3019.8 3019.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1590 0.000128 4096 0 3270 147600 28.4283 2122.36 837.888 2988.73 2988.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1590 0.000128 4096 0 3270 147584 28.4186 2033.17 838.555 2900.2 2900.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1590 0.000128 4096 0 3270 147456 28.459 2364.26 837.519 3230.3 3230.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1590 0.000128 4096 0 3270 147400 28.4405 2401.95 837.063 3267.51 3267.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1590 0.000128 4096 0 3270 147456 28.4283 2176.62 838.658 3043.77 3043.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1590 0.000128 4096 0 3280 147712 28.4179 1654.05 838.85 2521.37 2521.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1590 0.000128 4096 0 3280 147680 28.3709 1852.2 838.529 2719.16 2719.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1590 0.000128 4096 0 3280 147696 28.4103 1727.94 837.952 2594.35 2594.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1590 0.000128 4096 0 3280 147672 28.4173 1755.66 838.756 2622.88 2622.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1590 0.000128 4096 0 3280 147648 28.4146 1769.46 838.661 2636.59 2636.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1590 0.000128 4096 0 3280 147672 28.4119 2178.47 837.931 3044.87 3044.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1590 0.000128 4096 0 3280 147600 28.4214 1515.47 838.825 2382.77 2382.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1590 0.000128 4096 0 3280 147600 28.4083 2098.86 838.516 2965.84 2965.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1590 0.000128 4096 0 3280 147520 28.3891 1468.81 838.609 2335.86 2335.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1590 0.000128 4096 0 3280 147648 28.4234 1976.28 838.763 2843.53 2843.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1590 0.000128 4096 0 3280 147456 28.396 1412.4 837.646 2278.5 2278.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1590 0.000128 4096 0 3280 147600 28.4372 2053.61 838.611 2920.72 2920.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1590 0.000128 4096 0 3280 147400 28.4062 1445.47 838.004 2311.94 2311.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1590 0.000128 4096 0 3280 147616 28.4309 2621.13 838.858 3488.48 3488.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1590 0.000128 4096 0 3280 147392 28.3976 1716.46 838.16 2583.08 2583.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1590 0.000128 4096 0 3280 147600 28.3617 2515.05 838.808 3382.29 3382.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1590 0.000128 4096 0 3280 147360 28.3995 1701.06 837.153 2566.67 2566.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1590 0.000128 4096 0 3280 147584 28.414 2448.68 837.96 3315.11 3315.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1590 0.000128 4096 0 3280 147456 28.4242 1646.32 838.102 2512.91 2512.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1590 0.000128 4096 0 3280 147456 28.4201 2146.2 838.429 3013.11 3013.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1590 0.000128 4096 0 3280 147072 28.4078 1491.36 836.511 2356.34 2356.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1590 0.000128 4096 0 3280 147400 28.394 2212.36 837.371 3078.19 3078.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1590 0.000128 4096 0 3280 147200 28.412 1597.51 837.164 2463.14 2463.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1590 0.000128 4096 0 3288 147680 28.4641 1636.65 838.007 2503.17 2503.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1590 0.000128 4096 0 3288 147680 28.4521 1724.46 838.827 2591.8 2591.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1590 0.000128 4096 0 3288 147648 28.4296 1704.11 838.695 2571.29 2571.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1590 0.000128 4096 0 3288 147552 28.438 1096.69 837.738 1962.93 1962.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1590 0.000128 4096 0 3288 147616 28.4385 1979.14 838.668 2846.3 2846.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1590 0.000128 4096 0 3288 147504 28.4321 1242.09 837.588 2108.16 2108.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1590 0.000128 4096 0 3288 147648 28.4557 1892.65 838.79 2759.95 2760
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1590 0.000128 4096 0 3288 147584 28.459 1246.76 838.719 2114 2114.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1590 0.000128 4096 0 3288 147600 28.4276 2093.66 838.012 2960.16 2960.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1590 0.000128 4096 0 3288 147456 28.4324 1466.43 837.294 2332.22 2332.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1590 0.000128 4096 0 3288 147600 28.4368 1987.29 837.939 2853.73 2853.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1590 0.000128 4096 0 3288 147520 28.4372 1424.65 838.065 2291.21 2291.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1590 0.000128 4096 0 3288 147552 28.4274 2544.29 838.363 3411.14 3411.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1590 0.000128 4096 0 3288 147456 28.4468 1644.29 837.753 2510.54 2510.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1590 0.000128 4096 0 3288 147600 28.4529 2508.08 838.812 3375.41 3375.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1590 0.000128 4096 0 3288 147400 28.4385 1698.01 838.268 2564.77 2564.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1590 0.000128 4096 0 3288 147504 28.4356 2458.35 838.356 3325.2 3325.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1590 0.000128 4096 0 3288 147392 28.4365 1621.96 838.39 2488.84 2488.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1590 0.000128 4096 0 3288 147600 28.4465 2379.22 838.81 3246.53 3246.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1590 0.000128 4096 0 3288 147360 28.439 1531.25 838.027 2397.77 2397.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1590 0.000128 4096 0 3288 147584 28.4739 2275.56 838.789 3142.87 3142.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1590 0.000128 4096 0 3288 147456 28.452 1536.44 837.865 2402.81 2402.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1590 0.000128 4096 0 3275 147712 28.4498 1838.85 838.808 2706.16 2706.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1590 0.000128 4096 0 3275 147680 28.451 1653.53 837.96 2520 2520.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1590 0.000128 4096 0 3275 147600 28.4312 1068.48 837.728 1934.7 1934.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1590 0.000128 4096 0 3275 147696 28.4556 1759.77 838.103 2626.39 2626.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1590 0.000128 4096 0 3275 147648 28.4611 1135.98 838.22 2002.71 2002.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1590 0.000128 4096 0 3275 147672 28.4311 1892.52 838.769 2759.77 2759.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1590 0.000128 4096 0 3275 147616 28.4539 1189.85 838.783 2057.14 2057.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1590 0.000128 4096 0 3275 147648 28.4434 1957.61 838.71 2824.82 2824.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1590 0.000128 4096 0 3275 147584 28.4406 1286.71 838.722 2153.92 2153.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1590 0.000128 4096 0 3275 147672 28.4569 2090.67 838.089 2957.27 2957.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1590 0.000128 4096 0 3275 147600 28.4529 1499.66 838.203 2366.37 2366.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1590 0.000128 4096 0 3275 147600 28.4426 2023.01 837.551 2889.06 2889.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1590 0.000128 4096 0 3275 147520 28.4344 1422.61 837.732 2288.83 2288.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1590 0.000128 4096 0 3275 147648 28.4692 2472.82 838.772 3340.12 3340.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1590 0.000128 4096 0 3275 147456 28.4403 1660.27 838.362 2527.13 2527.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1590 0.000128 4096 0 3275 147600 28.4365 2480.77 838.462 3347.73 3347.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1590 0.000128 4096 0 3275 147400 28.4393 1663.79 837.917 2530.21 2530.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1590 0.000128 4096 0 3275 147616 28.438 2392.93 838.714 3260.14 3260.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1590 0.000128 4096 0 3275 147392 28.4353 1567.38 838.114 2433.99 2434.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1590 0.000128 4096 0 3275 147600 28.4452 2315.98 838.756 3183.24 3183.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1590 0.000128 4096 0 3275 147360 28.4426 1533.62 837.444 2399.56 2399.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1590 0.000128 4096 0 3275 147584 28.4489 2222.99 838.718 3090.21 3090.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1590 0.000128 4096 0 3275 147456 28.4336 1578.46 837.895 2444.84 2444.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1590 0.000128 4096 0 3296 147648 28.4529 1620.78 838.821 2488.1 2488.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1590 0.000128 4096 0 3296 147584 28.4303 1044.78 837.665 1910.93 1910.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1590 0.000128 4096 0 3296 147640 28.4515 1656.8 838.019 2523.33 2523.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1590 0.000128 4096 0 3296 147600 28.4428 1065.39 837.834 1931.72 1931.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1590 0.000128 4096 0 3296 147648 28.4425 1794.56 838.822 2661.87 2661.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1590 0.000128 4096 0 3296 147552 28.4332 1146.89 838.666 2014.04 2014.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1590 0.000128 4096 0 3296 147616 28.4402 1765.33 838.108 2631.93 2631.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1590 0.000128 4096 0 3296 147504 28.4248 1125.49 837.715 1991.69 1991.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1590 0.000128 4096 0 3296 147504 28.4408 926.757 838.713 1793.96 1794.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1590 0.000128 4096 0 3296 147584 28.4249 1775.48 838.666 2642.62 2642.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1590 0.000128 4096 0 3296 147456 28.4382 1196.82 838.218 2063.53 2063.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1590 0.000128 4096 0 3296 147456 28.4356 990.05 838.571 1857.11 1857.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1590 0.000128 4096 0 3296 147600 28.4437 2551.22 837.983 3417.7 3417.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1590 0.000128 4096 0 3296 147456 28.4384 1632.11 837.502 2498.11 2498.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1590 0.000128 4096 0 3296 147312 28.4595 1337.02 837.372 2202.9 2202.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1590 0.000128 4096 0 3296 147600 28.4547 2396.49 838.054 3263.05 3263.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1590 0.000128 4096 0 3296 147520 28.4529 1615.13 838.177 2481.81 2481.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1590 0.000128 4096 0 3296 147360 28.4393 1358.7 837.589 2224.79 2224.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1590 0.000128 4096 0 3296 147552 28.4483 2258.37 837.87 3124.74 3124.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1590 0.000128 4096 0 3296 147456 28.4367 1468.53 837.856 2334.88 2334.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1590 0.000128 4096 0 3296 147168 28.4474 1272.48 836.83 2137.81 2137.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1590 0.000128 4096 0 3296 147600 28.4435 2227.54 838.154 3094.19 3094.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1590 0.000128 4096 0 3296 147400 28.421 1557.68 838.419 2424.57 2424.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1590 0.000128 4096 0 3296 147300 28.4202 1290.09 838.359 2156.92 2156.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1590 0.000128 4096 0 3296 147504 28.4255 2178.9 838.305 3045.69 3045.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1590 0.000128 4096 0 3296 147392 28.4447 1514.88 837.704 2381.09 2381.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1590 0.000128 4096 0 3296 147168 28.4402 1244.08 837.895 2110.47 2110.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1590 0.000128 4096 0 3296 147480 28.432 2145.72 838.308 3012.51 3012.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1590 0.000128 4096 0 3296 147360 28.4242 1516.26 837.733 2382.47 2382.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1590 0.000128 4096 0 3296 147240 28.4338 1262.09 838.201 2128.79 2128.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1590 0.000128 4096 0 3296 147456 28.436 2133.89 838.22 3000.6 3000.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1590 0.000128 4096 0 3296 147200 28.4342 1441.03 837.53 2307.04 2307.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1590 0.000128 4096 0 3296 147072 28.4372 1320.34 837.552 2186.39 2186.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1590 0.000128 4096 0 3280 147712 28.4201 1641.02 837.994 2507.49 2507.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1590 0.000128 4096 0 3280 147648 28.4078 1051.82 837.982 1918.26 1918.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1590 0.000128 4096 0 3280 147680 28.3697 1866.94 838.732 2734.1 2734.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1590 0.000128 4096 0 3280 147600 28.405 1183.23 838.361 2050.05 2050.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1590 0.000128 4096 0 3280 147600 28.3689 969.343 837.97 1835.74 1835.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1590 0.000128 4096 0 3280 147696 28.4239 1718.77 838.751 2586 2586.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1590 0.000128 4096 0 3280 147648 28.4409 1124.68 837.938 1991.11 1991.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1590 0.000128 4096 0 3280 147600 28.413 922.222 838.949 1789.64 1789.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1590 0.000128 4096 0 3280 147672 28.4203 2446.59 838.863 3313.93 3313.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1590 0.000128 4096 0 3280 147616 28.4228 1545.67 838.688 2412.83 2412.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1590 0.000128 4096 0 3280 147504 28.3792 1256.24 837.581 2122.26 2122.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1590 0.000128 4096 0 3280 147648 28.4118 2282.91 838.577 3149.95 3150
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1590 0.000128 4096 0 3280 147584 28.4092 1454.02 838.001 2320.48 2320.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1590 0.000128 4096 0 3280 147456 28.4037 1184.44 838.443 2051.35 2051.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1590 0.000128 4096 0 3280 147672 28.4223 2344.82 838.883 3212.18 3212.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1590 0.000128 4096 0 3280 147600 28.4073 1527.06 838.851 2394.38 2394.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1590 0.000128 4096 0 3280 147528 28.4055 1348.12 838.734 2215.32 2215.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1590 0.000128 4096 0 3280 147456 28.414 1203.6 837.99 2070.06 2070.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1590 0.000128 4096 0 3280 147600 28.4136 2209.28 838.452 3076.2 3076.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1590 0.000128 4096 0 3280 147520 28.4242 1504.65 837.941 2371.07 2371.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1590 0.000128 4096 0 3280 147360 28.3971 1259.94 837.53 2125.92 2125.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1590 0.000128 4096 0 3280 147200 28.4099 1262.79 836.782 2128.03 2128.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1590 0.000128 4096 0 3280 147648 28.4125 2103.02 838.2 2969.68 2969.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1590 0.000128 4096 0 3280 147456 28.3923 1482.8 837.778 2349.02 2349.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1590 0.000128 4096 0 3280 147456 28.4122 1224.28 838.166 2090.91 2090.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1590 0.000128 4096 0 3280 147072 28.4186 1141.22 836.515 2006.2 2006.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1590 0.000128 4096 0 3280 147600 28.4324 2157.67 837.921 3024.08 3024.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1590 0.000128 4096 0 3280 147400 28.4035 1463.92 837.381 2329.76 2329.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1590 0.000128 4096 0 3280 147300 28.3937 1307.36 837.35 2173.16 2173.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1590 0.000128 4096 0 3280 147200 28.4017 1163.9 837.522 2029.88 2029.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1590 0.000128 4096 0 3312 147616 28.4527 1788.68 838.789 2655.98 2656.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1590 0.000128 4096 0 3312 147584 28.4508 1146.64 838.783 2013.92 2013.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1590 0.000128 4096 0 3312 147552 28.4521 951.219 837.926 1817.65 1817.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1590 0.000128 4096 0 3312 147600 28.4553 1729 838.883 2596.39 2596.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1590 0.000128 4096 0 3312 147520 28.4262 1133.04 838.528 2000.05 2000.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1590 0.000128 4096 0 3312 147480 28.4264 921.299 837.825 1787.6 1787.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1590 0.000128 4096 0 3312 147600 28.4565 2401.89 838.087 3268.49 3268.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1590 0.000128 4096 0 3312 147552 28.4587 1515.11 838.059 2381.68 2381.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1590 0.000128 4096 0 3312 147456 28.422 1220.6 838.434 2087.51 2087.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1590 0.000128 4096 0 3312 147456 28.4587 1032.78 838.7 1899.99 1900.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1590 0.000128 4096 0 3312 147560 28.4405 2217.51 838.709 3084.71 3084.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1590 0.000128 4096 0 3312 147504 28.4434 1405.2 838.683 2272.39 2272.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1590 0.000128 4096 0 3312 147336 28.4384 1156.25 837.49 2022.23 2022.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1590 0.000128 4096 0 3312 147392 28.441 1043.18 838.021 1909.7 1909.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1590 0.000128 4096 0 3312 147584 28.4488 2149.16 838.887 3016.56 3016.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1590 0.000128 4096 0 3312 147456 28.4269 1383.03 838.517 2250.02 2250.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1590 0.000128 4096 0 3312 147456 28.4527 1161.88 838.876 2029.26 2029.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1590 0.000128 4096 0 3312 147200 28.4472 1024.78 837.661 1890.95 1891.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1590 0.000128 4096 0 3312 147528 28.4309 2142.88 838.644 3010.02 3010.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1590 0.000128 4096 0 3312 147456 28.4356 1482.85 837.797 2349.14 2349.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1590 0.000128 4096 0 3312 147312 28.4398 1251.05 838.239 2117.78 2117.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1590 0.000128 4096 0 3312 147168 28.4555 1253.96 837.745 2120.22 2120.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1590 0.000128 4096 0 3312 147520 28.4254 2127.25 837.833 2993.57 2993.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1590 0.000128 4096 0 3312 147360 28.4293 1505.24 838.182 2371.9 2371.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1590 0.000128 4096 0 3312 147360 28.4257 1243.31 837.836 2109.63 2109.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1590 0.000128 4096 0 3312 147200 28.4378 1154.54 837.456 2020.49 2020.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1590 0.000128 4096 0 3300 147648 28.4406 1854.15 838.712 2721.36 2721.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1590 0.000128 4096 0 3300 147584 28.4181 1182.7 838.617 2049.79 2049.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1590 0.000128 4096 0 3300 147552 28.4316 971.445 837.883 1837.81 1837.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1590 0.000128 4096 0 3300 147640 28.4457 1732.23 837.938 2598.67 2598.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1590 0.000128 4096 0 3300 147600 28.4464 1113.44 838.102 1980.04 1980.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1590 0.000128 4096 0 3300 147480 28.414 925.192 837.808 1791.47 1791.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1590 0.000128 4096 0 3300 147520 28.4572 797.92 838.094 1664.52 1664.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1590 0.000128 4096 0 3300 147600 28.4287 2356.05 837.928 3222.46 3222.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1590 0.000128 4096 0 3300 147552 28.451 1470.79 837.895 2337.19 2337.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1590 0.000128 4096 0 3300 147456 28.4161 1197.08 837.642 2063.19 2063.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1590 0.000128 4096 0 3300 147456 28.4328 1019.97 838.722 1887.18 1887.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1590 0.000128 4096 0 3300 147616 28.4486 2167.62 838.665 3034.79 3034.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1590 0.000128 4096 0 3300 147504 28.4199 1374.6 837.735 2240.81 2240.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1590 0.000128 4096 0 3300 147504 28.4471 1129.2 838.756 1996.46 1996.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1590 0.000128 4096 0 3300 147392 28.4274 1015.94 837.875 1882.31 1882.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1590 0.000128 4096 0 3300 147584 28.4426 2138.8 838.044 3005.34 3005.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1590 0.000128 4096 0 3300 147456 28.4301 1390.23 838.286 2257 2257.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1590 0.000128 4096 0 3300 147456 28.4265 1168.25 838.521 2035.26 2035.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1590 0.000128 4096 0 3300 147200 28.4261 1043.34 837.672 1909.49 1909.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1590 0.000128 4096 0 3300 147600 28.4406 2220.79 838.054 3087.34 3087.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1590 0.000128 4096 0 3300 147456 28.4021 1574.53 837.646 2440.64 2440.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1590 0.000128 4096 0 3300 147312 28.4381 1299.47 837.248 2165.21 2165.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1590 0.000128 4096 0 3300 147168 28.4399 1223.76 837.589 2089.85 2089.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1590 0.000128 4096 0 3300 147240 28.4119 1120.94 838.331 1987.73 1987.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1590 0.000128 4096 0 3300 147600 28.4365 2145.08 838.093 3011.66 3011.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1590 0.000128 4096 0 3300 147520 28.4447 1472.36 838.688 2339.54 2339.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1590 0.000128 4096 0 3300 147360 28.412 1266.73 838.363 2133.56 2133.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1590 0.000128 4096 0 3300 147200 28.4275 1153.04 837.225 2018.74 2018.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1590 0.000128 4096 0 3300 147200 28.414 1112.51 838.47 1979.45 1979.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1590 0.000128 4096 0 3300 147648 28.4483 1714.23 838.086 2580.82 2580.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1590 0.000128 4096 0 3300 147584 28.4285 1125.12 837.913 1991.52 1991.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1590 0.000128 4096 0 3300 147552 28.4445 905.75 837.738 1771.99 1772.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1590 0.000128 4096 0 3300 147456 28.4242 786.497 837.564 1652.54 1652.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1590 0.000128 4096 0 3300 147640 28.459 2357.37 838.801 3224.68 3224.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1590 0.000128 4096 0 3300 147600 28.4408 1472.55 838.08 2339.13 2339.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1590 0.000128 4096 0 3300 147480 28.4319 1197.7 838.258 2064.44 2064.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1590 0.000128 4096 0 3300 147520 28.4483 1015.42 838.769 1882.69 1882.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1590 0.000128 4096 0 3300 147600 28.4296 2163.1 838.617 3030.2 3030.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1590 0.000128 4096 0 3300 147552 28.4311 1359.26 838.051 2225.79 2225.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1590 0.000128 4096 0 3300 147456 28.4151 1117.87 837.817 1984.15 1984.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1590 0.000128 4096 0 3300 147456 28.4311 1011.04 838.713 1878.25 1878.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1590 0.000128 4096 0 3300 147360 28.418 872.954 837.642 1739.07 1739.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1590 0.000128 4096 0 3300 147616 28.438 2072.31 838.179 2938.99 2939.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1590 0.000128 4096 0 3300 147504 28.4267 1317.28 838.46 2184.22 2184.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1590 0.000128 4096 0 3300 147504 28.434 1102.57 838.752 1969.81 1969.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1590 0.000128 4096 0 3300 147392 28.4195 969.698 837.768 1835.94 1835.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1590 0.000128 4096 0 3300 147280 28.4252 855.308 837.577 1721.37 1721.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1590 0.000128 4096 0 3300 147584 28.4327 1950.68 838.513 2817.68 2817.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1590 0.000128 4096 0 3300 147456 28.4221 1330.88 838.184 2197.54 2197.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1590 0.000128 4096 0 3300 147456 28.4283 1105.04 838.041 1971.56 1971.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1590 0.000128 4096 0 3300 147200 28.4221 1014.56 837.03 1880.07 1880.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1590 0.000128 4096 0 3300 147200 28.4303 925.929 837.237 1791.65 1791.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1590 0.000128 4096 0 3328 147584 28.4452 1702.03 838.753 2569.29 2569.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1590 0.000128 4096 0 3328 147520 28.4424 1092.11 838.579 1959.19 1959.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1590 0.000128 4096 0 3328 147456 28.4444 898.249 838.51 1765.25 1765.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1590 0.000128 4096 0 3328 147456 28.4346 778.938 838.648 1646.07 1646.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1590 0.000128 4096 0 3328 147560 28.457 2292.48 838.625 3159.63 3159.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1590 0.000128 4096 0 3328 147520 28.452 1398.66 838.86 2266.02 2266.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1590 0.000128 4096 0 3328 147480 28.451 1157.62 838.675 2024.8 2024.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1590 0.000128 4096 0 3328 147360 28.434 992.522 837.457 1858.47 1858.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1590 0.000128 4096 0 3328 147400 28.4535 906.31 838.178 1773 1773.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1590 0.000128 4096 0 3328 147552 28.4545 2110.39 838.066 2976.97 2977.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1590 0.000128 4096 0 3328 147456 28.4365 1315.29 838.489 2182.27 2182.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1590 0.000128 4096 0 3328 147456 28.4611 1086.48 838.767 1953.76 1953.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1590 0.000128 4096 0 3328 147264 28.4349 965.896 837.38 1831.77 1831.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1590 0.000128 4096 0 3328 147360 28.4547 849.058 838.843 1716.41 1716.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1590 0.000128 4096 0 3328 147560 28.4447 1991.07 838.154 2857.73 2857.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1590 0.000128 4096 0 3328 147504 28.4476 1262 838.15 2128.65 2128.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1590 0.000128 4096 0 3328 147336 28.4284 1065.07 837.666 1931.22 1931.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1590 0.000128 4096 0 3328 147392 28.4516 935.916 838.755 1803.18 1803.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1590 0.000128 4096 0 3328 147280 28.4242 829.669 838.537 1696.68 1696.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1590 0.000128 4096 0 3328 147520 28.4485 1956.39 837.829 2822.73 2822.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1590 0.000128 4096 0 3328 147456 28.4467 1310.79 838.105 2177.4 2177.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1590 0.000128 4096 0 3328 147264 28.4357 1086.91 837.062 1952.46 1952.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1590 0.000128 4096 0 3328 147200 28.4322 992.037 837.801 1858.32 1858.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1590 0.000128 4096 0 3328 147200 28.4476 918.762 838.35 1785.62 1785.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1590 0.000128 4096 0 3328 147072 28.4269 864.966 837.897 1731.34 1731.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1590 0.000128 4096 0 3328 147600 28.4566 1697.56 838.733 2564.8 2564.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1590 0.000128 4096 0 3328 147584 28.4484 1901.24 838.25 2768 2768.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1590 0.000128 4096 0 3328 147520 28.4491 1227.49 838.763 2094.76 2094.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1590 0.000128 4096 0 3328 147456 28.4336 1000.75 837.816 1867.06 1867.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1590 0.000128 4096 0 3328 147456 28.459 894.108 838.469 1761.09 1761.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1590 0.000128 4096 0 3328 147360 28.4387 819.659 837.429 1685.58 1685.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1590 0.000128 4096 0 3328 147264 28.4408 756.968 837.411 1622.87 1622.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1590 0.000128 4096 0 3328 147392 28.447 712.413 838.441 1579.35 1579.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1590 0.000128 4096 0 3328 147200 28.4529 676.199 837.984 1542.69 1542.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1590 0.000128 4096 0 3300 147392 28.4196 655.371 837.527 1521.36 1521.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1590 0.000128 4096 0 3328 147392 28.4464 645.853 838.827 1513.17 1513.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1590 0.000128 4096 0 3300 147280 28.4303 657.613 838.043 1524.14 1524.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1590 0.000128 4096 0 3312 147280 28.4283 656.989 838.238 1523.71 1523.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1590 0.000128 4096 0 3296 147456 28.4381 749.996 838.299 1616.79 1616.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1590 0.000128 4096 0 3296 146880 28.4473 1139.28 836.45 2004.23 2004.28
