<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<meta name="resource-type" content="document">
<link rel="stylesheet" href="/static/man_pages/netbsd/style.css" type="text/css" media="all">
<title>
AS(1)</title>
</head>
<body>
<div class="mandoc">
<table summary="Document Header" class="head" width="100%">
<col width="30%">
<col width="30%">
<col width="30%">
<tbody>
<tr>
<td class="head-ltitle">
AS(1)</td>
<td class="head-vol" align="center">
GNU Development Tools</td>
<td class="head-rtitle" align="right">
AS(1)</td>
</tr>
</tbody>
</table>
<div class="section">
<h1>NAME</h1> AS &#45; the portable GNU assembler.</div>
<div class="section">
<h1>SYNOPSIS</h1> as [ <b>&#45;a</b>[<b>cdghlns</b>][=<i>file</i>]] [<b>&#45;&#45;alternate</b>] [<b>&#45;D</b>]<br>
 [<b>&#45;&#45;compress&#45;debug&#45;sections</b>]  [<b>&#45;&#45;nocompress&#45;debug&#45;sections</b>]<br>
 [<b>&#45;&#45;debug&#45;prefix&#45;map</b> <i>old</i>=<i>new</i>]<br>
 [<b>&#45;&#45;defsym</b> <i>sym</i>=<i>val</i>] [<b>&#45;f</b>] [<b>&#45;g</b>] [<b>&#45;&#45;gstabs</b>]<br>
 [<b>&#45;&#45;gstabs+</b>] [<b>&#45;&#45;gdwarf&#45;2</b>] [<b>&#45;&#45;help</b>] [<b>&#45;I</b> <i>dir</i>] [<b>&#45;J</b>]<br>
 [<b>&#45;K</b>] [<b>&#45;L</b>] [<b>&#45;&#45;listing&#45;lhs&#45;width</b>=<i>NUM</i>]<br>
 [<b>&#45;&#45;listing&#45;lhs&#45;width2</b>=<i>NUM</i>] [<b>&#45;&#45;listing&#45;rhs&#45;width</b>=<i>NUM</i>]<br>
 [<b>&#45;&#45;listing&#45;cont&#45;lines</b>=<i>NUM</i>] [<b>&#45;&#45;keep&#45;locals</b>] [<b>&#45;o</b><br>
 <i>objfile</i>] [<b>&#45;R</b>] [<b>&#45;&#45;reduce&#45;memory&#45;overheads</b>] [<b>&#45;&#45;statistics</b>]<br>
 [<b>&#45;v</b>] [<b>&#45;version</b>] [<b>&#45;&#45;version</b>] [<b>&#45;W</b>] [<b>&#45;&#45;warn</b>]<br>
 [<b>&#45;&#45;fatal&#45;warnings</b>] [<b>&#45;w</b>] [<b>&#45;x</b>] [<b>&#45;Z</b>] [<b>@</b><i>FILE</i>]<br>
 [<b>&#45;&#45;size&#45;check=[error|warning]</b>]<br>
 [<b>&#45;&#45;target&#45;help</b>] [<i>target-options</i>]<br>
 [<b>&#45;&#45;</b>|<i>files</i> ...]<p>
<i>Target AArch64 options:</i><br>
   [<b>&#45;EB</b>|<b>&#45;EL</b>]<p>
<i>Target Alpha options:</i><br>
   [<b>&#45;m</b><i>cpu</i>]<br>
   [<b>&#45;mdebug</b> | <b>&#45;no&#45;mdebug</b>]<br>
   [<b>&#45;replace</b> | <b>&#45;noreplace</b>]<br>
   [<b>&#45;relax</b>] [<b>&#45;g</b>] [<b>&#45;G</b><i>size</i>]<br>
   [<b>&#45;F</b>] [<b>&#45;32addr</b>]<p>
<i>Target ARC options:</i><br>
   [<b>&#45;marc[5|6|7|8]</b>]<br>
   [<b>&#45;EB</b>|<b>&#45;EL</b>]<p>
<i>Target ARM options:</i><br>
   [<b>&#45;mcpu</b>=<i>processor</i>[+<i>extension</i>...]]<br>
   [<b>&#45;march</b>=<i>architecture</i>[+<i>extension</i>...]]<br>
   [<b>&#45;mfpu</b>=<i>floating-point-format</i>]<br>
   [<b>&#45;mfloat&#45;abi</b>=<i>abi</i>]<br>
   [<b>&#45;meabi</b>=<i>ver</i>]<br>
   [<b>&#45;mthumb</b>]<br>
   [<b>&#45;EB</b>|<b>&#45;EL</b>]<br>
   [<b>&#45;mapcs&#45;32</b>|<b>&#45;mapcs&#45;26</b>|<b>&#45;mapcs&#45;float</b>|<br>
    <b>&#45;mapcs&#45;reentrant</b>]<br>
   [<b>&#45;mthumb&#45;interwork</b>] [<b>&#45;k</b>]<p>
<i>Target Blackfin options:</i><br>
   [<b>&#45;mcpu</b>=<i>processor</i>[&#45;<i>sirevision</i>]]<br>
   [<b>&#45;mfdpic</b>]<br>
   [<b>&#45;mno&#45;fdpic</b>]<br>
   [<b>&#45;mnopic</b>]<p>
<i>Target CRIS options:</i><br>
   [<b>&#45;&#45;underscore</b> | <b>&#45;&#45;no&#45;underscore</b>]<br>
   [<b>&#45;&#45;pic</b>] [<b>&#45;N</b>]<br>
   [<b>&#45;&#45;emulation=criself</b> | <b>&#45;&#45;emulation=crisaout</b>]<br>
   [<b>&#45;&#45;march=v0_v10</b> | <b>&#45;&#45;march=v10</b> | <b>&#45;&#45;march=v32</b> | <b>&#45;&#45;march=common_v10_v32</b>]<p>
<i>Target D10V options:</i><br>
   [<b>&#45;O</b>]<p>
<i>Target D30V options:</i><br>
   [<b>&#45;O</b>|<b>&#45;n</b>|<b>&#45;N</b>]<p>
<i>Target EPIPHANY options:</i><br>
   [<b>&#45;mepiphany</b>|<b>&#45;mepiphany16</b>]<p>
<i>Target H8/300 options:</i><br>
   [&#45;h&#45;tick&#45;hex]<p>
<i>Target i386 options:</i><br>
   [<b>&#45;&#45;32</b>|<b>&#45;&#45;n32</b>|<b>&#45;&#45;64</b>] [<b>&#45;n</b>]<br>
   [<b>&#45;march</b>=<i>CPU</i>[+<i>EXTENSION</i>...]] [<b>&#45;mtune</b>=<i>CPU</i>]<p>
<i>Target i960 options:</i><br>
   [<b>&#45;ACA</b>|<b>&#45;ACA_A</b>|<b>&#45;ACB</b>|<b>&#45;ACC</b>|<b>&#45;AKA</b>|<b>&#45;AKB</b>|<br>
    <b>&#45;AKC</b>|<b>&#45;AMC</b>]<br>
   [<b>&#45;b</b>] [<b>&#45;no&#45;relax</b>]<p>
<i>Target IA&#45;64 options:</i><br>
   [<b>&#45;mconstant&#45;gp</b>|<b>&#45;mauto&#45;pic</b>]<br>
   [<b>&#45;milp32</b>|<b>&#45;milp64</b>|<b>&#45;mlp64</b>|<b>&#45;mp64</b>]<br>
   [<b>&#45;mle</b>|<b>mbe</b>]<br>
   [<b>&#45;mtune=itanium1</b>|<b>&#45;mtune=itanium2</b>]<br>
   [<b>&#45;munwind&#45;check=warning</b>|<b>&#45;munwind&#45;check=error</b>]<br>
   [<b>&#45;mhint.b=ok</b>|<b>&#45;mhint.b=warning</b>|<b>&#45;mhint.b=error</b>]<br>
   [<b>&#45;x</b>|<b>&#45;xexplicit</b>] [<b>&#45;xauto</b>] [<b>&#45;xdebug</b>]<p>
<i>Target IP2K options:</i><br>
   [<b>&#45;mip2022</b>|<b>&#45;mip2022ext</b>]<p>
<i>Target M32C options:</i><br>
   [<b>&#45;m32c</b>|<b>&#45;m16c</b>] [&#45;relax] [&#45;h&#45;tick&#45;hex]<p>
<i>Target M32R options:</i><br>
   [<b>&#45;&#45;m32rx</b>|<b>&#45;&#45;[no&#45;]warn&#45;explicit&#45;parallel&#45;conflicts</b>|<br>
   <b>&#45;&#45;W[n]p</b>]<p>
<i>Target M680X0 options:</i><br>
   [<b>&#45;l</b>] [<b>&#45;m68000</b>|<b>&#45;m68010</b>|<b>&#45;m68020</b>|...]<p>
<i>Target M68HC11 options:</i><br>
   [<b>&#45;m68hc11</b>|<b>&#45;m68hc12</b>|<b>&#45;m68hcs12</b>|<b>&#45;mm9s12x</b>|<b>&#45;mm9s12xg</b>]<br>
   [<b>&#45;mshort</b>|<b>&#45;mlong</b>]<br>
   [<b>&#45;mshort&#45;double</b>|<b>&#45;mlong&#45;double</b>]<br>
   [<b>&#45;&#45;force&#45;long&#45;branches</b>] [<b>&#45;&#45;short&#45;branches</b>]<br>
   [<b>&#45;&#45;strict&#45;direct&#45;mode</b>] [<b>&#45;&#45;print&#45;insn&#45;syntax</b>]<br>
   [<b>&#45;&#45;print&#45;opcodes</b>] [<b>&#45;&#45;generate&#45;example</b>]<p>
<i>Target MCORE options:</i><br>
   [<b>&#45;jsri2bsr</b>] [<b>&#45;sifilter</b>] [<b>&#45;relax</b>]<br>
   [<b>&#45;mcpu=[210|340]</b>]  <i>Target MICROBLAZE options:</i><p>
<i>Target MIPS options:</i><br>
   [<b>&#45;nocpp</b>] [<b>&#45;EL</b>] [<b>&#45;EB</b>] [<b>&#45;O</b>[<i>optimization level</i>]]<br>
   [<b>&#45;g</b>[<i>debug level</i>]] [<b>&#45;G</b> <i>num</i>] [<b>&#45;KPIC</b>] [<b>&#45;call_shared</b>]<br>
   [<b>&#45;non_shared</b>] [<b>&#45;xgot</b> [<b>&#45;mvxworks&#45;pic</b>]<br>
   [<b>&#45;mabi</b>=<i>ABI</i>] [<b>&#45;32</b>] [<b>&#45;n32</b>] [<b>&#45;64</b>] [<b>&#45;mfp32</b>] [<b>&#45;mgp32</b>]<br>
   [<b>&#45;march</b>=<i>CPU</i>] [<b>&#45;mtune</b>=<i>CPU</i>] [<b>&#45;mips1</b>] [<b>&#45;mips2</b>]<br>
   [<b>&#45;mips3</b>] [<b>&#45;mips4</b>] [<b>&#45;mips5</b>] [<b>&#45;mips32</b>] [<b>&#45;mips32r2</b>]<br>
   [<b>&#45;mips64</b>] [<b>&#45;mips64r2</b>]<br>
   [<b>&#45;construct&#45;floats</b>] [<b>&#45;no&#45;construct&#45;floats</b>]<br>
   [<b>&#45;trap</b>] [<b>&#45;no&#45;break</b>] [<b>&#45;break</b>] [<b>&#45;no&#45;trap</b>]<br>
   [<b>&#45;mips16</b>] [<b>&#45;no&#45;mips16</b>]<br>
   [<b>&#45;mmicromips</b>] [<b>&#45;mno&#45;micromips</b>]<br>
   [<b>&#45;msmartmips</b>] [<b>&#45;mno&#45;smartmips</b>]<br>
   [<b>&#45;mips3d</b>] [<b>&#45;no&#45;mips3d</b>]<br>
   [<b>&#45;mdmx</b>] [<b>&#45;no&#45;mdmx</b>]<br>
   [<b>&#45;mdsp</b>] [<b>&#45;mno&#45;dsp</b>]<br>
   [<b>&#45;mdspr2</b>] [<b>&#45;mno&#45;dspr2</b>]<br>
   [<b>&#45;mmt</b>] [<b>&#45;mno&#45;mt</b>]<br>
   [<b>&#45;mmcu</b>] [<b>&#45;mno&#45;mcu</b>]<br>
   [<b>&#45;mfix7000</b>] [<b>&#45;mno&#45;fix7000</b>]<br>
   [<b>&#45;mfix&#45;vr4120</b>] [<b>&#45;mno&#45;fix&#45;vr4120</b>]<br>
   [<b>&#45;mfix&#45;vr4130</b>] [<b>&#45;mno&#45;fix&#45;vr4130</b>]<br>
   [<b>&#45;mdebug</b>] [<b>&#45;no&#45;mdebug</b>]<br>
   [<b>&#45;mpdr</b>] [<b>&#45;mno&#45;pdr</b>]<p>
<i>Target MMIX options:</i><br>
   [<b>&#45;&#45;fixed&#45;special&#45;register&#45;names</b>] [<b>&#45;&#45;globalize&#45;symbols</b>]<br>
   [<b>&#45;&#45;gnu&#45;syntax</b>] [<b>&#45;&#45;relax</b>] [<b>&#45;&#45;no&#45;predefined&#45;symbols</b>]<br>
   [<b>&#45;&#45;no&#45;expand</b>] [<b>&#45;&#45;no&#45;merge&#45;gregs</b>] [<b>&#45;x</b>]<br>
   [<b>&#45;&#45;linker&#45;allocated&#45;gregs</b>]<p>
<i>Target PDP11 options:</i><br>
   [<b>&#45;mpic</b>|<b>&#45;mno&#45;pic</b>] [<b>&#45;mall</b>] [<b>&#45;mno&#45;extensions</b>]<br>
   [<b>&#45;m</b><i>extension</i>|<b>&#45;mno&#45;</b><i>extension</i>]<br>
   [<b>&#45;m</b><i>cpu</i>] [<b>&#45;m</b><i>machine</i>]<p>
<i>Target picoJava options:</i><br>
   [<b>&#45;mb</b>|<b>&#45;me</b>]<p>
<i>Target PowerPC options:</i><br>
   [<b>&#45;a32</b>|<b>&#45;a64</b>]<br>
   [<b>&#45;mpwrx</b>|<b>&#45;mpwr2</b>|<b>&#45;mpwr</b>|<b>&#45;m601</b>|<b>&#45;mppc</b>|<b>&#45;mppc32</b>|<b>&#45;m603</b>|<b>&#45;m604</b>|<b>&#45;m403</b>|<b>&#45;m405</b>|<br>
    <b>&#45;m440</b>|<b>&#45;m464</b>|<b>&#45;m476</b>|<b>&#45;m7400</b>|<b>&#45;m7410</b>|<b>&#45;m7450</b>|<b>&#45;m7455</b>|<b>&#45;m750cl</b>|<b>&#45;mppc64</b>|<br>
    <b>&#45;m620</b>|<b>&#45;me500</b>|<b>&#45;e500x2</b>|<b>&#45;me500mc</b>|<b>&#45;me500mc64</b>|<b>&#45;me5500</b>|<b>&#45;me6500</b>|<b>&#45;mppc64bridge</b>|<br>
    <b>&#45;mbooke</b>|<b>&#45;mpower4</b>|<b>&#45;mpr4</b>|<b>&#45;mpower5</b>|<b>&#45;mpwr5</b>|<b>&#45;mpwr5x</b>|<b>&#45;mpower6</b>|<b>&#45;mpwr6</b>|<br>
    <b>&#45;mpower7</b>|<b>&#45;mpw7</b>|<b>&#45;ma2</b>|<b>&#45;mcell</b>|<b>&#45;mspe</b>|<b>&#45;mtitan</b>|<b>&#45;me300</b>|<b>&#45;mcom</b>]<br>
   [<b>&#45;many</b>] [<b>&#45;maltivec</b>|<b>&#45;mvsx</b>]<br>
   [<b>&#45;mregnames</b>|<b>&#45;mno&#45;regnames</b>]<br>
   [<b>&#45;mrelocatable</b>|<b>&#45;mrelocatable&#45;lib</b>|<b>&#45;K PIC</b>] [<b>&#45;memb</b>]<br>
   [<b>&#45;mlittle</b>|<b>&#45;mlittle&#45;endian</b>|<b>&#45;le</b>|<b>&#45;mbig</b>|<b>&#45;mbig&#45;endian</b>|<b>&#45;be</b>]<br>
   [<b>&#45;msolaris</b>|<b>&#45;mno&#45;solaris</b>]<br>
   [<b>&#45;nops=</b><i>count</i>]<p>
<i>Target RX options:</i><br>
   [<b>&#45;mlittle&#45;endian</b>|<b>&#45;mbig&#45;endian</b>]<br>
   [<b>&#45;m32bit&#45;ints</b>|<b>&#45;m16bit&#45;ints</b>]<br>
   [<b>&#45;m32bit&#45;doubles</b>|<b>&#45;m64bit&#45;doubles</b>]<p>
<i>Target s390 options:</i><br>
   [<b>&#45;m31</b>|<b>&#45;m64</b>] [<b>&#45;mesa</b>|<b>&#45;mzarch</b>] [<b>&#45;march</b>=<i>CPU</i>]<br>
   [<b>&#45;mregnames</b>|<b>&#45;mno&#45;regnames</b>]<br>
   [<b>&#45;mwarn&#45;areg&#45;zero</b>]<p>
<i>Target SCORE options:</i><br>
   [<b>&#45;EB</b>][<b>&#45;EL</b>][<b>&#45;FIXDD</b>][<b>&#45;NWARN</b>]<br>
   [<b>&#45;SCORE5</b>][<b>&#45;SCORE5U</b>][<b>&#45;SCORE7</b>][<b>&#45;SCORE3</b>]<br>
   [<b>&#45;march=score7</b>][<b>&#45;march=score3</b>]<br>
   [<b>&#45;USE_R1</b>][<b>&#45;KPIC</b>][<b>&#45;O0</b>][<b>&#45;G</b> <i>num</i>][<b>&#45;V</b>]<p>
<i>Target SPARC options:</i><br>
   [<b>&#45;Av6</b>|<b>&#45;Av7</b>|<b>&#45;Av8</b>|<b>&#45;Asparclet</b>|<b>&#45;Asparclite</b><br>
    <b>&#45;Av8plus</b>|<b>&#45;Av8plusa</b>|<b>&#45;Av9</b>|<b>&#45;Av9a</b>]<br>
   [<b>&#45;xarch=v8plus</b>|<b>&#45;xarch=v8plusa</b>] [<b>&#45;bump</b>]<br>
   [<b>&#45;32</b>|<b>&#45;64</b>]<p>
<i>Target TIC54X options:</i><br>
 [<b>&#45;mcpu=54[123589]</b>|<b>&#45;mcpu=54[56]lp</b>] [<b>&#45;mfar&#45;mode</b>|<b>&#45;mf</b>]<br>
 [<b>&#45;merrors&#45;to&#45;file</b> <i>&lt;filename&gt;</i>|<b>&#45;me</b> <i>&lt;filename&gt;</i>]<p>
<i>Target TIC6X options:</i><br>
   [<b>&#45;march=</b><i>arch</i>] [<b>&#45;mbig&#45;endian</b>|<b>&#45;mlittle&#45;endian</b>]<br>
   [<b>&#45;mdsbt</b>|<b>&#45;mno&#45;dsbt</b>] [<b>&#45;mpid=no</b>|<b>&#45;mpid=near</b>|<b>&#45;mpid=far</b>]<br>
   [<b>&#45;mpic</b>|<b>&#45;mno&#45;pic</b>]<p>
<i>Target TILE-Gx options:</i><br>
   [<b>&#45;m32</b>|<b>&#45;m64</b>][<b>&#45;EB</b>][<b>&#45;EL</b>]<p>
<i>Target Xtensa options:</i><br>
 [<b>&#45;&#45;[no&#45;]text&#45;section&#45;literals</b>] [<b>&#45;&#45;[no&#45;]absolute&#45;literals</b>]<br>
 [<b>&#45;&#45;[no&#45;]target&#45;align</b>] [<b>&#45;&#45;[no&#45;]longcalls</b>]<br>
 [<b>&#45;&#45;[no&#45;]transform</b>]<br>
 [<b>&#45;&#45;rename&#45;section</b> <i>oldname</i>=<i>newname</i>]<p>
<i>Target Z80 options:</i><br>
  [<b>&#45;z80</b>] [<b>&#45;r800</b>]<br>
  [ <b>&#45;ignore&#45;undocumented&#45;instructions</b>] [<b>&#45;Wnud</b>]<br>
  [ <b>&#45;ignore&#45;unportable&#45;instructions</b>] [<b>&#45;Wnup</b>]<br>
  [ <b>&#45;warn&#45;undocumented&#45;instructions</b>] [<b>&#45;Wud</b>]<br>
  [ <b>&#45;warn&#45;unportable&#45;instructions</b>] [<b>&#45;Wup</b>]<br>
  [ <b>&#45;forbid&#45;undocumented&#45;instructions</b>] [<b>&#45;Fud</b>]<br>
  [ <b>&#45;forbid&#45;unportable&#45;instructions</b>] [<b>&#45;Fup</b>]</div>
<div class="section">
<h1>DESCRIPTION</h1> GNU  <b>as</b> is really a family of assemblers. If you use (or have used) the GNU assembler on one architecture, you should find a fairly similar environment when you use it on another architecture.  Each version has much in common with the others, including object file formats, most assembler directives (often called  <i>pseudo-ops</i>) and assembler syntax.<p>
<b>as</b> is primarily intended to assemble the output of the GNU C compiler "gcc" for use by the linker "ld".  Nevertheless, we've tried to make  <b>as</b> assemble correctly everything that other assemblers for the same machine would assemble. Any exceptions are documented explicitly. This doesn't mean  <b>as</b> always uses the same syntax as another assembler for the same architecture; for example, we know of several incompatible versions of 680x0 assembly language syntax.<p>
Each time you run <b>as</b> it assembles exactly one source program.  The source program is made up of one or more files. (The standard input is also a file.)<p>
You give <b>as</b> a command line that has zero or more input file names.  The input files are read (from left file name to right).  A command line argument (in any position) that has no special meaning is taken to be an input file name.<p>
If you give <b>as</b> no file names it attempts to read one input file from the  <b>as</b> standard input, which is normally your terminal.  You may have to type  <b>ctl-D</b> to tell <b>as</b> there is no more program to assemble.<p>
Use <b>&#45;&#45;</b> if you need to explicitly name the standard input file in your command line.<p>
If the source is empty, <b>as</b> produces a small, empty object file.<p>
<b>as</b> may write warnings and error messages to the standard error file (usually your terminal).  This should not happen when  a compiler runs  <b>as</b> automatically.  Warnings report an assumption made so that  <b>as</b> could keep assembling a flawed program; errors report a grave problem that stops the assembly.<p>
If you are invoking <b>as</b> via the GNU C compiler, you can use the  <b>&#45;Wa</b> option to pass arguments through to the assembler. The assembler arguments must be separated from each other (and the  <b>&#45;Wa</b>) by commas.  For example:<p>
<br>
        gcc &#45;c &#45;g &#45;O &#45;Wa,&#45;alh,&#45;L file.c<br>
<p>
This passes two options to the assembler: <b>&#45;alh</b> (emit a listing to standard output with high-level and assembly source) and  <b>&#45;L</b> (retain local symbols in the symbol table).<p>
Usually you do not need to use this <b>&#45;Wa</b> mechanism, since many compiler command-line options are automatically passed to the assembler by the compiler. (You can call the GNU compiler driver with the  <b>&#45;v</b> option to see precisely what options it passes to each compilation pass, including the assembler.)</div>
<div class="section">
<h1>OPTIONS</h1><dl>
<dt>
<b>@</b><i>file</i></dt>
<dd>
Read command-line options from <i>file</i>.  The options read are inserted in place of the original @ <i>file</i> option.  If <i>file</i> does not exist, or cannot be read, then the option will be treated literally, and not removed.<div style="height: 1.00em;">
&#160;</div>
Options in <i>file</i> are separated by whitespace.  A whitespace character may be included in an option by surrounding the entire option in either single or double quotes.  Any character (including a backslash) may be included by prefixing the character to be included with a backslash.  The  <i>file</i> may itself contain additional @ <i>file</i> options; any such options will be processed recursively.</dd>
</dl>
<dl>
<dt>
<b>&#45;a[cdghlmns]</b></dt>
<dd>
Turn on listings, in any of a variety of ways:</dd>
</dl>
<div style="margin-left: 4.00ex;">
<dl>
<dt>
<b>&#45;ac</b></dt>
<dd>
omit false conditionals</dd>
</dl>
<dl>
<dt>
<b>&#45;ad</b></dt>
<dd>
omit debugging directives</dd>
</dl>
<dl>
<dt>
<b>&#45;ag</b></dt>
<dd>
include general information, like as version and options passed</dd>
</dl>
<dl>
<dt>
<b>&#45;ah</b></dt>
<dd>
include high-level source</dd>
</dl>
<dl>
<dt>
<b>&#45;al</b></dt>
<dd>
include assembly</dd>
</dl>
<dl>
<dt>
<b>&#45;am</b></dt>
<dd>
include macro expansions</dd>
</dl>
<dl>
<dt>
<b>&#45;an</b></dt>
<dd>
omit forms processing</dd>
</dl>
<dl>
<dt>
<b>&#45;as</b></dt>
<dd>
include symbols</dd>
</dl>
<dl>
<dt>
<b>=file</b></dt>
<dd>
set the name of the listing file</dd>
</dl>
</div>
<div style="margin-left: 4.00ex;">
<div style="height: 1.00em;">
&#160;</div>
You may combine these options; for example, use <b>&#45;aln</b> for assembly listing without forms processing.  The  <b>=file</b> option, if used, must be the last one.  By itself,  <b>&#45;a</b> defaults to <b>&#45;ahls</b>.</div>
<dl>
<dt>
<b>&#45;&#45;alternate</b></dt>
<dd>
Begin in alternate macro mode.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;compress&#45;debug&#45;sections</b></dt>
<dd>
Compress DWARF debug sections using zlib.  The debug sections are renamed to begin with  <b>.zdebug</b>, and the resulting object file may not be compatible with older linkers and object file utilities.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;nocompress&#45;debug&#45;sections</b></dt>
<dd>
Do not compress DWARF debug sections.  This is the default.</dd>
</dl>
<dl>
<dt>
<b>&#45;D</b></dt>
<dd>
Ignored.  This option is accepted for script compatibility with calls to other assemblers.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;debug&#45;prefix&#45;map</b> <i>old</i><b>=</b><i>new</i></dt>
<dd>
When assembling files in directory <i></i><i>old</i><i></i>, record debugging information describing them as in  <i></i><i>new</i><i></i> instead.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;defsym</b> <i>sym</i><b>=</b><i>value</i></dt>
<dd>
Define the symbol <i>sym</i> to be <i>value</i> before assembling the input file.  <i>value</i> must be an integer constant.  As in C, a leading <b>0x</b> indicates a hexadecimal value, and a leading  <b>0</b> indicates an octal value.  The value of the symbol can be overridden inside a source file via the use of a ".set" pseudo-op.</dd>
</dl>
<dl>
<dt>
<b>&#45;f</b></dt>
<dd>
"fast"&#45;&#45;&#45;skip whitespace and comment preprocessing (assume source is compiler output).</dd>
</dl>
<dl>
<dt>
<b>&#45;g</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;gen&#45;debug</b></dt>
<dd>
Generate debugging information for each assembler source line using whichever debug format is preferred by the target.  This currently means either STABS, ECOFF or DWARF2.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;gstabs</b></dt>
<dd>
Generate stabs debugging information for each assembler line.  This may help debugging assembler code, if the debugger can handle it.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;gstabs+</b></dt>
<dd>
Generate stabs debugging information for each assembler line, with GNU extensions that probably only gdb can handle, and that could make other debuggers crash or refuse to read your program.  This may help debugging assembler code.  Currently the only GNU extension is the location of the current working directory at assembling time.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;gdwarf&#45;2</b></dt>
<dd>
Generate DWARF2 debugging information for each assembler line.  This may help debugging assembler code, if the debugger can handle it.  Note&#45;&#45;&#45;this option is only supported by some targets, not all of them.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;size&#45;check=error</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;size&#45;check=warning</b></dt>
<dd>
Issue an error or warning for invalid ELF .size directive.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;help</b></dt>
<dd>
Print a summary of the command line options and exit.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;target&#45;help</b></dt>
<dd>
Print a summary of all target specific options and exit.</dd>
</dl>
<dl>
<dt>
<b>&#45;I</b> <i>dir</i></dt>
<dd>
Add directory <i>dir</i> to the search list for ".include" directives.</dd>
</dl>
<dl>
<dt>
<b>&#45;J</b></dt>
<dd>
Don't warn about signed overflow.</dd>
</dl>
<dl>
<dt>
<b>&#45;K</b></dt>
<dd>
Issue warnings when difference tables altered for long displacements.</dd>
</dl>
<dl>
<dt>
<b>&#45;L</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;keep&#45;locals</b></dt>
<dd>
Keep (in the symbol table) local symbols.  These symbols start with system-specific local label prefixes, typically  <b>.L</b> for ELF systems or  <b>L</b> for traditional a.out systems.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;listing&#45;lhs&#45;width=</b><i>number</i></dt>
<dd>
Set the maximum width, in words, of the output data column for an assembler listing to  <i>number</i>.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;listing&#45;lhs&#45;width2=</b><i>number</i></dt>
<dd>
Set the maximum width, in words, of the output data column for continuation lines in an assembler listing to  <i>number</i>.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;listing&#45;rhs&#45;width=</b><i>number</i></dt>
<dd>
Set the maximum width of an input source line, as displayed in a listing, to  <i>number</i> bytes.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;listing&#45;cont&#45;lines=</b><i>number</i></dt>
<dd>
Set the maximum number of lines printed in a listing for a single line of input to  <i>number</i> + 1.</dd>
</dl>
<dl>
<dt>
<b>&#45;o</b> <i>objfile</i></dt>
<dd>
Name the object-file output from <b>as</b> <i>objfile</i>.</dd>
</dl>
<dl>
<dt>
<b>&#45;R</b></dt>
<dd>
Fold the data section into the text section.<div style="height: 1.00em;">
&#160;</div>
Set the default size of GAS's hash tables to a prime number close to  <i>number</i>.  Increasing this value can reduce the length of time it takes the assembler to perform its tasks, at the expense of increasing the assembler's memory requirements.  Similarly reducing this value can reduce the memory requirements at the expense of speed.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;reduce&#45;memory&#45;overheads</b></dt>
<dd>
This option reduces GAS's memory requirements, at the expense of making the assembly processes slower.  Currently this switch is a synonym for  <b>&#45;&#45;hash&#45;size=4051</b>, but in the future it may have other effects as well.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;statistics</b></dt>
<dd>
Print the maximum space (in bytes) and total time (in seconds) used by assembly.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;strip&#45;local&#45;absolute</b></dt>
<dd>
Remove local absolute symbols from the outgoing symbol table.</dd>
</dl>
<dl>
<dt>
<b>&#45;v</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;version</b></dt>
<dd>
Print the <b>as</b> version.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;version</b></dt>
<dd>
Print the <b>as</b> version and exit.</dd>
</dl>
<dl>
<dt>
<b>&#45;W</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;no&#45;warn</b></dt>
<dd>
Suppress warning messages.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;fatal&#45;warnings</b></dt>
<dd>
Treat warnings as errors.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;warn</b></dt>
<dd>
Don't suppress warning messages or treat them as errors.</dd>
</dl>
<dl>
<dt>
<b>&#45;w</b></dt>
<dd>
Ignored.</dd>
</dl>
<dl>
<dt>
<b>&#45;x</b></dt>
<dd>
Ignored.</dd>
</dl>
<dl>
<dt>
<b>&#45;Z</b></dt>
<dd>
Generate an object file even after errors.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45; |</b> <i>files</i> <b>...</b></dt>
<dd>
Standard input, or source files to assemble.</dd>
</dl>
<p>
The following options are available when as is configured for the 64&#45;bit mode of the ARM Architecture (AArch64).<dl>
<dt>
<b>&#45;EB</b></dt>
<dd>
This option specifies that the output generated by the assembler should be marked as being encoded for a big-endian processor.</dd>
</dl>
<dl>
<dt>
<b>&#45;EL</b></dt>
<dd>
This option specifies that the output generated by the assembler should be marked as being encoded for a little-endian processor.</dd>
</dl>
<p>
The following options are available when as is configured for an Alpha processor.<dl>
<dt>
<b>&#45;m</b><i>cpu</i></dt>
<dd>
This option specifies the target processor.  If an attempt is made to assemble an instruction which will not execute on the target processor, the assembler may either expand the instruction as a macro or issue an error message.  This option is equivalent to the ".arch" directive.<div style="height: 1.00em;">
&#160;</div>
The following processor names are recognized: 21064, "21064a", 21066, 21068, 21164, "21164a", "21164pc", 21264, "21264a", "21264b", "ev4", "ev5", "lca45", "ev5", "ev56", "pca56", "ev6", "ev67", "ev68". The special name "all" may be used to allow the assembler to accept instructions valid for any Alpha processor.<div style="height: 1.00em;">
&#160;</div>
In order to support existing practice in OSF/1 with respect to ".arch", and existing practice within  <b>MILO</b> (the Linux ARC bootloader), the numbered processor names (e.g. 21064) enable the processor-specific PALcode instructions, while the "electro-vlasic" names (e.g. "ev4") do not.</dd>
</dl>
<dl>
<dt>
<b>&#45;mdebug</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;no&#45;mdebug</b></dt>
<dd>
Enables or disables the generation of ".mdebug" encapsulation for stabs directives and procedure descriptors.  The default is to automatically enable ".mdebug" when the first stabs directive is seen.</dd>
</dl>
<dl>
<dt>
<b>&#45;relax</b></dt>
<dd>
This option forces all relocations to be put into the object file, instead of saving space and resolving some relocations at assembly time.  Note that this option does not propagate all symbol arithmetic into the object file, because not all symbol arithmetic can be represented.  However, the option can still be useful in specific applications.</dd>
</dl>
<dl>
<dt>
<b>&#45;replace</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;noreplace</b></dt>
<dd>
Enables or disables the optimization of procedure calls, both at assemblage and at link time.  These options are only available for VMS targets and "&#45;replace" is the default.  See section 1.4.1 of the OpenVMS Linker Utility Manual.</dd>
</dl>
<dl>
<dt>
<b>&#45;g</b></dt>
<dd>
This option is used when the compiler generates debug information.  When  <b>gcc</b> is using <b>mips-tfile</b> to generate debug information for ECOFF, local labels must be passed through to the object file.  Otherwise this option has no effect.</dd>
</dl>
<dl>
<dt>
<b>&#45;G</b><i>size</i></dt>
<dd>
A local common symbol larger than <i>size</i> is placed in ".bss", while smaller symbols are placed in ".sbss".</dd>
</dl>
<dl>
<dt>
<b>&#45;F</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;32addr</b></dt>
<dd>
These options are ignored for backward compatibility.</dd>
</dl>
<p>
The following options are available when as is configured for an ARC processor.<dl>
<dt>
<b>&#45;marc[5|6|7|8]</b></dt>
<dd>
This option selects the core processor variant.</dd>
</dl>
<dl>
<dt>
<b>&#45;EB | &#45;EL</b></dt>
<dd>
Select either big-endian (&#45;EB) or little-endian (&#45;EL) output.</dd>
</dl>
<p>
The following options are available when as is configured for the ARM processor family.<dl>
<dt>
<b>&#45;mcpu=</b><i>processor</i><b>[+</b><i>extension</i><b>...]</b></dt>
<dd>
Specify which ARM processor variant is the target.</dd>
</dl>
<dl>
<dt>
<b>&#45;march=</b><i>architecture</i><b>[+</b><i>extension</i><b>...]</b></dt>
<dd>
Specify which ARM architecture variant is used by the target.</dd>
</dl>
<dl>
<dt>
<b>&#45;mfpu=</b><i>floating-point-format</i></dt>
<dd>
Select which Floating Point architecture is the target.</dd>
</dl>
<dl>
<dt>
<b>&#45;mfloat&#45;abi=</b><i>abi</i></dt>
<dd>
Select which floating point ABI is in use.</dd>
</dl>
<dl>
<dt>
<b>&#45;mthumb</b></dt>
<dd>
Enable Thumb only instruction decoding.</dd>
</dl>
<dl>
<dt>
<b>&#45;mapcs&#45;32 | &#45;mapcs&#45;26 | &#45;mapcs&#45;float | &#45;mapcs&#45;reentrant</b></dt>
<dd>
Select which procedure calling convention is in use.</dd>
</dl>
<dl>
<dt>
<b>&#45;EB | &#45;EL</b></dt>
<dd>
Select either big-endian (&#45;EB) or little-endian (&#45;EL) output.</dd>
</dl>
<dl>
<dt>
<b>&#45;mthumb&#45;interwork</b></dt>
<dd>
Specify that the code has been generated with interworking between Thumb and ARM code in mind.</dd>
</dl>
<dl>
<dt>
<b>&#45;k</b></dt>
<dd>
Specify that PIC code has been generated.</dd>
</dl>
<p>
The following options are available when as is configured for the Blackfin processor family.<dl>
<dt>
<b>&#45;mcpu=</b><i>processor</i>[<b>&#45;</b><i>sirevision</i>]</dt>
<dd>
This option specifies the target processor.  The optional <i>sirevision</i> is not used in assembler.  It's here such that GCC can easily pass down its "&#45;mcpu=" option.  The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target processor.  The following processor names are recognized: "bf504", "bf506", "bf512", "bf514", "bf516", "bf518", "bf522", "bf523", "bf524", "bf525", "bf526", "bf527", "bf531", "bf532", "bf533", "bf534", "bf535" (not implemented yet), "bf536", "bf537", "bf538", "bf539", "bf542", "bf542m", "bf544", "bf544m", "bf547", "bf547m", "bf548", "bf548m", "bf549", "bf549m", "bf561", and "bf592".</dd>
</dl>
<dl>
<dt>
<b>&#45;mfdpic</b></dt>
<dd>
Assemble for the FDPIC ABI.</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;fdpic</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mnopic</b></dt>
<dd>
Disable &#45;mfdpic.</dd>
</dl>
<p>
See the info pages for documentation of the CRIS-specific options.<p>
The following options are available when as is configured for a D10V processor.<dl>
<dt>
<b>&#45;O</b></dt>
<dd>
Optimize output by parallelizing instructions.</dd>
</dl>
<p>
The following options are available when as is configured for a D30V processor.<dl>
<dt>
<b>&#45;O</b></dt>
<dd>
Optimize output by parallelizing instructions.</dd>
</dl>
<dl>
<dt>
<b>&#45;n</b></dt>
<dd>
Warn when nops are generated.</dd>
</dl>
<dl>
<dt>
<b>&#45;N</b></dt>
<dd>
Warn when a nop after a 32&#45;bit multiply instruction is generated.</dd>
</dl>
<p>
The following options are available when as is configured for an Epiphany processor.<dl>
<dt>
<b>&#45;mepiphany</b></dt>
<dd>
Specifies that the both 32 and 16 bit instructions are allowed.  This is the default behavior.</dd>
</dl>
<dl>
<dt>
<b>&#45;mepiphany16</b></dt>
<dd>
Restricts the permitted instructions to just the 16 bit set.</dd>
</dl>
<p>
The following options are available when as is configured for an i386 processor.<dl>
<dt>
<b>&#45;&#45;32 | &#45;&#45;x32 | &#45;&#45;64</b></dt>
<dd>
Select the word size, either 32 bits or 64 bits.  <b>&#45;&#45;32</b> implies Intel i386 architecture, while  <b>&#45;&#45;x32</b> and <b>&#45;&#45;64</b> imply AMD x86&#45;64 architecture with 32&#45;bit or 64&#45;bit word-size respectively.<div style="height: 1.00em;">
&#160;</div>
These options are only available with the ELF object file format, and require that the necessary BFD support has been included (on a 32&#45;bit platform you have to add &#45;&#45;enable&#45;64&#45;bit&#45;bfd to configure enable 64&#45;bit usage and use x86&#45;64 as target platform).</dd>
</dl>
<dl>
<dt>
<b>&#45;n</b></dt>
<dd>
By default, x86 GAS replaces multiple nop instructions used for alignment within code sections with multi-byte nop instructions such as leal 0(%esi,1),%esi.  This switch disables the optimization.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;divide</b></dt>
<dd>
On SVR4&#45;derived platforms, the character <b>/</b> is treated as a comment character, which means that it cannot be used in expressions.  The  <b>&#45;&#45;divide</b> option turns <b>/</b> into a normal character.  This does not disable  <b>/</b> at the beginning of a line starting a comment, or affect using  <b>#</b> for starting a comment.</dd>
</dl>
<dl>
<dt>
<b>&#45;march=</b><i>CPU</i><b>[+</b><i>EXTENSION</i><b>...]</b></dt>
<dd>
This option specifies the target processor.  The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target processor.  The following processor names are recognized: "i8086", "i186", "i286", "i386", "i486", "i586", "i686", "pentium", "pentiumpro", "pentiumii", "pentiumiii", "pentium4", "prescott", "nocona", "core", "core2", "corei7", "l1om", "k1om", "k6", "k6_2", "athlon", "opteron", "k8", "amdfam10", "bdver1", "bdver2", "bdver3", "btver1", "btver2", "generic32" and "generic64".<div style="height: 1.00em;">
&#160;</div>
In addition to the basic instruction set, the assembler can be told to accept various extension mnemonics.  For example, "&#45;march=i686+sse4+vmx" extends  <i>i686</i> with <i>sse4</i> and  <i>vmx</i>.  The following extensions are currently supported: 8087, 287, 387, "no87", "mmx", "nommx", "sse", "sse2", "sse3", "ssse3", "sse4.1", "sse4.2", "sse4", "nosse", "avx", "avx2", "adx", "rdseed", "prfchw", "noavx", "vmx", "vmfunc", "smx", "xsave", "xsaveopt", "aes", "pclmul", "fsgsbase", "rdrnd", "f16c", "bmi2", "fma", "movbe", "ept", "lzcnt", "hle", "rtm", "invpcid", "clflush", "lwp", "fma4", "xop", "syscall", "rdtscp", "3dnow", "3dnowa", "sse4a", "sse5", "svme", "abm" and "padlock". Note that rather than extending a basic instruction set, the extension mnemonics starting with "no" revoke the respective functionality.<div style="height: 1.00em;">
&#160;</div>
When the ".arch" directive is used with <b>&#45;march</b>, the ".arch" directive will take precedent.</dd>
</dl>
<dl>
<dt>
<b>&#45;mtune=</b><i>CPU</i></dt>
<dd>
This option specifies a processor to optimize for. When used in conjunction with the  <b>&#45;march</b> option, only instructions of the processor specified by the  <b>&#45;march</b> option will be generated.<div style="height: 1.00em;">
&#160;</div>
Valid <i>CPU</i> values are identical to the processor list of  <b>&#45;march=</b><i>CPU</i>.</dd>
</dl>
<dl>
<dt>
<b>&#45;msse2avx</b></dt>
<dd>
This option specifies that the assembler should encode SSE instructions with VEX prefix.</dd>
</dl>
<dl>
<dt>
<b>&#45;msse&#45;check=</b><i>none</i></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;msse&#45;check=</b><i>warning</i></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;msse&#45;check=</b><i>error</i></dt>
<dd>
These options control if the assembler should check SSE intructions.  <b>&#45;msse&#45;check=</b><i>none</i> will make the assembler not to check SSE instructions,  which is the default.   <b>&#45;msse&#45;check=</b><i>warning</i> will make the assembler issue a warning for any SSE intruction.  <b>&#45;msse&#45;check=</b><i>error</i> will make the assembler issue an error for any SSE intruction.</dd>
</dl>
<dl>
<dt>
<b>&#45;mavxscalar=</b><i>128</i></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mavxscalar=</b><i>256</i></dt>
<dd>
These options control how the assembler should encode scalar AVX instructions.   <b>&#45;mavxscalar=</b><i>128</i> will encode scalar AVX instructions with 128bit vector length, which is the default.  <b>&#45;mavxscalar=</b><i>256</i> will encode scalar AVX instructions with 256bit vector length.</dd>
</dl>
<dl>
<dt>
<b>&#45;mmnemonic=</b><i>att</i></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mmnemonic=</b><i>intel</i></dt>
<dd>
This option specifies instruction mnemonic for matching instructions. The ".att_mnemonic" and ".intel_mnemonic" directives will take precedent.</dd>
</dl>
<dl>
<dt>
<b>&#45;msyntax=</b><i>att</i></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;msyntax=</b><i>intel</i></dt>
<dd>
This option specifies instruction syntax when processing instructions. The ".att_syntax" and ".intel_syntax" directives will take precedent.</dd>
</dl>
<dl>
<dt>
<b>&#45;mnaked&#45;reg</b></dt>
<dd>
This opetion specifies that registers don't require a <b>%</b> prefix. The ".att_syntax" and ".intel_syntax" directives will take precedent.</dd>
</dl>
<p>
The following options are available when as is configured for the Intel 80960 processor.<dl>
<dt>
<b>&#45;ACA | &#45;ACA_A | &#45;ACB | &#45;ACC | &#45;AKA | &#45;AKB | &#45;AKC | &#45;AMC</b></dt>
<dd>
Specify which variant of the 960 architecture is the target.</dd>
</dl>
<dl>
<dt>
<b>&#45;b</b></dt>
<dd>
Add code to collect statistics about branches taken.</dd>
</dl>
<dl>
<dt>
<b>&#45;no&#45;relax</b></dt>
<dd>
Do not alter compare-and-branch instructions for long displacements; error if necessary.</dd>
</dl>
<p>
The following options are available when as is configured for the Ubicom IP2K series.<dl>
<dt>
<b>&#45;mip2022ext</b></dt>
<dd>
Specifies that the extended IP2022 instructions are allowed.</dd>
</dl>
<dl>
<dt>
<b>&#45;mip2022</b></dt>
<dd>
Restores the default behaviour, which restricts the permitted instructions to just the basic IP2022 ones.</dd>
</dl>
<p>
The following options are available when as is configured for the Renesas M32C and M16C processors.<dl>
<dt>
<b>&#45;m32c</b></dt>
<dd>
Assemble M32C instructions.</dd>
</dl>
<dl>
<dt>
<b>&#45;m16c</b></dt>
<dd>
Assemble M16C instructions (the default).</dd>
</dl>
<dl>
<dt>
<b>&#45;relax</b></dt>
<dd>
Enable support for link-time relaxations.</dd>
</dl>
<dl>
<dt>
<b>&#45;h&#45;tick&#45;hex</b></dt>
<dd>
Support H'00 style hex constants in addition to 0x00 style.</dd>
</dl>
<p>
The following options are available when as is configured for the Renesas M32R (formerly Mitsubishi M32R) series.<dl>
<dt>
<b>&#45;&#45;m32rx</b></dt>
<dd>
Specify which processor in the M32R family is the target.  The default is normally the M32R, but this option changes it to the M32RX.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;warn&#45;explicit&#45;parallel&#45;conflicts or &#45;&#45;Wp</b></dt>
<dd>
Produce warning messages when questionable parallel constructs are encountered.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;no&#45;warn&#45;explicit&#45;parallel&#45;conflicts or &#45;&#45;Wnp</b></dt>
<dd>
Do not produce warning messages when questionable parallel constructs are encountered.</dd>
</dl>
<p>
The following options are available when as is configured for the Motorola 68000 series.<dl>
<dt>
<b>&#45;l</b></dt>
<dd>
Shorten references to undefined symbols, to one word instead of two.</dd>
</dl>
<dl>
<dt>
<b>&#45;m68000 | &#45;m68008 | &#45;m68010 | &#45;m68020 | &#45;m68030</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>| &#45;m68040 | &#45;m68060 | &#45;m68302 | &#45;m68331 | &#45;m68332</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>| &#45;m68333 | &#45;m68340 | &#45;mcpu32 | &#45;m5200</b></dt>
<dd>
Specify what processor in the 68000 family is the target.  The default is normally the 68020, but this can be changed at configuration time.</dd>
</dl>
<dl>
<dt>
<b>&#45;m68881 | &#45;m68882 | &#45;mno&#45;68881 | &#45;mno&#45;68882</b></dt>
<dd>
The target machine does (or does not) have a floating-point coprocessor. The default is to assume a coprocessor for 68020, 68030, and cpu32.  Although the basic 68000 is not compatible with the 68881, a combination of the two can be specified, since it's possible to do emulation of the coprocessor instructions with the main processor.</dd>
</dl>
<dl>
<dt>
<b>&#45;m68851 | &#45;mno&#45;68851</b></dt>
<dd>
The target machine does (or does not) have a memory-management unit coprocessor.  The default is to assume an MMU for 68020 and up.</dd>
</dl>
<p>
For details about the PDP&#45;11 machine dependent features options, see  <b>PDP&#45;11&#45;Options</b>.<dl>
<dt>
<b>&#45;mpic | &#45;mno&#45;pic</b></dt>
<dd>
Generate position-independent (or position-dependent) code.  The default is  <b>&#45;mpic</b>.</dd>
</dl>
<dl>
<dt>
<b>&#45;mall</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mall&#45;extensions</b></dt>
<dd>
Enable all instruction set extensions.  This is the default.</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;extensions</b></dt>
<dd>
Disable all instruction set extensions.</dd>
</dl>
<dl>
<dt>
<b>&#45;m</b><i>extension</i> <b>| &#45;mno&#45;</b><i>extension</i></dt>
<dd>
Enable (or disable) a particular instruction set extension.</dd>
</dl>
<dl>
<dt>
<b>&#45;m</b><i>cpu</i></dt>
<dd>
Enable the instruction set extensions supported by a particular CPU, and disable all other extensions.</dd>
</dl>
<dl>
<dt>
<b>&#45;m</b><i>machine</i></dt>
<dd>
Enable the instruction set extensions supported by a particular machine model, and disable all other extensions.</dd>
</dl>
<p>
The following options are available when as is configured for a picoJava processor.<dl>
<dt>
<b>&#45;mb</b></dt>
<dd>
Generate "big endian" format output.</dd>
</dl>
<dl>
<dt>
<b>&#45;ml</b></dt>
<dd>
Generate "little endian" format output.</dd>
</dl>
<p>
The following options are available when as is configured for the Motorola 68HC11 or 68HC12 series.<dl>
<dt>
<b>&#45;m68hc11 | &#45;m68hc12 | &#45;m68hcs12 | &#45;mm9s12x | &#45;mm9s12xg</b></dt>
<dd>
Specify what processor is the target.  The default is defined by the configuration option when building the assembler.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;xgate&#45;ramoffset</b></dt>
<dd>
Instruct the linker to offset RAM addresses from S12X address space into XGATE address space.</dd>
</dl>
<dl>
<dt>
<b>&#45;mshort</b></dt>
<dd>
Specify to use the 16&#45;bit integer ABI.</dd>
</dl>
<dl>
<dt>
<b>&#45;mlong</b></dt>
<dd>
Specify to use the 32&#45;bit integer ABI.</dd>
</dl>
<dl>
<dt>
<b>&#45;mshort&#45;double</b></dt>
<dd>
Specify to use the 32&#45;bit double ABI.</dd>
</dl>
<dl>
<dt>
<b>&#45;mlong&#45;double</b></dt>
<dd>
Specify to use the 64&#45;bit double ABI.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;force&#45;long&#45;branches</b></dt>
<dd>
Relative branches are turned into absolute ones. This concerns conditional branches, unconditional branches and branches to a sub routine.</dd>
</dl>
<dl>
<dt>
<b>&#45;S | &#45;&#45;short&#45;branches</b></dt>
<dd>
Do not turn relative branches into absolute ones when the offset is out of range.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;strict&#45;direct&#45;mode</b></dt>
<dd>
Do not turn the direct addressing mode into extended addressing mode when the instruction does not support direct addressing mode.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;print&#45;insn&#45;syntax</b></dt>
<dd>
Print the syntax of instruction in case of error.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;print&#45;opcodes</b></dt>
<dd>
Print the list of instructions with syntax and then exit.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;generate&#45;example</b></dt>
<dd>
Print an example of instruction for each possible instruction and then exit. This option is only useful for testing  <b>as</b>.</dd>
</dl>
<p>
The following options are available when <b>as</b> is configured for the SPARC architecture:<dl>
<dt>
<b>&#45;Av6 | &#45;Av7 | &#45;Av8 | &#45;Asparclet | &#45;Asparclite</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;Av8plus | &#45;Av8plusa | &#45;Av9 | &#45;Av9a</b></dt>
<dd>
Explicitly select a variant of the SPARC architecture.<div style="height: 1.00em;">
&#160;</div>
<b>&#45;Av8plus</b> and <b>&#45;Av8plusa</b> select a 32 bit environment.  <b>&#45;Av9</b> and <b>&#45;Av9a</b> select a 64 bit environment.<div style="height: 1.00em;">
&#160;</div>
<b>&#45;Av8plusa</b> and <b>&#45;Av9a</b> enable the SPARC V9 instruction set with UltraSPARC extensions.</dd>
</dl>
<dl>
<dt>
<b>&#45;xarch=v8plus | &#45;xarch=v8plusa</b></dt>
<dd>
For compatibility with the Solaris v9 assembler.  These options are equivalent to &#45;Av8plus and &#45;Av8plusa, respectively.</dd>
</dl>
<dl>
<dt>
<b>&#45;bump</b></dt>
<dd>
Warn when the assembler switches to another architecture.</dd>
</dl>
<p>
The following options are available when as is configured for the 'c54x architecture.<dl>
<dt>
<b>&#45;mfar&#45;mode</b></dt>
<dd>
Enable extended addressing mode.  All addresses and relocations will assume extended addressing (usually 23 bits).</dd>
</dl>
<dl>
<dt>
<b>&#45;mcpu=</b><i>CPU_VERSION</i></dt>
<dd>
Sets the CPU version being compiled for.</dd>
</dl>
<dl>
<dt>
<b>&#45;merrors&#45;to&#45;file</b> <i>FILENAME</i></dt>
<dd>
Redirect error output to a file, for broken systems which don't support such behaviour in the shell.</dd>
</dl>
<p>
The following options are available when as is configured for a MIPS processor.<dl>
<dt>
<b>&#45;G</b> <i>num</i></dt>
<dd>
This option sets the largest size of an object that can be referenced implicitly with the "gp" register.  It is only accepted for targets that use ECOFF format, such as a DECstation running Ultrix.  The default value is 8.</dd>
</dl>
<dl>
<dt>
<b>&#45;EB</b></dt>
<dd>
Generate "big endian" format output.</dd>
</dl>
<dl>
<dt>
<b>&#45;EL</b></dt>
<dd>
Generate "little endian" format output.</dd>
</dl>
<dl>
<dt>
<b>&#45;mips1</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mips2</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mips3</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mips4</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mips5</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mips32</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mips32r2</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mips64</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mips64r2</b></dt>
<dd>
Generate code for a particular MIPS Instruction Set Architecture level.  <b>&#45;mips1</b> is an alias for <b>&#45;march=r3000</b>, <b>&#45;mips2</b> is an alias for  <b>&#45;march=r6000</b>, <b>&#45;mips3</b> is an alias for  <b>&#45;march=r4000</b> and <b>&#45;mips4</b> is an alias for <b>&#45;march=r8000</b>.  <b>&#45;mips5</b>, <b>&#45;mips32</b>, <b>&#45;mips32r2</b>, <b>&#45;mips64</b>, and  <b>&#45;mips64r2</b> correspond to generic  <b>MIPS V</b>, <b>MIPS32</b>, <b>MIPS32 Release 2</b>, <b>MIPS64</b>, and  <b>MIPS64 Release 2</b> ISA processors, respectively.</dd>
</dl>
<dl>
<dt>
<b>&#45;march=</b><i>CPU</i></dt>
<dd>
Generate code for a particular MIPS cpu.</dd>
</dl>
<dl>
<dt>
<b>&#45;mtune=</b><i>cpu</i></dt>
<dd>
Schedule and tune for a particular MIPS cpu.</dd>
</dl>
<dl>
<dt>
<b>&#45;mfix7000</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;fix7000</b></dt>
<dd>
Cause nops to be inserted if the read of the destination register of an mfhi or mflo instruction occurs in the following two instructions.</dd>
</dl>
<dl>
<dt>
<b>&#45;mdebug</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;no&#45;mdebug</b></dt>
<dd>
Cause stabs-style debugging output to go into an ECOFF-style .mdebug section instead of the standard ELF .stabs sections.</dd>
</dl>
<dl>
<dt>
<b>&#45;mpdr</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;pdr</b></dt>
<dd>
Control generation of ".pdr" sections.</dd>
</dl>
<dl>
<dt>
<b>&#45;mgp32</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mfp32</b></dt>
<dd>
The register sizes are normally inferred from the ISA and ABI, but these flags force a certain group of registers to be treated as 32 bits wide at all times.   <b>&#45;mgp32</b> controls the size of general-purpose registers and  <b>&#45;mfp32</b> controls the size of floating-point registers.</dd>
</dl>
<dl>
<dt>
<b>&#45;mips16</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;no&#45;mips16</b></dt>
<dd>
Generate code for the MIPS 16 processor.  This is equivalent to putting ".set mips16" at the start of the assembly file.   <b>&#45;no&#45;mips16</b> turns off this option.</dd>
</dl>
<dl>
<dt>
<b>&#45;mmicromips</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;micromips</b></dt>
<dd>
Generate code for the microMIPS processor.  This is equivalent to putting ".set micromips" at the start of the assembly file.   <b>&#45;mno&#45;micromips</b> turns off this option.  This is equivalent to putting ".set nomicromips" at the start of the assembly file.</dd>
</dl>
<dl>
<dt>
<b>&#45;msmartmips</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;smartmips</b></dt>
<dd>
Enables the SmartMIPS extension to the MIPS32 instruction set. This is equivalent to putting ".set smartmips" at the start of the assembly file.  <b>&#45;mno&#45;smartmips</b> turns off this option.</dd>
</dl>
<dl>
<dt>
<b>&#45;mips3d</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;no&#45;mips3d</b></dt>
<dd>
Generate code for the MIPS&#45;3D Application Specific Extension. This tells the assembler to accept MIPS&#45;3D instructions.  <b>&#45;no&#45;mips3d</b> turns off this option.</dd>
</dl>
<dl>
<dt>
<b>&#45;mdmx</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;no&#45;mdmx</b></dt>
<dd>
Generate code for the MDMX Application Specific Extension. This tells the assembler to accept MDMX instructions.  <b>&#45;no&#45;mdmx</b> turns off this option.</dd>
</dl>
<dl>
<dt>
<b>&#45;mdsp</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;dsp</b></dt>
<dd>
Generate code for the DSP Release 1 Application Specific Extension. This tells the assembler to accept DSP Release 1 instructions.  <b>&#45;mno&#45;dsp</b> turns off this option.</dd>
</dl>
<dl>
<dt>
<b>&#45;mdspr2</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;dspr2</b></dt>
<dd>
Generate code for the DSP Release 2 Application Specific Extension. This option implies &#45;mdsp. This tells the assembler to accept DSP Release 2 instructions.  <b>&#45;mno&#45;dspr2</b> turns off this option.</dd>
</dl>
<dl>
<dt>
<b>&#45;mmt</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;mt</b></dt>
<dd>
Generate code for the MT Application Specific Extension. This tells the assembler to accept MT instructions.  <b>&#45;mno&#45;mt</b> turns off this option.</dd>
</dl>
<dl>
<dt>
<b>&#45;mmcu</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;mcu</b></dt>
<dd>
Generate code for the MCU Application Specific Extension. This tells the assembler to accept MCU instructions.  <b>&#45;mno&#45;mcu</b> turns off this option.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;construct&#45;floats</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;no&#45;construct&#45;floats</b></dt>
<dd>
The <b>&#45;&#45;no&#45;construct&#45;floats</b> option disables the construction of double width floating point constants by loading the two halves of the value into the two single width floating point registers that make up the double width register.  By default  <b>&#45;&#45;construct&#45;floats</b> is selected, allowing construction of these floating point constants.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;emulation=</b><i>name</i></dt>
<dd>
This option causes <b>as</b> to emulate <b>as</b> configured for some other target, in all respects, including output format (choosing between ELF and ECOFF only), handling of pseudo-opcodes which may generate debugging information or store symbol table information, and default endianness.  The available configuration names are:  <b>mipsecoff</b>,  <b>mipself</b>, <b>mipslecoff</b>, <b>mipsbecoff</b>, <b>mipslelf</b>,  <b>mipsbelf</b>.  The first two do not alter the default endianness from that of the primary target for which the assembler was configured; the others change the default to little&#45; or big-endian as indicated by the  <b>b</b> or <b>l</b> in the name.  Using  <b>&#45;EB</b> or <b>&#45;EL</b> will override the endianness selection in any case.<div style="height: 1.00em;">
&#160;</div>
This option is currently supported only when the primary target  <b>as</b> is configured for is a MIPS ELF or ECOFF target. Furthermore, the primary target or others specified with  <b>&#45;&#45;enable&#45;targets=...</b> at configuration time must include support for the other format, if both are to be available.  For example, the Irix 5 configuration includes support for both.<div style="height: 1.00em;">
&#160;</div>
Eventually, this option will support more configurations, with more fine-grained control over the assembler's behavior, and will be supported for more processors.</dd>
</dl>
<dl>
<dt>
<b>&#45;nocpp</b></dt>
<dd>
<b>as</b> ignores this option.  It is accepted for compatibility with the native tools.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;trap</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;no&#45;trap</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;break</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;no&#45;break</b></dt>
<dd>
Control how to deal with multiplication overflow and division by zero.  <b>&#45;&#45;trap</b> or <b>&#45;&#45;no&#45;break</b> (which are synonyms) take a trap exception (and only work for Instruction Set Architecture level 2 and higher);  <b>&#45;&#45;break</b> or <b>&#45;&#45;no&#45;trap</b> (also synonyms, and the default) take a break exception.</dd>
</dl>
<dl>
<dt>
<b>&#45;n</b></dt>
<dd>
When this option is used, <b>as</b> will issue a warning every time it generates a nop instruction from a macro.</dd>
</dl>
<p>
The following options are available when as is configured for an MCore processor.<dl>
<dt>
<b>&#45;jsri2bsr</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;nojsri2bsr</b></dt>
<dd>
Enable or disable the JSRI to BSR transformation.  By default this is enabled. The command line option  <b>&#45;nojsri2bsr</b> can be used to disable it.</dd>
</dl>
<dl>
<dt>
<b>&#45;sifilter</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;nosifilter</b></dt>
<dd>
Enable or disable the silicon filter behaviour.  By default this is disabled. The default can be overridden by the  <b>&#45;sifilter</b> command line option.</dd>
</dl>
<dl>
<dt>
<b>&#45;relax</b></dt>
<dd>
Alter jump instructions for long displacements.</dd>
</dl>
<dl>
<dt>
<b>&#45;mcpu=[210|340]</b></dt>
<dd>
Select the cpu type on the target hardware.  This controls which instructions can be assembled.</dd>
</dl>
<dl>
<dt>
<b>&#45;EB</b></dt>
<dd>
Assemble for a big endian target.</dd>
</dl>
<dl>
<dt>
<b>&#45;EL</b></dt>
<dd>
Assemble for a little endian target.</dd>
</dl>
<p>
See the info pages for documentation of the MMIX-specific options.<p>
The following options are available when as is configured for a PowerPC processor.<dl>
<dt>
<b>&#45;a32</b></dt>
<dd>
Generate ELF32 or XCOFF32.</dd>
</dl>
<dl>
<dt>
<b>&#45;a64</b></dt>
<dd>
Generate ELF64 or XCOFF64.</dd>
</dl>
<dl>
<dt>
<b>&#45;K PIC</b></dt>
<dd>
Set EF_PPC_RELOCATABLE_LIB in ELF flags.</dd>
</dl>
<dl>
<dt>
<b>&#45;mpwrx | &#45;mpwr2</b></dt>
<dd>
Generate code for POWER/2 (RIOS2).</dd>
</dl>
<dl>
<dt>
<b>&#45;mpwr</b></dt>
<dd>
Generate code for POWER (RIOS1)</dd>
</dl>
<dl>
<dt>
<b>&#45;m601</b></dt>
<dd>
Generate code for PowerPC 601.</dd>
</dl>
<dl>
<dt>
<b>&#45;mppc, &#45;mppc32, &#45;m603, &#45;m604</b></dt>
<dd>
Generate code for PowerPC 603/604.</dd>
</dl>
<dl>
<dt>
<b>&#45;m403, &#45;m405</b></dt>
<dd>
Generate code for PowerPC 403/405.</dd>
</dl>
<dl>
<dt>
<b>&#45;m440</b></dt>
<dd>
Generate code for PowerPC 440.  BookE and some 405 instructions.</dd>
</dl>
<dl>
<dt>
<b>&#45;m464</b></dt>
<dd>
Generate code for PowerPC 464.</dd>
</dl>
<dl>
<dt>
<b>&#45;m476</b></dt>
<dd>
Generate code for PowerPC 476.</dd>
</dl>
<dl>
<dt>
<b>&#45;m7400, &#45;m7410, &#45;m7450, &#45;m7455</b></dt>
<dd>
Generate code for PowerPC 7400/7410/7450/7455.</dd>
</dl>
<dl>
<dt>
<b>&#45;m750cl</b></dt>
<dd>
Generate code for PowerPC 750CL.</dd>
</dl>
<dl>
<dt>
<b>&#45;mppc64, &#45;m620</b></dt>
<dd>
Generate code for PowerPC 620/625/630.</dd>
</dl>
<dl>
<dt>
<b>&#45;me500, &#45;me500x2</b></dt>
<dd>
Generate code for Motorola e500 core complex.</dd>
</dl>
<dl>
<dt>
<b>&#45;me500mc</b></dt>
<dd>
Generate code for Freescale e500mc core complex.</dd>
</dl>
<dl>
<dt>
<b>&#45;me500mc64</b></dt>
<dd>
Generate code for Freescale e500mc64 core complex.</dd>
</dl>
<dl>
<dt>
<b>&#45;me5500</b></dt>
<dd>
Generate code for Freescale e5500 core complex.</dd>
</dl>
<dl>
<dt>
<b>&#45;me6500</b></dt>
<dd>
Generate code for Freescale e6500 core complex.</dd>
</dl>
<dl>
<dt>
<b>&#45;mspe</b></dt>
<dd>
Generate code for Motorola SPE instructions.</dd>
</dl>
<dl>
<dt>
<b>&#45;mtitan</b></dt>
<dd>
Generate code for AppliedMicro Titan core complex.</dd>
</dl>
<dl>
<dt>
<b>&#45;mppc64bridge</b></dt>
<dd>
Generate code for PowerPC 64, including bridge insns.</dd>
</dl>
<dl>
<dt>
<b>&#45;mbooke</b></dt>
<dd>
Generate code for 32&#45;bit BookE.</dd>
</dl>
<dl>
<dt>
<b>&#45;ma2</b></dt>
<dd>
Generate code for A2 architecture.</dd>
</dl>
<dl>
<dt>
<b>&#45;me300</b></dt>
<dd>
Generate code for PowerPC e300 family.</dd>
</dl>
<dl>
<dt>
<b>&#45;maltivec</b></dt>
<dd>
Generate code for processors with AltiVec instructions.</dd>
</dl>
<dl>
<dt>
<b>&#45;mvsx</b></dt>
<dd>
Generate code for processors with Vector-Scalar (VSX) instructions.</dd>
</dl>
<dl>
<dt>
<b>&#45;mpower4, &#45;mpwr4</b></dt>
<dd>
Generate code for Power4 architecture.</dd>
</dl>
<dl>
<dt>
<b>&#45;mpower5, &#45;mpwr5, &#45;mpwr5x</b></dt>
<dd>
Generate code for Power5 architecture.</dd>
</dl>
<dl>
<dt>
<b>&#45;mpower6, &#45;mpwr6</b></dt>
<dd>
Generate code for Power6 architecture.</dd>
</dl>
<dl>
<dt>
<b>&#45;mpower7, &#45;mpwr7</b></dt>
<dd>
Generate code for Power7 architecture.</dd>
</dl>
<dl>
<dt>
<b>&#45;mcell</b></dt>
<dd>
Generate code for Cell Broadband Engine architecture.</dd>
</dl>
<dl>
<dt>
<b>&#45;mcom</b></dt>
<dd>
Generate code Power/PowerPC common instructions.</dd>
</dl>
<dl>
<dt>
<b>&#45;many</b></dt>
<dd>
Generate code for any architecture (PWR/PWRX/PPC).</dd>
</dl>
<dl>
<dt>
<b>&#45;mregnames</b></dt>
<dd>
Allow symbolic names for registers.</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;regnames</b></dt>
<dd>
Do not allow symbolic names for registers.</dd>
</dl>
<dl>
<dt>
<b>&#45;mrelocatable</b></dt>
<dd>
Support for GCC's &#45;mrelocatable option.</dd>
</dl>
<dl>
<dt>
<b>&#45;mrelocatable&#45;lib</b></dt>
<dd>
Support for GCC's &#45;mrelocatable&#45;lib option.</dd>
</dl>
<dl>
<dt>
<b>&#45;memb</b></dt>
<dd>
Set PPC_EMB bit in ELF flags.</dd>
</dl>
<dl>
<dt>
<b>&#45;mlittle, &#45;mlittle&#45;endian, &#45;le</b></dt>
<dd>
Generate code for a little endian machine.</dd>
</dl>
<dl>
<dt>
<b>&#45;mbig, &#45;mbig&#45;endian, &#45;be</b></dt>
<dd>
Generate code for a big endian machine.</dd>
</dl>
<dl>
<dt>
<b>&#45;msolaris</b></dt>
<dd>
Generate code for Solaris.</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;solaris</b></dt>
<dd>
Do not generate code for Solaris.</dd>
</dl>
<dl>
<dt>
<b>&#45;nops=</b><i>count</i></dt>
<dd>
If an alignment directive inserts more than <i>count</i> nops, put a branch at the beginning to skip execution of the nops.</dd>
</dl>
<p>
See the info pages for documentation of the RX-specific options.<p>
The following options are available when as is configured for the s390 processor family.<dl>
<dt>
<b>&#45;m31</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;m64</b></dt>
<dd>
Select the word size, either 31/32 bits or 64 bits.</dd>
</dl>
<dl>
<dt>
<b>&#45;mesa</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mzarch</b></dt>
<dd>
Select the architecture mode, either the Enterprise System Architecture (esa) or the z/Architecture mode (zarch).</dd>
</dl>
<dl>
<dt>
<b>&#45;march=</b><i>processor</i></dt>
<dd>
Specify which s390 processor variant is the target, <b>g6</b>, <b>g6</b>,  <b>z900</b>, <b>z990</b>, <b>z9&#45;109</b>, <b>z9&#45;ec</b>, or <b>z10</b>.</dd>
</dl>
<dl>
<dt>
<b>&#45;mregnames</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;regnames</b></dt>
<dd>
Allow or disallow symbolic names for registers.</dd>
</dl>
<dl>
<dt>
<b>&#45;mwarn&#45;areg&#45;zero</b></dt>
<dd>
Warn whenever the operand for a base or index register has been specified but evaluates to zero.</dd>
</dl>
<p>
The following options are available when as is configured for a TMS320C6000 processor.<dl>
<dt>
<b>&#45;march=</b><i>arch</i></dt>
<dd>
Enable (only) instructions from architecture <i>arch</i>.  By default, all instructions are permitted.<div style="height: 1.00em;">
&#160;</div>
The following values of <i>arch</i> are accepted: "c62x", "c64x", "c64x+", "c67x", "c67x+", "c674x".</dd>
</dl>
<dl>
<dt>
<b>&#45;mdsbt</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;dsbt</b></dt>
<dd>
The <b>&#45;mdsbt</b> option causes the assembler to generate the "Tag_ABI_DSBT" attribute with a value of 1, indicating that the code is using DSBT addressing.  The  <b>&#45;mno&#45;dsbt</b> option, the default, causes the tag to have a value of 0, indicating that the code does not use DSBT addressing.  The linker will emit a warning if objects of different type (DSBT and non-DSBT) are linked together.</dd>
</dl>
<dl>
<dt>
<b>&#45;mpid=no</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mpid=near</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mpid=far</b></dt>
<dd>
The <b>&#45;mpid=</b> option causes the assembler to generate the "Tag_ABI_PID" attribute with a value indicating the form of data addressing used by the code.   <b>&#45;mpid=no</b>, the default, indicates position-dependent data addressing,  <b>&#45;mpid=near</b> indicates position-independent addressing with GOT accesses using near DP addressing, and  <b>&#45;mpid=far</b> indicates position-independent addressing with GOT accesses using far DP addressing.  The linker will emit a warning if objects built with different settings of this option are linked together.</dd>
</dl>
<dl>
<dt>
<b>&#45;mpic</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mno&#45;pic</b></dt>
<dd>
The <b>&#45;mpic</b> option causes the assembler to generate the "Tag_ABI_PIC" attribute with a value of 1, indicating that the code is using position-independent code addressing,  The "&#45;mno&#45;pic" option, the default, causes the tag to have a value of 0, indicating position-dependent code addressing.  The linker will emit a warning if objects of different type (position-dependent and position-independent) are linked together.</dd>
</dl>
<dl>
<dt>
<b>&#45;mbig&#45;endian</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;mlittle&#45;endian</b></dt>
<dd>
Generate code for the specified endianness.  The default is little-endian.</dd>
</dl>
<p>
The following options are available when as is configured for a TILE-Gx processor.<dl>
<dt>
<b>&#45;m32 | &#45;m64</b></dt>
<dd>
Select the word size, either 32 bits or 64 bits.</dd>
</dl>
<dl>
<dt>
<b>&#45;EB | &#45;EL</b></dt>
<dd>
Select the endianness, either big-endian (&#45;EB) or little-endian (&#45;EL).</dd>
</dl>
<p>
The following options are available when as is configured for an Xtensa processor.<dl>
<dt>
<b>&#45;&#45;text&#45;section&#45;literals | &#45;&#45;no&#45;text&#45;section&#45;literals</b></dt>
<dd>
Control the treatment of literal pools.  The default is  <b>&#45;&#45;no&#45;text&#45;section&#45;literals</b>, which places literals in separate sections in the output file.  This allows the literal pool to be placed in a data RAM/ROM.  With  <b>&#45;&#45;text&#45;section&#45;literals</b>, the literals are interspersed in the text section in order to keep them as close as possible to their references.  This may be necessary for large assembly files, where the literals would otherwise be out of range of the "L32R" instructions in the text section.  These options only affect literals referenced via PC-relative "L32R" instructions; literals for absolute mode "L32R" instructions are handled separately.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;absolute&#45;literals | &#45;&#45;no&#45;absolute&#45;literals</b></dt>
<dd>
Indicate to the assembler whether "L32R" instructions use absolute or PC-relative addressing.  If the processor includes the absolute addressing option, the default is to use absolute "L32R" relocations.  Otherwise, only the PC-relative "L32R" relocations can be used.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;target&#45;align | &#45;&#45;no&#45;target&#45;align</b></dt>
<dd>
Enable or disable automatic alignment to reduce branch penalties at some expense in code size.    This optimization is enabled by default.  Note that the assembler will always align instructions like "LOOP" that have fixed alignment requirements.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;longcalls | &#45;&#45;no&#45;longcalls</b></dt>
<dd>
Enable or disable transformation of call instructions to allow calls across a greater range of addresses.    This option should be used when call targets can potentially be out of range.  It may degrade both code size and performance, but the linker can generally optimize away the unnecessary overhead when a call ends up within range.  The default is  <b>&#45;&#45;no&#45;longcalls</b>.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;transform | &#45;&#45;no&#45;transform</b></dt>
<dd>
Enable or disable all assembler transformations of Xtensa instructions, including both relaxation and optimization.  The default is  <b>&#45;&#45;transform</b>; <b>&#45;&#45;no&#45;transform</b> should only be used in the rare cases when the instructions must be exactly as specified in the assembly source.  Using  <b>&#45;&#45;no&#45;transform</b> causes out of range instruction operands to be errors.</dd>
</dl>
<dl>
<dt>
<b>&#45;&#45;rename&#45;section</b> <i>oldname</i><b>=</b><i>newname</i></dt>
<dd>
Rename the <i>oldname</i> section to <i>newname</i>.  This option can be used multiple times to rename multiple sections.</dd>
</dl>
<p>
The following options are available when as is configured for a Z80 family processor.<dl>
<dt>
<b>&#45;z80</b></dt>
<dd>
Assemble for Z80 processor.</dd>
</dl>
<dl>
<dt>
<b>&#45;r800</b></dt>
<dd>
Assemble for R800 processor.</dd>
</dl>
<dl>
<dt>
<b>&#45;ignore&#45;undocumented&#45;instructions</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;Wnud</b></dt>
<dd>
Assemble undocumented Z80 instructions that also work on R800 without warning.</dd>
</dl>
<dl>
<dt>
<b>&#45;ignore&#45;unportable&#45;instructions</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;Wnup</b></dt>
<dd>
Assemble all undocumented Z80 instructions without warning.</dd>
</dl>
<dl>
<dt>
<b>&#45;warn&#45;undocumented&#45;instructions</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;Wud</b></dt>
<dd>
Issue a warning for undocumented Z80 instructions that also work on R800.</dd>
</dl>
<dl>
<dt>
<b>&#45;warn&#45;unportable&#45;instructions</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;Wup</b></dt>
<dd>
Issue a warning for undocumented Z80 instructions that do not work on R800.</dd>
</dl>
<dl>
<dt>
<b>&#45;forbid&#45;undocumented&#45;instructions</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;Fud</b></dt>
<dd>
Treat all undocumented instructions as errors.</dd>
</dl>
<dl>
<dt>
<b>&#45;forbid&#45;unportable&#45;instructions</b></dt>
<dd>
</dd>
</dl>
<dl>
<dt>
<b>&#45;Fup</b></dt>
<dd>
Treat undocumented Z80 instructions that do not work on R800 as errors.</dd>
</dl>
</div>
<div class="section">
<h1>SEE ALSO</h1>  <i>gcc</i>(1), <i>ld</i>(1), and the Info entries for <i>binutils</i> and <i>ld</i>.</div>
<div class="section">
<h1>COPYRIGHT</h1> Copyright (c) 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2006, 2007, 2008, 2009, 2010, 2011 Free Software Foundation, Inc.<p>
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.3 or any later version published by the Free Software Foundation; with no Invariant Sections, with no Front-Cover Texts, and with no Back-Cover Texts.  A copy of the license is included in the section entitled "GNU Free Documentation License".</div>
<table summary="Document Footer" class="foot" width="100%">
<col width="50%">
<col width="50%">
<tr>
<td class="foot-date">
2013-03-25</td>
<td class="foot-os" align="right">
binutils-2.23.2</td>
</tr>
</table>
</div>
</body>
</html>

