   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"L1754adc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.my_ADC_Init,"ax",%progbits
  19              		.align	2
  20              		.global	my_ADC_Init
  21              		.thumb
  22              		.thumb_func
  24              	my_ADC_Init:
  25              	.LFB55:
  26              		.file 1 "./src/ADC/L1754adc.c"
   1:./src/ADC/L1754adc.c **** /*
   2:./src/ADC/L1754adc.c ****  * 1754adc.c
   3:./src/ADC/L1754adc.c ****  *
   4:./src/ADC/L1754adc.c ****  *  Created on: 08.06.2012
   5:./src/ADC/L1754adc.c ****  *      Author: Graph
   6:./src/ADC/L1754adc.c ****  */
   7:./src/ADC/L1754adc.c **** 
   8:./src/ADC/L1754adc.c **** #include "L1754adc.h"
   9:./src/ADC/L1754adc.c **** #include "lpc17xx_adc.h"
  10:./src/ADC/L1754adc.c **** #include "lpc17xx_clkpwr.h"
  11:./src/ADC/L1754adc.c **** #include "debug_frmwrk.h"
  12:./src/ADC/L1754adc.c **** #include "inter_volatile.h"
  13:./src/ADC/L1754adc.c **** #include "lpc17xx_pinsel.h"
  14:./src/ADC/L1754adc.c **** 
  15:./src/ADC/L1754adc.c **** 
  16:./src/ADC/L1754adc.c **** 
  17:./src/ADC/L1754adc.c **** volatile U16 ADC_DMA_BUFF[256];
  18:./src/ADC/L1754adc.c **** 
  19:./src/ADC/L1754adc.c **** 	GPDMA_Channel_CFG_Type D_M_A_5 = {
  20:./src/ADC/L1754adc.c **** 			5, /* uint32_t ChannelNum; 	< DMA channel number, should be in
  21:./src/ADC/L1754adc.c **** 										range from 0 to 7.
  22:./src/ADC/L1754adc.c **** 										Note: DMA channel 0 has the highest priority
  23:./src/ADC/L1754adc.c **** 										and DMA channel 7 the lowest priority.
  24:./src/ADC/L1754adc.c **** 										*/
  25:./src/ADC/L1754adc.c **** 			128, 						/*uint32_t TransferSize;	< Length/Size of transfer */
  26:./src/ADC/L1754adc.c **** 			GPDMA_WIDTH_HALFWORD, /*uint32_t TransferWidth;	< Transfer width - used for TransferType is GPDM
  27:./src/ADC/L1754adc.c **** 			0, /*uint32_t SrcMemAddr;	< Physical Source Address, used in case TransferType is chosen as
  28:./src/ADC/L1754adc.c **** 										 GPDMA_TRANSFERTYPE_M2M or GPDMA_TRANSFERTYPE_M2P */
  29:./src/ADC/L1754adc.c **** 			(uint32_t)&ADC_DMA_BUFF, /* uint32_t DstMemAddr;	< Physical Destination Address, used in case Tr
  30:./src/ADC/L1754adc.c **** 										 GPDMA_TRANSFERTYPE_M2M or GPDMA_TRANSFERTYPE_P2M */
  31:./src/ADC/L1754adc.c **** 			GPDMA_TRANSFERTYPE_P2M, /* uint32_t TransferType;	< Transfer Type, should be one of the followin
  32:./src/ADC/L1754adc.c **** 									- GPDMA_TRANSFERTYPE_M2M: Memory to memory - DMA control
  33:./src/ADC/L1754adc.c **** 									- GPDMA_TRANSFERTYPE_M2P: Memory to peripheral - DMA control
  34:./src/ADC/L1754adc.c **** 									- GPDMA_TRANSFERTYPE_P2M: Peripheral to memory - DMA control
  35:./src/ADC/L1754adc.c **** 									- GPDMA_TRANSFERTYPE_P2P: Source peripheral to destination peripheral - DMA control
  36:./src/ADC/L1754adc.c **** 									*/
  37:./src/ADC/L1754adc.c **** 			GPDMA_CONN_ADC, /*uint32_t SrcConn;		< Peripheral Source Connection type, used in case TransferT
  38:./src/ADC/L1754adc.c **** 									GPDMA_TRANSFERTYPE_P2M or GPDMA_TRANSFERTYPE_P2P, should be one of
  39:./src/ADC/L1754adc.c **** 									following:
  40:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_SSP0_Tx: SSP0, Tx
  41:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_SSP0_Rx: SSP0, Rx
  42:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_SSP1_Tx: SSP1, Tx
  43:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_SSP1_Rx: SSP1, Rx
  44:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_ADC: ADC
  45:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_I2S_Channel_0: I2S Channel 0
  46:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_I2S_Channel_1: I2S Channel 1
  47:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_DAC: DAC
  48:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART0_Tx_MAT0_0: UART0 Tx / MAT0.0
  49:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART0_Rx_MAT0_1: UART0 Rx / MAT0.1
  50:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART1_Tx_MAT1_0: UART1 Tx / MAT1.0
  51:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART1_Rx_MAT1_1: UART1 Rx / MAT1.1
  52:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART2_Tx_MAT2_0: UART2 Tx / MAT2.0
  53:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART2_Rx_MAT2_1: UART2 Rx / MAT2.1
  54:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART3_Tx_MAT3_0: UART3 Tx / MAT3.0
  55:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART3_Rx_MAT3_1: UART3 Rx / MAT3.1
  56:./src/ADC/L1754adc.c **** 									 */
  57:./src/ADC/L1754adc.c **** 			0, /*uint32_t DstConn;		< Peripheral Destination Connection type, used in case TransferType is c
  58:./src/ADC/L1754adc.c **** 									GPDMA_TRANSFERTYPE_M2P or GPDMA_TRANSFERTYPE_P2P, should be one of
  59:./src/ADC/L1754adc.c **** 									following:
  60:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_SSP0_Tx: SSP0, Tx
  61:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_SSP0_Rx: SSP0, Rx
  62:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_SSP1_Tx: SSP1, Tx
  63:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_SSP1_Rx: SSP1, Rx
  64:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_ADC: ADC
  65:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_I2S_Channel_0: I2S Channel 0
  66:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_I2S_Channel_1: I2S Channel 1
  67:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_DAC: DAC
  68:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART0_Tx_MAT0_0: UART0 Tx / MAT0.0
  69:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART0_Rx_MAT0_1: UART0 Rx / MAT0.1
  70:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART1_Tx_MAT1_0: UART1 Tx / MAT1.0
  71:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART1_Rx_MAT1_1: UART1 Rx / MAT1.1
  72:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART2_Tx_MAT2_0: UART2 Tx / MAT2.0
  73:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART2_Rx_MAT2_1: UART2 Rx / MAT2.1
  74:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART3_Tx_MAT3_0: UART3 Tx / MAT3.0
  75:./src/ADC/L1754adc.c **** 									 - GPDMA_CONN_UART3_Rx_MAT3_1: UART3 Rx / MAT3.1
  76:./src/ADC/L1754adc.c **** 									 */
  77:./src/ADC/L1754adc.c **** 			0 /* uint32_t DMALLI;		< Linker List Item structure data address
  78:./src/ADC/L1754adc.c **** 									if there's no Linker List, set as '0'
  79:./src/ADC/L1754adc.c **** 									*/
  80:./src/ADC/L1754adc.c **** 
  81:./src/ADC/L1754adc.c **** 	};
  82:./src/ADC/L1754adc.c **** 
  83:./src/ADC/L1754adc.c **** typedef enum
  84:./src/ADC/L1754adc.c **** 	{
  85:./src/ADC/L1754adc.c **** 	ADC_Res_1 	= 2,
  86:./src/ADC/L1754adc.c **** 	ADC_Res_2	= 5
  87:./src/ADC/L1754adc.c **** 	} ADC_e;
  88:./src/ADC/L1754adc.c **** 
  89:./src/ADC/L1754adc.c **** void my_ADC_Init(void)
  90:./src/ADC/L1754adc.c **** {
  27              		.loc 1 90 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 70B5     		push	{r4, r5, r6, lr}
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  91:./src/ADC/L1754adc.c **** 
  92:./src/ADC/L1754adc.c **** 	PINSEL_CFG_Type m_pin_sel[2]=	{
  37              		.loc 1 92 0
  38 0002 1E4A     		ldr	r2, .L2
  90:./src/ADC/L1754adc.c **** {
  39              		.loc 1 90 0
  40 0004 84B0     		sub	sp, sp, #16
  41              		.cfi_def_cfa_offset 32
  42              		.loc 1 92 0
  43 0006 5168     		ldr	r1, [r2, #4]	@ unaligned
  44 0008 1068     		ldr	r0, [r2]	@ unaligned
  45 000a 01AB     		add	r3, sp, #4
  46 000c 03C3     		stmia	r3!, {r0, r1}
  47 000e 1289     		ldrh	r2, [r2, #8]	@ unaligned
  48              	.LBB9:
  49              	.LBB10:
  50              		.file 2 "./Core/core_cm3.h"
   1:./Core/core_cm3.h **** /**************************************************************************//**
   2:./Core/core_cm3.h ****  * @file     core_cm3.h
   3:./Core/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:./Core/core_cm3.h ****  * @version  V2.01
   5:./Core/core_cm3.h ****  * @date     06. December 2010
   6:./Core/core_cm3.h ****  *
   7:./Core/core_cm3.h ****  * @note
   8:./Core/core_cm3.h ****  * Copyright (C) 2009-2010 ARM Limited. All rights reserved.
   9:./Core/core_cm3.h ****  *
  10:./Core/core_cm3.h ****  * @par
  11:./Core/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:./Core/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:./Core/core_cm3.h ****  * within development tools that are supporting such ARM based processors.
  14:./Core/core_cm3.h ****  *
  15:./Core/core_cm3.h ****  * @par
  16:./Core/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:./Core/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:./Core/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:./Core/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:./Core/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:./Core/core_cm3.h ****  *
  22:./Core/core_cm3.h ****  ******************************************************************************/
  23:./Core/core_cm3.h **** #if defined ( __ICCARM__ )
  24:./Core/core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:./Core/core_cm3.h **** #endif
  26:./Core/core_cm3.h **** 
  27:./Core/core_cm3.h **** #ifdef __cplusplus
  28:./Core/core_cm3.h ****  extern "C" {
  29:./Core/core_cm3.h **** #endif
  30:./Core/core_cm3.h **** 
  31:./Core/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:./Core/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:./Core/core_cm3.h **** 
  34:./Core/core_cm3.h **** /** @addtogroup CMSIS_core_LintCinfiguration CMSIS Core Lint Configuration
  35:./Core/core_cm3.h ****   List of Lint messages which will be suppressed and not shown:
  36:./Core/core_cm3.h ****     - not yet checked
  37:./Core/core_cm3.h ****   .
  38:./Core/core_cm3.h ****   Note:  To re-enable a Message, insert a space before 'lint' *
  39:./Core/core_cm3.h **** 
  40:./Core/core_cm3.h ****  */
  41:./Core/core_cm3.h **** 
  42:./Core/core_cm3.h **** 
  43:./Core/core_cm3.h **** /*******************************************************************************
  44:./Core/core_cm3.h ****  *                 CMSIS definitions
  45:./Core/core_cm3.h ****  ******************************************************************************/
  46:./Core/core_cm3.h **** /** @addtogroup CMSIS_core_definitions CMSIS Core Definitions
  47:./Core/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  48:./Core/core_cm3.h ****    - CMSIS version number
  49:./Core/core_cm3.h ****    - Cortex-M core
  50:./Core/core_cm3.h ****    - Cortex-M core Revision Number
  51:./Core/core_cm3.h ****   @{
  52:./Core/core_cm3.h ****  */
  53:./Core/core_cm3.h **** 
  54:./Core/core_cm3.h **** /*  CMSIS CM3 definitions */
  55:./Core/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  56:./Core/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                                       /*!<
  57:./Core/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  58:./Core/core_cm3.h **** 
  59:./Core/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  60:./Core/core_cm3.h **** 
  61:./Core/core_cm3.h **** 
  62:./Core/core_cm3.h **** #if defined ( __CC_ARM   )
  63:./Core/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  64:./Core/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  65:./Core/core_cm3.h **** 
  66:./Core/core_cm3.h **** #elif defined ( __ICCARM__ )
  67:./Core/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  68:./Core/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  69:./Core/core_cm3.h **** 
  70:./Core/core_cm3.h **** #elif defined   (  __GNUC__  )
  71:./Core/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  72:./Core/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  73:./Core/core_cm3.h **** 
  74:./Core/core_cm3.h **** #elif defined   (  __TASKING__  )
  75:./Core/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  76:./Core/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  77:./Core/core_cm3.h **** 
  78:./Core/core_cm3.h **** #endif
  79:./Core/core_cm3.h **** 
  80:./Core/core_cm3.h **** #include <stdint.h>                      /*!< standard types definitions                      */
  81:./Core/core_cm3.h **** #include "core_cmInstr.h"                /*!< Core Instruction Access                         */
  82:./Core/core_cm3.h **** #include "core_cmFunc.h"                 /*!< Core Function Access                            */
  83:./Core/core_cm3.h **** 
  84:./Core/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
  85:./Core/core_cm3.h **** 
  86:./Core/core_cm3.h **** 
  87:./Core/core_cm3.h **** #ifndef __CMSIS_GENERIC
  88:./Core/core_cm3.h **** 
  89:./Core/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
  90:./Core/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
  91:./Core/core_cm3.h **** 
  92:./Core/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
  93:./Core/core_cm3.h **** #ifdef __cplusplus
  94:./Core/core_cm3.h ****   #define     __I     volatile           /*!< defines 'read only' permissions                 */
  95:./Core/core_cm3.h **** #else
  96:./Core/core_cm3.h ****   #define     __I     volatile const     /*!< defines 'read only' permissions                 */
  97:./Core/core_cm3.h **** #endif
  98:./Core/core_cm3.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
  99:./Core/core_cm3.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 100:./Core/core_cm3.h **** 
 101:./Core/core_cm3.h **** /*@} end of group CMSIS_core_definitions */
 102:./Core/core_cm3.h **** 
 103:./Core/core_cm3.h **** 
 104:./Core/core_cm3.h **** 
 105:./Core/core_cm3.h **** /*******************************************************************************
 106:./Core/core_cm3.h ****  *                 Register Abstraction
 107:./Core/core_cm3.h ****  ******************************************************************************/
 108:./Core/core_cm3.h **** /** @addtogroup CMSIS_core_register CMSIS Core Register
 109:./Core/core_cm3.h ****   Core Register contain:
 110:./Core/core_cm3.h ****   - Core Register
 111:./Core/core_cm3.h ****   - Core NVIC Register
 112:./Core/core_cm3.h ****   - Core SCB Register
 113:./Core/core_cm3.h ****   - Core SysTick Register
 114:./Core/core_cm3.h ****   - Core Debug Register
 115:./Core/core_cm3.h ****   - Core MPU Register
 116:./Core/core_cm3.h **** */
 117:./Core/core_cm3.h **** 
 118:./Core/core_cm3.h **** /** \ingroup  CMSIS_core_register
 119:./Core/core_cm3.h ****     \defgroup CMSIS_CORE CMSIS Core
 120:./Core/core_cm3.h ****   Type definitions for the Cortex-M Core Registers
 121:./Core/core_cm3.h ****   @{
 122:./Core/core_cm3.h ****  */
 123:./Core/core_cm3.h **** 
 124:./Core/core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 125:./Core/core_cm3.h ****  */
 126:./Core/core_cm3.h **** typedef union
 127:./Core/core_cm3.h **** {
 128:./Core/core_cm3.h ****   struct
 129:./Core/core_cm3.h ****   {
 130:./Core/core_cm3.h **** #if (__CORTEX_M != 0x04)
 131:./Core/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 132:./Core/core_cm3.h **** #else
 133:./Core/core_cm3.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 134:./Core/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 135:./Core/core_cm3.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 136:./Core/core_cm3.h **** #endif
 137:./Core/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 138:./Core/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 139:./Core/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 140:./Core/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 141:./Core/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 142:./Core/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 143:./Core/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 144:./Core/core_cm3.h **** } APSR_Type;
 145:./Core/core_cm3.h **** 
 146:./Core/core_cm3.h **** 
 147:./Core/core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 148:./Core/core_cm3.h ****  */
 149:./Core/core_cm3.h **** typedef union
 150:./Core/core_cm3.h **** {
 151:./Core/core_cm3.h ****   struct
 152:./Core/core_cm3.h ****   {
 153:./Core/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 154:./Core/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 155:./Core/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 156:./Core/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 157:./Core/core_cm3.h **** } IPSR_Type;
 158:./Core/core_cm3.h **** 
 159:./Core/core_cm3.h **** 
 160:./Core/core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 161:./Core/core_cm3.h ****  */
 162:./Core/core_cm3.h **** typedef union
 163:./Core/core_cm3.h **** {
 164:./Core/core_cm3.h ****   struct
 165:./Core/core_cm3.h ****   {
 166:./Core/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 167:./Core/core_cm3.h **** #if (__CORTEX_M != 0x04)
 168:./Core/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 169:./Core/core_cm3.h **** #else
 170:./Core/core_cm3.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 171:./Core/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 172:./Core/core_cm3.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 173:./Core/core_cm3.h **** #endif
 174:./Core/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 175:./Core/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 176:./Core/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 177:./Core/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 178:./Core/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 179:./Core/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 180:./Core/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 181:./Core/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 182:./Core/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 183:./Core/core_cm3.h **** } xPSR_Type;
 184:./Core/core_cm3.h **** 
 185:./Core/core_cm3.h **** 
 186:./Core/core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 187:./Core/core_cm3.h ****  */
 188:./Core/core_cm3.h **** typedef union
 189:./Core/core_cm3.h **** {
 190:./Core/core_cm3.h ****   struct
 191:./Core/core_cm3.h ****   {
 192:./Core/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 193:./Core/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 194:./Core/core_cm3.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 195:./Core/core_cm3.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 196:./Core/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 197:./Core/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 198:./Core/core_cm3.h **** } CONTROL_Type;
 199:./Core/core_cm3.h **** 
 200:./Core/core_cm3.h **** /*@} end of group CMSIS_CORE */
 201:./Core/core_cm3.h **** 
 202:./Core/core_cm3.h **** 
 203:./Core/core_cm3.h **** /** \ingroup  CMSIS_core_register
 204:./Core/core_cm3.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 205:./Core/core_cm3.h ****   Type definitions for the Cortex-M NVIC Registers
 206:./Core/core_cm3.h ****   @{
 207:./Core/core_cm3.h ****  */
 208:./Core/core_cm3.h **** 
 209:./Core/core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 210:./Core/core_cm3.h ****  */
 211:./Core/core_cm3.h **** typedef struct
 212:./Core/core_cm3.h **** {
 213:./Core/core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 214:./Core/core_cm3.h ****        uint32_t RESERVED0[24];
 215:./Core/core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 216:./Core/core_cm3.h ****        uint32_t RSERVED1[24];
 217:./Core/core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 218:./Core/core_cm3.h ****        uint32_t RESERVED2[24];
 219:./Core/core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 220:./Core/core_cm3.h ****        uint32_t RESERVED3[24];
 221:./Core/core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 222:./Core/core_cm3.h ****        uint32_t RESERVED4[56];
 223:./Core/core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 224:./Core/core_cm3.h ****        uint32_t RESERVED5[644];
 225:./Core/core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 226:./Core/core_cm3.h **** }  NVIC_Type;
 227:./Core/core_cm3.h **** 
 228:./Core/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 229:./Core/core_cm3.h **** 
 230:./Core/core_cm3.h **** 
 231:./Core/core_cm3.h **** /** \ingroup  CMSIS_core_register
 232:./Core/core_cm3.h ****     \defgroup CMSIS_SCB CMSIS SCB
 233:./Core/core_cm3.h ****   Type definitions for the Cortex-M System Control Block Registers
 234:./Core/core_cm3.h ****   @{
 235:./Core/core_cm3.h ****  */
 236:./Core/core_cm3.h **** 
 237:./Core/core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 238:./Core/core_cm3.h ****  */
 239:./Core/core_cm3.h **** typedef struct
 240:./Core/core_cm3.h **** {
 241:./Core/core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPU ID Base Register            
 242:./Core/core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control State Register
 243:./Core/core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 244:./Core/core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt / Reset Co
 245:./Core/core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 246:./Core/core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 247:./Core/core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 248:./Core/core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 249:./Core/core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 250:./Core/core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  Hard Fault Status Register      
 251:./Core/core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 252:./Core/core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  Mem Manage Address Register     
 253:./Core/core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  Bus Fault Address Register      
 254:./Core/core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 255:./Core/core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 256:./Core/core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 257:./Core/core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 258:./Core/core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 259:./Core/core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  ISA Feature Register            
 260:./Core/core_cm3.h **** } SCB_Type;
 261:./Core/core_cm3.h **** 
 262:./Core/core_cm3.h **** /* SCB CPUID Register Definitions */
 263:./Core/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 264:./Core/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 265:./Core/core_cm3.h **** 
 266:./Core/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 267:./Core/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 268:./Core/core_cm3.h **** 
 269:./Core/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 270:./Core/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 271:./Core/core_cm3.h **** 
 272:./Core/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 273:./Core/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 274:./Core/core_cm3.h **** 
 275:./Core/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 276:./Core/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 277:./Core/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 278:./Core/core_cm3.h **** 
 279:./Core/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 280:./Core/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 281:./Core/core_cm3.h **** 
 282:./Core/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 283:./Core/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 284:./Core/core_cm3.h **** 
 285:./Core/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 286:./Core/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 287:./Core/core_cm3.h **** 
 288:./Core/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 289:./Core/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 290:./Core/core_cm3.h **** 
 291:./Core/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 292:./Core/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 293:./Core/core_cm3.h **** 
 294:./Core/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 295:./Core/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 296:./Core/core_cm3.h **** 
 297:./Core/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 298:./Core/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 299:./Core/core_cm3.h **** 
 300:./Core/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 301:./Core/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 302:./Core/core_cm3.h **** 
 303:./Core/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 304:./Core/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 305:./Core/core_cm3.h **** 
 306:./Core/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 307:./Core/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 308:./Core/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 309:./Core/core_cm3.h **** 
 310:./Core/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 311:./Core/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 312:./Core/core_cm3.h **** 
 313:./Core/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 314:./Core/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 315:./Core/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 316:./Core/core_cm3.h **** 
 317:./Core/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 318:./Core/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 319:./Core/core_cm3.h **** 
 320:./Core/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 321:./Core/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 322:./Core/core_cm3.h **** 
 323:./Core/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 324:./Core/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 325:./Core/core_cm3.h **** 
 326:./Core/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 327:./Core/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 328:./Core/core_cm3.h **** 
 329:./Core/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 330:./Core/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 331:./Core/core_cm3.h **** 
 332:./Core/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 333:./Core/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 334:./Core/core_cm3.h **** 
 335:./Core/core_cm3.h **** /* SCB System Control Register Definitions */
 336:./Core/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 337:./Core/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 338:./Core/core_cm3.h **** 
 339:./Core/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 340:./Core/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 341:./Core/core_cm3.h **** 
 342:./Core/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 343:./Core/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 344:./Core/core_cm3.h **** 
 345:./Core/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 346:./Core/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 347:./Core/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 348:./Core/core_cm3.h **** 
 349:./Core/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 350:./Core/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 351:./Core/core_cm3.h **** 
 352:./Core/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 353:./Core/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 354:./Core/core_cm3.h **** 
 355:./Core/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 356:./Core/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 357:./Core/core_cm3.h **** 
 358:./Core/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 359:./Core/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 360:./Core/core_cm3.h **** 
 361:./Core/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 362:./Core/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 363:./Core/core_cm3.h **** 
 364:./Core/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 365:./Core/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 366:./Core/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 367:./Core/core_cm3.h **** 
 368:./Core/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 369:./Core/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 370:./Core/core_cm3.h **** 
 371:./Core/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 372:./Core/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 373:./Core/core_cm3.h **** 
 374:./Core/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 375:./Core/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 376:./Core/core_cm3.h **** 
 377:./Core/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 378:./Core/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 379:./Core/core_cm3.h **** 
 380:./Core/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 381:./Core/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 382:./Core/core_cm3.h **** 
 383:./Core/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 384:./Core/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 385:./Core/core_cm3.h **** 
 386:./Core/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 387:./Core/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 388:./Core/core_cm3.h **** 
 389:./Core/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 390:./Core/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 391:./Core/core_cm3.h **** 
 392:./Core/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 393:./Core/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 394:./Core/core_cm3.h **** 
 395:./Core/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 396:./Core/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 397:./Core/core_cm3.h **** 
 398:./Core/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 399:./Core/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 400:./Core/core_cm3.h **** 
 401:./Core/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 402:./Core/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 403:./Core/core_cm3.h **** 
 404:./Core/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 405:./Core/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 406:./Core/core_cm3.h **** 
 407:./Core/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 408:./Core/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 409:./Core/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 410:./Core/core_cm3.h **** 
 411:./Core/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 412:./Core/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 413:./Core/core_cm3.h **** 
 414:./Core/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 415:./Core/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 416:./Core/core_cm3.h **** 
 417:./Core/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 418:./Core/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 419:./Core/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 420:./Core/core_cm3.h **** 
 421:./Core/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 422:./Core/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 423:./Core/core_cm3.h **** 
 424:./Core/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 425:./Core/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 426:./Core/core_cm3.h **** 
 427:./Core/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 428:./Core/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 429:./Core/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 430:./Core/core_cm3.h **** 
 431:./Core/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 432:./Core/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 433:./Core/core_cm3.h **** 
 434:./Core/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 435:./Core/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 436:./Core/core_cm3.h **** 
 437:./Core/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 438:./Core/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 439:./Core/core_cm3.h **** 
 440:./Core/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 441:./Core/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 442:./Core/core_cm3.h **** 
 443:./Core/core_cm3.h **** /*@} end of group CMSIS_SCB */
 444:./Core/core_cm3.h **** 
 445:./Core/core_cm3.h **** 
 446:./Core/core_cm3.h **** /** \ingroup  CMSIS_core_register
 447:./Core/core_cm3.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 448:./Core/core_cm3.h ****   Type definitions for the Cortex-M System Timer Registers
 449:./Core/core_cm3.h ****   @{
 450:./Core/core_cm3.h ****  */
 451:./Core/core_cm3.h **** 
 452:./Core/core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 453:./Core/core_cm3.h ****  */
 454:./Core/core_cm3.h **** typedef struct
 455:./Core/core_cm3.h **** {
 456:./Core/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 457:./Core/core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 458:./Core/core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 459:./Core/core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 460:./Core/core_cm3.h **** } SysTick_Type;
 461:./Core/core_cm3.h **** 
 462:./Core/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 463:./Core/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 464:./Core/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 465:./Core/core_cm3.h **** 
 466:./Core/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 467:./Core/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 468:./Core/core_cm3.h **** 
 469:./Core/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 470:./Core/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 471:./Core/core_cm3.h **** 
 472:./Core/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 473:./Core/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 474:./Core/core_cm3.h **** 
 475:./Core/core_cm3.h **** /* SysTick Reload Register Definitions */
 476:./Core/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 477:./Core/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 478:./Core/core_cm3.h **** 
 479:./Core/core_cm3.h **** /* SysTick Current Register Definitions */
 480:./Core/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 481:./Core/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 482:./Core/core_cm3.h **** 
 483:./Core/core_cm3.h **** /* SysTick Calibration Register Definitions */
 484:./Core/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 485:./Core/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 486:./Core/core_cm3.h **** 
 487:./Core/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 488:./Core/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 489:./Core/core_cm3.h **** 
 490:./Core/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 491:./Core/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 492:./Core/core_cm3.h **** 
 493:./Core/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 494:./Core/core_cm3.h **** 
 495:./Core/core_cm3.h **** 
 496:./Core/core_cm3.h **** /** \ingroup  CMSIS_core_register
 497:./Core/core_cm3.h ****     \defgroup CMSIS_ITM CMSIS ITM
 498:./Core/core_cm3.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 499:./Core/core_cm3.h ****   @{
 500:./Core/core_cm3.h ****  */
 501:./Core/core_cm3.h **** 
 502:./Core/core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 503:./Core/core_cm3.h ****  */
 504:./Core/core_cm3.h **** typedef struct
 505:./Core/core_cm3.h **** {
 506:./Core/core_cm3.h ****   __O  union
 507:./Core/core_cm3.h ****   {
 508:./Core/core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 509:./Core/core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 510:./Core/core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 511:./Core/core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 512:./Core/core_cm3.h ****        uint32_t RESERVED0[864];
 513:./Core/core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset:       (R/W)  ITM Trace Enable Register       
 514:./Core/core_cm3.h ****        uint32_t RESERVED1[15];
 515:./Core/core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset:       (R/W)  ITM Trace Privilege Register    
 516:./Core/core_cm3.h ****        uint32_t RESERVED2[15];
 517:./Core/core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset:       (R/W)  ITM Trace Control Register      
 518:./Core/core_cm3.h ****        uint32_t RESERVED3[29];
 519:./Core/core_cm3.h ****   __IO uint32_t IWR;                     /*!< Offset:       (R/W)  ITM Integration Write Register  
 520:./Core/core_cm3.h ****   __IO uint32_t IRR;                     /*!< Offset:       (R/W)  ITM Integration Read Register   
 521:./Core/core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset:       (R/W)  ITM Integration Mode Control Reg
 522:./Core/core_cm3.h ****        uint32_t RESERVED4[43];
 523:./Core/core_cm3.h ****   __IO uint32_t LAR;                     /*!< Offset:       (R/W)  ITM Lock Access Register        
 524:./Core/core_cm3.h ****   __IO uint32_t LSR;                     /*!< Offset:       (R/W)  ITM Lock Status Register        
 525:./Core/core_cm3.h ****        uint32_t RESERVED5[6];
 526:./Core/core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 527:./Core/core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 528:./Core/core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 529:./Core/core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 530:./Core/core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 531:./Core/core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 532:./Core/core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 533:./Core/core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 534:./Core/core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 535:./Core/core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 536:./Core/core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 537:./Core/core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 538:./Core/core_cm3.h **** } ITM_Type;
 539:./Core/core_cm3.h **** 
 540:./Core/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 541:./Core/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 542:./Core/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 543:./Core/core_cm3.h **** 
 544:./Core/core_cm3.h **** /* ITM Trace Control Register Definitions */
 545:./Core/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 546:./Core/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 547:./Core/core_cm3.h **** 
 548:./Core/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 549:./Core/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7FUL << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 550:./Core/core_cm3.h **** 
 551:./Core/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 552:./Core/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 553:./Core/core_cm3.h **** 
 554:./Core/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 555:./Core/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 556:./Core/core_cm3.h **** 
 557:./Core/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 558:./Core/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 559:./Core/core_cm3.h **** 
 560:./Core/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 561:./Core/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 562:./Core/core_cm3.h **** 
 563:./Core/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 564:./Core/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 565:./Core/core_cm3.h **** 
 566:./Core/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 567:./Core/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 568:./Core/core_cm3.h **** 
 569:./Core/core_cm3.h **** /* ITM Integration Write Register Definitions */
 570:./Core/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 571:./Core/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 572:./Core/core_cm3.h **** 
 573:./Core/core_cm3.h **** /* ITM Integration Read Register Definitions */
 574:./Core/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 575:./Core/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 576:./Core/core_cm3.h **** 
 577:./Core/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 578:./Core/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 579:./Core/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 580:./Core/core_cm3.h **** 
 581:./Core/core_cm3.h **** /* ITM Lock Status Register Definitions */
 582:./Core/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 583:./Core/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 584:./Core/core_cm3.h **** 
 585:./Core/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 586:./Core/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 587:./Core/core_cm3.h **** 
 588:./Core/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 589:./Core/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 590:./Core/core_cm3.h **** 
 591:./Core/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 592:./Core/core_cm3.h **** 
 593:./Core/core_cm3.h **** 
 594:./Core/core_cm3.h **** /** \ingroup  CMSIS_core_register
 595:./Core/core_cm3.h ****     \defgroup CMSIS_InterruptType CMSIS Interrupt Type
 596:./Core/core_cm3.h ****   Type definitions for the Cortex-M Interrupt Type Register
 597:./Core/core_cm3.h ****   @{
 598:./Core/core_cm3.h ****  */
 599:./Core/core_cm3.h **** 
 600:./Core/core_cm3.h **** /** \brief  Structure type to access the Interrupt Type Register.
 601:./Core/core_cm3.h ****  */
 602:./Core/core_cm3.h **** typedef struct
 603:./Core/core_cm3.h **** {
 604:./Core/core_cm3.h ****        uint32_t RESERVED0;
 605:./Core/core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Control Type Register 
 606:./Core/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 607:./Core/core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 608:./Core/core_cm3.h **** #else
 609:./Core/core_cm3.h ****        uint32_t RESERVED1;
 610:./Core/core_cm3.h **** #endif
 611:./Core/core_cm3.h **** } InterruptType_Type;
 612:./Core/core_cm3.h **** 
 613:./Core/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 614:./Core/core_cm3.h **** #define IntType_ICTR_INTLINESNUM_Pos  0                                                   /*!< Inte
 615:./Core/core_cm3.h **** #define IntType_ICTR_INTLINESNUM_Msk (0x1FUL << IntType_ICTR_INTLINESNUM_Pos)             /*!< Inte
 616:./Core/core_cm3.h **** 
 617:./Core/core_cm3.h **** /* Auxiliary Control Register Definitions */
 618:./Core/core_cm3.h **** #define IntType_ACTLR_DISFOLD_Pos     2                                                   /*!< Inte
 619:./Core/core_cm3.h **** #define IntType_ACTLR_DISFOLD_Msk    (1UL << IntType_ACTLR_DISFOLD_Pos)                   /*!< Inte
 620:./Core/core_cm3.h **** 
 621:./Core/core_cm3.h **** #define IntType_ACTLR_DISDEFWBUF_Pos  1                                                   /*!< Inte
 622:./Core/core_cm3.h **** #define IntType_ACTLR_DISDEFWBUF_Msk (1UL << IntType_ACTLR_DISDEFWBUF_Pos)                /*!< Inte
 623:./Core/core_cm3.h **** 
 624:./Core/core_cm3.h **** #define IntType_ACTLR_DISMCYCINT_Pos  0                                                   /*!< Inte
 625:./Core/core_cm3.h **** #define IntType_ACTLR_DISMCYCINT_Msk (1UL << IntType_ACTLR_DISMCYCINT_Pos)                /*!< Inte
 626:./Core/core_cm3.h **** 
 627:./Core/core_cm3.h **** /*@}*/ /* end of group CMSIS_InterruptType */
 628:./Core/core_cm3.h **** 
 629:./Core/core_cm3.h **** 
 630:./Core/core_cm3.h **** #if (__MPU_PRESENT == 1)
 631:./Core/core_cm3.h **** /** \ingroup  CMSIS_core_register
 632:./Core/core_cm3.h ****     \defgroup CMSIS_MPU CMSIS MPU
 633:./Core/core_cm3.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 634:./Core/core_cm3.h ****   @{
 635:./Core/core_cm3.h ****  */
 636:./Core/core_cm3.h **** 
 637:./Core/core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 638:./Core/core_cm3.h ****  */
 639:./Core/core_cm3.h **** typedef struct
 640:./Core/core_cm3.h **** {
 641:./Core/core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 642:./Core/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 643:./Core/core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 644:./Core/core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 645:./Core/core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 646:./Core/core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 647:./Core/core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 648:./Core/core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 649:./Core/core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 650:./Core/core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 651:./Core/core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 652:./Core/core_cm3.h **** } MPU_Type;
 653:./Core/core_cm3.h **** 
 654:./Core/core_cm3.h **** /* MPU Type Register */
 655:./Core/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 656:./Core/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 657:./Core/core_cm3.h **** 
 658:./Core/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 659:./Core/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 660:./Core/core_cm3.h **** 
 661:./Core/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 662:./Core/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 663:./Core/core_cm3.h **** 
 664:./Core/core_cm3.h **** /* MPU Control Register */
 665:./Core/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 666:./Core/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 667:./Core/core_cm3.h **** 
 668:./Core/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 669:./Core/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 670:./Core/core_cm3.h **** 
 671:./Core/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 672:./Core/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 673:./Core/core_cm3.h **** 
 674:./Core/core_cm3.h **** /* MPU Region Number Register */
 675:./Core/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 676:./Core/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 677:./Core/core_cm3.h **** 
 678:./Core/core_cm3.h **** /* MPU Region Base Address Register */
 679:./Core/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 680:./Core/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 681:./Core/core_cm3.h **** 
 682:./Core/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 683:./Core/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 684:./Core/core_cm3.h **** 
 685:./Core/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 686:./Core/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 687:./Core/core_cm3.h **** 
 688:./Core/core_cm3.h **** /* MPU Region Attribute and Size Register */
 689:./Core/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 690:./Core/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 691:./Core/core_cm3.h **** 
 692:./Core/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 693:./Core/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7UL << MPU_RASR_AP_Pos)                       /*!< MPU 
 694:./Core/core_cm3.h **** 
 695:./Core/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 696:./Core/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7UL << MPU_RASR_TEX_Pos)                      /*!< MPU 
 697:./Core/core_cm3.h **** 
 698:./Core/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 699:./Core/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 700:./Core/core_cm3.h **** 
 701:./Core/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 702:./Core/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 703:./Core/core_cm3.h **** 
 704:./Core/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 705:./Core/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 706:./Core/core_cm3.h **** 
 707:./Core/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 708:./Core/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 709:./Core/core_cm3.h **** 
 710:./Core/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 711:./Core/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 712:./Core/core_cm3.h **** 
 713:./Core/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 714:./Core/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1UL << MPU_RASR_ENA_Pos)                   /*!< MPU 
 715:./Core/core_cm3.h **** 
 716:./Core/core_cm3.h **** /*@} end of group CMSIS_MPU */
 717:./Core/core_cm3.h **** #endif
 718:./Core/core_cm3.h **** 
 719:./Core/core_cm3.h **** 
 720:./Core/core_cm3.h **** /** \ingroup  CMSIS_core_register
 721:./Core/core_cm3.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 722:./Core/core_cm3.h ****   Type definitions for the Cortex-M Core Debug Registers
 723:./Core/core_cm3.h ****   @{
 724:./Core/core_cm3.h ****  */
 725:./Core/core_cm3.h **** 
 726:./Core/core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 727:./Core/core_cm3.h ****  */
 728:./Core/core_cm3.h **** typedef struct
 729:./Core/core_cm3.h **** {
 730:./Core/core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 731:./Core/core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 732:./Core/core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 733:./Core/core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 734:./Core/core_cm3.h **** } CoreDebug_Type;
 735:./Core/core_cm3.h **** 
 736:./Core/core_cm3.h **** /* Debug Halting Control and Status Register */
 737:./Core/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 738:./Core/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 739:./Core/core_cm3.h **** 
 740:./Core/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 741:./Core/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 742:./Core/core_cm3.h **** 
 743:./Core/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 744:./Core/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 745:./Core/core_cm3.h **** 
 746:./Core/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 747:./Core/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 748:./Core/core_cm3.h **** 
 749:./Core/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 750:./Core/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 751:./Core/core_cm3.h **** 
 752:./Core/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 753:./Core/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 754:./Core/core_cm3.h **** 
 755:./Core/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 756:./Core/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 757:./Core/core_cm3.h **** 
 758:./Core/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 759:./Core/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 760:./Core/core_cm3.h **** 
 761:./Core/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 762:./Core/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 763:./Core/core_cm3.h **** 
 764:./Core/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 765:./Core/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 766:./Core/core_cm3.h **** 
 767:./Core/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 768:./Core/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 769:./Core/core_cm3.h **** 
 770:./Core/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 771:./Core/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 772:./Core/core_cm3.h **** 
 773:./Core/core_cm3.h **** /* Debug Core Register Selector Register */
 774:./Core/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 775:./Core/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 776:./Core/core_cm3.h **** 
 777:./Core/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 778:./Core/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 779:./Core/core_cm3.h **** 
 780:./Core/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 781:./Core/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 782:./Core/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 783:./Core/core_cm3.h **** 
 784:./Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 785:./Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 786:./Core/core_cm3.h **** 
 787:./Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 788:./Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 789:./Core/core_cm3.h **** 
 790:./Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 791:./Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 792:./Core/core_cm3.h **** 
 793:./Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 794:./Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 795:./Core/core_cm3.h **** 
 796:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 797:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 798:./Core/core_cm3.h **** 
 799:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 800:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 801:./Core/core_cm3.h **** 
 802:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 803:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 804:./Core/core_cm3.h **** 
 805:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 806:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 807:./Core/core_cm3.h **** 
 808:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 809:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 810:./Core/core_cm3.h **** 
 811:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 812:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 813:./Core/core_cm3.h **** 
 814:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 815:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 816:./Core/core_cm3.h **** 
 817:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 818:./Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 819:./Core/core_cm3.h **** 
 820:./Core/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
 821:./Core/core_cm3.h **** 
 822:./Core/core_cm3.h **** 
 823:./Core/core_cm3.h **** /** \ingroup  CMSIS_core_register
 824:./Core/core_cm3.h ****   @{
 825:./Core/core_cm3.h ****  */
 826:./Core/core_cm3.h **** 
 827:./Core/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 828:./Core/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 829:./Core/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 830:./Core/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 831:./Core/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 832:./Core/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 833:./Core/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 834:./Core/core_cm3.h **** 
 835:./Core/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 836:./Core/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 837:./Core/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 838:./Core/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 839:./Core/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 840:./Core/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 841:./Core/core_cm3.h **** 
 842:./Core/core_cm3.h **** #if (__MPU_PRESENT == 1)
 843:./Core/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 844:./Core/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 845:./Core/core_cm3.h **** #endif
 846:./Core/core_cm3.h **** 
 847:./Core/core_cm3.h **** /*@} */
 848:./Core/core_cm3.h **** 
 849:./Core/core_cm3.h **** 
 850:./Core/core_cm3.h **** 
 851:./Core/core_cm3.h **** /*******************************************************************************
 852:./Core/core_cm3.h ****  *                Hardware Abstraction Layer
 853:./Core/core_cm3.h ****  ******************************************************************************/
 854:./Core/core_cm3.h **** /** \addtogroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
 855:./Core/core_cm3.h ****   Core Function Interface contains:
 856:./Core/core_cm3.h ****   - Core NVIC Functions
 857:./Core/core_cm3.h ****   - Core SysTick Functions
 858:./Core/core_cm3.h ****   - Core Debug Functions
 859:./Core/core_cm3.h ****   - Core Register Access Functions
 860:./Core/core_cm3.h **** */
 861:./Core/core_cm3.h **** 
 862:./Core/core_cm3.h **** 
 863:./Core/core_cm3.h **** 
 864:./Core/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
 865:./Core/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 866:./Core/core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
 867:./Core/core_cm3.h ****   @{
 868:./Core/core_cm3.h ****  */
 869:./Core/core_cm3.h **** /** @addtogroup CMSIS_Core_NVICFunctions
 870:./Core/core_cm3.h ****  * @{
 871:./Core/core_cm3.h ****  */
 872:./Core/core_cm3.h **** /** \brief  Set Priority Grouping
 873:./Core/core_cm3.h **** 
 874:./Core/core_cm3.h ****   This function sets the priority grouping field using the required unlock sequence.
 875:./Core/core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
 876:./Core/core_cm3.h ****   Only values from 0..7 are used.
 877:./Core/core_cm3.h ****   In case of a conflict between priority grouping and available
 878:./Core/core_cm3.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
 879:./Core/core_cm3.h **** 
 880:./Core/core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field
 881:./Core/core_cm3.h ****  */
 882:./Core/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 883:./Core/core_cm3.h **** {
 884:./Core/core_cm3.h ****   uint32_t reg_value;
 885:./Core/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
 886:./Core/core_cm3.h **** 
 887:./Core/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
 888:./Core/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
 889:./Core/core_cm3.h ****   reg_value  =  (reg_value                       |
 890:./Core/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 891:./Core/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
 892:./Core/core_cm3.h ****   SCB->AIRCR =  reg_value;
 893:./Core/core_cm3.h **** }
 894:./Core/core_cm3.h **** 
 895:./Core/core_cm3.h **** 
 896:./Core/core_cm3.h **** /** \brief  Get Priority Grouping
 897:./Core/core_cm3.h **** 
 898:./Core/core_cm3.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
 899:./Core/core_cm3.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
 900:./Core/core_cm3.h **** 
 901:./Core/core_cm3.h ****     \return                Priority grouping field
 902:./Core/core_cm3.h ****  */
 903:./Core/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
 904:./Core/core_cm3.h **** {
 905:./Core/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
 906:./Core/core_cm3.h **** }
 907:./Core/core_cm3.h **** 
 908:./Core/core_cm3.h **** 
 909:./Core/core_cm3.h **** /** \brief  Enable External Interrupt
 910:./Core/core_cm3.h **** 
 911:./Core/core_cm3.h ****     This function enables a device specific interupt in the NVIC interrupt controller.
 912:./Core/core_cm3.h ****     The interrupt number cannot be a negative value.
 913:./Core/core_cm3.h **** 
 914:./Core/core_cm3.h ****     \param [in]      IRQn  Number of the external interrupt to enable
 915:./Core/core_cm3.h ****  */
 916:./Core/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 917:./Core/core_cm3.h **** {
 918:./Core/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 919:./Core/core_cm3.h **** }
 920:./Core/core_cm3.h **** 
 921:./Core/core_cm3.h **** 
 922:./Core/core_cm3.h **** /** \brief  Disable External Interrupt
 923:./Core/core_cm3.h **** 
 924:./Core/core_cm3.h ****     This function disables a device specific interupt in the NVIC interrupt controller.
 925:./Core/core_cm3.h ****     The interrupt number cannot be a negative value.
 926:./Core/core_cm3.h **** 
 927:./Core/core_cm3.h ****     \param [in]      IRQn  Number of the external interrupt to disable
 928:./Core/core_cm3.h ****  */
 929:./Core/core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 930:./Core/core_cm3.h **** {
 931:./Core/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  51              		.loc 2 931 0
  52 0010 1B4D     		ldr	r5, .L2+4
  53              	.LBE10:
  54              	.LBE9:
  55              	.LBB13:
  93:./src/ADC/L1754adc.c **** 	{PINSEL_PORT_0, PINSEL_PIN_25, PINSEL_FUNC_1, PINSEL_PINMODE_TRISTATE, 	PINSEL_PINMODE_NORMAL },//
  94:./src/ADC/L1754adc.c **** 	{PINSEL_PORT_1, PINSEL_PIN_31, PINSEL_FUNC_3, PINSEL_PINMODE_TRISTATE, PINSEL_PINMODE_NORMAL }  //
  95:./src/ADC/L1754adc.c **** 	};
  96:./src/ADC/L1754adc.c **** 
  97:./src/ADC/L1754adc.c **** 	for(U8 i = 0; i < 2; i++)
  98:./src/ADC/L1754adc.c **** 	{
  99:./src/ADC/L1754adc.c **** 		PINSEL_ConfigPin(&m_pin_sel[i]);
  56              		.loc 1 99 0
  57 0012 01A8     		add	r0, sp, #4
  58              	.LBE13:
  92:./src/ADC/L1754adc.c **** 	PINSEL_CFG_Type m_pin_sel[2]=	{
  59              		.loc 1 92 0
  60 0014 1A80     		strh	r2, [r3]	@ unaligned
  61              	.LVL0:
  62              	.LBB14:
  63              	.LBB11:
  64              		.loc 2 931 0
  65 0016 4FF48006 		mov	r6, #4194304
  66              	.LBE11:
  67              	.LBE14:
  68              	.LBB15:
  69              		.loc 1 99 0
  70 001a FFF7FEFF 		bl	PINSEL_ConfigPin
  71              	.LVL1:
  72 001e 0DF10900 		add	r0, sp, #9
  73 0022 FFF7FEFF 		bl	PINSEL_ConfigPin
  74              	.LVL2:
  75              	.LBE15:
  76              	.LBB16:
  77              	.LBB12:
  78              		.loc 2 931 0
  79 0026 C5F88060 		str	r6, [r5, #128]
  80              	.LBE12:
  81              	.LBE16:
 100:./src/ADC/L1754adc.c **** 	}
 101:./src/ADC/L1754adc.c **** 
 102:./src/ADC/L1754adc.c **** 
 103:./src/ADC/L1754adc.c **** 	uint32_t tmp;
 104:./src/ADC/L1754adc.c **** 	NVIC_DisableIRQ(ADC_IRQn);
 105:./src/ADC/L1754adc.c **** 	// Turn on power and clock
 106:./src/ADC/L1754adc.c **** 	CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCAD, ENABLE);
  82              		.loc 1 106 0
  83 002a 4FF48050 		mov	r0, #4096
  84 002e 0121     		movs	r1, #1
  85 0030 FFF7FEFF 		bl	CLKPWR_ConfigPPWR
  86              	.LVL3:
 107:./src/ADC/L1754adc.c **** 
 108:./src/ADC/L1754adc.c **** 	LPC_ADC->ADCR = 0;
  87              		.loc 1 108 0
  88 0034 134C     		ldr	r4, .L2+8
 109:./src/ADC/L1754adc.c **** 	//Enable PDN bit
 110:./src/ADC/L1754adc.c **** 	tmp = ADC_CR_PDN;
 111:./src/ADC/L1754adc.c **** 	// Set clock frequency
 112:./src/ADC/L1754adc.c **** //	temp = 0;
 113:./src/ADC/L1754adc.c **** 	tmp |=  ADC_CR_CLKDIV(1);
 114:./src/ADC/L1754adc.c **** 
 115:./src/ADC/L1754adc.c **** 	LPC_ADC->ADCR = tmp;
  89              		.loc 1 115 0
  90 0036 144A     		ldr	r2, .L2+12
 108:./src/ADC/L1754adc.c **** 	LPC_ADC->ADCR = 0;
  91              		.loc 1 108 0
  92 0038 0023     		movs	r3, #0
  93 003a 2360     		str	r3, [r4]
  94              	.LVL4:
 116:./src/ADC/L1754adc.c **** 
 117:./src/ADC/L1754adc.c **** 	LPC_ADC->ADINTEN = 0;
 118:./src/ADC/L1754adc.c **** 
 119:./src/ADC/L1754adc.c **** 	ADC_IntConfig(LPC_ADC, ADC_ADINTEN5 ,ENABLE); //   
  95              		.loc 1 119 0
  96 003c 2046     		mov	r0, r4
 115:./src/ADC/L1754adc.c **** 	LPC_ADC->ADCR = tmp;
  97              		.loc 1 115 0
  98 003e 2260     		str	r2, [r4]
  99              		.loc 1 119 0
 100 0040 0521     		movs	r1, #5
 117:./src/ADC/L1754adc.c **** 	LPC_ADC->ADINTEN = 0;
 101              		.loc 1 117 0
 102 0042 E360     		str	r3, [r4, #12]
 103              		.loc 1 119 0
 104 0044 0122     		movs	r2, #1
 105 0046 FFF7FEFF 		bl	ADC_IntConfig
 106              	.LVL5:
 120:./src/ADC/L1754adc.c **** 	//ADC_IntConfig(LPC_ADC, ADC_ADINTEN5 ,ENABLE); // 
 121:./src/ADC/L1754adc.c **** 	ADC_IntConfig(LPC_ADC, ADC_ADINTEN2 ,ENABLE); //   
 107              		.loc 1 121 0
 108 004a 2046     		mov	r0, r4
 109 004c 0221     		movs	r1, #2
 110 004e 0122     		movs	r2, #1
 111 0050 FFF7FEFF 		bl	ADC_IntConfig
 112              	.LVL6:
 122:./src/ADC/L1754adc.c **** 
 123:./src/ADC/L1754adc.c **** 	ADC_ChannelCmd(LPC_ADC, ADC_Res_1, ENABLE);
 113              		.loc 1 123 0
 114 0054 2046     		mov	r0, r4
 115 0056 0221     		movs	r1, #2
 116 0058 0122     		movs	r2, #1
 117 005a FFF7FEFF 		bl	ADC_ChannelCmd
 118              	.LVL7:
 124:./src/ADC/L1754adc.c **** 	ADC_ChannelCmd(LPC_ADC, ADC_Res_2, ENABLE);
 119              		.loc 1 124 0
 120 005e 2046     		mov	r0, r4
 121 0060 0122     		movs	r2, #1
 122 0062 0521     		movs	r1, #5
 123 0064 FFF7FEFF 		bl	ADC_ChannelCmd
 124              	.LVL8:
 125              	.LBB17:
 126              	.LBB18:
 932:./Core/core_cm3.h **** }
 933:./Core/core_cm3.h **** 
 934:./Core/core_cm3.h **** 
 935:./Core/core_cm3.h **** /** \brief  Get Pending Interrupt
 936:./Core/core_cm3.h **** 
 937:./Core/core_cm3.h ****     This function reads the pending register in the NVIC and returns the pending bit
 938:./Core/core_cm3.h ****     for the specified interrupt.
 939:./Core/core_cm3.h **** 
 940:./Core/core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for get pending
 941:./Core/core_cm3.h ****     \return             0  Interrupt status is not pending
 942:./Core/core_cm3.h ****     \return             1  Interrupt status is pending
 943:./Core/core_cm3.h ****  */
 944:./Core/core_cm3.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
 945:./Core/core_cm3.h **** {
 946:./Core/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
 947:./Core/core_cm3.h **** }
 948:./Core/core_cm3.h **** 
 949:./Core/core_cm3.h **** 
 950:./Core/core_cm3.h **** /** \brief  Set Pending Interrupt
 951:./Core/core_cm3.h **** 
 952:./Core/core_cm3.h ****     This function sets the pending bit for the specified interrupt.
 953:./Core/core_cm3.h ****     The interrupt number cannot be a negative value.
 954:./Core/core_cm3.h **** 
 955:./Core/core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for set pending
 956:./Core/core_cm3.h ****  */
 957:./Core/core_cm3.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
 958:./Core/core_cm3.h **** {
 959:./Core/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
 960:./Core/core_cm3.h **** }
 961:./Core/core_cm3.h **** 
 962:./Core/core_cm3.h **** 
 963:./Core/core_cm3.h **** /** \brief  Clear Pending Interrupt
 964:./Core/core_cm3.h **** 
 965:./Core/core_cm3.h ****     This function clears the pending bit for the specified interrupt.
 966:./Core/core_cm3.h ****     The interrupt number cannot be a negative value.
 967:./Core/core_cm3.h **** 
 968:./Core/core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for clear pending
 969:./Core/core_cm3.h ****  */
 970:./Core/core_cm3.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 971:./Core/core_cm3.h **** {
 972:./Core/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
 973:./Core/core_cm3.h **** }
 974:./Core/core_cm3.h **** 
 975:./Core/core_cm3.h **** 
 976:./Core/core_cm3.h **** /** \brief  Get Active Interrupt
 977:./Core/core_cm3.h **** 
 978:./Core/core_cm3.h ****     This function reads the active register in NVIC and returns the active bit.
 979:./Core/core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for get active
 980:./Core/core_cm3.h ****     \return             0  Interrupt status is not active
 981:./Core/core_cm3.h ****     \return             1  Interrupt status is active
 982:./Core/core_cm3.h ****  */
 983:./Core/core_cm3.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
 984:./Core/core_cm3.h **** {
 985:./Core/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
 986:./Core/core_cm3.h **** }
 987:./Core/core_cm3.h **** 
 988:./Core/core_cm3.h **** 
 989:./Core/core_cm3.h **** /** \brief  Set Interrupt Priority
 990:./Core/core_cm3.h **** 
 991:./Core/core_cm3.h ****     This function sets the priority for the specified interrupt. The interrupt
 992:./Core/core_cm3.h ****     number can be positive to specify an external (device specific)
 993:./Core/core_cm3.h ****     interrupt, or negative to specify an internal (core) interrupt.
 994:./Core/core_cm3.h **** 
 995:./Core/core_cm3.h ****     Note: The priority cannot be set for every core interrupt.
 996:./Core/core_cm3.h **** 
 997:./Core/core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for set priority
 998:./Core/core_cm3.h ****     \param [in]  priority  Priority to set
 999:./Core/core_cm3.h ****  */
1000:./Core/core_cm3.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1001:./Core/core_cm3.h **** {
1002:./Core/core_cm3.h ****   if(IRQn < 0) {
1003:./Core/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1004:./Core/core_cm3.h ****   else {
1005:./Core/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
 127              		.loc 2 1005 0
 128 0068 4823     		movs	r3, #72
 129 006a 85F81633 		strb	r3, [r5, #790]
 130              	.LVL9:
 131              	.LBE18:
 132              	.LBE17:
 125:./src/ADC/L1754adc.c **** 
 126:./src/ADC/L1754adc.c **** 	/* preemption = 1, sub-priority = 1 */
 127:./src/ADC/L1754adc.c **** 	//
 128:./src/ADC/L1754adc.c **** 	NVIC_SetPriority(ADC_IRQn, ((0x01<<3)|0x01));
 129:./src/ADC/L1754adc.c **** 	NVIC_EnableIRQ(ADC_IRQn);
 130:./src/ADC/L1754adc.c **** 
 131:./src/ADC/L1754adc.c **** 	ADC_BurstCmd(LPC_ADC, ENABLE);
 133              		.loc 1 131 0
 134 006e 2046     		mov	r0, r4
 135 0070 0121     		movs	r1, #1
 136              	.LBB19:
 137              	.LBB20:
 918:./Core/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 138              		.loc 2 918 0
 139 0072 2E60     		str	r6, [r5]
 140              	.LBE20:
 141              	.LBE19:
 142              		.loc 1 131 0
 143 0074 FFF7FEFF 		bl	ADC_BurstCmd
 144              	.LVL10:
 132:./src/ADC/L1754adc.c **** }
 145              		.loc 1 132 0
 146 0078 04B0     		add	sp, sp, #16
 147              		@ sp needed
 148 007a 70BD     		pop	{r4, r5, r6, pc}
 149              	.L3:
 150              		.align	2
 151              	.L2:
 152 007c 00000000 		.word	.LANCHOR0
 153 0080 00E100E0 		.word	-536813312
 154 0084 00400340 		.word	1073954816
 155 0088 00012000 		.word	2097408
 156              		.cfi_endproc
 157              	.LFE55:
 159              		.section	.text.ADC_IRQHandler,"ax",%progbits
 160              		.align	2
 161              		.global	ADC_IRQHandler
 162              		.thumb
 163              		.thumb_func
 165              	ADC_IRQHandler:
 166              	.LFB56:
 133:./src/ADC/L1754adc.c **** 
 134:./src/ADC/L1754adc.c **** 
 135:./src/ADC/L1754adc.c **** void ADC_IRQHandler(void)
 136:./src/ADC/L1754adc.c **** {
 167              		.loc 1 136 0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171 0000 10B5     		push	{r4, lr}
 172              		.cfi_def_cfa_offset 8
 173              		.cfi_offset 4, -8
 174              		.cfi_offset 14, -4
 137:./src/ADC/L1754adc.c **** 	if (ADC_ChannelGetStatus(LPC_ADC, ADC_Res_1, ADC_DATA_DONE))
 175              		.loc 1 137 0
 176 0002 2348     		ldr	r0, .L14
 177 0004 0221     		movs	r1, #2
 178 0006 0122     		movs	r2, #1
 179 0008 FFF7FEFF 		bl	ADC_ChannelGetStatus
 180              	.LVL11:
 181 000c 18BB     		cbnz	r0, .L12
 182              	.L6:
 138:./src/ADC/L1754adc.c **** 	{
 139:./src/ADC/L1754adc.c **** 		ADC_Res1 =  ADC_ChannelGetData(LPC_ADC,ADC_Res_1);
 140:./src/ADC/L1754adc.c **** 		ADC_counter1++;
 141:./src/ADC/L1754adc.c **** 		ADC_Res1_16=ADC_Res1_16+ADC_Res1;
 142:./src/ADC/L1754adc.c **** 		if (ADC_counter1>=16)
 143:./src/ADC/L1754adc.c **** 		{
 144:./src/ADC/L1754adc.c **** 			ADC_Res1_r = ADC_Res1_16/16; //  16 
 145:./src/ADC/L1754adc.c **** 			ADC_Res1_16=0;
 146:./src/ADC/L1754adc.c **** 			ADC_counter1=0;
 147:./src/ADC/L1754adc.c **** 		}
 148:./src/ADC/L1754adc.c **** 
 149:./src/ADC/L1754adc.c **** 	}
 150:./src/ADC/L1754adc.c **** 
 151:./src/ADC/L1754adc.c **** 	if (ADC_ChannelGetStatus(LPC_ADC, ADC_Res_2, ADC_DATA_DONE))
 183              		.loc 1 151 0
 184 000e 2048     		ldr	r0, .L14
 185 0010 0521     		movs	r1, #5
 186 0012 0122     		movs	r2, #1
 187 0014 FFF7FEFF 		bl	ADC_ChannelGetStatus
 188              	.LVL12:
 189 0018 00B9     		cbnz	r0, .L13
 190              	.L4:
 191 001a 10BD     		pop	{r4, pc}
 192              	.L13:
 152:./src/ADC/L1754adc.c **** 	{
 153:./src/ADC/L1754adc.c **** 		ADC_Res2 =  ADC_ChannelGetData(LPC_ADC, ADC_Res_2);
 193              		.loc 1 153 0
 194 001c 0521     		movs	r1, #5
 195 001e 1C48     		ldr	r0, .L14
 196 0020 FFF7FEFF 		bl	ADC_ChannelGetData
 197              	.LVL13:
 198 0024 1B49     		ldr	r1, .L14+4
 154:./src/ADC/L1754adc.c **** 		ADC_counter2++;
 199              		.loc 1 154 0
 200 0026 1C4B     		ldr	r3, .L14+8
 153:./src/ADC/L1754adc.c **** 		ADC_Res2 =  ADC_ChannelGetData(LPC_ADC, ADC_Res_2);
 201              		.loc 1 153 0
 202 0028 0880     		strh	r0, [r1]	@ movhi
 203              		.loc 1 154 0
 204 002a 1888     		ldrh	r0, [r3]
 155:./src/ADC/L1754adc.c **** 		ADC_Res2_16=ADC_Res2_16+ADC_Res2;
 205              		.loc 1 155 0
 206 002c 1B4A     		ldr	r2, .L14+12
 154:./src/ADC/L1754adc.c **** 		ADC_counter2++;
 207              		.loc 1 154 0
 208 002e 0130     		adds	r0, r0, #1
 209 0030 80B2     		uxth	r0, r0
 210 0032 1880     		strh	r0, [r3]	@ movhi
 211              		.loc 1 155 0
 212 0034 0988     		ldrh	r1, [r1]
 213 0036 1068     		ldr	r0, [r2]
 214 0038 89B2     		uxth	r1, r1
 215 003a 0144     		add	r1, r1, r0
 216 003c 1160     		str	r1, [r2]
 156:./src/ADC/L1754adc.c **** 		if (ADC_counter2>=16)
 217              		.loc 1 156 0
 218 003e 1988     		ldrh	r1, [r3]
 219 0040 89B2     		uxth	r1, r1
 220 0042 0F29     		cmp	r1, #15
 221 0044 E9D9     		bls	.L4
 157:./src/ADC/L1754adc.c **** 		{
 158:./src/ADC/L1754adc.c **** 			ADC_Res2_r = ADC_Res2_16/16; //  16 
 222              		.loc 1 158 0
 223 0046 1468     		ldr	r4, [r2]
 224 0048 1548     		ldr	r0, .L14+16
 159:./src/ADC/L1754adc.c **** 			ADC_Res2_16=0;
 225              		.loc 1 159 0
 226 004a 0021     		movs	r1, #0
 158:./src/ADC/L1754adc.c **** 			ADC_Res2_r = ADC_Res2_16/16; //  16 
 227              		.loc 1 158 0
 228 004c 2409     		lsrs	r4, r4, #4
 229 004e 0460     		str	r4, [r0]
 230              		.loc 1 159 0
 231 0050 1160     		str	r1, [r2]
 160:./src/ADC/L1754adc.c **** 			ADC_counter2=0;
 232              		.loc 1 160 0
 233 0052 1980     		strh	r1, [r3]	@ movhi
 234 0054 10BD     		pop	{r4, pc}
 235              	.L12:
 139:./src/ADC/L1754adc.c **** 		ADC_Res1 =  ADC_ChannelGetData(LPC_ADC,ADC_Res_1);
 236              		.loc 1 139 0
 237 0056 0221     		movs	r1, #2
 238 0058 0D48     		ldr	r0, .L14
 239 005a FFF7FEFF 		bl	ADC_ChannelGetData
 240              	.LVL14:
 241 005e 1149     		ldr	r1, .L14+20
 140:./src/ADC/L1754adc.c **** 		ADC_counter1++;
 242              		.loc 1 140 0
 243 0060 114B     		ldr	r3, .L14+24
 139:./src/ADC/L1754adc.c **** 		ADC_Res1 =  ADC_ChannelGetData(LPC_ADC,ADC_Res_1);
 244              		.loc 1 139 0
 245 0062 0880     		strh	r0, [r1]	@ movhi
 140:./src/ADC/L1754adc.c **** 		ADC_counter1++;
 246              		.loc 1 140 0
 247 0064 1888     		ldrh	r0, [r3]
 141:./src/ADC/L1754adc.c **** 		ADC_Res1_16=ADC_Res1_16+ADC_Res1;
 248              		.loc 1 141 0
 249 0066 114A     		ldr	r2, .L14+28
 140:./src/ADC/L1754adc.c **** 		ADC_counter1++;
 250              		.loc 1 140 0
 251 0068 0130     		adds	r0, r0, #1
 252 006a 80B2     		uxth	r0, r0
 253 006c 1880     		strh	r0, [r3]	@ movhi
 141:./src/ADC/L1754adc.c **** 		ADC_Res1_16=ADC_Res1_16+ADC_Res1;
 254              		.loc 1 141 0
 255 006e 0988     		ldrh	r1, [r1]
 256 0070 1068     		ldr	r0, [r2]
 257 0072 89B2     		uxth	r1, r1
 258 0074 0144     		add	r1, r1, r0
 259 0076 1160     		str	r1, [r2]
 142:./src/ADC/L1754adc.c **** 		if (ADC_counter1>=16)
 260              		.loc 1 142 0
 261 0078 1988     		ldrh	r1, [r3]
 262 007a 89B2     		uxth	r1, r1
 263 007c 0F29     		cmp	r1, #15
 264 007e C6D9     		bls	.L6
 144:./src/ADC/L1754adc.c **** 			ADC_Res1_r = ADC_Res1_16/16; //  16 
 265              		.loc 1 144 0
 266 0080 1468     		ldr	r4, [r2]
 267 0082 0B48     		ldr	r0, .L14+32
 145:./src/ADC/L1754adc.c **** 			ADC_Res1_16=0;
 268              		.loc 1 145 0
 269 0084 0021     		movs	r1, #0
 144:./src/ADC/L1754adc.c **** 			ADC_Res1_r = ADC_Res1_16/16; //  16 
 270              		.loc 1 144 0
 271 0086 2409     		lsrs	r4, r4, #4
 272 0088 0460     		str	r4, [r0]
 145:./src/ADC/L1754adc.c **** 			ADC_Res1_16=0;
 273              		.loc 1 145 0
 274 008a 1160     		str	r1, [r2]
 146:./src/ADC/L1754adc.c **** 			ADC_counter1=0;
 275              		.loc 1 146 0
 276 008c 1980     		strh	r1, [r3]	@ movhi
 277 008e BEE7     		b	.L6
 278              	.L15:
 279              		.align	2
 280              	.L14:
 281 0090 00400340 		.word	1073954816
 282 0094 00000000 		.word	ADC_Res2
 283 0098 00000000 		.word	ADC_counter2
 284 009c 00000000 		.word	ADC_Res2_16
 285 00a0 00000000 		.word	ADC_Res2_r
 286 00a4 00000000 		.word	ADC_Res1
 287 00a8 00000000 		.word	ADC_counter1
 288 00ac 00000000 		.word	ADC_Res1_16
 289 00b0 00000000 		.word	ADC_Res1_r
 290              		.cfi_endproc
 291              	.LFE56:
 293              		.global	D_M_A_5
 294              		.comm	ADC_DMA_BUFF,512,4
 295              		.section	.rodata
 296              		.align	2
 297              		.set	.LANCHOR0,. + 0
 298              	.LC0:
 299 0000 00       		.byte	0
 300 0001 19       		.byte	25
 301 0002 01       		.byte	1
 302 0003 02       		.byte	2
 303 0004 00       		.byte	0
 304 0005 01       		.byte	1
 305 0006 1F       		.byte	31
 306 0007 03       		.byte	3
 307 0008 02       		.byte	2
 308 0009 00       		.byte	0
 309 000a 0000     		.section	.data.D_M_A_5,"aw",%progbits
 310              		.align	2
 313              	D_M_A_5:
 314 0000 05000000 		.word	5
 315 0004 80000000 		.word	128
 316 0008 01000000 		.word	1
 317 000c 00000000 		.word	0
 318 0010 00000000 		.word	ADC_DMA_BUFF
 319 0014 02000000 		.word	2
 320 0018 04000000 		.word	4
 321 001c 00000000 		.word	0
 322 0020 00000000 		.word	0
 323              		.text
 324              	.Letext0:
 325              		.file 3 "d:\\gnu\\4_8\\arm-none-eabi\\include\\machine\\_default_types.h"
 326              		.file 4 "d:\\gnu\\4_8\\arm-none-eabi\\include\\stdint.h"
 327              		.file 5 "./Drivers/include/vkv_compiler.h"
 328              		.file 6 "./Drivers/include/lpc_types.h"
 329              		.file 7 "./LPC17xx/LPC17xx.h"
 330              		.file 8 "./Drivers/include/lpc17xx_adc.h"
 331              		.file 9 "./Drivers/include/lpc17xx_gpdma.h"
 332              		.file 10 "./Drivers/include/lpc17xx_pinsel.h"
 333              		.file 11 "./src/inter_media/inter_volatile.h"
 334              		.file 12 "./Drivers/include/lpc17xx_clkpwr.h"
DEFINED SYMBOLS
                            *ABS*:00000000 L1754adc.c
C:\Users\kosmos\AppData\Local\Temp\ccbDQLwy.s:19     .text.my_ADC_Init:00000000 $t
C:\Users\kosmos\AppData\Local\Temp\ccbDQLwy.s:24     .text.my_ADC_Init:00000000 my_ADC_Init
C:\Users\kosmos\AppData\Local\Temp\ccbDQLwy.s:152    .text.my_ADC_Init:0000007c $d
C:\Users\kosmos\AppData\Local\Temp\ccbDQLwy.s:160    .text.ADC_IRQHandler:00000000 $t
C:\Users\kosmos\AppData\Local\Temp\ccbDQLwy.s:165    .text.ADC_IRQHandler:00000000 ADC_IRQHandler
C:\Users\kosmos\AppData\Local\Temp\ccbDQLwy.s:281    .text.ADC_IRQHandler:00000090 $d
C:\Users\kosmos\AppData\Local\Temp\ccbDQLwy.s:313    .data.D_M_A_5:00000000 D_M_A_5
                            *COM*:00000200 ADC_DMA_BUFF
C:\Users\kosmos\AppData\Local\Temp\ccbDQLwy.s:296    .rodata:00000000 $d
C:\Users\kosmos\AppData\Local\Temp\ccbDQLwy.s:310    .data.D_M_A_5:00000000 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
PINSEL_ConfigPin
CLKPWR_ConfigPPWR
ADC_IntConfig
ADC_ChannelCmd
ADC_BurstCmd
ADC_ChannelGetStatus
ADC_ChannelGetData
ADC_Res2
ADC_counter2
ADC_Res2_16
ADC_Res2_r
ADC_Res1
ADC_counter1
ADC_Res1_16
ADC_Res1_r
