# <div align = center> Chandra Prakash </div>

### <div align = center> RTL Â· SoC Design Â· Verification Engineer </div>

I design **hardware that survives verification**, and verify **hardware that deserves tapeout**.

I work at the intersection of **RTL microarchitecture**, **protocol correctness**, and **verification rigor** â€” translating specifications into clean, synthesizable logic and proving it works under real constraints.

---


## What I Actually Do

- Architect RTL blocks with **clear microarchitecture & FSM discipline**
- Write **synthesizable, timing-aware RTL**
- Build **self-checking verification environments**
- Validate **protocol compliance**, not just happy paths
- Debug failures using **waveforms, assertions, and specs**
- Document assumptions, trade-offs, and limitations

I care about **why a design works**, not just that it simulates.

---

## Technical Stack

### RTL & Verification
- Verilog  
- SystemVerilog  
- VHDL  
- UVM  
- SystemVerilog Assertions (SVA)

### Programming & Automation
- C  
- Python  
- Perl  

### EDA Tools
- Siemens Questa / ModelSim  
- Xilinx Vivado  
- Intel Quartus  
- Cadence Virtuoso  

### Verification Methodologies
- UVM-based Testbenches  
- Assertion-Based Verification  
- Functional & Code Coverage  
- Formal Verification (working knowledge)

---

## Protocol Experience

| Protocol | Design | Verification |
|--------|--------|--------------|
| I2C | âœ… | âœ… |
| SPI | âœ… | âœ… |
| UART / RS-232 | âœ… | âœ… |
| AXI-Stream | âœ… | âœ… |
| APB | âœ… | âš ï¸ |
| AMBA | âš ï¸ | âš ï¸ |
| DDR | ðŸ“˜ Theory | ðŸ“˜ |
| PCIe | ðŸ“˜ Theory | ðŸ“˜ |

> Legend:  
> âœ… Implemented & verified  
> âš ï¸ Partial / learning  
> ðŸ“˜ Architectural understanding  

---

## Featured Work

### **100 Days of RTL**
ðŸ”— https://github.com/cp024s/100-days-of-RTL

A disciplined RTL engineering initiative focused on **depth, not demos**.

What this project demonstrates:
- incremental RTL complexity with architectural intent
- consistent coding style & naming discipline
- verification-first mindset
- documentation of **design decisions, assumptions, and edge cases**

This is **practice for real IP development**, not tutorial recycling.

---

## Engineering Philosophy

- RTL is a **liability** unless verified properly  
- Specs are meaningless unless **interpreted precisely**  
- Coverage without intent is **false confidence**  
- Debug skill matters more than tool familiarity  

I donâ€™t chase tools.  
I chase **correctness**.

---

## GitHub Snapshot

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=cp024s&layout=compact&theme=dark" />
</p>

---

## Contact

ðŸ“§ **spamsofcp@gmail.com**

Open to:
- RTL Design roles Â· SoC / IP Development Â· ASIC / FPGA Verification Â· Serious hardware collaborations  

If your team values **clean design, strong verification, and engineers who think**, we should talk.

---

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=cp024s&label=Profile%20Views&color=0e75b6&style=flat" />
</p>
