# System_Verilog_Labs
Collection of SystemVerilog lab tasks with design files, testbenches, and simulation scripts (QuestaSim).
