//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19805474
// Cuda compilation tools, release 7.5, V7.5.16
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	sha256_transform
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.global .align 4 .b8 k[256] = {152, 47, 138, 66, 145, 68, 55, 113, 207, 251, 192, 181, 165, 219, 181, 233, 91, 194, 86, 57, 241, 17, 241, 89, 164, 130, 63, 146, 213, 94, 28, 171, 152, 170, 7, 216, 1, 91, 131, 18, 190, 133, 49, 36, 195, 125, 12, 85, 116, 93, 190, 114, 254, 177, 222, 128, 167, 6, 220, 155, 116, 241, 155, 193, 193, 105, 155, 228, 134, 71, 190, 239, 198, 157, 193, 15, 204, 161, 12, 36, 111, 44, 233, 45, 170, 132, 116, 74, 220, 169, 176, 92, 218, 136, 249, 118, 82, 81, 62, 152, 109, 198, 49, 168, 200, 39, 3, 176, 199, 127, 89, 191, 243, 11, 224, 198, 71, 145, 167, 213, 81, 99, 202, 6, 103, 41, 41, 20, 133, 10, 183, 39, 56, 33, 27, 46, 252, 109, 44, 77, 19, 13, 56, 83, 84, 115, 10, 101, 187, 10, 106, 118, 46, 201, 194, 129, 133, 44, 114, 146, 161, 232, 191, 162, 75, 102, 26, 168, 112, 139, 75, 194, 163, 81, 108, 199, 25, 232, 146, 209, 36, 6, 153, 214, 133, 53, 14, 244, 112, 160, 106, 16, 22, 193, 164, 25, 8, 108, 55, 30, 76, 119, 72, 39, 181, 188, 176, 52, 179, 12, 28, 57, 74, 170, 216, 78, 79, 202, 156, 91, 243, 111, 46, 104, 238, 130, 143, 116, 111, 99, 165, 120, 20, 120, 200, 132, 8, 2, 199, 140, 250, 255, 190, 144, 235, 108, 80, 164, 247, 163, 249, 190, 242, 120, 113, 198};
.global .align 1 .b8 $str[8] = {48, 120, 37, 48, 50, 120, 32, 0};
.global .align 1 .b8 $str1[2] = {10, 0};

.visible .func sha256_transform(
	.param .b64 sha256_transform_param_0,
	.param .b64 sha256_transform_param_1
)
{
	.local .align 4 .b8 	__local_depot0[256];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<995>;
	.reg .b64 	%rd<20>;


	mov.u64 	%rd19, __local_depot0;
	cvta.local.u64 	%SP, %rd19;
	ld.param.u64 	%rd6, [sha256_transform_param_0];
	ld.param.u64 	%rd8, [sha256_transform_param_1];
	add.u64 	%rd9, %SP, 0;
	cvta.to.local.u64 	%rd18, %rd9;
	ld.u8 	%r31, [%rd8];
	shl.b32 	%r32, %r31, 24;
	ld.u8 	%r33, [%rd8+1];
	shl.b32 	%r34, %r33, 16;
	or.b32  	%r35, %r34, %r32;
	ld.u8 	%rs1, [%rd8+2];
	mul.wide.u16 	%r36, %rs1, 256;
	or.b32  	%r37, %r35, %r36;
	ld.u8 	%r38, [%rd8+3];
	or.b32  	%r986, %r37, %r38;
	ld.u8 	%r39, [%rd8+4];
	ld.u8 	%rs2, [%rd8+6];
	ld.u8 	%r40, [%rd8+8];
	ld.u8 	%rs3, [%rd8+10];
	ld.u8 	%r41, [%rd8+12];
	ld.u8 	%rs4, [%rd8+14];
	ld.u8 	%r42, [%rd8+16];
	ld.u8 	%rs5, [%rd8+18];
	ld.u8 	%r43, [%rd8+20];
	ld.u8 	%rs6, [%rd8+22];
	ld.u8 	%r44, [%rd8+24];
	ld.u8 	%rs7, [%rd8+26];
	ld.u8 	%r45, [%rd8+28];
	ld.u8 	%rs8, [%rd8+30];
	ld.u8 	%r46, [%rd8+32];
	ld.u8 	%rs9, [%rd8+34];
	ld.u8 	%r47, [%rd8+36];
	ld.u8 	%rs10, [%rd8+38];
	ld.u8 	%r48, [%rd8+40];
	ld.u8 	%rs11, [%rd8+42];
	st.local.u32 	[%rd18], %r986;
	shl.b32 	%r49, %r39, 24;
	ld.u8 	%r50, [%rd8+5];
	shl.b32 	%r51, %r50, 16;
	or.b32  	%r52, %r51, %r49;
	mul.wide.u16 	%r53, %rs2, 256;
	or.b32  	%r54, %r52, %r53;
	ld.u8 	%r55, [%rd8+7];
	or.b32  	%r56, %r54, %r55;
	st.local.u32 	[%rd18+4], %r56;
	shl.b32 	%r57, %r40, 24;
	ld.u8 	%r58, [%rd8+9];
	shl.b32 	%r59, %r58, 16;
	or.b32  	%r60, %r59, %r57;
	mul.wide.u16 	%r61, %rs3, 256;
	or.b32  	%r62, %r60, %r61;
	ld.u8 	%r63, [%rd8+11];
	or.b32  	%r64, %r62, %r63;
	st.local.u32 	[%rd18+8], %r64;
	shl.b32 	%r65, %r41, 24;
	ld.u8 	%r66, [%rd8+13];
	shl.b32 	%r67, %r66, 16;
	or.b32  	%r68, %r67, %r65;
	mul.wide.u16 	%r69, %rs4, 256;
	or.b32  	%r70, %r68, %r69;
	ld.u8 	%r71, [%rd8+15];
	or.b32  	%r72, %r70, %r71;
	st.local.u32 	[%rd18+12], %r72;
	shl.b32 	%r73, %r42, 24;
	ld.u8 	%r74, [%rd8+17];
	shl.b32 	%r75, %r74, 16;
	or.b32  	%r76, %r75, %r73;
	mul.wide.u16 	%r77, %rs5, 256;
	or.b32  	%r78, %r76, %r77;
	ld.u8 	%r79, [%rd8+19];
	or.b32  	%r80, %r78, %r79;
	st.local.u32 	[%rd18+16], %r80;
	shl.b32 	%r81, %r43, 24;
	ld.u8 	%r82, [%rd8+21];
	shl.b32 	%r83, %r82, 16;
	or.b32  	%r84, %r83, %r81;
	mul.wide.u16 	%r85, %rs6, 256;
	or.b32  	%r86, %r84, %r85;
	ld.u8 	%r87, [%rd8+23];
	or.b32  	%r88, %r86, %r87;
	st.local.u32 	[%rd18+20], %r88;
	shl.b32 	%r89, %r44, 24;
	ld.u8 	%r90, [%rd8+25];
	shl.b32 	%r91, %r90, 16;
	or.b32  	%r92, %r91, %r89;
	mul.wide.u16 	%r93, %rs7, 256;
	or.b32  	%r94, %r92, %r93;
	ld.u8 	%r95, [%rd8+27];
	or.b32  	%r96, %r94, %r95;
	st.local.u32 	[%rd18+24], %r96;
	shl.b32 	%r97, %r45, 24;
	ld.u8 	%r98, [%rd8+29];
	shl.b32 	%r99, %r98, 16;
	or.b32  	%r100, %r99, %r97;
	mul.wide.u16 	%r101, %rs8, 256;
	or.b32  	%r102, %r100, %r101;
	ld.u8 	%r103, [%rd8+31];
	or.b32  	%r104, %r102, %r103;
	st.local.u32 	[%rd18+28], %r104;
	shl.b32 	%r105, %r46, 24;
	ld.u8 	%r106, [%rd8+33];
	shl.b32 	%r107, %r106, 16;
	or.b32  	%r108, %r107, %r105;
	mul.wide.u16 	%r109, %rs9, 256;
	or.b32  	%r110, %r108, %r109;
	ld.u8 	%r111, [%rd8+35];
	or.b32  	%r112, %r110, %r111;
	st.local.u32 	[%rd18+32], %r112;
	shl.b32 	%r113, %r47, 24;
	ld.u8 	%r114, [%rd8+37];
	shl.b32 	%r115, %r114, 16;
	or.b32  	%r116, %r115, %r113;
	mul.wide.u16 	%r117, %rs10, 256;
	or.b32  	%r118, %r116, %r117;
	ld.u8 	%r119, [%rd8+39];
	or.b32  	%r120, %r118, %r119;
	st.local.u32 	[%rd18+36], %r120;
	shl.b32 	%r121, %r48, 24;
	ld.u8 	%r122, [%rd8+41];
	shl.b32 	%r123, %r122, 16;
	or.b32  	%r124, %r123, %r121;
	mul.wide.u16 	%r125, %rs11, 256;
	or.b32  	%r126, %r124, %r125;
	ld.u8 	%r127, [%rd8+43];
	or.b32  	%r128, %r126, %r127;
	st.local.u32 	[%rd18+40], %r128;
	ld.u8 	%r129, [%rd8+44];
	shl.b32 	%r130, %r129, 24;
	ld.u8 	%r131, [%rd8+45];
	shl.b32 	%r132, %r131, 16;
	or.b32  	%r133, %r132, %r130;
	ld.u8 	%rs12, [%rd8+46];
	mul.wide.u16 	%r134, %rs12, 256;
	or.b32  	%r135, %r133, %r134;
	ld.u8 	%r136, [%rd8+47];
	or.b32  	%r137, %r135, %r136;
	ld.u8 	%r138, [%rd8+48];
	ld.u8 	%rs13, [%rd8+50];
	ld.u8 	%r139, [%rd8+52];
	ld.u8 	%rs14, [%rd8+54];
	ld.u8 	%r140, [%rd8+56];
	ld.u8 	%rs15, [%rd8+58];
	ld.u8 	%r141, [%rd8+60];
	ld.u8 	%rs16, [%rd8+62];
	st.local.u32 	[%rd18+44], %r137;
	shl.b32 	%r142, %r138, 24;
	ld.u8 	%r143, [%rd8+49];
	shl.b32 	%r144, %r143, 16;
	or.b32  	%r145, %r144, %r142;
	mul.wide.u16 	%r146, %rs13, 256;
	or.b32  	%r147, %r145, %r146;
	ld.u8 	%r148, [%rd8+51];
	or.b32  	%r149, %r147, %r148;
	st.local.u32 	[%rd18+48], %r149;
	shl.b32 	%r150, %r139, 24;
	ld.u8 	%r151, [%rd8+53];
	shl.b32 	%r152, %r151, 16;
	or.b32  	%r153, %r152, %r150;
	mul.wide.u16 	%r154, %rs14, 256;
	or.b32  	%r155, %r153, %r154;
	ld.u8 	%r156, [%rd8+55];
	or.b32  	%r157, %r155, %r156;
	st.local.u32 	[%rd18+52], %r157;
	shl.b32 	%r158, %r140, 24;
	ld.u8 	%r159, [%rd8+57];
	shl.b32 	%r160, %r159, 16;
	or.b32  	%r161, %r160, %r158;
	mul.wide.u16 	%r162, %rs15, 256;
	or.b32  	%r163, %r161, %r162;
	ld.u8 	%r164, [%rd8+59];
	or.b32  	%r165, %r163, %r164;
	st.local.u32 	[%rd18+56], %r165;
	shl.b32 	%r166, %r141, 24;
	shr.u32 	%r167, %r161, 17;
	shl.b32 	%r168, %r165, 15;
	or.b32  	%r169, %r167, %r168;
	shr.u32 	%r170, %r161, 19;
	shl.b32 	%r171, %r165, 13;
	or.b32  	%r172, %r170, %r171;
	xor.b32  	%r173, %r169, %r172;
	shr.u32 	%r174, %r163, 10;
	xor.b32  	%r175, %r173, %r174;
	add.s32 	%r176, %r175, %r120;
	shr.u32 	%r177, %r56, 7;
	shl.b32 	%r178, %r55, 25;
	or.b32  	%r179, %r177, %r178;
	shr.u32 	%r180, %r52, 18;
	shl.b32 	%r181, %r56, 14;
	or.b32  	%r182, %r180, %r181;
	xor.b32  	%r183, %r179, %r182;
	shr.u32 	%r184, %r56, 3;
	xor.b32  	%r185, %r183, %r184;
	add.s32 	%r186, %r176, %r986;
	add.s32 	%r187, %r186, %r185;
	st.local.u32 	[%rd18+64], %r187;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r187, 15;
	shr.b32 	%rhs, %r187, 17;
	add.u32 	%r188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r187, 13;
	shr.b32 	%rhs, %r187, 19;
	add.u32 	%r189, %lhs, %rhs;
	}
	xor.b32  	%r190, %r188, %r189;
	shr.u32 	%r191, %r187, 10;
	xor.b32  	%r192, %r190, %r191;
	add.s32 	%r193, %r192, %r137;
	shr.u32 	%r194, %r72, 7;
	shl.b32 	%r195, %r71, 25;
	or.b32  	%r196, %r194, %r195;
	shr.u32 	%r197, %r68, 18;
	shl.b32 	%r198, %r72, 14;
	or.b32  	%r199, %r197, %r198;
	xor.b32  	%r200, %r196, %r199;
	shr.u32 	%r201, %r72, 3;
	xor.b32  	%r202, %r200, %r201;
	add.s32 	%r203, %r193, %r64;
	add.s32 	%r204, %r203, %r202;
	st.local.u32 	[%rd18+72], %r204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r204, 15;
	shr.b32 	%rhs, %r204, 17;
	add.u32 	%r205, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r204, 13;
	shr.b32 	%rhs, %r204, 19;
	add.u32 	%r206, %lhs, %rhs;
	}
	xor.b32  	%r207, %r205, %r206;
	shr.u32 	%r208, %r204, 10;
	xor.b32  	%r209, %r207, %r208;
	add.s32 	%r210, %r209, %r157;
	shr.u32 	%r211, %r88, 7;
	shl.b32 	%r212, %r87, 25;
	or.b32  	%r213, %r211, %r212;
	shr.u32 	%r214, %r84, 18;
	shl.b32 	%r215, %r88, 14;
	or.b32  	%r216, %r214, %r215;
	xor.b32  	%r217, %r213, %r216;
	shr.u32 	%r218, %r88, 3;
	xor.b32  	%r219, %r217, %r218;
	add.s32 	%r220, %r210, %r80;
	add.s32 	%r221, %r220, %r219;
	st.local.u32 	[%rd18+80], %r221;
	ld.u8 	%r222, [%rd8+61];
	shl.b32 	%r223, %r222, 16;
	or.b32  	%r224, %r223, %r166;
	mul.wide.u16 	%r225, %rs16, 256;
	or.b32  	%r226, %r224, %r225;
	ld.u8 	%r227, [%rd8+63];
	or.b32  	%r228, %r226, %r227;
	st.local.u32 	[%rd18+60], %r228;
	mov.u32 	%r229, %ntid.x;
	mov.u32 	%r230, %ctaid.x;
	mov.u32 	%r231, %tid.x;
	mad.lo.s32 	%r232, %r229, %r230, %r231;
	shr.u32 	%r233, %r224, 17;
	shl.b32 	%r234, %r228, 15;
	or.b32  	%r235, %r233, %r234;
	shr.u32 	%r236, %r224, 19;
	shl.b32 	%r237, %r228, 13;
	or.b32  	%r238, %r236, %r237;
	xor.b32  	%r239, %r235, %r238;
	shr.u32 	%r240, %r226, 10;
	xor.b32  	%r241, %r239, %r240;
	add.s32 	%r242, %r241, %r128;
	shr.u32 	%r243, %r64, 7;
	shl.b32 	%r244, %r63, 25;
	or.b32  	%r245, %r243, %r244;
	shr.u32 	%r246, %r60, 18;
	shl.b32 	%r247, %r64, 14;
	or.b32  	%r248, %r246, %r247;
	xor.b32  	%r249, %r245, %r248;
	shr.u32 	%r250, %r64, 3;
	xor.b32  	%r251, %r249, %r250;
	add.s32 	%r252, %r242, %r56;
	add.s32 	%r253, %r252, %r251;
	st.local.u32 	[%rd18+68], %r253;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r253, 15;
	shr.b32 	%rhs, %r253, 17;
	add.u32 	%r254, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r253, 13;
	shr.b32 	%rhs, %r253, 19;
	add.u32 	%r255, %lhs, %rhs;
	}
	xor.b32  	%r256, %r254, %r255;
	shr.u32 	%r257, %r253, 10;
	xor.b32  	%r258, %r256, %r257;
	add.s32 	%r259, %r258, %r149;
	shr.u32 	%r260, %r80, 7;
	shl.b32 	%r261, %r79, 25;
	or.b32  	%r262, %r260, %r261;
	shr.u32 	%r263, %r76, 18;
	shl.b32 	%r264, %r80, 14;
	or.b32  	%r265, %r263, %r264;
	xor.b32  	%r266, %r262, %r265;
	shr.u32 	%r267, %r80, 3;
	xor.b32  	%r268, %r266, %r267;
	add.s32 	%r269, %r259, %r72;
	add.s32 	%r270, %r269, %r268;
	st.local.u32 	[%rd18+76], %r270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 15;
	shr.b32 	%rhs, %r270, 17;
	add.u32 	%r271, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 13;
	shr.b32 	%rhs, %r270, 19;
	add.u32 	%r272, %lhs, %rhs;
	}
	xor.b32  	%r273, %r271, %r272;
	shr.u32 	%r274, %r270, 10;
	xor.b32  	%r275, %r273, %r274;
	add.s32 	%r276, %r275, %r165;
	shr.u32 	%r277, %r96, 7;
	shl.b32 	%r278, %r95, 25;
	or.b32  	%r279, %r277, %r278;
	shr.u32 	%r280, %r92, 18;
	shl.b32 	%r281, %r96, 14;
	or.b32  	%r282, %r280, %r281;
	xor.b32  	%r283, %r279, %r282;
	shr.u32 	%r284, %r96, 3;
	xor.b32  	%r285, %r283, %r284;
	add.s32 	%r286, %r276, %r88;
	add.s32 	%r287, %r286, %r285;
	st.local.u32 	[%rd18+84], %r287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r221, 15;
	shr.b32 	%rhs, %r221, 17;
	add.u32 	%r288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r221, 13;
	shr.b32 	%rhs, %r221, 19;
	add.u32 	%r289, %lhs, %rhs;
	}
	xor.b32  	%r290, %r288, %r289;
	shr.u32 	%r291, %r221, 10;
	xor.b32  	%r292, %r290, %r291;
	add.s32 	%r293, %r292, %r228;
	shr.u32 	%r294, %r104, 7;
	shl.b32 	%r295, %r103, 25;
	or.b32  	%r296, %r294, %r295;
	shr.u32 	%r297, %r100, 18;
	shl.b32 	%r298, %r104, 14;
	or.b32  	%r299, %r297, %r298;
	xor.b32  	%r300, %r296, %r299;
	shr.u32 	%r301, %r104, 3;
	xor.b32  	%r302, %r300, %r301;
	add.s32 	%r303, %r293, %r96;
	add.s32 	%r304, %r303, %r302;
	st.local.u32 	[%rd18+88], %r304;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r287, 15;
	shr.b32 	%rhs, %r287, 17;
	add.u32 	%r305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r287, 13;
	shr.b32 	%rhs, %r287, 19;
	add.u32 	%r306, %lhs, %rhs;
	}
	xor.b32  	%r307, %r305, %r306;
	shr.u32 	%r308, %r287, 10;
	xor.b32  	%r309, %r307, %r308;
	add.s32 	%r310, %r309, %r187;
	shr.u32 	%r311, %r112, 7;
	shl.b32 	%r312, %r111, 25;
	or.b32  	%r313, %r311, %r312;
	shr.u32 	%r314, %r108, 18;
	shl.b32 	%r315, %r112, 14;
	or.b32  	%r316, %r314, %r315;
	xor.b32  	%r317, %r313, %r316;
	shr.u32 	%r318, %r112, 3;
	xor.b32  	%r319, %r317, %r318;
	add.s32 	%r320, %r310, %r104;
	add.s32 	%r321, %r320, %r319;
	st.local.u32 	[%rd18+92], %r321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 15;
	shr.b32 	%rhs, %r304, 17;
	add.u32 	%r322, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 13;
	shr.b32 	%rhs, %r304, 19;
	add.u32 	%r323, %lhs, %rhs;
	}
	xor.b32  	%r324, %r322, %r323;
	shr.u32 	%r325, %r304, 10;
	xor.b32  	%r326, %r324, %r325;
	add.s32 	%r327, %r326, %r253;
	shr.u32 	%r328, %r120, 7;
	shl.b32 	%r329, %r119, 25;
	or.b32  	%r330, %r328, %r329;
	shr.u32 	%r331, %r116, 18;
	shl.b32 	%r332, %r120, 14;
	or.b32  	%r333, %r331, %r332;
	xor.b32  	%r334, %r330, %r333;
	shr.u32 	%r335, %r120, 3;
	xor.b32  	%r336, %r334, %r335;
	add.s32 	%r337, %r327, %r112;
	add.s32 	%r338, %r337, %r336;
	st.local.u32 	[%rd18+96], %r338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r321, 15;
	shr.b32 	%rhs, %r321, 17;
	add.u32 	%r339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r321, 13;
	shr.b32 	%rhs, %r321, 19;
	add.u32 	%r340, %lhs, %rhs;
	}
	xor.b32  	%r341, %r339, %r340;
	shr.u32 	%r342, %r321, 10;
	xor.b32  	%r343, %r341, %r342;
	add.s32 	%r344, %r343, %r204;
	shr.u32 	%r345, %r128, 7;
	shl.b32 	%r346, %r127, 25;
	or.b32  	%r347, %r345, %r346;
	shr.u32 	%r348, %r124, 18;
	shl.b32 	%r349, %r128, 14;
	or.b32  	%r350, %r348, %r349;
	xor.b32  	%r351, %r347, %r350;
	shr.u32 	%r352, %r128, 3;
	xor.b32  	%r353, %r351, %r352;
	add.s32 	%r354, %r344, %r120;
	add.s32 	%r355, %r354, %r353;
	st.local.u32 	[%rd18+100], %r355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r338, 15;
	shr.b32 	%rhs, %r338, 17;
	add.u32 	%r356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r338, 13;
	shr.b32 	%rhs, %r338, 19;
	add.u32 	%r357, %lhs, %rhs;
	}
	xor.b32  	%r358, %r356, %r357;
	shr.u32 	%r359, %r338, 10;
	xor.b32  	%r360, %r358, %r359;
	add.s32 	%r361, %r360, %r270;
	shr.u32 	%r362, %r137, 7;
	shl.b32 	%r363, %r136, 25;
	or.b32  	%r364, %r362, %r363;
	shr.u32 	%r365, %r133, 18;
	shl.b32 	%r366, %r137, 14;
	or.b32  	%r367, %r365, %r366;
	xor.b32  	%r368, %r364, %r367;
	shr.u32 	%r369, %r137, 3;
	xor.b32  	%r370, %r368, %r369;
	add.s32 	%r371, %r361, %r128;
	add.s32 	%r372, %r371, %r370;
	st.local.u32 	[%rd18+104], %r372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r355, 15;
	shr.b32 	%rhs, %r355, 17;
	add.u32 	%r373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r355, 13;
	shr.b32 	%rhs, %r355, 19;
	add.u32 	%r374, %lhs, %rhs;
	}
	xor.b32  	%r375, %r373, %r374;
	shr.u32 	%r376, %r355, 10;
	xor.b32  	%r377, %r375, %r376;
	add.s32 	%r378, %r377, %r221;
	shr.u32 	%r379, %r149, 7;
	shl.b32 	%r380, %r148, 25;
	or.b32  	%r381, %r379, %r380;
	shr.u32 	%r382, %r145, 18;
	shl.b32 	%r383, %r149, 14;
	or.b32  	%r384, %r382, %r383;
	xor.b32  	%r385, %r381, %r384;
	shr.u32 	%r386, %r149, 3;
	xor.b32  	%r387, %r385, %r386;
	add.s32 	%r388, %r378, %r137;
	add.s32 	%r389, %r388, %r387;
	st.local.u32 	[%rd18+108], %r389;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 15;
	shr.b32 	%rhs, %r372, 17;
	add.u32 	%r390, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 13;
	shr.b32 	%rhs, %r372, 19;
	add.u32 	%r391, %lhs, %rhs;
	}
	xor.b32  	%r392, %r390, %r391;
	shr.u32 	%r393, %r372, 10;
	xor.b32  	%r394, %r392, %r393;
	add.s32 	%r395, %r394, %r287;
	shr.u32 	%r396, %r157, 7;
	shl.b32 	%r397, %r156, 25;
	or.b32  	%r398, %r396, %r397;
	shr.u32 	%r399, %r153, 18;
	shl.b32 	%r400, %r157, 14;
	or.b32  	%r401, %r399, %r400;
	xor.b32  	%r402, %r398, %r401;
	shr.u32 	%r403, %r157, 3;
	xor.b32  	%r404, %r402, %r403;
	add.s32 	%r405, %r395, %r149;
	add.s32 	%r406, %r405, %r404;
	st.local.u32 	[%rd18+112], %r406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r389, 15;
	shr.b32 	%rhs, %r389, 17;
	add.u32 	%r407, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r389, 13;
	shr.b32 	%rhs, %r389, 19;
	add.u32 	%r408, %lhs, %rhs;
	}
	xor.b32  	%r409, %r407, %r408;
	shr.u32 	%r410, %r389, 10;
	xor.b32  	%r411, %r409, %r410;
	add.s32 	%r412, %r411, %r304;
	shr.u32 	%r413, %r165, 7;
	shl.b32 	%r414, %r164, 25;
	or.b32  	%r415, %r413, %r414;
	shr.u32 	%r416, %r161, 18;
	shl.b32 	%r417, %r165, 14;
	or.b32  	%r418, %r416, %r417;
	xor.b32  	%r419, %r415, %r418;
	shr.u32 	%r420, %r165, 3;
	xor.b32  	%r421, %r419, %r420;
	add.s32 	%r422, %r412, %r157;
	add.s32 	%r423, %r422, %r421;
	st.local.u32 	[%rd18+116], %r423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 15;
	shr.b32 	%rhs, %r406, 17;
	add.u32 	%r424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 13;
	shr.b32 	%rhs, %r406, 19;
	add.u32 	%r425, %lhs, %rhs;
	}
	xor.b32  	%r426, %r424, %r425;
	shr.u32 	%r427, %r406, 10;
	xor.b32  	%r428, %r426, %r427;
	add.s32 	%r429, %r428, %r321;
	shr.u32 	%r430, %r228, 7;
	shl.b32 	%r431, %r227, 25;
	or.b32  	%r432, %r430, %r431;
	shr.u32 	%r433, %r224, 18;
	shl.b32 	%r434, %r228, 14;
	or.b32  	%r435, %r433, %r434;
	xor.b32  	%r436, %r432, %r435;
	shr.u32 	%r437, %r228, 3;
	xor.b32  	%r438, %r436, %r437;
	add.s32 	%r439, %r429, %r165;
	add.s32 	%r440, %r439, %r438;
	st.local.u32 	[%rd18+120], %r440;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 15;
	shr.b32 	%rhs, %r423, 17;
	add.u32 	%r441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 13;
	shr.b32 	%rhs, %r423, 19;
	add.u32 	%r442, %lhs, %rhs;
	}
	xor.b32  	%r443, %r441, %r442;
	shr.u32 	%r444, %r423, 10;
	xor.b32  	%r445, %r443, %r444;
	add.s32 	%r446, %r445, %r338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r187, 25;
	shr.b32 	%rhs, %r187, 7;
	add.u32 	%r447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r187, 14;
	shr.b32 	%rhs, %r187, 18;
	add.u32 	%r448, %lhs, %rhs;
	}
	xor.b32  	%r449, %r447, %r448;
	shr.u32 	%r450, %r187, 3;
	xor.b32  	%r451, %r449, %r450;
	add.s32 	%r452, %r446, %r228;
	add.s32 	%r453, %r452, %r451;
	st.local.u32 	[%rd18+124], %r453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 15;
	shr.b32 	%rhs, %r440, 17;
	add.u32 	%r454, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 13;
	shr.b32 	%rhs, %r440, 19;
	add.u32 	%r455, %lhs, %rhs;
	}
	xor.b32  	%r456, %r454, %r455;
	shr.u32 	%r457, %r440, 10;
	xor.b32  	%r458, %r456, %r457;
	add.s32 	%r459, %r458, %r355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r253, 25;
	shr.b32 	%rhs, %r253, 7;
	add.u32 	%r460, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r253, 14;
	shr.b32 	%rhs, %r253, 18;
	add.u32 	%r461, %lhs, %rhs;
	}
	xor.b32  	%r462, %r460, %r461;
	shr.u32 	%r463, %r253, 3;
	xor.b32  	%r464, %r462, %r463;
	add.s32 	%r465, %r459, %r187;
	add.s32 	%r466, %r465, %r464;
	st.local.u32 	[%rd18+128], %r466;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 15;
	shr.b32 	%rhs, %r453, 17;
	add.u32 	%r467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 13;
	shr.b32 	%rhs, %r453, 19;
	add.u32 	%r468, %lhs, %rhs;
	}
	xor.b32  	%r469, %r467, %r468;
	shr.u32 	%r470, %r453, 10;
	xor.b32  	%r471, %r469, %r470;
	add.s32 	%r472, %r471, %r372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r204, 25;
	shr.b32 	%rhs, %r204, 7;
	add.u32 	%r473, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r204, 14;
	shr.b32 	%rhs, %r204, 18;
	add.u32 	%r474, %lhs, %rhs;
	}
	xor.b32  	%r475, %r473, %r474;
	shr.u32 	%r476, %r204, 3;
	xor.b32  	%r477, %r475, %r476;
	add.s32 	%r478, %r472, %r253;
	add.s32 	%r479, %r478, %r477;
	st.local.u32 	[%rd18+132], %r479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 15;
	shr.b32 	%rhs, %r466, 17;
	add.u32 	%r480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 13;
	shr.b32 	%rhs, %r466, 19;
	add.u32 	%r481, %lhs, %rhs;
	}
	xor.b32  	%r482, %r480, %r481;
	shr.u32 	%r483, %r466, 10;
	xor.b32  	%r484, %r482, %r483;
	add.s32 	%r485, %r484, %r389;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 25;
	shr.b32 	%rhs, %r270, 7;
	add.u32 	%r486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 14;
	shr.b32 	%rhs, %r270, 18;
	add.u32 	%r487, %lhs, %rhs;
	}
	xor.b32  	%r488, %r486, %r487;
	shr.u32 	%r489, %r270, 3;
	xor.b32  	%r490, %r488, %r489;
	add.s32 	%r491, %r485, %r204;
	add.s32 	%r492, %r491, %r490;
	st.local.u32 	[%rd18+136], %r492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 15;
	shr.b32 	%rhs, %r479, 17;
	add.u32 	%r493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 13;
	shr.b32 	%rhs, %r479, 19;
	add.u32 	%r494, %lhs, %rhs;
	}
	xor.b32  	%r495, %r493, %r494;
	shr.u32 	%r496, %r479, 10;
	xor.b32  	%r497, %r495, %r496;
	add.s32 	%r498, %r497, %r406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r221, 25;
	shr.b32 	%rhs, %r221, 7;
	add.u32 	%r499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r221, 14;
	shr.b32 	%rhs, %r221, 18;
	add.u32 	%r500, %lhs, %rhs;
	}
	xor.b32  	%r501, %r499, %r500;
	shr.u32 	%r502, %r221, 3;
	xor.b32  	%r503, %r501, %r502;
	add.s32 	%r504, %r498, %r270;
	add.s32 	%r505, %r504, %r503;
	st.local.u32 	[%rd18+140], %r505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r492, 15;
	shr.b32 	%rhs, %r492, 17;
	add.u32 	%r506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r492, 13;
	shr.b32 	%rhs, %r492, 19;
	add.u32 	%r507, %lhs, %rhs;
	}
	xor.b32  	%r508, %r506, %r507;
	shr.u32 	%r509, %r492, 10;
	xor.b32  	%r510, %r508, %r509;
	add.s32 	%r511, %r510, %r423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r287, 25;
	shr.b32 	%rhs, %r287, 7;
	add.u32 	%r512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r287, 14;
	shr.b32 	%rhs, %r287, 18;
	add.u32 	%r513, %lhs, %rhs;
	}
	xor.b32  	%r514, %r512, %r513;
	shr.u32 	%r515, %r287, 3;
	xor.b32  	%r516, %r514, %r515;
	add.s32 	%r517, %r511, %r221;
	add.s32 	%r518, %r517, %r516;
	st.local.u32 	[%rd18+144], %r518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 15;
	shr.b32 	%rhs, %r505, 17;
	add.u32 	%r519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 13;
	shr.b32 	%rhs, %r505, 19;
	add.u32 	%r520, %lhs, %rhs;
	}
	xor.b32  	%r521, %r519, %r520;
	shr.u32 	%r522, %r505, 10;
	xor.b32  	%r523, %r521, %r522;
	add.s32 	%r524, %r523, %r440;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 25;
	shr.b32 	%rhs, %r304, 7;
	add.u32 	%r525, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r304, 14;
	shr.b32 	%rhs, %r304, 18;
	add.u32 	%r526, %lhs, %rhs;
	}
	xor.b32  	%r527, %r525, %r526;
	shr.u32 	%r528, %r304, 3;
	xor.b32  	%r529, %r527, %r528;
	add.s32 	%r530, %r524, %r287;
	add.s32 	%r531, %r530, %r529;
	st.local.u32 	[%rd18+148], %r531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 15;
	shr.b32 	%rhs, %r518, 17;
	add.u32 	%r532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 13;
	shr.b32 	%rhs, %r518, 19;
	add.u32 	%r533, %lhs, %rhs;
	}
	xor.b32  	%r534, %r532, %r533;
	shr.u32 	%r535, %r518, 10;
	xor.b32  	%r536, %r534, %r535;
	add.s32 	%r537, %r536, %r453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r321, 25;
	shr.b32 	%rhs, %r321, 7;
	add.u32 	%r538, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r321, 14;
	shr.b32 	%rhs, %r321, 18;
	add.u32 	%r539, %lhs, %rhs;
	}
	xor.b32  	%r540, %r538, %r539;
	shr.u32 	%r541, %r321, 3;
	xor.b32  	%r542, %r540, %r541;
	add.s32 	%r543, %r537, %r304;
	add.s32 	%r544, %r543, %r542;
	st.local.u32 	[%rd18+152], %r544;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r531, 15;
	shr.b32 	%rhs, %r531, 17;
	add.u32 	%r545, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r531, 13;
	shr.b32 	%rhs, %r531, 19;
	add.u32 	%r546, %lhs, %rhs;
	}
	xor.b32  	%r547, %r545, %r546;
	shr.u32 	%r548, %r531, 10;
	xor.b32  	%r549, %r547, %r548;
	add.s32 	%r550, %r549, %r466;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r338, 25;
	shr.b32 	%rhs, %r338, 7;
	add.u32 	%r551, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r338, 14;
	shr.b32 	%rhs, %r338, 18;
	add.u32 	%r552, %lhs, %rhs;
	}
	xor.b32  	%r553, %r551, %r552;
	shr.u32 	%r554, %r338, 3;
	xor.b32  	%r555, %r553, %r554;
	add.s32 	%r556, %r550, %r321;
	add.s32 	%r557, %r556, %r555;
	st.local.u32 	[%rd18+156], %r557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r544, 15;
	shr.b32 	%rhs, %r544, 17;
	add.u32 	%r558, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r544, 13;
	shr.b32 	%rhs, %r544, 19;
	add.u32 	%r559, %lhs, %rhs;
	}
	xor.b32  	%r560, %r558, %r559;
	shr.u32 	%r561, %r544, 10;
	xor.b32  	%r562, %r560, %r561;
	add.s32 	%r563, %r562, %r479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r355, 25;
	shr.b32 	%rhs, %r355, 7;
	add.u32 	%r564, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r355, 14;
	shr.b32 	%rhs, %r355, 18;
	add.u32 	%r565, %lhs, %rhs;
	}
	xor.b32  	%r566, %r564, %r565;
	shr.u32 	%r567, %r355, 3;
	xor.b32  	%r568, %r566, %r567;
	add.s32 	%r569, %r563, %r338;
	add.s32 	%r570, %r569, %r568;
	st.local.u32 	[%rd18+160], %r570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 15;
	shr.b32 	%rhs, %r557, 17;
	add.u32 	%r571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 13;
	shr.b32 	%rhs, %r557, 19;
	add.u32 	%r572, %lhs, %rhs;
	}
	xor.b32  	%r573, %r571, %r572;
	shr.u32 	%r574, %r557, 10;
	xor.b32  	%r575, %r573, %r574;
	add.s32 	%r576, %r575, %r492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 25;
	shr.b32 	%rhs, %r372, 7;
	add.u32 	%r577, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 14;
	shr.b32 	%rhs, %r372, 18;
	add.u32 	%r578, %lhs, %rhs;
	}
	xor.b32  	%r579, %r577, %r578;
	shr.u32 	%r580, %r372, 3;
	xor.b32  	%r581, %r579, %r580;
	add.s32 	%r582, %r576, %r355;
	add.s32 	%r583, %r582, %r581;
	st.local.u32 	[%rd18+164], %r583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 15;
	shr.b32 	%rhs, %r570, 17;
	add.u32 	%r584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 13;
	shr.b32 	%rhs, %r570, 19;
	add.u32 	%r585, %lhs, %rhs;
	}
	xor.b32  	%r586, %r584, %r585;
	shr.u32 	%r587, %r570, 10;
	xor.b32  	%r588, %r586, %r587;
	add.s32 	%r589, %r588, %r505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r389, 25;
	shr.b32 	%rhs, %r389, 7;
	add.u32 	%r590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r389, 14;
	shr.b32 	%rhs, %r389, 18;
	add.u32 	%r591, %lhs, %rhs;
	}
	xor.b32  	%r592, %r590, %r591;
	shr.u32 	%r593, %r389, 3;
	xor.b32  	%r594, %r592, %r593;
	add.s32 	%r595, %r589, %r372;
	add.s32 	%r596, %r595, %r594;
	st.local.u32 	[%rd18+168], %r596;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r583, 15;
	shr.b32 	%rhs, %r583, 17;
	add.u32 	%r597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r583, 13;
	shr.b32 	%rhs, %r583, 19;
	add.u32 	%r598, %lhs, %rhs;
	}
	xor.b32  	%r599, %r597, %r598;
	shr.u32 	%r600, %r583, 10;
	xor.b32  	%r601, %r599, %r600;
	add.s32 	%r602, %r601, %r518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 25;
	shr.b32 	%rhs, %r406, 7;
	add.u32 	%r603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 14;
	shr.b32 	%rhs, %r406, 18;
	add.u32 	%r604, %lhs, %rhs;
	}
	xor.b32  	%r605, %r603, %r604;
	shr.u32 	%r606, %r406, 3;
	xor.b32  	%r607, %r605, %r606;
	add.s32 	%r608, %r602, %r389;
	add.s32 	%r609, %r608, %r607;
	st.local.u32 	[%rd18+172], %r609;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 15;
	shr.b32 	%rhs, %r596, 17;
	add.u32 	%r610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 13;
	shr.b32 	%rhs, %r596, 19;
	add.u32 	%r611, %lhs, %rhs;
	}
	xor.b32  	%r612, %r610, %r611;
	shr.u32 	%r613, %r596, 10;
	xor.b32  	%r614, %r612, %r613;
	add.s32 	%r615, %r614, %r531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 25;
	shr.b32 	%rhs, %r423, 7;
	add.u32 	%r616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 14;
	shr.b32 	%rhs, %r423, 18;
	add.u32 	%r617, %lhs, %rhs;
	}
	xor.b32  	%r618, %r616, %r617;
	shr.u32 	%r619, %r423, 3;
	xor.b32  	%r620, %r618, %r619;
	add.s32 	%r621, %r615, %r406;
	add.s32 	%r622, %r621, %r620;
	st.local.u32 	[%rd18+176], %r622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r609, 15;
	shr.b32 	%rhs, %r609, 17;
	add.u32 	%r623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r609, 13;
	shr.b32 	%rhs, %r609, 19;
	add.u32 	%r624, %lhs, %rhs;
	}
	xor.b32  	%r625, %r623, %r624;
	shr.u32 	%r626, %r609, 10;
	xor.b32  	%r627, %r625, %r626;
	add.s32 	%r628, %r627, %r544;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 25;
	shr.b32 	%rhs, %r440, 7;
	add.u32 	%r629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 14;
	shr.b32 	%rhs, %r440, 18;
	add.u32 	%r630, %lhs, %rhs;
	}
	xor.b32  	%r631, %r629, %r630;
	shr.u32 	%r632, %r440, 3;
	xor.b32  	%r633, %r631, %r632;
	add.s32 	%r634, %r628, %r423;
	add.s32 	%r635, %r634, %r633;
	st.local.u32 	[%rd18+180], %r635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r622, 15;
	shr.b32 	%rhs, %r622, 17;
	add.u32 	%r636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r622, 13;
	shr.b32 	%rhs, %r622, 19;
	add.u32 	%r637, %lhs, %rhs;
	}
	xor.b32  	%r638, %r636, %r637;
	shr.u32 	%r639, %r622, 10;
	xor.b32  	%r640, %r638, %r639;
	add.s32 	%r641, %r640, %r557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 25;
	shr.b32 	%rhs, %r453, 7;
	add.u32 	%r642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 14;
	shr.b32 	%rhs, %r453, 18;
	add.u32 	%r643, %lhs, %rhs;
	}
	xor.b32  	%r644, %r642, %r643;
	shr.u32 	%r645, %r453, 3;
	xor.b32  	%r646, %r644, %r645;
	add.s32 	%r647, %r641, %r440;
	add.s32 	%r648, %r647, %r646;
	st.local.u32 	[%rd18+184], %r648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 15;
	shr.b32 	%rhs, %r635, 17;
	add.u32 	%r649, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 13;
	shr.b32 	%rhs, %r635, 19;
	add.u32 	%r650, %lhs, %rhs;
	}
	xor.b32  	%r651, %r649, %r650;
	shr.u32 	%r652, %r635, 10;
	xor.b32  	%r653, %r651, %r652;
	add.s32 	%r654, %r653, %r570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 25;
	shr.b32 	%rhs, %r466, 7;
	add.u32 	%r655, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 14;
	shr.b32 	%rhs, %r466, 18;
	add.u32 	%r656, %lhs, %rhs;
	}
	xor.b32  	%r657, %r655, %r656;
	shr.u32 	%r658, %r466, 3;
	xor.b32  	%r659, %r657, %r658;
	add.s32 	%r660, %r654, %r453;
	add.s32 	%r661, %r660, %r659;
	st.local.u32 	[%rd18+188], %r661;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 15;
	shr.b32 	%rhs, %r648, 17;
	add.u32 	%r662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 13;
	shr.b32 	%rhs, %r648, 19;
	add.u32 	%r663, %lhs, %rhs;
	}
	xor.b32  	%r664, %r662, %r663;
	shr.u32 	%r665, %r648, 10;
	xor.b32  	%r666, %r664, %r665;
	add.s32 	%r667, %r666, %r583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 25;
	shr.b32 	%rhs, %r479, 7;
	add.u32 	%r668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 14;
	shr.b32 	%rhs, %r479, 18;
	add.u32 	%r669, %lhs, %rhs;
	}
	xor.b32  	%r670, %r668, %r669;
	shr.u32 	%r671, %r479, 3;
	xor.b32  	%r672, %r670, %r671;
	add.s32 	%r673, %r667, %r466;
	add.s32 	%r674, %r673, %r672;
	st.local.u32 	[%rd18+192], %r674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 15;
	shr.b32 	%rhs, %r661, 17;
	add.u32 	%r675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 13;
	shr.b32 	%rhs, %r661, 19;
	add.u32 	%r676, %lhs, %rhs;
	}
	xor.b32  	%r677, %r675, %r676;
	shr.u32 	%r678, %r661, 10;
	xor.b32  	%r679, %r677, %r678;
	add.s32 	%r680, %r679, %r596;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r492, 25;
	shr.b32 	%rhs, %r492, 7;
	add.u32 	%r681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r492, 14;
	shr.b32 	%rhs, %r492, 18;
	add.u32 	%r682, %lhs, %rhs;
	}
	xor.b32  	%r683, %r681, %r682;
	shr.u32 	%r684, %r492, 3;
	xor.b32  	%r685, %r683, %r684;
	add.s32 	%r686, %r680, %r479;
	add.s32 	%r687, %r686, %r685;
	st.local.u32 	[%rd18+196], %r687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r674, 15;
	shr.b32 	%rhs, %r674, 17;
	add.u32 	%r688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r674, 13;
	shr.b32 	%rhs, %r674, 19;
	add.u32 	%r689, %lhs, %rhs;
	}
	xor.b32  	%r690, %r688, %r689;
	shr.u32 	%r691, %r674, 10;
	xor.b32  	%r692, %r690, %r691;
	add.s32 	%r693, %r692, %r609;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 25;
	shr.b32 	%rhs, %r505, 7;
	add.u32 	%r694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 14;
	shr.b32 	%rhs, %r505, 18;
	add.u32 	%r695, %lhs, %rhs;
	}
	xor.b32  	%r696, %r694, %r695;
	shr.u32 	%r697, %r505, 3;
	xor.b32  	%r698, %r696, %r697;
	add.s32 	%r699, %r693, %r492;
	add.s32 	%r700, %r699, %r698;
	st.local.u32 	[%rd18+200], %r700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r687, 15;
	shr.b32 	%rhs, %r687, 17;
	add.u32 	%r701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r687, 13;
	shr.b32 	%rhs, %r687, 19;
	add.u32 	%r702, %lhs, %rhs;
	}
	xor.b32  	%r703, %r701, %r702;
	shr.u32 	%r704, %r687, 10;
	xor.b32  	%r705, %r703, %r704;
	add.s32 	%r706, %r705, %r622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 25;
	shr.b32 	%rhs, %r518, 7;
	add.u32 	%r707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 14;
	shr.b32 	%rhs, %r518, 18;
	add.u32 	%r708, %lhs, %rhs;
	}
	xor.b32  	%r709, %r707, %r708;
	shr.u32 	%r710, %r518, 3;
	xor.b32  	%r711, %r709, %r710;
	add.s32 	%r712, %r706, %r505;
	add.s32 	%r713, %r712, %r711;
	st.local.u32 	[%rd18+204], %r713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r700, 15;
	shr.b32 	%rhs, %r700, 17;
	add.u32 	%r714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r700, 13;
	shr.b32 	%rhs, %r700, 19;
	add.u32 	%r715, %lhs, %rhs;
	}
	xor.b32  	%r716, %r714, %r715;
	shr.u32 	%r717, %r700, 10;
	xor.b32  	%r718, %r716, %r717;
	add.s32 	%r719, %r718, %r635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r531, 25;
	shr.b32 	%rhs, %r531, 7;
	add.u32 	%r720, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r531, 14;
	shr.b32 	%rhs, %r531, 18;
	add.u32 	%r721, %lhs, %rhs;
	}
	xor.b32  	%r722, %r720, %r721;
	shr.u32 	%r723, %r531, 3;
	xor.b32  	%r724, %r722, %r723;
	add.s32 	%r725, %r719, %r518;
	add.s32 	%r726, %r725, %r724;
	st.local.u32 	[%rd18+208], %r726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r713, 15;
	shr.b32 	%rhs, %r713, 17;
	add.u32 	%r727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r713, 13;
	shr.b32 	%rhs, %r713, 19;
	add.u32 	%r728, %lhs, %rhs;
	}
	xor.b32  	%r729, %r727, %r728;
	shr.u32 	%r730, %r713, 10;
	xor.b32  	%r731, %r729, %r730;
	add.s32 	%r732, %r731, %r648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r544, 25;
	shr.b32 	%rhs, %r544, 7;
	add.u32 	%r733, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r544, 14;
	shr.b32 	%rhs, %r544, 18;
	add.u32 	%r734, %lhs, %rhs;
	}
	xor.b32  	%r735, %r733, %r734;
	shr.u32 	%r736, %r544, 3;
	xor.b32  	%r737, %r735, %r736;
	add.s32 	%r738, %r732, %r531;
	add.s32 	%r739, %r738, %r737;
	st.local.u32 	[%rd18+212], %r739;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r726, 15;
	shr.b32 	%rhs, %r726, 17;
	add.u32 	%r740, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r726, 13;
	shr.b32 	%rhs, %r726, 19;
	add.u32 	%r741, %lhs, %rhs;
	}
	xor.b32  	%r742, %r740, %r741;
	shr.u32 	%r743, %r726, 10;
	xor.b32  	%r744, %r742, %r743;
	add.s32 	%r745, %r744, %r661;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 25;
	shr.b32 	%rhs, %r557, 7;
	add.u32 	%r746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 14;
	shr.b32 	%rhs, %r557, 18;
	add.u32 	%r747, %lhs, %rhs;
	}
	xor.b32  	%r748, %r746, %r747;
	shr.u32 	%r749, %r557, 3;
	xor.b32  	%r750, %r748, %r749;
	add.s32 	%r751, %r745, %r544;
	add.s32 	%r752, %r751, %r750;
	st.local.u32 	[%rd18+216], %r752;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r739, 15;
	shr.b32 	%rhs, %r739, 17;
	add.u32 	%r753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r739, 13;
	shr.b32 	%rhs, %r739, 19;
	add.u32 	%r754, %lhs, %rhs;
	}
	xor.b32  	%r755, %r753, %r754;
	shr.u32 	%r756, %r739, 10;
	xor.b32  	%r757, %r755, %r756;
	add.s32 	%r758, %r757, %r674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 25;
	shr.b32 	%rhs, %r570, 7;
	add.u32 	%r759, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 14;
	shr.b32 	%rhs, %r570, 18;
	add.u32 	%r760, %lhs, %rhs;
	}
	xor.b32  	%r761, %r759, %r760;
	shr.u32 	%r762, %r570, 3;
	xor.b32  	%r763, %r761, %r762;
	add.s32 	%r764, %r758, %r557;
	add.s32 	%r765, %r764, %r763;
	st.local.u32 	[%rd18+220], %r765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 15;
	shr.b32 	%rhs, %r752, 17;
	add.u32 	%r766, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 13;
	shr.b32 	%rhs, %r752, 19;
	add.u32 	%r767, %lhs, %rhs;
	}
	xor.b32  	%r768, %r766, %r767;
	shr.u32 	%r769, %r752, 10;
	xor.b32  	%r770, %r768, %r769;
	add.s32 	%r771, %r770, %r687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r583, 25;
	shr.b32 	%rhs, %r583, 7;
	add.u32 	%r772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r583, 14;
	shr.b32 	%rhs, %r583, 18;
	add.u32 	%r773, %lhs, %rhs;
	}
	xor.b32  	%r774, %r772, %r773;
	shr.u32 	%r775, %r583, 3;
	xor.b32  	%r776, %r774, %r775;
	add.s32 	%r777, %r771, %r570;
	add.s32 	%r778, %r777, %r776;
	st.local.u32 	[%rd18+224], %r778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r765, 15;
	shr.b32 	%rhs, %r765, 17;
	add.u32 	%r779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r765, 13;
	shr.b32 	%rhs, %r765, 19;
	add.u32 	%r780, %lhs, %rhs;
	}
	xor.b32  	%r781, %r779, %r780;
	shr.u32 	%r782, %r765, 10;
	xor.b32  	%r783, %r781, %r782;
	add.s32 	%r784, %r783, %r700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 25;
	shr.b32 	%rhs, %r596, 7;
	add.u32 	%r785, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 14;
	shr.b32 	%rhs, %r596, 18;
	add.u32 	%r786, %lhs, %rhs;
	}
	xor.b32  	%r787, %r785, %r786;
	shr.u32 	%r788, %r596, 3;
	xor.b32  	%r789, %r787, %r788;
	add.s32 	%r790, %r784, %r583;
	add.s32 	%r791, %r790, %r789;
	st.local.u32 	[%rd18+228], %r791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 15;
	shr.b32 	%rhs, %r778, 17;
	add.u32 	%r792, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 13;
	shr.b32 	%rhs, %r778, 19;
	add.u32 	%r793, %lhs, %rhs;
	}
	xor.b32  	%r794, %r792, %r793;
	shr.u32 	%r795, %r778, 10;
	xor.b32  	%r796, %r794, %r795;
	add.s32 	%r797, %r796, %r713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r609, 25;
	shr.b32 	%rhs, %r609, 7;
	add.u32 	%r798, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r609, 14;
	shr.b32 	%rhs, %r609, 18;
	add.u32 	%r799, %lhs, %rhs;
	}
	xor.b32  	%r800, %r798, %r799;
	shr.u32 	%r801, %r609, 3;
	xor.b32  	%r802, %r800, %r801;
	add.s32 	%r803, %r797, %r596;
	add.s32 	%r804, %r803, %r802;
	st.local.u32 	[%rd18+232], %r804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 15;
	shr.b32 	%rhs, %r791, 17;
	add.u32 	%r805, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 13;
	shr.b32 	%rhs, %r791, 19;
	add.u32 	%r806, %lhs, %rhs;
	}
	xor.b32  	%r807, %r805, %r806;
	shr.u32 	%r808, %r791, 10;
	xor.b32  	%r809, %r807, %r808;
	add.s32 	%r810, %r809, %r726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r622, 25;
	shr.b32 	%rhs, %r622, 7;
	add.u32 	%r811, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r622, 14;
	shr.b32 	%rhs, %r622, 18;
	add.u32 	%r812, %lhs, %rhs;
	}
	xor.b32  	%r813, %r811, %r812;
	shr.u32 	%r814, %r622, 3;
	xor.b32  	%r815, %r813, %r814;
	add.s32 	%r816, %r810, %r609;
	add.s32 	%r817, %r816, %r815;
	st.local.u32 	[%rd18+236], %r817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 15;
	shr.b32 	%rhs, %r804, 17;
	add.u32 	%r818, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 13;
	shr.b32 	%rhs, %r804, 19;
	add.u32 	%r819, %lhs, %rhs;
	}
	xor.b32  	%r820, %r818, %r819;
	shr.u32 	%r821, %r804, 10;
	xor.b32  	%r822, %r820, %r821;
	add.s32 	%r823, %r822, %r739;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 25;
	shr.b32 	%rhs, %r635, 7;
	add.u32 	%r824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 14;
	shr.b32 	%rhs, %r635, 18;
	add.u32 	%r825, %lhs, %rhs;
	}
	xor.b32  	%r826, %r824, %r825;
	shr.u32 	%r827, %r635, 3;
	xor.b32  	%r828, %r826, %r827;
	add.s32 	%r829, %r823, %r622;
	add.s32 	%r830, %r829, %r828;
	st.local.u32 	[%rd18+240], %r830;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 15;
	shr.b32 	%rhs, %r817, 17;
	add.u32 	%r831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 13;
	shr.b32 	%rhs, %r817, 19;
	add.u32 	%r832, %lhs, %rhs;
	}
	xor.b32  	%r833, %r831, %r832;
	shr.u32 	%r834, %r817, 10;
	xor.b32  	%r835, %r833, %r834;
	add.s32 	%r836, %r835, %r752;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 25;
	shr.b32 	%rhs, %r648, 7;
	add.u32 	%r837, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 14;
	shr.b32 	%rhs, %r648, 18;
	add.u32 	%r838, %lhs, %rhs;
	}
	xor.b32  	%r839, %r837, %r838;
	shr.u32 	%r840, %r648, 3;
	xor.b32  	%r841, %r839, %r840;
	add.s32 	%r842, %r836, %r635;
	add.s32 	%r843, %r842, %r841;
	st.local.u32 	[%rd18+244], %r843;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 15;
	shr.b32 	%rhs, %r830, 17;
	add.u32 	%r844, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 13;
	shr.b32 	%rhs, %r830, 19;
	add.u32 	%r845, %lhs, %rhs;
	}
	xor.b32  	%r846, %r844, %r845;
	shr.u32 	%r847, %r830, 10;
	xor.b32  	%r848, %r846, %r847;
	add.s32 	%r849, %r848, %r765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 25;
	shr.b32 	%rhs, %r661, 7;
	add.u32 	%r850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 14;
	shr.b32 	%rhs, %r661, 18;
	add.u32 	%r851, %lhs, %rhs;
	}
	xor.b32  	%r852, %r850, %r851;
	shr.u32 	%r853, %r661, 3;
	xor.b32  	%r854, %r852, %r853;
	add.s32 	%r855, %r849, %r648;
	add.s32 	%r856, %r855, %r854;
	st.local.u32 	[%rd18+248], %r856;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r843, 15;
	shr.b32 	%rhs, %r843, 17;
	add.u32 	%r857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r843, 13;
	shr.b32 	%rhs, %r843, 19;
	add.u32 	%r858, %lhs, %rhs;
	}
	xor.b32  	%r859, %r857, %r858;
	shr.u32 	%r860, %r843, 10;
	xor.b32  	%r861, %r859, %r860;
	add.s32 	%r862, %r861, %r778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r674, 25;
	shr.b32 	%rhs, %r674, 7;
	add.u32 	%r863, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r674, 14;
	shr.b32 	%rhs, %r674, 18;
	add.u32 	%r864, %lhs, %rhs;
	}
	xor.b32  	%r865, %r863, %r864;
	shr.u32 	%r866, %r674, 3;
	xor.b32  	%r867, %r865, %r866;
	add.s32 	%r868, %r862, %r661;
	add.s32 	%r869, %r868, %r867;
	st.local.u32 	[%rd18+252], %r869;
	mul.wide.s32 	%rd10, %r232, 108;
	add.s64 	%rd11, %rd6, %rd10;
	ld.u32 	%r2, [%rd11+104];
	ld.u32 	%r3, [%rd11+100];
	ld.u32 	%r4, [%rd11+96];
	ld.u32 	%r5, [%rd11+92];
	ld.u32 	%r6, [%rd11+88];
	ld.u32 	%r7, [%rd11+84];
	ld.u32 	%r8, [%rd11+80];
	ld.u32 	%r9, [%rd11+76];
	mov.u32 	%r985, -64;
	mov.u64 	%rd17, k;
	mov.u32 	%r987, %r2;
	mov.u32 	%r988, %r9;
	mov.u32 	%r989, %r8;
	mov.u32 	%r990, %r7;
	mov.u32 	%r991, %r6;
	mov.u32 	%r992, %r5;
	mov.u32 	%r993, %r4;
	mov.u32 	%r994, %r3;
	bra.uni 	BB0_1;

BB0_2:
	add.s64 	%rd18, %rd3, 16;
	ld.local.u32 	%r986, [%rd3+16];
	add.s64 	%rd17, %rd17, 16;
	mov.u32 	%r987, %r20;
	mov.u32 	%r988, %r27;
	mov.u32 	%r989, %r25;
	mov.u32 	%r990, %r23;
	mov.u32 	%r991, %r21;
	mov.u32 	%r992, %r26;
	mov.u32 	%r993, %r24;
	mov.u32 	%r994, %r22;

BB0_1:
	mov.u32 	%r19, %r994;
	mov.u32 	%r18, %r993;
	mov.u32 	%r17, %r992;
	mov.u32 	%r16, %r991;
	mov.u32 	%r15, %r990;
	mov.u32 	%r14, %r989;
	mov.u32 	%r13, %r988;
	mov.u32 	%r12, %r987;
	mov.u32 	%r11, %r986;
	mov.u64 	%rd3, %rd18;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17, 26;
	shr.b32 	%rhs, %r17, 6;
	add.u32 	%r870, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17, 21;
	shr.b32 	%rhs, %r17, 11;
	add.u32 	%r871, %lhs, %rhs;
	}
	xor.b32  	%r872, %r870, %r871;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17, 7;
	shr.b32 	%rhs, %r17, 25;
	add.u32 	%r873, %lhs, %rhs;
	}
	xor.b32  	%r874, %r872, %r873;
	not.b32 	%r875, %r17;
	and.b32  	%r876, %r19, %r875;
	and.b32  	%r877, %r17, %r18;
	xor.b32  	%r878, %r877, %r876;
	add.s32 	%r879, %r874, %r878;
	add.s32 	%r880, %r879, %r12;
	ld.global.u32 	%r881, [%rd17];
	add.s32 	%r882, %r880, %r881;
	add.s32 	%r883, %r882, %r11;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13, 30;
	shr.b32 	%rhs, %r13, 2;
	add.u32 	%r884, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13, 19;
	shr.b32 	%rhs, %r13, 13;
	add.u32 	%r885, %lhs, %rhs;
	}
	xor.b32  	%r886, %r884, %r885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13, 10;
	shr.b32 	%rhs, %r13, 22;
	add.u32 	%r887, %lhs, %rhs;
	}
	xor.b32  	%r888, %r886, %r887;
	xor.b32  	%r889, %r14, %r15;
	and.b32  	%r890, %r13, %r889;
	and.b32  	%r891, %r14, %r15;
	xor.b32  	%r892, %r890, %r891;
	add.s32 	%r893, %r888, %r892;
	add.s32 	%r20, %r883, %r16;
	add.s32 	%r21, %r893, %r883;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 26;
	shr.b32 	%rhs, %r20, 6;
	add.u32 	%r894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 21;
	shr.b32 	%rhs, %r20, 11;
	add.u32 	%r895, %lhs, %rhs;
	}
	xor.b32  	%r896, %r894, %r895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 7;
	shr.b32 	%rhs, %r20, 25;
	add.u32 	%r897, %lhs, %rhs;
	}
	xor.b32  	%r898, %r896, %r897;
	and.b32  	%r899, %r20, %r17;
	not.b32 	%r900, %r20;
	and.b32  	%r901, %r18, %r900;
	xor.b32  	%r902, %r899, %r901;
	add.s32 	%r903, %r898, %r902;
	add.s32 	%r904, %r903, %r19;
	ld.global.u32 	%r905, [%rd17+4];
	add.s32 	%r906, %r904, %r905;
	ld.local.u32 	%r907, [%rd3+4];
	add.s32 	%r908, %r906, %r907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21, 30;
	shr.b32 	%rhs, %r21, 2;
	add.u32 	%r909, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21, 19;
	shr.b32 	%rhs, %r21, 13;
	add.u32 	%r910, %lhs, %rhs;
	}
	xor.b32  	%r911, %r909, %r910;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21, 10;
	shr.b32 	%rhs, %r21, 22;
	add.u32 	%r912, %lhs, %rhs;
	}
	xor.b32  	%r913, %r911, %r912;
	xor.b32  	%r914, %r13, %r14;
	and.b32  	%r915, %r21, %r914;
	and.b32  	%r916, %r13, %r14;
	xor.b32  	%r917, %r915, %r916;
	add.s32 	%r918, %r913, %r917;
	add.s32 	%r22, %r908, %r15;
	add.s32 	%r23, %r918, %r908;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 26;
	shr.b32 	%rhs, %r22, 6;
	add.u32 	%r919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 21;
	shr.b32 	%rhs, %r22, 11;
	add.u32 	%r920, %lhs, %rhs;
	}
	xor.b32  	%r921, %r919, %r920;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 7;
	shr.b32 	%rhs, %r22, 25;
	add.u32 	%r922, %lhs, %rhs;
	}
	xor.b32  	%r923, %r921, %r922;
	and.b32  	%r924, %r22, %r20;
	not.b32 	%r925, %r22;
	and.b32  	%r926, %r17, %r925;
	xor.b32  	%r927, %r924, %r926;
	add.s32 	%r928, %r923, %r927;
	add.s32 	%r929, %r928, %r18;
	ld.global.u32 	%r930, [%rd17+8];
	add.s32 	%r931, %r929, %r930;
	ld.local.u32 	%r932, [%rd3+8];
	add.s32 	%r933, %r931, %r932;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r23, 30;
	shr.b32 	%rhs, %r23, 2;
	add.u32 	%r934, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r23, 19;
	shr.b32 	%rhs, %r23, 13;
	add.u32 	%r935, %lhs, %rhs;
	}
	xor.b32  	%r936, %r934, %r935;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r23, 10;
	shr.b32 	%rhs, %r23, 22;
	add.u32 	%r937, %lhs, %rhs;
	}
	xor.b32  	%r938, %r936, %r937;
	xor.b32  	%r939, %r21, %r13;
	and.b32  	%r940, %r23, %r939;
	and.b32  	%r941, %r21, %r13;
	xor.b32  	%r942, %r940, %r941;
	add.s32 	%r943, %r938, %r942;
	add.s32 	%r24, %r933, %r14;
	add.s32 	%r25, %r943, %r933;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 26;
	shr.b32 	%rhs, %r24, 6;
	add.u32 	%r944, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 21;
	shr.b32 	%rhs, %r24, 11;
	add.u32 	%r945, %lhs, %rhs;
	}
	xor.b32  	%r946, %r944, %r945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 7;
	shr.b32 	%rhs, %r24, 25;
	add.u32 	%r947, %lhs, %rhs;
	}
	xor.b32  	%r948, %r946, %r947;
	and.b32  	%r949, %r24, %r22;
	not.b32 	%r950, %r24;
	and.b32  	%r951, %r20, %r950;
	xor.b32  	%r952, %r949, %r951;
	add.s32 	%r953, %r948, %r952;
	add.s32 	%r954, %r953, %r17;
	ld.global.u32 	%r955, [%rd17+12];
	add.s32 	%r956, %r954, %r955;
	ld.local.u32 	%r957, [%rd3+12];
	add.s32 	%r958, %r956, %r957;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r25, 30;
	shr.b32 	%rhs, %r25, 2;
	add.u32 	%r959, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r25, 19;
	shr.b32 	%rhs, %r25, 13;
	add.u32 	%r960, %lhs, %rhs;
	}
	xor.b32  	%r961, %r959, %r960;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r25, 10;
	shr.b32 	%rhs, %r25, 22;
	add.u32 	%r962, %lhs, %rhs;
	}
	xor.b32  	%r963, %r961, %r962;
	xor.b32  	%r964, %r23, %r21;
	and.b32  	%r965, %r25, %r964;
	and.b32  	%r966, %r23, %r21;
	xor.b32  	%r967, %r965, %r966;
	add.s32 	%r968, %r963, %r967;
	add.s32 	%r26, %r958, %r13;
	add.s32 	%r27, %r968, %r958;
	add.s32 	%r985, %r985, 4;
	setp.eq.s32	%p1, %r985, 0;
	@%p1 bra 	BB0_3;
	bra.uni 	BB0_2;

BB0_3:
	mov.u32 	%r984, %tid.x;
	mov.u32 	%r983, %ctaid.x;
	mov.u32 	%r982, %ntid.x;
	mad.lo.s32 	%r981, %r982, %r983, %r984;
	mul.wide.s32 	%rd16, %r981, 108;
	ld.param.u64 	%rd15, [sha256_transform_param_0];
	add.s64 	%rd14, %rd15, %rd16;
	add.s32 	%r969, %r9, %r27;
	st.u32 	[%rd14+76], %r969;
	add.s32 	%r974, %r8, %r25;
	st.u32 	[%rd14+80], %r974;
	add.s32 	%r975, %r7, %r23;
	st.u32 	[%rd14+84], %r975;
	add.s32 	%r976, %r6, %r21;
	st.u32 	[%rd14+88], %r976;
	add.s32 	%r977, %r5, %r26;
	st.u32 	[%rd14+92], %r977;
	add.s32 	%r978, %r4, %r24;
	st.u32 	[%rd14+96], %r978;
	add.s32 	%r979, %r3, %r22;
	st.u32 	[%rd14+100], %r979;
	add.s32 	%r980, %r2, %r20;
	st.u32 	[%rd14+104], %r980;
	ret;
}

	// .globl	_Z16print_hex_memoryPv
.visible .func _Z16print_hex_memoryPv(
	.param .b64 _Z16print_hex_memoryPv_param_0
)
{
	.local .align 8 .b8 	__local_depot1[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .b32 	%r<24>;
	.reg .b64 	%rd<20>;


	mov.u64 	%rd19, __local_depot1;
	cvta.local.u64 	%SP, %rd19;
	ld.param.u64 	%rd18, [_Z16print_hex_memoryPv_param_0];
	add.u64 	%rd5, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd5;
	mov.u32 	%r23, 0;

BB1_1:
	mov.u32 	%r1, %r23;
	ld.u8 	%r4, [%rd18];
	st.local.u32 	[%rd1], %r4;
	mov.u64 	%rd6, $str;
	cvta.global.u64 	%rd7, %rd6;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5, [retval0+0];
	
	//{
	}// Callseq End 0
	and.b32  	%r6, %r1, 8;
	setp.ne.s32	%p1, %r6, 0;
	@%p1 bra 	BB1_3;

	mov.u64 	%rd9, $str1;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, 0;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd11;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r7, [retval0+0];
	
	//{
	}// Callseq End 1

BB1_3:
	ld.u8 	%r8, [%rd18+1];
	st.local.u32 	[%rd1], %r8;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r9, [retval0+0];
	
	//{
	}// Callseq End 2
	ld.u8 	%r10, [%rd18+2];
	st.local.u32 	[%rd1], %r10;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11, [retval0+0];
	
	//{
	}// Callseq End 3
	ld.u8 	%r12, [%rd18+3];
	st.local.u32 	[%rd1], %r12;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r13, [retval0+0];
	
	//{
	}// Callseq End 4
	ld.u8 	%r14, [%rd18+4];
	st.local.u32 	[%rd1], %r14;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r15, [retval0+0];
	
	//{
	}// Callseq End 5
	ld.u8 	%r16, [%rd18+5];
	st.local.u32 	[%rd1], %r16;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r17, [retval0+0];
	
	//{
	}// Callseq End 6
	ld.u8 	%r18, [%rd18+6];
	st.local.u32 	[%rd1], %r18;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r19, [retval0+0];
	
	//{
	}// Callseq End 7
	ld.u8 	%r20, [%rd18+7];
	st.local.u32 	[%rd1], %r20;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r21, [retval0+0];
	
	//{
	}// Callseq End 8
	add.s32 	%r23, %r1, 8;
	add.s64 	%rd18, %rd18, 8;
	setp.ne.s32	%p2, %r1, 120;
	@%p2 bra 	BB1_1;

	mov.u64 	%rd15, $str1;
	cvta.global.u64 	%rd16, %rd15;
	mov.u64 	%rd17, 0;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd16;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r22, [retval0+0];
	
	//{
	}// Callseq End 9
	ret;
}

	// .globl	sha256_init
.visible .entry sha256_init(
	.param .u64 sha256_init_param_0
)
{
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd1, [sha256_init_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	mul.wide.s32 	%rd3, %r4, 108;
	add.s64 	%rd4, %rd2, %rd3;
	mov.u32 	%r5, 0;
	st.global.u32 	[%rd4+64], %r5;
	mov.u64 	%rd5, 0;
	st.global.u32 	[%rd4+72], %rd5;
	st.global.u32 	[%rd4+68], %rd5;
	mov.u64 	%rd6, 3144134277;
	st.global.u32 	[%rd4+80], %rd6;
	mov.u64 	%rd7, 1779033703;
	st.global.u32 	[%rd4+76], %rd7;
	mov.u64 	%rd8, 2773480762;
	st.global.u32 	[%rd4+88], %rd8;
	mov.u64 	%rd9, 1013904242;
	st.global.u32 	[%rd4+84], %rd9;
	mov.u64 	%rd10, 2600822924;
	st.global.u32 	[%rd4+96], %rd10;
	mov.u64 	%rd11, 1359893119;
	st.global.u32 	[%rd4+92], %rd11;
	mov.u64 	%rd12, 1541459225;
	st.global.u32 	[%rd4+104], %rd12;
	mov.u64 	%rd13, 528734635;
	st.global.u32 	[%rd4+100], %rd13;
	ret;
}

	// .globl	sha256_update
.visible .entry sha256_update(
	.param .u64 sha256_update_param_0,
	.param .u64 sha256_update_param_1,
	.param .u32 sha256_update_param_2
)
{
	.local .align 4 .b8 	__local_depot3[256];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<82>;
	.reg .b32 	%r<1028>;
	.reg .b64 	%rd<42>;


	mov.u64 	%rd41, __local_depot3;
	cvta.local.u64 	%SP, %rd41;
	ld.param.u64 	%rd1, [sha256_update_param_0];
	ld.param.u64 	%rd2, [sha256_update_param_1];
	ld.param.u32 	%r37, [sha256_update_param_2];
	setp.eq.s32	%p1, %r37, 0;
	@%p1 bra 	BB3_10;

	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r39, %ntid.x;
	mov.u32 	%r40, %ctaid.x;
	mov.u32 	%r41, %tid.x;
	mad.lo.s32 	%r42, %r39, %r40, %r41;
	mul.wide.s32 	%rd4, %r42, 108;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r1015, [%rd5+64];
	mov.u32 	%r1017, 0;
	cvta.to.global.u64 	%rd6, %rd2;

BB3_2:
	mov.u32 	%r2, %r1015;
	cvt.u64.u32	%rd7, %r1017;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u8 	%rs1, [%rd8];
	cvt.u64.u32	%rd10, %r2;
	add.s64 	%rd13, %rd5, %rd10;
	st.global.u8 	[%rd13], %rs1;
	ld.global.u32 	%r47, [%rd5+64];
	add.s32 	%r1016, %r47, 1;
	st.global.u32 	[%rd5+64], %r1016;
	setp.ne.s32	%p2, %r1016, 64;
	@%p2 bra 	BB3_9;

	add.u64 	%rd14, %SP, 0;
	cvta.to.local.u64 	%rd15, %rd14;
	ld.global.v4.u8 	{%rs2, %rs3, %rs4, %rs5}, [%rd5];
	cvt.u32.u16	%r53, %rs2;
	shl.b32 	%r54, %r53, 24;
	ld.global.u8 	%r55, [%rd5+1];
	shl.b32 	%r56, %r55, 16;
	or.b32  	%r57, %r56, %r54;
	mul.wide.u16 	%r58, %rs4, 256;
	or.b32  	%r59, %r57, %r58;
	ld.global.u8 	%r60, [%rd5+3];
	or.b32  	%r1018, %r59, %r60;
	ld.global.v4.u8 	{%rs7, %rs8, %rs9, %rs10}, [%rd5+4];
	ld.global.v4.u8 	{%rs11, %rs12, %rs13, %rs14}, [%rd5+8];
	ld.global.v4.u8 	{%rs15, %rs16, %rs17, %rs18}, [%rd5+12];
	ld.global.v4.u8 	{%rs19, %rs20, %rs21, %rs22}, [%rd5+16];
	ld.global.v4.u8 	{%rs23, %rs24, %rs25, %rs26}, [%rd5+20];
	ld.global.v4.u8 	{%rs27, %rs28, %rs29, %rs30}, [%rd5+24];
	ld.global.v4.u8 	{%rs31, %rs32, %rs33, %rs34}, [%rd5+28];
	ld.global.v4.u8 	{%rs35, %rs36, %rs37, %rs38}, [%rd5+32];
	ld.global.v4.u8 	{%rs39, %rs40, %rs41, %rs42}, [%rd5+36];
	ld.global.v4.u8 	{%rs43, %rs44, %rs45, %rs46}, [%rd5+40];
	st.local.u32 	[%rd15], %r1018;
	cvt.u32.u16	%r61, %rs7;
	shl.b32 	%r62, %r61, 24;
	ld.global.u8 	%r63, [%rd5+5];
	shl.b32 	%r64, %r63, 16;
	or.b32  	%r65, %r64, %r62;
	mul.wide.u16 	%r66, %rs9, 256;
	or.b32  	%r67, %r65, %r66;
	ld.global.u8 	%r68, [%rd5+7];
	or.b32  	%r69, %r67, %r68;
	st.local.u32 	[%rd15+4], %r69;
	cvt.u32.u16	%r70, %rs11;
	shl.b32 	%r71, %r70, 24;
	ld.global.u8 	%r72, [%rd5+9];
	shl.b32 	%r73, %r72, 16;
	or.b32  	%r74, %r73, %r71;
	mul.wide.u16 	%r75, %rs13, 256;
	or.b32  	%r76, %r74, %r75;
	ld.global.u8 	%r77, [%rd5+11];
	or.b32  	%r78, %r76, %r77;
	st.local.u32 	[%rd15+8], %r78;
	cvt.u32.u16	%r79, %rs15;
	shl.b32 	%r80, %r79, 24;
	ld.global.u8 	%r81, [%rd5+13];
	shl.b32 	%r82, %r81, 16;
	or.b32  	%r83, %r82, %r80;
	mul.wide.u16 	%r84, %rs17, 256;
	or.b32  	%r85, %r83, %r84;
	ld.global.u8 	%r86, [%rd5+15];
	or.b32  	%r87, %r85, %r86;
	st.local.u32 	[%rd15+12], %r87;
	cvt.u32.u16	%r88, %rs19;
	shl.b32 	%r89, %r88, 24;
	ld.global.u8 	%r90, [%rd5+17];
	shl.b32 	%r91, %r90, 16;
	or.b32  	%r92, %r91, %r89;
	mul.wide.u16 	%r93, %rs21, 256;
	or.b32  	%r94, %r92, %r93;
	ld.global.u8 	%r95, [%rd5+19];
	or.b32  	%r96, %r94, %r95;
	st.local.u32 	[%rd15+16], %r96;
	cvt.u32.u16	%r97, %rs23;
	shl.b32 	%r98, %r97, 24;
	ld.global.u8 	%r99, [%rd5+21];
	shl.b32 	%r100, %r99, 16;
	or.b32  	%r101, %r100, %r98;
	mul.wide.u16 	%r102, %rs25, 256;
	or.b32  	%r103, %r101, %r102;
	ld.global.u8 	%r104, [%rd5+23];
	or.b32  	%r105, %r103, %r104;
	st.local.u32 	[%rd15+20], %r105;
	cvt.u32.u16	%r106, %rs27;
	shl.b32 	%r107, %r106, 24;
	ld.global.u8 	%r108, [%rd5+25];
	shl.b32 	%r109, %r108, 16;
	or.b32  	%r110, %r109, %r107;
	mul.wide.u16 	%r111, %rs29, 256;
	or.b32  	%r112, %r110, %r111;
	ld.global.u8 	%r113, [%rd5+27];
	or.b32  	%r114, %r112, %r113;
	st.local.u32 	[%rd15+24], %r114;
	cvt.u32.u16	%r115, %rs31;
	shl.b32 	%r116, %r115, 24;
	ld.global.u8 	%r117, [%rd5+29];
	shl.b32 	%r118, %r117, 16;
	or.b32  	%r119, %r118, %r116;
	mul.wide.u16 	%r120, %rs33, 256;
	or.b32  	%r121, %r119, %r120;
	ld.global.u8 	%r122, [%rd5+31];
	or.b32  	%r123, %r121, %r122;
	st.local.u32 	[%rd15+28], %r123;
	cvt.u32.u16	%r124, %rs35;
	shl.b32 	%r125, %r124, 24;
	ld.global.u8 	%r126, [%rd5+33];
	shl.b32 	%r127, %r126, 16;
	or.b32  	%r128, %r127, %r125;
	mul.wide.u16 	%r129, %rs37, 256;
	or.b32  	%r130, %r128, %r129;
	ld.global.u8 	%r131, [%rd5+35];
	or.b32  	%r132, %r130, %r131;
	st.local.u32 	[%rd15+32], %r132;
	cvt.u32.u16	%r133, %rs39;
	shl.b32 	%r134, %r133, 24;
	ld.global.u8 	%r135, [%rd5+37];
	shl.b32 	%r136, %r135, 16;
	or.b32  	%r137, %r136, %r134;
	mul.wide.u16 	%r138, %rs41, 256;
	or.b32  	%r139, %r137, %r138;
	ld.global.u8 	%r140, [%rd5+39];
	or.b32  	%r141, %r139, %r140;
	st.local.u32 	[%rd15+36], %r141;
	cvt.u32.u16	%r142, %rs43;
	shl.b32 	%r143, %r142, 24;
	ld.global.u8 	%r144, [%rd5+41];
	shl.b32 	%r145, %r144, 16;
	or.b32  	%r146, %r145, %r143;
	mul.wide.u16 	%r147, %rs45, 256;
	or.b32  	%r148, %r146, %r147;
	ld.global.u8 	%r149, [%rd5+43];
	or.b32  	%r150, %r148, %r149;
	st.local.u32 	[%rd15+40], %r150;
	ld.global.v4.u8 	{%rs57, %rs58, %rs59, %rs60}, [%rd5+44];
	cvt.u32.u16	%r151, %rs57;
	shl.b32 	%r152, %r151, 24;
	ld.global.u8 	%r153, [%rd5+45];
	shl.b32 	%r154, %r153, 16;
	or.b32  	%r155, %r154, %r152;
	mul.wide.u16 	%r156, %rs59, 256;
	or.b32  	%r157, %r155, %r156;
	ld.global.u8 	%r158, [%rd5+47];
	or.b32  	%r159, %r157, %r158;
	ld.global.v4.u8 	{%rs62, %rs63, %rs64, %rs65}, [%rd5+48];
	ld.global.v4.u8 	{%rs66, %rs67, %rs68, %rs69}, [%rd5+52];
	ld.global.v4.u8 	{%rs70, %rs71, %rs72, %rs73}, [%rd5+56];
	ld.global.v4.u8 	{%rs74, %rs75, %rs76, %rs77}, [%rd5+60];
	st.local.u32 	[%rd15+44], %r159;
	cvt.u32.u16	%r160, %rs62;
	shl.b32 	%r161, %r160, 24;
	ld.global.u8 	%r162, [%rd5+49];
	shl.b32 	%r163, %r162, 16;
	or.b32  	%r164, %r163, %r161;
	mul.wide.u16 	%r165, %rs64, 256;
	or.b32  	%r166, %r164, %r165;
	ld.global.u8 	%r167, [%rd5+51];
	or.b32  	%r168, %r166, %r167;
	st.local.u32 	[%rd15+48], %r168;
	cvt.u32.u16	%r169, %rs66;
	shl.b32 	%r170, %r169, 24;
	ld.global.u8 	%r171, [%rd5+53];
	shl.b32 	%r172, %r171, 16;
	or.b32  	%r173, %r172, %r170;
	mul.wide.u16 	%r174, %rs68, 256;
	or.b32  	%r175, %r173, %r174;
	ld.global.u8 	%r176, [%rd5+55];
	or.b32  	%r177, %r175, %r176;
	st.local.u32 	[%rd15+52], %r177;
	cvt.u32.u16	%r178, %rs70;
	shl.b32 	%r179, %r178, 24;
	ld.global.u8 	%r180, [%rd5+57];
	shl.b32 	%r181, %r180, 16;
	or.b32  	%r182, %r181, %r179;
	mul.wide.u16 	%r183, %rs72, 256;
	or.b32  	%r184, %r182, %r183;
	ld.global.u8 	%r185, [%rd5+59];
	or.b32  	%r186, %r184, %r185;
	st.local.u32 	[%rd15+56], %r186;
	cvt.u32.u16	%r187, %rs74;
	shl.b32 	%r188, %r187, 24;
	shr.u32 	%r189, %r182, 17;
	shl.b32 	%r190, %r186, 15;
	or.b32  	%r191, %r189, %r190;
	shr.u32 	%r192, %r182, 19;
	shl.b32 	%r193, %r186, 13;
	or.b32  	%r194, %r192, %r193;
	xor.b32  	%r195, %r191, %r194;
	shr.u32 	%r196, %r184, 10;
	xor.b32  	%r197, %r195, %r196;
	add.s32 	%r198, %r197, %r141;
	shr.u32 	%r199, %r69, 7;
	shl.b32 	%r200, %r68, 25;
	or.b32  	%r201, %r199, %r200;
	shr.u32 	%r202, %r65, 18;
	shl.b32 	%r203, %r69, 14;
	or.b32  	%r204, %r202, %r203;
	xor.b32  	%r205, %r201, %r204;
	shr.u32 	%r206, %r69, 3;
	xor.b32  	%r207, %r205, %r206;
	add.s32 	%r208, %r198, %r1018;
	add.s32 	%r209, %r208, %r207;
	st.local.u32 	[%rd15+64], %r209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r209, 15;
	shr.b32 	%rhs, %r209, 17;
	add.u32 	%r210, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r209, 13;
	shr.b32 	%rhs, %r209, 19;
	add.u32 	%r211, %lhs, %rhs;
	}
	xor.b32  	%r212, %r210, %r211;
	shr.u32 	%r213, %r209, 10;
	xor.b32  	%r214, %r212, %r213;
	add.s32 	%r215, %r214, %r159;
	shr.u32 	%r216, %r87, 7;
	shl.b32 	%r217, %r86, 25;
	or.b32  	%r218, %r216, %r217;
	shr.u32 	%r219, %r83, 18;
	shl.b32 	%r220, %r87, 14;
	or.b32  	%r221, %r219, %r220;
	xor.b32  	%r222, %r218, %r221;
	shr.u32 	%r223, %r87, 3;
	xor.b32  	%r224, %r222, %r223;
	add.s32 	%r225, %r215, %r78;
	add.s32 	%r226, %r225, %r224;
	st.local.u32 	[%rd15+72], %r226;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r226, 15;
	shr.b32 	%rhs, %r226, 17;
	add.u32 	%r227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r226, 13;
	shr.b32 	%rhs, %r226, 19;
	add.u32 	%r228, %lhs, %rhs;
	}
	xor.b32  	%r229, %r227, %r228;
	shr.u32 	%r230, %r226, 10;
	xor.b32  	%r231, %r229, %r230;
	add.s32 	%r232, %r231, %r177;
	shr.u32 	%r233, %r105, 7;
	shl.b32 	%r234, %r104, 25;
	or.b32  	%r235, %r233, %r234;
	shr.u32 	%r236, %r101, 18;
	shl.b32 	%r237, %r105, 14;
	or.b32  	%r238, %r236, %r237;
	xor.b32  	%r239, %r235, %r238;
	shr.u32 	%r240, %r105, 3;
	xor.b32  	%r241, %r239, %r240;
	add.s32 	%r242, %r232, %r96;
	add.s32 	%r243, %r242, %r241;
	st.local.u32 	[%rd15+80], %r243;
	ld.global.u8 	%r244, [%rd5+61];
	shl.b32 	%r245, %r244, 16;
	or.b32  	%r246, %r245, %r188;
	mul.wide.u16 	%r247, %rs76, 256;
	or.b32  	%r248, %r246, %r247;
	ld.global.u8 	%r249, [%rd5+63];
	or.b32  	%r250, %r248, %r249;
	st.local.u32 	[%rd15+60], %r250;
	shr.u32 	%r251, %r246, 17;
	shl.b32 	%r252, %r250, 15;
	or.b32  	%r253, %r251, %r252;
	shr.u32 	%r254, %r246, 19;
	shl.b32 	%r255, %r250, 13;
	or.b32  	%r256, %r254, %r255;
	xor.b32  	%r257, %r253, %r256;
	shr.u32 	%r258, %r248, 10;
	xor.b32  	%r259, %r257, %r258;
	add.s32 	%r260, %r259, %r150;
	shr.u32 	%r261, %r78, 7;
	shl.b32 	%r262, %r77, 25;
	or.b32  	%r263, %r261, %r262;
	shr.u32 	%r264, %r74, 18;
	shl.b32 	%r265, %r78, 14;
	or.b32  	%r266, %r264, %r265;
	xor.b32  	%r267, %r263, %r266;
	shr.u32 	%r268, %r78, 3;
	xor.b32  	%r269, %r267, %r268;
	add.s32 	%r270, %r260, %r69;
	add.s32 	%r271, %r270, %r269;
	st.local.u32 	[%rd15+68], %r271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 15;
	shr.b32 	%rhs, %r271, 17;
	add.u32 	%r272, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 13;
	shr.b32 	%rhs, %r271, 19;
	add.u32 	%r273, %lhs, %rhs;
	}
	xor.b32  	%r274, %r272, %r273;
	shr.u32 	%r275, %r271, 10;
	xor.b32  	%r276, %r274, %r275;
	add.s32 	%r277, %r276, %r168;
	shr.u32 	%r278, %r96, 7;
	shl.b32 	%r279, %r95, 25;
	or.b32  	%r280, %r278, %r279;
	shr.u32 	%r281, %r92, 18;
	shl.b32 	%r282, %r96, 14;
	or.b32  	%r283, %r281, %r282;
	xor.b32  	%r284, %r280, %r283;
	shr.u32 	%r285, %r96, 3;
	xor.b32  	%r286, %r284, %r285;
	add.s32 	%r287, %r277, %r87;
	add.s32 	%r288, %r287, %r286;
	st.local.u32 	[%rd15+76], %r288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r288, 15;
	shr.b32 	%rhs, %r288, 17;
	add.u32 	%r289, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r288, 13;
	shr.b32 	%rhs, %r288, 19;
	add.u32 	%r290, %lhs, %rhs;
	}
	xor.b32  	%r291, %r289, %r290;
	shr.u32 	%r292, %r288, 10;
	xor.b32  	%r293, %r291, %r292;
	add.s32 	%r294, %r293, %r186;
	shr.u32 	%r295, %r114, 7;
	shl.b32 	%r296, %r113, 25;
	or.b32  	%r297, %r295, %r296;
	shr.u32 	%r298, %r110, 18;
	shl.b32 	%r299, %r114, 14;
	or.b32  	%r300, %r298, %r299;
	xor.b32  	%r301, %r297, %r300;
	shr.u32 	%r302, %r114, 3;
	xor.b32  	%r303, %r301, %r302;
	add.s32 	%r304, %r294, %r105;
	add.s32 	%r305, %r304, %r303;
	st.local.u32 	[%rd15+84], %r305;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r243, 15;
	shr.b32 	%rhs, %r243, 17;
	add.u32 	%r306, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r243, 13;
	shr.b32 	%rhs, %r243, 19;
	add.u32 	%r307, %lhs, %rhs;
	}
	xor.b32  	%r308, %r306, %r307;
	shr.u32 	%r309, %r243, 10;
	xor.b32  	%r310, %r308, %r309;
	add.s32 	%r311, %r310, %r250;
	shr.u32 	%r312, %r123, 7;
	shl.b32 	%r313, %r122, 25;
	or.b32  	%r314, %r312, %r313;
	shr.u32 	%r315, %r119, 18;
	shl.b32 	%r316, %r123, 14;
	or.b32  	%r317, %r315, %r316;
	xor.b32  	%r318, %r314, %r317;
	shr.u32 	%r319, %r123, 3;
	xor.b32  	%r320, %r318, %r319;
	add.s32 	%r321, %r311, %r114;
	add.s32 	%r322, %r321, %r320;
	st.local.u32 	[%rd15+88], %r322;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 15;
	shr.b32 	%rhs, %r305, 17;
	add.u32 	%r323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 13;
	shr.b32 	%rhs, %r305, 19;
	add.u32 	%r324, %lhs, %rhs;
	}
	xor.b32  	%r325, %r323, %r324;
	shr.u32 	%r326, %r305, 10;
	xor.b32  	%r327, %r325, %r326;
	add.s32 	%r328, %r327, %r209;
	shr.u32 	%r329, %r132, 7;
	shl.b32 	%r330, %r131, 25;
	or.b32  	%r331, %r329, %r330;
	shr.u32 	%r332, %r128, 18;
	shl.b32 	%r333, %r132, 14;
	or.b32  	%r334, %r332, %r333;
	xor.b32  	%r335, %r331, %r334;
	shr.u32 	%r336, %r132, 3;
	xor.b32  	%r337, %r335, %r336;
	add.s32 	%r338, %r328, %r123;
	add.s32 	%r339, %r338, %r337;
	st.local.u32 	[%rd15+92], %r339;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r322, 15;
	shr.b32 	%rhs, %r322, 17;
	add.u32 	%r340, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r322, 13;
	shr.b32 	%rhs, %r322, 19;
	add.u32 	%r341, %lhs, %rhs;
	}
	xor.b32  	%r342, %r340, %r341;
	shr.u32 	%r343, %r322, 10;
	xor.b32  	%r344, %r342, %r343;
	add.s32 	%r345, %r344, %r271;
	shr.u32 	%r346, %r141, 7;
	shl.b32 	%r347, %r140, 25;
	or.b32  	%r348, %r346, %r347;
	shr.u32 	%r349, %r137, 18;
	shl.b32 	%r350, %r141, 14;
	or.b32  	%r351, %r349, %r350;
	xor.b32  	%r352, %r348, %r351;
	shr.u32 	%r353, %r141, 3;
	xor.b32  	%r354, %r352, %r353;
	add.s32 	%r355, %r345, %r132;
	add.s32 	%r356, %r355, %r354;
	st.local.u32 	[%rd15+96], %r356;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 15;
	shr.b32 	%rhs, %r339, 17;
	add.u32 	%r357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 13;
	shr.b32 	%rhs, %r339, 19;
	add.u32 	%r358, %lhs, %rhs;
	}
	xor.b32  	%r359, %r357, %r358;
	shr.u32 	%r360, %r339, 10;
	xor.b32  	%r361, %r359, %r360;
	add.s32 	%r362, %r361, %r226;
	shr.u32 	%r363, %r150, 7;
	shl.b32 	%r364, %r149, 25;
	or.b32  	%r365, %r363, %r364;
	shr.u32 	%r366, %r146, 18;
	shl.b32 	%r367, %r150, 14;
	or.b32  	%r368, %r366, %r367;
	xor.b32  	%r369, %r365, %r368;
	shr.u32 	%r370, %r150, 3;
	xor.b32  	%r371, %r369, %r370;
	add.s32 	%r372, %r362, %r141;
	add.s32 	%r373, %r372, %r371;
	st.local.u32 	[%rd15+100], %r373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 15;
	shr.b32 	%rhs, %r356, 17;
	add.u32 	%r374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 13;
	shr.b32 	%rhs, %r356, 19;
	add.u32 	%r375, %lhs, %rhs;
	}
	xor.b32  	%r376, %r374, %r375;
	shr.u32 	%r377, %r356, 10;
	xor.b32  	%r378, %r376, %r377;
	add.s32 	%r379, %r378, %r288;
	shr.u32 	%r380, %r159, 7;
	shl.b32 	%r381, %r158, 25;
	or.b32  	%r382, %r380, %r381;
	shr.u32 	%r383, %r155, 18;
	shl.b32 	%r384, %r159, 14;
	or.b32  	%r385, %r383, %r384;
	xor.b32  	%r386, %r382, %r385;
	shr.u32 	%r387, %r159, 3;
	xor.b32  	%r388, %r386, %r387;
	add.s32 	%r389, %r379, %r150;
	add.s32 	%r390, %r389, %r388;
	st.local.u32 	[%rd15+104], %r390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r373, 15;
	shr.b32 	%rhs, %r373, 17;
	add.u32 	%r391, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r373, 13;
	shr.b32 	%rhs, %r373, 19;
	add.u32 	%r392, %lhs, %rhs;
	}
	xor.b32  	%r393, %r391, %r392;
	shr.u32 	%r394, %r373, 10;
	xor.b32  	%r395, %r393, %r394;
	add.s32 	%r396, %r395, %r243;
	shr.u32 	%r397, %r168, 7;
	shl.b32 	%r398, %r167, 25;
	or.b32  	%r399, %r397, %r398;
	shr.u32 	%r400, %r164, 18;
	shl.b32 	%r401, %r168, 14;
	or.b32  	%r402, %r400, %r401;
	xor.b32  	%r403, %r399, %r402;
	shr.u32 	%r404, %r168, 3;
	xor.b32  	%r405, %r403, %r404;
	add.s32 	%r406, %r396, %r159;
	add.s32 	%r407, %r406, %r405;
	st.local.u32 	[%rd15+108], %r407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 15;
	shr.b32 	%rhs, %r390, 17;
	add.u32 	%r408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 13;
	shr.b32 	%rhs, %r390, 19;
	add.u32 	%r409, %lhs, %rhs;
	}
	xor.b32  	%r410, %r408, %r409;
	shr.u32 	%r411, %r390, 10;
	xor.b32  	%r412, %r410, %r411;
	add.s32 	%r413, %r412, %r305;
	shr.u32 	%r414, %r177, 7;
	shl.b32 	%r415, %r176, 25;
	or.b32  	%r416, %r414, %r415;
	shr.u32 	%r417, %r173, 18;
	shl.b32 	%r418, %r177, 14;
	or.b32  	%r419, %r417, %r418;
	xor.b32  	%r420, %r416, %r419;
	shr.u32 	%r421, %r177, 3;
	xor.b32  	%r422, %r420, %r421;
	add.s32 	%r423, %r413, %r168;
	add.s32 	%r424, %r423, %r422;
	st.local.u32 	[%rd15+112], %r424;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r407, 15;
	shr.b32 	%rhs, %r407, 17;
	add.u32 	%r425, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r407, 13;
	shr.b32 	%rhs, %r407, 19;
	add.u32 	%r426, %lhs, %rhs;
	}
	xor.b32  	%r427, %r425, %r426;
	shr.u32 	%r428, %r407, 10;
	xor.b32  	%r429, %r427, %r428;
	add.s32 	%r430, %r429, %r322;
	shr.u32 	%r431, %r186, 7;
	shl.b32 	%r432, %r185, 25;
	or.b32  	%r433, %r431, %r432;
	shr.u32 	%r434, %r182, 18;
	shl.b32 	%r435, %r186, 14;
	or.b32  	%r436, %r434, %r435;
	xor.b32  	%r437, %r433, %r436;
	shr.u32 	%r438, %r186, 3;
	xor.b32  	%r439, %r437, %r438;
	add.s32 	%r440, %r430, %r177;
	add.s32 	%r441, %r440, %r439;
	st.local.u32 	[%rd15+116], %r441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 15;
	shr.b32 	%rhs, %r424, 17;
	add.u32 	%r442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 13;
	shr.b32 	%rhs, %r424, 19;
	add.u32 	%r443, %lhs, %rhs;
	}
	xor.b32  	%r444, %r442, %r443;
	shr.u32 	%r445, %r424, 10;
	xor.b32  	%r446, %r444, %r445;
	add.s32 	%r447, %r446, %r339;
	shr.u32 	%r448, %r250, 7;
	shl.b32 	%r449, %r249, 25;
	or.b32  	%r450, %r448, %r449;
	shr.u32 	%r451, %r246, 18;
	shl.b32 	%r452, %r250, 14;
	or.b32  	%r453, %r451, %r452;
	xor.b32  	%r454, %r450, %r453;
	shr.u32 	%r455, %r250, 3;
	xor.b32  	%r456, %r454, %r455;
	add.s32 	%r457, %r447, %r186;
	add.s32 	%r458, %r457, %r456;
	st.local.u32 	[%rd15+120], %r458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 15;
	shr.b32 	%rhs, %r441, 17;
	add.u32 	%r459, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 13;
	shr.b32 	%rhs, %r441, 19;
	add.u32 	%r460, %lhs, %rhs;
	}
	xor.b32  	%r461, %r459, %r460;
	shr.u32 	%r462, %r441, 10;
	xor.b32  	%r463, %r461, %r462;
	add.s32 	%r464, %r463, %r356;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r209, 25;
	shr.b32 	%rhs, %r209, 7;
	add.u32 	%r465, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r209, 14;
	shr.b32 	%rhs, %r209, 18;
	add.u32 	%r466, %lhs, %rhs;
	}
	xor.b32  	%r467, %r465, %r466;
	shr.u32 	%r468, %r209, 3;
	xor.b32  	%r469, %r467, %r468;
	add.s32 	%r470, %r464, %r250;
	add.s32 	%r471, %r470, %r469;
	st.local.u32 	[%rd15+124], %r471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r458, 15;
	shr.b32 	%rhs, %r458, 17;
	add.u32 	%r472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r458, 13;
	shr.b32 	%rhs, %r458, 19;
	add.u32 	%r473, %lhs, %rhs;
	}
	xor.b32  	%r474, %r472, %r473;
	shr.u32 	%r475, %r458, 10;
	xor.b32  	%r476, %r474, %r475;
	add.s32 	%r477, %r476, %r373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 25;
	shr.b32 	%rhs, %r271, 7;
	add.u32 	%r478, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 14;
	shr.b32 	%rhs, %r271, 18;
	add.u32 	%r479, %lhs, %rhs;
	}
	xor.b32  	%r480, %r478, %r479;
	shr.u32 	%r481, %r271, 3;
	xor.b32  	%r482, %r480, %r481;
	add.s32 	%r483, %r477, %r209;
	add.s32 	%r484, %r483, %r482;
	st.local.u32 	[%rd15+128], %r484;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r471, 15;
	shr.b32 	%rhs, %r471, 17;
	add.u32 	%r485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r471, 13;
	shr.b32 	%rhs, %r471, 19;
	add.u32 	%r486, %lhs, %rhs;
	}
	xor.b32  	%r487, %r485, %r486;
	shr.u32 	%r488, %r471, 10;
	xor.b32  	%r489, %r487, %r488;
	add.s32 	%r490, %r489, %r390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r226, 25;
	shr.b32 	%rhs, %r226, 7;
	add.u32 	%r491, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r226, 14;
	shr.b32 	%rhs, %r226, 18;
	add.u32 	%r492, %lhs, %rhs;
	}
	xor.b32  	%r493, %r491, %r492;
	shr.u32 	%r494, %r226, 3;
	xor.b32  	%r495, %r493, %r494;
	add.s32 	%r496, %r490, %r271;
	add.s32 	%r497, %r496, %r495;
	st.local.u32 	[%rd15+132], %r497;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r484, 15;
	shr.b32 	%rhs, %r484, 17;
	add.u32 	%r498, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r484, 13;
	shr.b32 	%rhs, %r484, 19;
	add.u32 	%r499, %lhs, %rhs;
	}
	xor.b32  	%r500, %r498, %r499;
	shr.u32 	%r501, %r484, 10;
	xor.b32  	%r502, %r500, %r501;
	add.s32 	%r503, %r502, %r407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r288, 25;
	shr.b32 	%rhs, %r288, 7;
	add.u32 	%r504, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r288, 14;
	shr.b32 	%rhs, %r288, 18;
	add.u32 	%r505, %lhs, %rhs;
	}
	xor.b32  	%r506, %r504, %r505;
	shr.u32 	%r507, %r288, 3;
	xor.b32  	%r508, %r506, %r507;
	add.s32 	%r509, %r503, %r226;
	add.s32 	%r510, %r509, %r508;
	st.local.u32 	[%rd15+136], %r510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 15;
	shr.b32 	%rhs, %r497, 17;
	add.u32 	%r511, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 13;
	shr.b32 	%rhs, %r497, 19;
	add.u32 	%r512, %lhs, %rhs;
	}
	xor.b32  	%r513, %r511, %r512;
	shr.u32 	%r514, %r497, 10;
	xor.b32  	%r515, %r513, %r514;
	add.s32 	%r516, %r515, %r424;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r243, 25;
	shr.b32 	%rhs, %r243, 7;
	add.u32 	%r517, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r243, 14;
	shr.b32 	%rhs, %r243, 18;
	add.u32 	%r518, %lhs, %rhs;
	}
	xor.b32  	%r519, %r517, %r518;
	shr.u32 	%r520, %r243, 3;
	xor.b32  	%r521, %r519, %r520;
	add.s32 	%r522, %r516, %r288;
	add.s32 	%r523, %r522, %r521;
	st.local.u32 	[%rd15+140], %r523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r510, 15;
	shr.b32 	%rhs, %r510, 17;
	add.u32 	%r524, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r510, 13;
	shr.b32 	%rhs, %r510, 19;
	add.u32 	%r525, %lhs, %rhs;
	}
	xor.b32  	%r526, %r524, %r525;
	shr.u32 	%r527, %r510, 10;
	xor.b32  	%r528, %r526, %r527;
	add.s32 	%r529, %r528, %r441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 25;
	shr.b32 	%rhs, %r305, 7;
	add.u32 	%r530, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 14;
	shr.b32 	%rhs, %r305, 18;
	add.u32 	%r531, %lhs, %rhs;
	}
	xor.b32  	%r532, %r530, %r531;
	shr.u32 	%r533, %r305, 3;
	xor.b32  	%r534, %r532, %r533;
	add.s32 	%r535, %r529, %r243;
	add.s32 	%r536, %r535, %r534;
	st.local.u32 	[%rd15+144], %r536;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r523, 15;
	shr.b32 	%rhs, %r523, 17;
	add.u32 	%r537, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r523, 13;
	shr.b32 	%rhs, %r523, 19;
	add.u32 	%r538, %lhs, %rhs;
	}
	xor.b32  	%r539, %r537, %r538;
	shr.u32 	%r540, %r523, 10;
	xor.b32  	%r541, %r539, %r540;
	add.s32 	%r542, %r541, %r458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r322, 25;
	shr.b32 	%rhs, %r322, 7;
	add.u32 	%r543, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r322, 14;
	shr.b32 	%rhs, %r322, 18;
	add.u32 	%r544, %lhs, %rhs;
	}
	xor.b32  	%r545, %r543, %r544;
	shr.u32 	%r546, %r322, 3;
	xor.b32  	%r547, %r545, %r546;
	add.s32 	%r548, %r542, %r305;
	add.s32 	%r549, %r548, %r547;
	st.local.u32 	[%rd15+148], %r549;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r536, 15;
	shr.b32 	%rhs, %r536, 17;
	add.u32 	%r550, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r536, 13;
	shr.b32 	%rhs, %r536, 19;
	add.u32 	%r551, %lhs, %rhs;
	}
	xor.b32  	%r552, %r550, %r551;
	shr.u32 	%r553, %r536, 10;
	xor.b32  	%r554, %r552, %r553;
	add.s32 	%r555, %r554, %r471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 25;
	shr.b32 	%rhs, %r339, 7;
	add.u32 	%r556, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 14;
	shr.b32 	%rhs, %r339, 18;
	add.u32 	%r557, %lhs, %rhs;
	}
	xor.b32  	%r558, %r556, %r557;
	shr.u32 	%r559, %r339, 3;
	xor.b32  	%r560, %r558, %r559;
	add.s32 	%r561, %r555, %r322;
	add.s32 	%r562, %r561, %r560;
	st.local.u32 	[%rd15+152], %r562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 15;
	shr.b32 	%rhs, %r549, 17;
	add.u32 	%r563, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 13;
	shr.b32 	%rhs, %r549, 19;
	add.u32 	%r564, %lhs, %rhs;
	}
	xor.b32  	%r565, %r563, %r564;
	shr.u32 	%r566, %r549, 10;
	xor.b32  	%r567, %r565, %r566;
	add.s32 	%r568, %r567, %r484;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 25;
	shr.b32 	%rhs, %r356, 7;
	add.u32 	%r569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 14;
	shr.b32 	%rhs, %r356, 18;
	add.u32 	%r570, %lhs, %rhs;
	}
	xor.b32  	%r571, %r569, %r570;
	shr.u32 	%r572, %r356, 3;
	xor.b32  	%r573, %r571, %r572;
	add.s32 	%r574, %r568, %r339;
	add.s32 	%r575, %r574, %r573;
	st.local.u32 	[%rd15+156], %r575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 15;
	shr.b32 	%rhs, %r562, 17;
	add.u32 	%r576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 13;
	shr.b32 	%rhs, %r562, 19;
	add.u32 	%r577, %lhs, %rhs;
	}
	xor.b32  	%r578, %r576, %r577;
	shr.u32 	%r579, %r562, 10;
	xor.b32  	%r580, %r578, %r579;
	add.s32 	%r581, %r580, %r497;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r373, 25;
	shr.b32 	%rhs, %r373, 7;
	add.u32 	%r582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r373, 14;
	shr.b32 	%rhs, %r373, 18;
	add.u32 	%r583, %lhs, %rhs;
	}
	xor.b32  	%r584, %r582, %r583;
	shr.u32 	%r585, %r373, 3;
	xor.b32  	%r586, %r584, %r585;
	add.s32 	%r587, %r581, %r356;
	add.s32 	%r588, %r587, %r586;
	st.local.u32 	[%rd15+160], %r588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 15;
	shr.b32 	%rhs, %r575, 17;
	add.u32 	%r589, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 13;
	shr.b32 	%rhs, %r575, 19;
	add.u32 	%r590, %lhs, %rhs;
	}
	xor.b32  	%r591, %r589, %r590;
	shr.u32 	%r592, %r575, 10;
	xor.b32  	%r593, %r591, %r592;
	add.s32 	%r594, %r593, %r510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 25;
	shr.b32 	%rhs, %r390, 7;
	add.u32 	%r595, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 14;
	shr.b32 	%rhs, %r390, 18;
	add.u32 	%r596, %lhs, %rhs;
	}
	xor.b32  	%r597, %r595, %r596;
	shr.u32 	%r598, %r390, 3;
	xor.b32  	%r599, %r597, %r598;
	add.s32 	%r600, %r594, %r373;
	add.s32 	%r601, %r600, %r599;
	st.local.u32 	[%rd15+164], %r601;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r588, 15;
	shr.b32 	%rhs, %r588, 17;
	add.u32 	%r602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r588, 13;
	shr.b32 	%rhs, %r588, 19;
	add.u32 	%r603, %lhs, %rhs;
	}
	xor.b32  	%r604, %r602, %r603;
	shr.u32 	%r605, %r588, 10;
	xor.b32  	%r606, %r604, %r605;
	add.s32 	%r607, %r606, %r523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r407, 25;
	shr.b32 	%rhs, %r407, 7;
	add.u32 	%r608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r407, 14;
	shr.b32 	%rhs, %r407, 18;
	add.u32 	%r609, %lhs, %rhs;
	}
	xor.b32  	%r610, %r608, %r609;
	shr.u32 	%r611, %r407, 3;
	xor.b32  	%r612, %r610, %r611;
	add.s32 	%r613, %r607, %r390;
	add.s32 	%r614, %r613, %r612;
	st.local.u32 	[%rd15+168], %r614;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 15;
	shr.b32 	%rhs, %r601, 17;
	add.u32 	%r615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 13;
	shr.b32 	%rhs, %r601, 19;
	add.u32 	%r616, %lhs, %rhs;
	}
	xor.b32  	%r617, %r615, %r616;
	shr.u32 	%r618, %r601, 10;
	xor.b32  	%r619, %r617, %r618;
	add.s32 	%r620, %r619, %r536;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 25;
	shr.b32 	%rhs, %r424, 7;
	add.u32 	%r621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 14;
	shr.b32 	%rhs, %r424, 18;
	add.u32 	%r622, %lhs, %rhs;
	}
	xor.b32  	%r623, %r621, %r622;
	shr.u32 	%r624, %r424, 3;
	xor.b32  	%r625, %r623, %r624;
	add.s32 	%r626, %r620, %r407;
	add.s32 	%r627, %r626, %r625;
	st.local.u32 	[%rd15+172], %r627;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r614, 15;
	shr.b32 	%rhs, %r614, 17;
	add.u32 	%r628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r614, 13;
	shr.b32 	%rhs, %r614, 19;
	add.u32 	%r629, %lhs, %rhs;
	}
	xor.b32  	%r630, %r628, %r629;
	shr.u32 	%r631, %r614, 10;
	xor.b32  	%r632, %r630, %r631;
	add.s32 	%r633, %r632, %r549;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 25;
	shr.b32 	%rhs, %r441, 7;
	add.u32 	%r634, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 14;
	shr.b32 	%rhs, %r441, 18;
	add.u32 	%r635, %lhs, %rhs;
	}
	xor.b32  	%r636, %r634, %r635;
	shr.u32 	%r637, %r441, 3;
	xor.b32  	%r638, %r636, %r637;
	add.s32 	%r639, %r633, %r424;
	add.s32 	%r640, %r639, %r638;
	st.local.u32 	[%rd15+176], %r640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 15;
	shr.b32 	%rhs, %r627, 17;
	add.u32 	%r641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 13;
	shr.b32 	%rhs, %r627, 19;
	add.u32 	%r642, %lhs, %rhs;
	}
	xor.b32  	%r643, %r641, %r642;
	shr.u32 	%r644, %r627, 10;
	xor.b32  	%r645, %r643, %r644;
	add.s32 	%r646, %r645, %r562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r458, 25;
	shr.b32 	%rhs, %r458, 7;
	add.u32 	%r647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r458, 14;
	shr.b32 	%rhs, %r458, 18;
	add.u32 	%r648, %lhs, %rhs;
	}
	xor.b32  	%r649, %r647, %r648;
	shr.u32 	%r650, %r458, 3;
	xor.b32  	%r651, %r649, %r650;
	add.s32 	%r652, %r646, %r441;
	add.s32 	%r653, %r652, %r651;
	st.local.u32 	[%rd15+180], %r653;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 15;
	shr.b32 	%rhs, %r640, 17;
	add.u32 	%r654, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 13;
	shr.b32 	%rhs, %r640, 19;
	add.u32 	%r655, %lhs, %rhs;
	}
	xor.b32  	%r656, %r654, %r655;
	shr.u32 	%r657, %r640, 10;
	xor.b32  	%r658, %r656, %r657;
	add.s32 	%r659, %r658, %r575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r471, 25;
	shr.b32 	%rhs, %r471, 7;
	add.u32 	%r660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r471, 14;
	shr.b32 	%rhs, %r471, 18;
	add.u32 	%r661, %lhs, %rhs;
	}
	xor.b32  	%r662, %r660, %r661;
	shr.u32 	%r663, %r471, 3;
	xor.b32  	%r664, %r662, %r663;
	add.s32 	%r665, %r659, %r458;
	add.s32 	%r666, %r665, %r664;
	st.local.u32 	[%rd15+184], %r666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r653, 15;
	shr.b32 	%rhs, %r653, 17;
	add.u32 	%r667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r653, 13;
	shr.b32 	%rhs, %r653, 19;
	add.u32 	%r668, %lhs, %rhs;
	}
	xor.b32  	%r669, %r667, %r668;
	shr.u32 	%r670, %r653, 10;
	xor.b32  	%r671, %r669, %r670;
	add.s32 	%r672, %r671, %r588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r484, 25;
	shr.b32 	%rhs, %r484, 7;
	add.u32 	%r673, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r484, 14;
	shr.b32 	%rhs, %r484, 18;
	add.u32 	%r674, %lhs, %rhs;
	}
	xor.b32  	%r675, %r673, %r674;
	shr.u32 	%r676, %r484, 3;
	xor.b32  	%r677, %r675, %r676;
	add.s32 	%r678, %r672, %r471;
	add.s32 	%r679, %r678, %r677;
	st.local.u32 	[%rd15+188], %r679;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r666, 15;
	shr.b32 	%rhs, %r666, 17;
	add.u32 	%r680, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r666, 13;
	shr.b32 	%rhs, %r666, 19;
	add.u32 	%r681, %lhs, %rhs;
	}
	xor.b32  	%r682, %r680, %r681;
	shr.u32 	%r683, %r666, 10;
	xor.b32  	%r684, %r682, %r683;
	add.s32 	%r685, %r684, %r601;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 25;
	shr.b32 	%rhs, %r497, 7;
	add.u32 	%r686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 14;
	shr.b32 	%rhs, %r497, 18;
	add.u32 	%r687, %lhs, %rhs;
	}
	xor.b32  	%r688, %r686, %r687;
	shr.u32 	%r689, %r497, 3;
	xor.b32  	%r690, %r688, %r689;
	add.s32 	%r691, %r685, %r484;
	add.s32 	%r692, %r691, %r690;
	st.local.u32 	[%rd15+192], %r692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r679, 15;
	shr.b32 	%rhs, %r679, 17;
	add.u32 	%r693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r679, 13;
	shr.b32 	%rhs, %r679, 19;
	add.u32 	%r694, %lhs, %rhs;
	}
	xor.b32  	%r695, %r693, %r694;
	shr.u32 	%r696, %r679, 10;
	xor.b32  	%r697, %r695, %r696;
	add.s32 	%r698, %r697, %r614;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r510, 25;
	shr.b32 	%rhs, %r510, 7;
	add.u32 	%r699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r510, 14;
	shr.b32 	%rhs, %r510, 18;
	add.u32 	%r700, %lhs, %rhs;
	}
	xor.b32  	%r701, %r699, %r700;
	shr.u32 	%r702, %r510, 3;
	xor.b32  	%r703, %r701, %r702;
	add.s32 	%r704, %r698, %r497;
	add.s32 	%r705, %r704, %r703;
	st.local.u32 	[%rd15+196], %r705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 15;
	shr.b32 	%rhs, %r692, 17;
	add.u32 	%r706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 13;
	shr.b32 	%rhs, %r692, 19;
	add.u32 	%r707, %lhs, %rhs;
	}
	xor.b32  	%r708, %r706, %r707;
	shr.u32 	%r709, %r692, 10;
	xor.b32  	%r710, %r708, %r709;
	add.s32 	%r711, %r710, %r627;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r523, 25;
	shr.b32 	%rhs, %r523, 7;
	add.u32 	%r712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r523, 14;
	shr.b32 	%rhs, %r523, 18;
	add.u32 	%r713, %lhs, %rhs;
	}
	xor.b32  	%r714, %r712, %r713;
	shr.u32 	%r715, %r523, 3;
	xor.b32  	%r716, %r714, %r715;
	add.s32 	%r717, %r711, %r510;
	add.s32 	%r718, %r717, %r716;
	st.local.u32 	[%rd15+200], %r718;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 15;
	shr.b32 	%rhs, %r705, 17;
	add.u32 	%r719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 13;
	shr.b32 	%rhs, %r705, 19;
	add.u32 	%r720, %lhs, %rhs;
	}
	xor.b32  	%r721, %r719, %r720;
	shr.u32 	%r722, %r705, 10;
	xor.b32  	%r723, %r721, %r722;
	add.s32 	%r724, %r723, %r640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r536, 25;
	shr.b32 	%rhs, %r536, 7;
	add.u32 	%r725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r536, 14;
	shr.b32 	%rhs, %r536, 18;
	add.u32 	%r726, %lhs, %rhs;
	}
	xor.b32  	%r727, %r725, %r726;
	shr.u32 	%r728, %r536, 3;
	xor.b32  	%r729, %r727, %r728;
	add.s32 	%r730, %r724, %r523;
	add.s32 	%r731, %r730, %r729;
	st.local.u32 	[%rd15+204], %r731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r718, 15;
	shr.b32 	%rhs, %r718, 17;
	add.u32 	%r732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r718, 13;
	shr.b32 	%rhs, %r718, 19;
	add.u32 	%r733, %lhs, %rhs;
	}
	xor.b32  	%r734, %r732, %r733;
	shr.u32 	%r735, %r718, 10;
	xor.b32  	%r736, %r734, %r735;
	add.s32 	%r737, %r736, %r653;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 25;
	shr.b32 	%rhs, %r549, 7;
	add.u32 	%r738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 14;
	shr.b32 	%rhs, %r549, 18;
	add.u32 	%r739, %lhs, %rhs;
	}
	xor.b32  	%r740, %r738, %r739;
	shr.u32 	%r741, %r549, 3;
	xor.b32  	%r742, %r740, %r741;
	add.s32 	%r743, %r737, %r536;
	add.s32 	%r744, %r743, %r742;
	st.local.u32 	[%rd15+208], %r744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r731, 15;
	shr.b32 	%rhs, %r731, 17;
	add.u32 	%r745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r731, 13;
	shr.b32 	%rhs, %r731, 19;
	add.u32 	%r746, %lhs, %rhs;
	}
	xor.b32  	%r747, %r745, %r746;
	shr.u32 	%r748, %r731, 10;
	xor.b32  	%r749, %r747, %r748;
	add.s32 	%r750, %r749, %r666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 25;
	shr.b32 	%rhs, %r562, 7;
	add.u32 	%r751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 14;
	shr.b32 	%rhs, %r562, 18;
	add.u32 	%r752, %lhs, %rhs;
	}
	xor.b32  	%r753, %r751, %r752;
	shr.u32 	%r754, %r562, 3;
	xor.b32  	%r755, %r753, %r754;
	add.s32 	%r756, %r750, %r549;
	add.s32 	%r757, %r756, %r755;
	st.local.u32 	[%rd15+212], %r757;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r744, 15;
	shr.b32 	%rhs, %r744, 17;
	add.u32 	%r758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r744, 13;
	shr.b32 	%rhs, %r744, 19;
	add.u32 	%r759, %lhs, %rhs;
	}
	xor.b32  	%r760, %r758, %r759;
	shr.u32 	%r761, %r744, 10;
	xor.b32  	%r762, %r760, %r761;
	add.s32 	%r763, %r762, %r679;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 25;
	shr.b32 	%rhs, %r575, 7;
	add.u32 	%r764, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 14;
	shr.b32 	%rhs, %r575, 18;
	add.u32 	%r765, %lhs, %rhs;
	}
	xor.b32  	%r766, %r764, %r765;
	shr.u32 	%r767, %r575, 3;
	xor.b32  	%r768, %r766, %r767;
	add.s32 	%r769, %r763, %r562;
	add.s32 	%r770, %r769, %r768;
	st.local.u32 	[%rd15+216], %r770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r757, 15;
	shr.b32 	%rhs, %r757, 17;
	add.u32 	%r771, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r757, 13;
	shr.b32 	%rhs, %r757, 19;
	add.u32 	%r772, %lhs, %rhs;
	}
	xor.b32  	%r773, %r771, %r772;
	shr.u32 	%r774, %r757, 10;
	xor.b32  	%r775, %r773, %r774;
	add.s32 	%r776, %r775, %r692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r588, 25;
	shr.b32 	%rhs, %r588, 7;
	add.u32 	%r777, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r588, 14;
	shr.b32 	%rhs, %r588, 18;
	add.u32 	%r778, %lhs, %rhs;
	}
	xor.b32  	%r779, %r777, %r778;
	shr.u32 	%r780, %r588, 3;
	xor.b32  	%r781, %r779, %r780;
	add.s32 	%r782, %r776, %r575;
	add.s32 	%r783, %r782, %r781;
	st.local.u32 	[%rd15+220], %r783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r770, 15;
	shr.b32 	%rhs, %r770, 17;
	add.u32 	%r784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r770, 13;
	shr.b32 	%rhs, %r770, 19;
	add.u32 	%r785, %lhs, %rhs;
	}
	xor.b32  	%r786, %r784, %r785;
	shr.u32 	%r787, %r770, 10;
	xor.b32  	%r788, %r786, %r787;
	add.s32 	%r789, %r788, %r705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 25;
	shr.b32 	%rhs, %r601, 7;
	add.u32 	%r790, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 14;
	shr.b32 	%rhs, %r601, 18;
	add.u32 	%r791, %lhs, %rhs;
	}
	xor.b32  	%r792, %r790, %r791;
	shr.u32 	%r793, %r601, 3;
	xor.b32  	%r794, %r792, %r793;
	add.s32 	%r795, %r789, %r588;
	add.s32 	%r796, %r795, %r794;
	st.local.u32 	[%rd15+224], %r796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 15;
	shr.b32 	%rhs, %r783, 17;
	add.u32 	%r797, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 13;
	shr.b32 	%rhs, %r783, 19;
	add.u32 	%r798, %lhs, %rhs;
	}
	xor.b32  	%r799, %r797, %r798;
	shr.u32 	%r800, %r783, 10;
	xor.b32  	%r801, %r799, %r800;
	add.s32 	%r802, %r801, %r718;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r614, 25;
	shr.b32 	%rhs, %r614, 7;
	add.u32 	%r803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r614, 14;
	shr.b32 	%rhs, %r614, 18;
	add.u32 	%r804, %lhs, %rhs;
	}
	xor.b32  	%r805, %r803, %r804;
	shr.u32 	%r806, %r614, 3;
	xor.b32  	%r807, %r805, %r806;
	add.s32 	%r808, %r802, %r601;
	add.s32 	%r809, %r808, %r807;
	st.local.u32 	[%rd15+228], %r809;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r796, 15;
	shr.b32 	%rhs, %r796, 17;
	add.u32 	%r810, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r796, 13;
	shr.b32 	%rhs, %r796, 19;
	add.u32 	%r811, %lhs, %rhs;
	}
	xor.b32  	%r812, %r810, %r811;
	shr.u32 	%r813, %r796, 10;
	xor.b32  	%r814, %r812, %r813;
	add.s32 	%r815, %r814, %r731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 25;
	shr.b32 	%rhs, %r627, 7;
	add.u32 	%r816, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 14;
	shr.b32 	%rhs, %r627, 18;
	add.u32 	%r817, %lhs, %rhs;
	}
	xor.b32  	%r818, %r816, %r817;
	shr.u32 	%r819, %r627, 3;
	xor.b32  	%r820, %r818, %r819;
	add.s32 	%r821, %r815, %r614;
	add.s32 	%r822, %r821, %r820;
	st.local.u32 	[%rd15+232], %r822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r809, 15;
	shr.b32 	%rhs, %r809, 17;
	add.u32 	%r823, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r809, 13;
	shr.b32 	%rhs, %r809, 19;
	add.u32 	%r824, %lhs, %rhs;
	}
	xor.b32  	%r825, %r823, %r824;
	shr.u32 	%r826, %r809, 10;
	xor.b32  	%r827, %r825, %r826;
	add.s32 	%r828, %r827, %r744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 25;
	shr.b32 	%rhs, %r640, 7;
	add.u32 	%r829, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 14;
	shr.b32 	%rhs, %r640, 18;
	add.u32 	%r830, %lhs, %rhs;
	}
	xor.b32  	%r831, %r829, %r830;
	shr.u32 	%r832, %r640, 3;
	xor.b32  	%r833, %r831, %r832;
	add.s32 	%r834, %r828, %r627;
	add.s32 	%r835, %r834, %r833;
	st.local.u32 	[%rd15+236], %r835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 15;
	shr.b32 	%rhs, %r822, 17;
	add.u32 	%r836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 13;
	shr.b32 	%rhs, %r822, 19;
	add.u32 	%r837, %lhs, %rhs;
	}
	xor.b32  	%r838, %r836, %r837;
	shr.u32 	%r839, %r822, 10;
	xor.b32  	%r840, %r838, %r839;
	add.s32 	%r841, %r840, %r757;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r653, 25;
	shr.b32 	%rhs, %r653, 7;
	add.u32 	%r842, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r653, 14;
	shr.b32 	%rhs, %r653, 18;
	add.u32 	%r843, %lhs, %rhs;
	}
	xor.b32  	%r844, %r842, %r843;
	shr.u32 	%r845, %r653, 3;
	xor.b32  	%r846, %r844, %r845;
	add.s32 	%r847, %r841, %r640;
	add.s32 	%r848, %r847, %r846;
	st.local.u32 	[%rd15+240], %r848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r835, 15;
	shr.b32 	%rhs, %r835, 17;
	add.u32 	%r849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r835, 13;
	shr.b32 	%rhs, %r835, 19;
	add.u32 	%r850, %lhs, %rhs;
	}
	xor.b32  	%r851, %r849, %r850;
	shr.u32 	%r852, %r835, 10;
	xor.b32  	%r853, %r851, %r852;
	add.s32 	%r854, %r853, %r770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r666, 25;
	shr.b32 	%rhs, %r666, 7;
	add.u32 	%r855, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r666, 14;
	shr.b32 	%rhs, %r666, 18;
	add.u32 	%r856, %lhs, %rhs;
	}
	xor.b32  	%r857, %r855, %r856;
	shr.u32 	%r858, %r666, 3;
	xor.b32  	%r859, %r857, %r858;
	add.s32 	%r860, %r854, %r653;
	add.s32 	%r861, %r860, %r859;
	st.local.u32 	[%rd15+244], %r861;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 15;
	shr.b32 	%rhs, %r848, 17;
	add.u32 	%r862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 13;
	shr.b32 	%rhs, %r848, 19;
	add.u32 	%r863, %lhs, %rhs;
	}
	xor.b32  	%r864, %r862, %r863;
	shr.u32 	%r865, %r848, 10;
	xor.b32  	%r866, %r864, %r865;
	add.s32 	%r867, %r866, %r783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r679, 25;
	shr.b32 	%rhs, %r679, 7;
	add.u32 	%r868, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r679, 14;
	shr.b32 	%rhs, %r679, 18;
	add.u32 	%r869, %lhs, %rhs;
	}
	xor.b32  	%r870, %r868, %r869;
	shr.u32 	%r871, %r679, 3;
	xor.b32  	%r872, %r870, %r871;
	add.s32 	%r873, %r867, %r666;
	add.s32 	%r874, %r873, %r872;
	st.local.u32 	[%rd15+248], %r874;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 15;
	shr.b32 	%rhs, %r861, 17;
	add.u32 	%r875, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 13;
	shr.b32 	%rhs, %r861, 19;
	add.u32 	%r876, %lhs, %rhs;
	}
	xor.b32  	%r877, %r875, %r876;
	shr.u32 	%r878, %r861, 10;
	xor.b32  	%r879, %r877, %r878;
	add.s32 	%r880, %r879, %r796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 25;
	shr.b32 	%rhs, %r692, 7;
	add.u32 	%r881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 14;
	shr.b32 	%rhs, %r692, 18;
	add.u32 	%r882, %lhs, %rhs;
	}
	xor.b32  	%r883, %r881, %r882;
	shr.u32 	%r884, %r692, 3;
	xor.b32  	%r885, %r883, %r884;
	add.s32 	%r886, %r880, %r679;
	add.s32 	%r887, %r886, %r885;
	st.local.u32 	[%rd15+252], %r887;
	ld.global.u32 	%r6, [%rd5+76];
	ld.global.u32 	%r7, [%rd5+80];
	ld.global.u32 	%r8, [%rd5+84];
	ld.global.u32 	%r9, [%rd5+88];
	ld.global.u32 	%r10, [%rd5+92];
	ld.global.u32 	%r11, [%rd5+96];
	ld.global.u32 	%r12, [%rd5+100];
	ld.global.u32 	%r13, [%rd5+104];
	mov.u32 	%r1019, 0;
	mov.u32 	%r1020, %r6;
	mov.u32 	%r1021, %r7;
	mov.u32 	%r1022, %r8;
	mov.u32 	%r1023, %r9;
	mov.u32 	%r1024, %r10;
	mov.u32 	%r1025, %r11;
	mov.u32 	%r1026, %r12;
	mov.u32 	%r1027, %r13;
	bra.uni 	BB3_4;

BB3_5:
	ld.local.u32 	%r1018, [%rd25+12];
	add.s32 	%r1019, %r1019, 4;
	mov.u32 	%r1020, %r31;
	mov.u32 	%r1021, %r29;
	mov.u32 	%r1022, %r27;
	mov.u32 	%r1023, %r25;
	mov.u32 	%r1024, %r30;
	mov.u32 	%r1025, %r28;
	mov.u32 	%r1026, %r26;
	mov.u32 	%r1027, %r24;

BB3_4:
	mov.u32 	%r23, %r1027;
	mov.u32 	%r22, %r1026;
	mov.u32 	%r21, %r1025;
	mov.u32 	%r20, %r1024;
	mov.u32 	%r19, %r1023;
	mov.u32 	%r18, %r1022;
	mov.u32 	%r17, %r1021;
	mov.u32 	%r16, %r1020;
	mov.u32 	%r14, %r1018;
	add.u64 	%rd40, %SP, 0;
	cvta.to.local.u64 	%rd39, %rd40;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 26;
	shr.b32 	%rhs, %r20, 6;
	add.u32 	%r888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 21;
	shr.b32 	%rhs, %r20, 11;
	add.u32 	%r889, %lhs, %rhs;
	}
	xor.b32  	%r890, %r888, %r889;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 7;
	shr.b32 	%rhs, %r20, 25;
	add.u32 	%r891, %lhs, %rhs;
	}
	xor.b32  	%r892, %r890, %r891;
	not.b32 	%r893, %r20;
	and.b32  	%r894, %r22, %r893;
	and.b32  	%r895, %r20, %r21;
	xor.b32  	%r896, %r895, %r894;
	mul.wide.u32 	%rd19, %r1019, 4;
	mov.u64 	%rd20, k;
	add.s64 	%rd21, %rd20, %rd19;
	add.s32 	%r897, %r896, %r23;
	add.s32 	%r898, %r897, %r892;
	ld.global.u32 	%r899, [%rd21];
	add.s32 	%r900, %r898, %r899;
	add.s32 	%r901, %r900, %r14;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16, 30;
	shr.b32 	%rhs, %r16, 2;
	add.u32 	%r902, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16, 19;
	shr.b32 	%rhs, %r16, 13;
	add.u32 	%r903, %lhs, %rhs;
	}
	xor.b32  	%r904, %r902, %r903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16, 10;
	shr.b32 	%rhs, %r16, 22;
	add.u32 	%r905, %lhs, %rhs;
	}
	xor.b32  	%r906, %r904, %r905;
	xor.b32  	%r907, %r17, %r18;
	and.b32  	%r908, %r16, %r907;
	and.b32  	%r909, %r17, %r18;
	xor.b32  	%r910, %r908, %r909;
	add.s32 	%r911, %r906, %r910;
	add.s32 	%r24, %r901, %r19;
	add.s32 	%r25, %r911, %r901;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 26;
	shr.b32 	%rhs, %r24, 6;
	add.u32 	%r912, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 21;
	shr.b32 	%rhs, %r24, 11;
	add.u32 	%r913, %lhs, %rhs;
	}
	xor.b32  	%r914, %r912, %r913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 7;
	shr.b32 	%rhs, %r24, 25;
	add.u32 	%r915, %lhs, %rhs;
	}
	xor.b32  	%r916, %r914, %r915;
	and.b32  	%r917, %r24, %r20;
	not.b32 	%r918, %r24;
	and.b32  	%r919, %r21, %r918;
	xor.b32  	%r920, %r917, %r919;
	add.s32 	%r921, %r1019, 1;
	mul.wide.u32 	%rd24, %r921, 4;
	add.s64 	%rd25, %rd39, %rd24;
	add.s32 	%r922, %r920, %r22;
	add.s32 	%r923, %r922, %r916;
	ld.global.u32 	%r924, [%rd21+4];
	add.s32 	%r925, %r923, %r924;
	ld.local.u32 	%r926, [%rd25];
	add.s32 	%r927, %r925, %r926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r25, 30;
	shr.b32 	%rhs, %r25, 2;
	add.u32 	%r928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r25, 19;
	shr.b32 	%rhs, %r25, 13;
	add.u32 	%r929, %lhs, %rhs;
	}
	xor.b32  	%r930, %r928, %r929;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r25, 10;
	shr.b32 	%rhs, %r25, 22;
	add.u32 	%r931, %lhs, %rhs;
	}
	xor.b32  	%r932, %r930, %r931;
	xor.b32  	%r933, %r16, %r17;
	and.b32  	%r934, %r25, %r933;
	and.b32  	%r935, %r16, %r17;
	xor.b32  	%r936, %r934, %r935;
	add.s32 	%r937, %r932, %r936;
	add.s32 	%r26, %r927, %r18;
	add.s32 	%r27, %r937, %r927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r26, 26;
	shr.b32 	%rhs, %r26, 6;
	add.u32 	%r938, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r26, 21;
	shr.b32 	%rhs, %r26, 11;
	add.u32 	%r939, %lhs, %rhs;
	}
	xor.b32  	%r940, %r938, %r939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r26, 7;
	shr.b32 	%rhs, %r26, 25;
	add.u32 	%r941, %lhs, %rhs;
	}
	xor.b32  	%r942, %r940, %r941;
	and.b32  	%r943, %r26, %r24;
	not.b32 	%r944, %r26;
	and.b32  	%r945, %r20, %r944;
	xor.b32  	%r946, %r943, %r945;
	add.s32 	%r947, %r946, %r21;
	add.s32 	%r948, %r947, %r942;
	ld.global.u32 	%r949, [%rd21+8];
	add.s32 	%r950, %r948, %r949;
	ld.local.u32 	%r951, [%rd25+4];
	add.s32 	%r952, %r950, %r951;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r27, 30;
	shr.b32 	%rhs, %r27, 2;
	add.u32 	%r953, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r27, 19;
	shr.b32 	%rhs, %r27, 13;
	add.u32 	%r954, %lhs, %rhs;
	}
	xor.b32  	%r955, %r953, %r954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r27, 10;
	shr.b32 	%rhs, %r27, 22;
	add.u32 	%r956, %lhs, %rhs;
	}
	xor.b32  	%r957, %r955, %r956;
	xor.b32  	%r958, %r25, %r16;
	and.b32  	%r959, %r27, %r958;
	and.b32  	%r960, %r25, %r16;
	xor.b32  	%r961, %r959, %r960;
	add.s32 	%r962, %r957, %r961;
	add.s32 	%r28, %r952, %r17;
	add.s32 	%r29, %r962, %r952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r28, 26;
	shr.b32 	%rhs, %r28, 6;
	add.u32 	%r963, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r28, 21;
	shr.b32 	%rhs, %r28, 11;
	add.u32 	%r964, %lhs, %rhs;
	}
	xor.b32  	%r965, %r963, %r964;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r28, 7;
	shr.b32 	%rhs, %r28, 25;
	add.u32 	%r966, %lhs, %rhs;
	}
	xor.b32  	%r967, %r965, %r966;
	and.b32  	%r968, %r28, %r26;
	not.b32 	%r969, %r28;
	and.b32  	%r970, %r24, %r969;
	xor.b32  	%r971, %r968, %r970;
	add.s32 	%r972, %r971, %r20;
	add.s32 	%r973, %r972, %r967;
	ld.global.u32 	%r974, [%rd21+12];
	add.s32 	%r975, %r973, %r974;
	ld.local.u32 	%r976, [%rd25+8];
	add.s32 	%r977, %r975, %r976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r29, 30;
	shr.b32 	%rhs, %r29, 2;
	add.u32 	%r978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r29, 19;
	shr.b32 	%rhs, %r29, 13;
	add.u32 	%r979, %lhs, %rhs;
	}
	xor.b32  	%r980, %r978, %r979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r29, 10;
	shr.b32 	%rhs, %r29, 22;
	add.u32 	%r981, %lhs, %rhs;
	}
	xor.b32  	%r982, %r980, %r981;
	xor.b32  	%r983, %r27, %r25;
	and.b32  	%r984, %r29, %r983;
	and.b32  	%r985, %r27, %r25;
	xor.b32  	%r986, %r984, %r985;
	add.s32 	%r987, %r982, %r986;
	add.s32 	%r30, %r977, %r16;
	add.s32 	%r31, %r987, %r977;
	setp.eq.s32	%p3, %r1019, 60;
	@%p3 bra 	BB3_6;
	bra.uni 	BB3_5;

BB3_6:
	add.s32 	%r993, %r6, %r31;
	st.global.u32 	[%rd5+76], %r993;
	add.s32 	%r994, %r7, %r29;
	st.global.u32 	[%rd5+80], %r994;
	add.s32 	%r995, %r8, %r27;
	st.global.u32 	[%rd5+84], %r995;
	add.s32 	%r996, %r9, %r25;
	st.global.u32 	[%rd5+88], %r996;
	add.s32 	%r997, %r10, %r30;
	st.global.u32 	[%rd5+92], %r997;
	add.s32 	%r998, %r11, %r28;
	st.global.u32 	[%rd5+96], %r998;
	add.s32 	%r999, %r12, %r26;
	st.global.u32 	[%rd5+100], %r999;
	add.s32 	%r1000, %r13, %r24;
	st.global.u32 	[%rd5+104], %r1000;
	ld.global.u32 	%r34, [%rd5+68];
	setp.lt.u32	%p4, %r34, -512;
	@%p4 bra 	BB3_8;

	ld.global.u32 	%r1005, [%rd5+72];
	add.s32 	%r1006, %r1005, 1;
	st.global.u32 	[%rd5+72], %r1006;

BB3_8:
	add.s32 	%r1008, %r34, 512;
	st.global.u32 	[%rd5+68], %r1008;
	mov.u32 	%r1016, 0;
	st.global.u32 	[%rd5+64], %r1016;

BB3_9:
	mov.u32 	%r1015, %r1016;
	ld.param.u32 	%r1013, [sha256_update_param_2];
	add.s32 	%r1017, %r1017, 1;
	setp.lt.u32	%p5, %r1017, %r1013;
	@%p5 bra 	BB3_2;

BB3_10:
	ret;
}

	// .globl	sha256_final
.visible .entry sha256_final(
	.param .u64 sha256_final_param_0,
	.param .u64 sha256_final_param_1
)
{
	.local .align 4 .b8 	__local_depot4[256];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<163>;
	.reg .b32 	%r<2030>;
	.reg .b64 	%rd<60>;


	mov.u64 	%rd59, __local_depot4;
	cvta.local.u64 	%SP, %rd59;
	ld.param.u64 	%rd19, [sha256_final_param_0];
	cvta.to.global.u64 	%rd1, %rd19;
	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd55, %rd21;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r73, %r1, %r2, %r3;
	mul.wide.s32 	%rd22, %r73, 108;
	add.s64 	%rd23, %rd1, %rd22;
	add.s64 	%rd3, %rd23, 64;
	ld.global.u32 	%r4, [%rd23+64];
	setp.lt.u32	%p1, %r4, 56;
	cvt.u64.u32	%rd24, %r4;
	add.s64 	%rd25, %rd23, %rd24;
	mov.u16 	%rs1, 128;
	st.global.u8 	[%rd25], %rs1;
	add.s32 	%r2018, %r4, 1;
	@%p1 bra 	BB4_8;
	bra.uni 	BB4_1;

BB4_8:
	setp.gt.u32	%p5, %r2018, 55;
	@%p5 bra 	BB4_11;

	add.s32 	%r1024, %r4, 1;
	cvt.u64.u32	%rd33, %r1024;
	add.s64 	%rd56, %rd23, %rd33;

BB4_10:
	mov.u16 	%rs84, 0;
	st.global.u8 	[%rd56], %rs84;
	add.s64 	%rd56, %rd56, 1;
	add.s32 	%r2018, %r2018, 1;
	setp.lt.u32	%p6, %r2018, 56;
	@%p6 bra 	BB4_10;
	bra.uni 	BB4_11;

BB4_1:
	setp.gt.u32	%p2, %r2018, 63;
	@%p2 bra 	BB4_4;

	add.s32 	%r75, %r4, 1;
	cvt.u64.u32	%rd26, %r75;
	add.s64 	%rd53, %rd23, %rd26;

BB4_3:
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd53], %rs2;
	add.s64 	%rd53, %rd53, 1;
	add.s32 	%r2018, %r2018, 1;
	setp.lt.u32	%p3, %r2018, 64;
	@%p3 bra 	BB4_3;

BB4_4:
	ld.global.v4.u8 	{%rs3, %rs4, %rs5, %rs6}, [%rd3+-64];
	cvt.u32.u16	%r77, %rs3;
	shl.b32 	%r78, %r77, 24;
	ld.global.u8 	%r79, [%rd3+-63];
	shl.b32 	%r80, %r79, 16;
	or.b32  	%r81, %r80, %r78;
	mul.wide.u16 	%r82, %rs5, 256;
	or.b32  	%r83, %r81, %r82;
	ld.global.u8 	%r84, [%rd3+-61];
	or.b32  	%r2009, %r83, %r84;
	ld.global.v4.u8 	{%rs8, %rs9, %rs10, %rs11}, [%rd3+-60];
	ld.global.v4.u8 	{%rs12, %rs13, %rs14, %rs15}, [%rd3+-56];
	ld.global.v4.u8 	{%rs16, %rs17, %rs18, %rs19}, [%rd3+-52];
	ld.global.v4.u8 	{%rs20, %rs21, %rs22, %rs23}, [%rd3+-48];
	ld.global.v4.u8 	{%rs24, %rs25, %rs26, %rs27}, [%rd3+-44];
	ld.global.v4.u8 	{%rs28, %rs29, %rs30, %rs31}, [%rd3+-40];
	ld.global.v4.u8 	{%rs32, %rs33, %rs34, %rs35}, [%rd3+-36];
	ld.global.v4.u8 	{%rs36, %rs37, %rs38, %rs39}, [%rd3+-32];
	ld.global.v4.u8 	{%rs40, %rs41, %rs42, %rs43}, [%rd3+-28];
	ld.global.v4.u8 	{%rs44, %rs45, %rs46, %rs47}, [%rd3+-24];
	st.local.u32 	[%rd55], %r2009;
	cvt.u32.u16	%r85, %rs8;
	shl.b32 	%r86, %r85, 24;
	ld.global.u8 	%r87, [%rd3+-59];
	shl.b32 	%r88, %r87, 16;
	or.b32  	%r89, %r88, %r86;
	mul.wide.u16 	%r90, %rs10, 256;
	or.b32  	%r91, %r89, %r90;
	ld.global.u8 	%r92, [%rd3+-57];
	or.b32  	%r93, %r91, %r92;
	st.local.u32 	[%rd55+4], %r93;
	cvt.u32.u16	%r94, %rs12;
	shl.b32 	%r95, %r94, 24;
	ld.global.u8 	%r96, [%rd3+-55];
	shl.b32 	%r97, %r96, 16;
	or.b32  	%r98, %r97, %r95;
	mul.wide.u16 	%r99, %rs14, 256;
	or.b32  	%r100, %r98, %r99;
	ld.global.u8 	%r101, [%rd3+-53];
	or.b32  	%r102, %r100, %r101;
	st.local.u32 	[%rd55+8], %r102;
	cvt.u32.u16	%r103, %rs16;
	shl.b32 	%r104, %r103, 24;
	ld.global.u8 	%r105, [%rd3+-51];
	shl.b32 	%r106, %r105, 16;
	or.b32  	%r107, %r106, %r104;
	mul.wide.u16 	%r108, %rs18, 256;
	or.b32  	%r109, %r107, %r108;
	ld.global.u8 	%r110, [%rd3+-49];
	or.b32  	%r111, %r109, %r110;
	st.local.u32 	[%rd55+12], %r111;
	cvt.u32.u16	%r112, %rs20;
	shl.b32 	%r113, %r112, 24;
	ld.global.u8 	%r114, [%rd3+-47];
	shl.b32 	%r115, %r114, 16;
	or.b32  	%r116, %r115, %r113;
	mul.wide.u16 	%r117, %rs22, 256;
	or.b32  	%r118, %r116, %r117;
	ld.global.u8 	%r119, [%rd3+-45];
	or.b32  	%r120, %r118, %r119;
	st.local.u32 	[%rd55+16], %r120;
	cvt.u32.u16	%r121, %rs24;
	shl.b32 	%r122, %r121, 24;
	ld.global.u8 	%r123, [%rd3+-43];
	shl.b32 	%r124, %r123, 16;
	or.b32  	%r125, %r124, %r122;
	mul.wide.u16 	%r126, %rs26, 256;
	or.b32  	%r127, %r125, %r126;
	ld.global.u8 	%r128, [%rd3+-41];
	or.b32  	%r129, %r127, %r128;
	st.local.u32 	[%rd55+20], %r129;
	cvt.u32.u16	%r130, %rs28;
	shl.b32 	%r131, %r130, 24;
	ld.global.u8 	%r132, [%rd3+-39];
	shl.b32 	%r133, %r132, 16;
	or.b32  	%r134, %r133, %r131;
	mul.wide.u16 	%r135, %rs30, 256;
	or.b32  	%r136, %r134, %r135;
	ld.global.u8 	%r137, [%rd3+-37];
	or.b32  	%r138, %r136, %r137;
	st.local.u32 	[%rd55+24], %r138;
	cvt.u32.u16	%r139, %rs32;
	shl.b32 	%r140, %r139, 24;
	ld.global.u8 	%r141, [%rd3+-35];
	shl.b32 	%r142, %r141, 16;
	or.b32  	%r143, %r142, %r140;
	mul.wide.u16 	%r144, %rs34, 256;
	or.b32  	%r145, %r143, %r144;
	ld.global.u8 	%r146, [%rd3+-33];
	or.b32  	%r147, %r145, %r146;
	st.local.u32 	[%rd55+28], %r147;
	cvt.u32.u16	%r148, %rs36;
	shl.b32 	%r149, %r148, 24;
	ld.global.u8 	%r150, [%rd3+-31];
	shl.b32 	%r151, %r150, 16;
	or.b32  	%r152, %r151, %r149;
	mul.wide.u16 	%r153, %rs38, 256;
	or.b32  	%r154, %r152, %r153;
	ld.global.u8 	%r155, [%rd3+-29];
	or.b32  	%r156, %r154, %r155;
	st.local.u32 	[%rd55+32], %r156;
	cvt.u32.u16	%r157, %rs40;
	shl.b32 	%r158, %r157, 24;
	ld.global.u8 	%r159, [%rd3+-27];
	shl.b32 	%r160, %r159, 16;
	or.b32  	%r161, %r160, %r158;
	mul.wide.u16 	%r162, %rs42, 256;
	or.b32  	%r163, %r161, %r162;
	ld.global.u8 	%r164, [%rd3+-25];
	or.b32  	%r165, %r163, %r164;
	st.local.u32 	[%rd55+36], %r165;
	cvt.u32.u16	%r166, %rs44;
	shl.b32 	%r167, %r166, 24;
	ld.global.u8 	%r168, [%rd3+-23];
	shl.b32 	%r169, %r168, 16;
	or.b32  	%r170, %r169, %r167;
	mul.wide.u16 	%r171, %rs46, 256;
	or.b32  	%r172, %r170, %r171;
	ld.global.u8 	%r173, [%rd3+-21];
	or.b32  	%r174, %r172, %r173;
	st.local.u32 	[%rd55+40], %r174;
	ld.global.v4.u8 	{%rs58, %rs59, %rs60, %rs61}, [%rd3+-20];
	cvt.u32.u16	%r175, %rs58;
	shl.b32 	%r176, %r175, 24;
	ld.global.u8 	%r177, [%rd3+-19];
	shl.b32 	%r178, %r177, 16;
	or.b32  	%r179, %r178, %r176;
	mul.wide.u16 	%r180, %rs60, 256;
	or.b32  	%r181, %r179, %r180;
	ld.global.u8 	%r182, [%rd3+-17];
	or.b32  	%r183, %r181, %r182;
	ld.global.v4.u8 	{%rs63, %rs64, %rs65, %rs66}, [%rd3+-16];
	ld.global.v4.u8 	{%rs67, %rs68, %rs69, %rs70}, [%rd3+-12];
	ld.global.v4.u8 	{%rs71, %rs72, %rs73, %rs74}, [%rd3+-8];
	ld.global.v4.u8 	{%rs75, %rs76, %rs77, %rs78}, [%rd3+-4];
	st.local.u32 	[%rd55+44], %r183;
	cvt.u32.u16	%r184, %rs63;
	shl.b32 	%r185, %r184, 24;
	ld.global.u8 	%r186, [%rd3+-15];
	shl.b32 	%r187, %r186, 16;
	or.b32  	%r188, %r187, %r185;
	mul.wide.u16 	%r189, %rs65, 256;
	or.b32  	%r190, %r188, %r189;
	ld.global.u8 	%r191, [%rd3+-13];
	or.b32  	%r192, %r190, %r191;
	st.local.u32 	[%rd55+48], %r192;
	cvt.u32.u16	%r193, %rs67;
	shl.b32 	%r194, %r193, 24;
	ld.global.u8 	%r195, [%rd3+-11];
	shl.b32 	%r196, %r195, 16;
	or.b32  	%r197, %r196, %r194;
	mul.wide.u16 	%r198, %rs69, 256;
	or.b32  	%r199, %r197, %r198;
	ld.global.u8 	%r200, [%rd3+-9];
	or.b32  	%r201, %r199, %r200;
	st.local.u32 	[%rd55+52], %r201;
	cvt.u32.u16	%r202, %rs71;
	shl.b32 	%r203, %r202, 24;
	ld.global.u8 	%r204, [%rd3+-7];
	shl.b32 	%r205, %r204, 16;
	or.b32  	%r206, %r205, %r203;
	mul.wide.u16 	%r207, %rs73, 256;
	or.b32  	%r208, %r206, %r207;
	ld.global.u8 	%r209, [%rd3+-5];
	or.b32  	%r210, %r208, %r209;
	st.local.u32 	[%rd55+56], %r210;
	cvt.u32.u16	%r211, %rs75;
	shl.b32 	%r212, %r211, 24;
	shr.u32 	%r213, %r206, 17;
	shl.b32 	%r214, %r210, 15;
	or.b32  	%r215, %r213, %r214;
	shr.u32 	%r216, %r206, 19;
	shl.b32 	%r217, %r210, 13;
	or.b32  	%r218, %r216, %r217;
	xor.b32  	%r219, %r215, %r218;
	shr.u32 	%r220, %r208, 10;
	xor.b32  	%r221, %r219, %r220;
	add.s32 	%r222, %r221, %r165;
	shr.u32 	%r223, %r93, 7;
	shl.b32 	%r224, %r92, 25;
	or.b32  	%r225, %r223, %r224;
	shr.u32 	%r226, %r89, 18;
	shl.b32 	%r227, %r93, 14;
	or.b32  	%r228, %r226, %r227;
	xor.b32  	%r229, %r225, %r228;
	shr.u32 	%r230, %r93, 3;
	xor.b32  	%r231, %r229, %r230;
	add.s32 	%r232, %r222, %r2009;
	add.s32 	%r233, %r232, %r231;
	st.local.u32 	[%rd55+64], %r233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 15;
	shr.b32 	%rhs, %r233, 17;
	add.u32 	%r234, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 13;
	shr.b32 	%rhs, %r233, 19;
	add.u32 	%r235, %lhs, %rhs;
	}
	xor.b32  	%r236, %r234, %r235;
	shr.u32 	%r237, %r233, 10;
	xor.b32  	%r238, %r236, %r237;
	add.s32 	%r239, %r238, %r183;
	shr.u32 	%r240, %r111, 7;
	shl.b32 	%r241, %r110, 25;
	or.b32  	%r242, %r240, %r241;
	shr.u32 	%r243, %r107, 18;
	shl.b32 	%r244, %r111, 14;
	or.b32  	%r245, %r243, %r244;
	xor.b32  	%r246, %r242, %r245;
	shr.u32 	%r247, %r111, 3;
	xor.b32  	%r248, %r246, %r247;
	add.s32 	%r249, %r239, %r102;
	add.s32 	%r250, %r249, %r248;
	st.local.u32 	[%rd55+72], %r250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 15;
	shr.b32 	%rhs, %r250, 17;
	add.u32 	%r251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 13;
	shr.b32 	%rhs, %r250, 19;
	add.u32 	%r252, %lhs, %rhs;
	}
	xor.b32  	%r253, %r251, %r252;
	shr.u32 	%r254, %r250, 10;
	xor.b32  	%r255, %r253, %r254;
	add.s32 	%r256, %r255, %r201;
	shr.u32 	%r257, %r129, 7;
	shl.b32 	%r258, %r128, 25;
	or.b32  	%r259, %r257, %r258;
	shr.u32 	%r260, %r125, 18;
	shl.b32 	%r261, %r129, 14;
	or.b32  	%r262, %r260, %r261;
	xor.b32  	%r263, %r259, %r262;
	shr.u32 	%r264, %r129, 3;
	xor.b32  	%r265, %r263, %r264;
	add.s32 	%r266, %r256, %r120;
	add.s32 	%r267, %r266, %r265;
	st.local.u32 	[%rd55+80], %r267;
	ld.global.u8 	%r268, [%rd3+-3];
	shl.b32 	%r269, %r268, 16;
	or.b32  	%r270, %r269, %r212;
	mul.wide.u16 	%r271, %rs77, 256;
	or.b32  	%r272, %r270, %r271;
	ld.global.u8 	%r273, [%rd3+-1];
	or.b32  	%r274, %r272, %r273;
	st.local.u32 	[%rd55+60], %r274;
	shr.u32 	%r275, %r270, 17;
	shl.b32 	%r276, %r274, 15;
	or.b32  	%r277, %r275, %r276;
	shr.u32 	%r278, %r270, 19;
	shl.b32 	%r279, %r274, 13;
	or.b32  	%r280, %r278, %r279;
	xor.b32  	%r281, %r277, %r280;
	shr.u32 	%r282, %r272, 10;
	xor.b32  	%r283, %r281, %r282;
	add.s32 	%r284, %r283, %r174;
	shr.u32 	%r285, %r102, 7;
	shl.b32 	%r286, %r101, 25;
	or.b32  	%r287, %r285, %r286;
	shr.u32 	%r288, %r98, 18;
	shl.b32 	%r289, %r102, 14;
	or.b32  	%r290, %r288, %r289;
	xor.b32  	%r291, %r287, %r290;
	shr.u32 	%r292, %r102, 3;
	xor.b32  	%r293, %r291, %r292;
	add.s32 	%r294, %r284, %r93;
	add.s32 	%r295, %r294, %r293;
	st.local.u32 	[%rd55+68], %r295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r295, 15;
	shr.b32 	%rhs, %r295, 17;
	add.u32 	%r296, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r295, 13;
	shr.b32 	%rhs, %r295, 19;
	add.u32 	%r297, %lhs, %rhs;
	}
	xor.b32  	%r298, %r296, %r297;
	shr.u32 	%r299, %r295, 10;
	xor.b32  	%r300, %r298, %r299;
	add.s32 	%r301, %r300, %r192;
	shr.u32 	%r302, %r120, 7;
	shl.b32 	%r303, %r119, 25;
	or.b32  	%r304, %r302, %r303;
	shr.u32 	%r305, %r116, 18;
	shl.b32 	%r306, %r120, 14;
	or.b32  	%r307, %r305, %r306;
	xor.b32  	%r308, %r304, %r307;
	shr.u32 	%r309, %r120, 3;
	xor.b32  	%r310, %r308, %r309;
	add.s32 	%r311, %r301, %r111;
	add.s32 	%r312, %r311, %r310;
	st.local.u32 	[%rd55+76], %r312;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 15;
	shr.b32 	%rhs, %r312, 17;
	add.u32 	%r313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 13;
	shr.b32 	%rhs, %r312, 19;
	add.u32 	%r314, %lhs, %rhs;
	}
	xor.b32  	%r315, %r313, %r314;
	shr.u32 	%r316, %r312, 10;
	xor.b32  	%r317, %r315, %r316;
	add.s32 	%r318, %r317, %r210;
	shr.u32 	%r319, %r138, 7;
	shl.b32 	%r320, %r137, 25;
	or.b32  	%r321, %r319, %r320;
	shr.u32 	%r322, %r134, 18;
	shl.b32 	%r323, %r138, 14;
	or.b32  	%r324, %r322, %r323;
	xor.b32  	%r325, %r321, %r324;
	shr.u32 	%r326, %r138, 3;
	xor.b32  	%r327, %r325, %r326;
	add.s32 	%r328, %r318, %r129;
	add.s32 	%r329, %r328, %r327;
	st.local.u32 	[%rd55+84], %r329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r267, 15;
	shr.b32 	%rhs, %r267, 17;
	add.u32 	%r330, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r267, 13;
	shr.b32 	%rhs, %r267, 19;
	add.u32 	%r331, %lhs, %rhs;
	}
	xor.b32  	%r332, %r330, %r331;
	shr.u32 	%r333, %r267, 10;
	xor.b32  	%r334, %r332, %r333;
	add.s32 	%r335, %r334, %r274;
	shr.u32 	%r336, %r147, 7;
	shl.b32 	%r337, %r146, 25;
	or.b32  	%r338, %r336, %r337;
	shr.u32 	%r339, %r143, 18;
	shl.b32 	%r340, %r147, 14;
	or.b32  	%r341, %r339, %r340;
	xor.b32  	%r342, %r338, %r341;
	shr.u32 	%r343, %r147, 3;
	xor.b32  	%r344, %r342, %r343;
	add.s32 	%r345, %r335, %r138;
	add.s32 	%r346, %r345, %r344;
	st.local.u32 	[%rd55+88], %r346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r329, 15;
	shr.b32 	%rhs, %r329, 17;
	add.u32 	%r347, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r329, 13;
	shr.b32 	%rhs, %r329, 19;
	add.u32 	%r348, %lhs, %rhs;
	}
	xor.b32  	%r349, %r347, %r348;
	shr.u32 	%r350, %r329, 10;
	xor.b32  	%r351, %r349, %r350;
	add.s32 	%r352, %r351, %r233;
	shr.u32 	%r353, %r156, 7;
	shl.b32 	%r354, %r155, 25;
	or.b32  	%r355, %r353, %r354;
	shr.u32 	%r356, %r152, 18;
	shl.b32 	%r357, %r156, 14;
	or.b32  	%r358, %r356, %r357;
	xor.b32  	%r359, %r355, %r358;
	shr.u32 	%r360, %r156, 3;
	xor.b32  	%r361, %r359, %r360;
	add.s32 	%r362, %r352, %r147;
	add.s32 	%r363, %r362, %r361;
	st.local.u32 	[%rd55+92], %r363;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r346, 15;
	shr.b32 	%rhs, %r346, 17;
	add.u32 	%r364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r346, 13;
	shr.b32 	%rhs, %r346, 19;
	add.u32 	%r365, %lhs, %rhs;
	}
	xor.b32  	%r366, %r364, %r365;
	shr.u32 	%r367, %r346, 10;
	xor.b32  	%r368, %r366, %r367;
	add.s32 	%r369, %r368, %r295;
	shr.u32 	%r370, %r165, 7;
	shl.b32 	%r371, %r164, 25;
	or.b32  	%r372, %r370, %r371;
	shr.u32 	%r373, %r161, 18;
	shl.b32 	%r374, %r165, 14;
	or.b32  	%r375, %r373, %r374;
	xor.b32  	%r376, %r372, %r375;
	shr.u32 	%r377, %r165, 3;
	xor.b32  	%r378, %r376, %r377;
	add.s32 	%r379, %r369, %r156;
	add.s32 	%r380, %r379, %r378;
	st.local.u32 	[%rd55+96], %r380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r363, 15;
	shr.b32 	%rhs, %r363, 17;
	add.u32 	%r381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r363, 13;
	shr.b32 	%rhs, %r363, 19;
	add.u32 	%r382, %lhs, %rhs;
	}
	xor.b32  	%r383, %r381, %r382;
	shr.u32 	%r384, %r363, 10;
	xor.b32  	%r385, %r383, %r384;
	add.s32 	%r386, %r385, %r250;
	shr.u32 	%r387, %r174, 7;
	shl.b32 	%r388, %r173, 25;
	or.b32  	%r389, %r387, %r388;
	shr.u32 	%r390, %r170, 18;
	shl.b32 	%r391, %r174, 14;
	or.b32  	%r392, %r390, %r391;
	xor.b32  	%r393, %r389, %r392;
	shr.u32 	%r394, %r174, 3;
	xor.b32  	%r395, %r393, %r394;
	add.s32 	%r396, %r386, %r165;
	add.s32 	%r397, %r396, %r395;
	st.local.u32 	[%rd55+100], %r397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r380, 15;
	shr.b32 	%rhs, %r380, 17;
	add.u32 	%r398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r380, 13;
	shr.b32 	%rhs, %r380, 19;
	add.u32 	%r399, %lhs, %rhs;
	}
	xor.b32  	%r400, %r398, %r399;
	shr.u32 	%r401, %r380, 10;
	xor.b32  	%r402, %r400, %r401;
	add.s32 	%r403, %r402, %r312;
	shr.u32 	%r404, %r183, 7;
	shl.b32 	%r405, %r182, 25;
	or.b32  	%r406, %r404, %r405;
	shr.u32 	%r407, %r179, 18;
	shl.b32 	%r408, %r183, 14;
	or.b32  	%r409, %r407, %r408;
	xor.b32  	%r410, %r406, %r409;
	shr.u32 	%r411, %r183, 3;
	xor.b32  	%r412, %r410, %r411;
	add.s32 	%r413, %r403, %r174;
	add.s32 	%r414, %r413, %r412;
	st.local.u32 	[%rd55+104], %r414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 15;
	shr.b32 	%rhs, %r397, 17;
	add.u32 	%r415, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 13;
	shr.b32 	%rhs, %r397, 19;
	add.u32 	%r416, %lhs, %rhs;
	}
	xor.b32  	%r417, %r415, %r416;
	shr.u32 	%r418, %r397, 10;
	xor.b32  	%r419, %r417, %r418;
	add.s32 	%r420, %r419, %r267;
	shr.u32 	%r421, %r192, 7;
	shl.b32 	%r422, %r191, 25;
	or.b32  	%r423, %r421, %r422;
	shr.u32 	%r424, %r188, 18;
	shl.b32 	%r425, %r192, 14;
	or.b32  	%r426, %r424, %r425;
	xor.b32  	%r427, %r423, %r426;
	shr.u32 	%r428, %r192, 3;
	xor.b32  	%r429, %r427, %r428;
	add.s32 	%r430, %r420, %r183;
	add.s32 	%r431, %r430, %r429;
	st.local.u32 	[%rd55+108], %r431;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r414, 15;
	shr.b32 	%rhs, %r414, 17;
	add.u32 	%r432, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r414, 13;
	shr.b32 	%rhs, %r414, 19;
	add.u32 	%r433, %lhs, %rhs;
	}
	xor.b32  	%r434, %r432, %r433;
	shr.u32 	%r435, %r414, 10;
	xor.b32  	%r436, %r434, %r435;
	add.s32 	%r437, %r436, %r329;
	shr.u32 	%r438, %r201, 7;
	shl.b32 	%r439, %r200, 25;
	or.b32  	%r440, %r438, %r439;
	shr.u32 	%r441, %r197, 18;
	shl.b32 	%r442, %r201, 14;
	or.b32  	%r443, %r441, %r442;
	xor.b32  	%r444, %r440, %r443;
	shr.u32 	%r445, %r201, 3;
	xor.b32  	%r446, %r444, %r445;
	add.s32 	%r447, %r437, %r192;
	add.s32 	%r448, %r447, %r446;
	st.local.u32 	[%rd55+112], %r448;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r431, 15;
	shr.b32 	%rhs, %r431, 17;
	add.u32 	%r449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r431, 13;
	shr.b32 	%rhs, %r431, 19;
	add.u32 	%r450, %lhs, %rhs;
	}
	xor.b32  	%r451, %r449, %r450;
	shr.u32 	%r452, %r431, 10;
	xor.b32  	%r453, %r451, %r452;
	add.s32 	%r454, %r453, %r346;
	shr.u32 	%r455, %r210, 7;
	shl.b32 	%r456, %r209, 25;
	or.b32  	%r457, %r455, %r456;
	shr.u32 	%r458, %r206, 18;
	shl.b32 	%r459, %r210, 14;
	or.b32  	%r460, %r458, %r459;
	xor.b32  	%r461, %r457, %r460;
	shr.u32 	%r462, %r210, 3;
	xor.b32  	%r463, %r461, %r462;
	add.s32 	%r464, %r454, %r201;
	add.s32 	%r465, %r464, %r463;
	st.local.u32 	[%rd55+116], %r465;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 15;
	shr.b32 	%rhs, %r448, 17;
	add.u32 	%r466, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 13;
	shr.b32 	%rhs, %r448, 19;
	add.u32 	%r467, %lhs, %rhs;
	}
	xor.b32  	%r468, %r466, %r467;
	shr.u32 	%r469, %r448, 10;
	xor.b32  	%r470, %r468, %r469;
	add.s32 	%r471, %r470, %r363;
	shr.u32 	%r472, %r274, 7;
	shl.b32 	%r473, %r273, 25;
	or.b32  	%r474, %r472, %r473;
	shr.u32 	%r475, %r270, 18;
	shl.b32 	%r476, %r274, 14;
	or.b32  	%r477, %r475, %r476;
	xor.b32  	%r478, %r474, %r477;
	shr.u32 	%r479, %r274, 3;
	xor.b32  	%r480, %r478, %r479;
	add.s32 	%r481, %r471, %r210;
	add.s32 	%r482, %r481, %r480;
	st.local.u32 	[%rd55+120], %r482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 15;
	shr.b32 	%rhs, %r465, 17;
	add.u32 	%r483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 13;
	shr.b32 	%rhs, %r465, 19;
	add.u32 	%r484, %lhs, %rhs;
	}
	xor.b32  	%r485, %r483, %r484;
	shr.u32 	%r486, %r465, 10;
	xor.b32  	%r487, %r485, %r486;
	add.s32 	%r488, %r487, %r380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 25;
	shr.b32 	%rhs, %r233, 7;
	add.u32 	%r489, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 14;
	shr.b32 	%rhs, %r233, 18;
	add.u32 	%r490, %lhs, %rhs;
	}
	xor.b32  	%r491, %r489, %r490;
	shr.u32 	%r492, %r233, 3;
	xor.b32  	%r493, %r491, %r492;
	add.s32 	%r494, %r488, %r274;
	add.s32 	%r495, %r494, %r493;
	st.local.u32 	[%rd55+124], %r495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 15;
	shr.b32 	%rhs, %r482, 17;
	add.u32 	%r496, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 13;
	shr.b32 	%rhs, %r482, 19;
	add.u32 	%r497, %lhs, %rhs;
	}
	xor.b32  	%r498, %r496, %r497;
	shr.u32 	%r499, %r482, 10;
	xor.b32  	%r500, %r498, %r499;
	add.s32 	%r501, %r500, %r397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r295, 25;
	shr.b32 	%rhs, %r295, 7;
	add.u32 	%r502, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r295, 14;
	shr.b32 	%rhs, %r295, 18;
	add.u32 	%r503, %lhs, %rhs;
	}
	xor.b32  	%r504, %r502, %r503;
	shr.u32 	%r505, %r295, 3;
	xor.b32  	%r506, %r504, %r505;
	add.s32 	%r507, %r501, %r233;
	add.s32 	%r508, %r507, %r506;
	st.local.u32 	[%rd55+128], %r508;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r495, 15;
	shr.b32 	%rhs, %r495, 17;
	add.u32 	%r509, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r495, 13;
	shr.b32 	%rhs, %r495, 19;
	add.u32 	%r510, %lhs, %rhs;
	}
	xor.b32  	%r511, %r509, %r510;
	shr.u32 	%r512, %r495, 10;
	xor.b32  	%r513, %r511, %r512;
	add.s32 	%r514, %r513, %r414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 25;
	shr.b32 	%rhs, %r250, 7;
	add.u32 	%r515, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 14;
	shr.b32 	%rhs, %r250, 18;
	add.u32 	%r516, %lhs, %rhs;
	}
	xor.b32  	%r517, %r515, %r516;
	shr.u32 	%r518, %r250, 3;
	xor.b32  	%r519, %r517, %r518;
	add.s32 	%r520, %r514, %r295;
	add.s32 	%r521, %r520, %r519;
	st.local.u32 	[%rd55+132], %r521;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 15;
	shr.b32 	%rhs, %r508, 17;
	add.u32 	%r522, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 13;
	shr.b32 	%rhs, %r508, 19;
	add.u32 	%r523, %lhs, %rhs;
	}
	xor.b32  	%r524, %r522, %r523;
	shr.u32 	%r525, %r508, 10;
	xor.b32  	%r526, %r524, %r525;
	add.s32 	%r527, %r526, %r431;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 25;
	shr.b32 	%rhs, %r312, 7;
	add.u32 	%r528, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 14;
	shr.b32 	%rhs, %r312, 18;
	add.u32 	%r529, %lhs, %rhs;
	}
	xor.b32  	%r530, %r528, %r529;
	shr.u32 	%r531, %r312, 3;
	xor.b32  	%r532, %r530, %r531;
	add.s32 	%r533, %r527, %r250;
	add.s32 	%r534, %r533, %r532;
	st.local.u32 	[%rd55+136], %r534;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 15;
	shr.b32 	%rhs, %r521, 17;
	add.u32 	%r535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 13;
	shr.b32 	%rhs, %r521, 19;
	add.u32 	%r536, %lhs, %rhs;
	}
	xor.b32  	%r537, %r535, %r536;
	shr.u32 	%r538, %r521, 10;
	xor.b32  	%r539, %r537, %r538;
	add.s32 	%r540, %r539, %r448;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r267, 25;
	shr.b32 	%rhs, %r267, 7;
	add.u32 	%r541, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r267, 14;
	shr.b32 	%rhs, %r267, 18;
	add.u32 	%r542, %lhs, %rhs;
	}
	xor.b32  	%r543, %r541, %r542;
	shr.u32 	%r544, %r267, 3;
	xor.b32  	%r545, %r543, %r544;
	add.s32 	%r546, %r540, %r312;
	add.s32 	%r547, %r546, %r545;
	st.local.u32 	[%rd55+140], %r547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r534, 15;
	shr.b32 	%rhs, %r534, 17;
	add.u32 	%r548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r534, 13;
	shr.b32 	%rhs, %r534, 19;
	add.u32 	%r549, %lhs, %rhs;
	}
	xor.b32  	%r550, %r548, %r549;
	shr.u32 	%r551, %r534, 10;
	xor.b32  	%r552, %r550, %r551;
	add.s32 	%r553, %r552, %r465;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r329, 25;
	shr.b32 	%rhs, %r329, 7;
	add.u32 	%r554, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r329, 14;
	shr.b32 	%rhs, %r329, 18;
	add.u32 	%r555, %lhs, %rhs;
	}
	xor.b32  	%r556, %r554, %r555;
	shr.u32 	%r557, %r329, 3;
	xor.b32  	%r558, %r556, %r557;
	add.s32 	%r559, %r553, %r267;
	add.s32 	%r560, %r559, %r558;
	st.local.u32 	[%rd55+144], %r560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r547, 15;
	shr.b32 	%rhs, %r547, 17;
	add.u32 	%r561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r547, 13;
	shr.b32 	%rhs, %r547, 19;
	add.u32 	%r562, %lhs, %rhs;
	}
	xor.b32  	%r563, %r561, %r562;
	shr.u32 	%r564, %r547, 10;
	xor.b32  	%r565, %r563, %r564;
	add.s32 	%r566, %r565, %r482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r346, 25;
	shr.b32 	%rhs, %r346, 7;
	add.u32 	%r567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r346, 14;
	shr.b32 	%rhs, %r346, 18;
	add.u32 	%r568, %lhs, %rhs;
	}
	xor.b32  	%r569, %r567, %r568;
	shr.u32 	%r570, %r346, 3;
	xor.b32  	%r571, %r569, %r570;
	add.s32 	%r572, %r566, %r329;
	add.s32 	%r573, %r572, %r571;
	st.local.u32 	[%rd55+148], %r573;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 15;
	shr.b32 	%rhs, %r560, 17;
	add.u32 	%r574, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 13;
	shr.b32 	%rhs, %r560, 19;
	add.u32 	%r575, %lhs, %rhs;
	}
	xor.b32  	%r576, %r574, %r575;
	shr.u32 	%r577, %r560, 10;
	xor.b32  	%r578, %r576, %r577;
	add.s32 	%r579, %r578, %r495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r363, 25;
	shr.b32 	%rhs, %r363, 7;
	add.u32 	%r580, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r363, 14;
	shr.b32 	%rhs, %r363, 18;
	add.u32 	%r581, %lhs, %rhs;
	}
	xor.b32  	%r582, %r580, %r581;
	shr.u32 	%r583, %r363, 3;
	xor.b32  	%r584, %r582, %r583;
	add.s32 	%r585, %r579, %r346;
	add.s32 	%r586, %r585, %r584;
	st.local.u32 	[%rd55+152], %r586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 15;
	shr.b32 	%rhs, %r573, 17;
	add.u32 	%r587, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 13;
	shr.b32 	%rhs, %r573, 19;
	add.u32 	%r588, %lhs, %rhs;
	}
	xor.b32  	%r589, %r587, %r588;
	shr.u32 	%r590, %r573, 10;
	xor.b32  	%r591, %r589, %r590;
	add.s32 	%r592, %r591, %r508;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r380, 25;
	shr.b32 	%rhs, %r380, 7;
	add.u32 	%r593, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r380, 14;
	shr.b32 	%rhs, %r380, 18;
	add.u32 	%r594, %lhs, %rhs;
	}
	xor.b32  	%r595, %r593, %r594;
	shr.u32 	%r596, %r380, 3;
	xor.b32  	%r597, %r595, %r596;
	add.s32 	%r598, %r592, %r363;
	add.s32 	%r599, %r598, %r597;
	st.local.u32 	[%rd55+156], %r599;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 15;
	shr.b32 	%rhs, %r586, 17;
	add.u32 	%r600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 13;
	shr.b32 	%rhs, %r586, 19;
	add.u32 	%r601, %lhs, %rhs;
	}
	xor.b32  	%r602, %r600, %r601;
	shr.u32 	%r603, %r586, 10;
	xor.b32  	%r604, %r602, %r603;
	add.s32 	%r605, %r604, %r521;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 25;
	shr.b32 	%rhs, %r397, 7;
	add.u32 	%r606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 14;
	shr.b32 	%rhs, %r397, 18;
	add.u32 	%r607, %lhs, %rhs;
	}
	xor.b32  	%r608, %r606, %r607;
	shr.u32 	%r609, %r397, 3;
	xor.b32  	%r610, %r608, %r609;
	add.s32 	%r611, %r605, %r380;
	add.s32 	%r612, %r611, %r610;
	st.local.u32 	[%rd55+160], %r612;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 15;
	shr.b32 	%rhs, %r599, 17;
	add.u32 	%r613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 13;
	shr.b32 	%rhs, %r599, 19;
	add.u32 	%r614, %lhs, %rhs;
	}
	xor.b32  	%r615, %r613, %r614;
	shr.u32 	%r616, %r599, 10;
	xor.b32  	%r617, %r615, %r616;
	add.s32 	%r618, %r617, %r534;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r414, 25;
	shr.b32 	%rhs, %r414, 7;
	add.u32 	%r619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r414, 14;
	shr.b32 	%rhs, %r414, 18;
	add.u32 	%r620, %lhs, %rhs;
	}
	xor.b32  	%r621, %r619, %r620;
	shr.u32 	%r622, %r414, 3;
	xor.b32  	%r623, %r621, %r622;
	add.s32 	%r624, %r618, %r397;
	add.s32 	%r625, %r624, %r623;
	st.local.u32 	[%rd55+164], %r625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r612, 15;
	shr.b32 	%rhs, %r612, 17;
	add.u32 	%r626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r612, 13;
	shr.b32 	%rhs, %r612, 19;
	add.u32 	%r627, %lhs, %rhs;
	}
	xor.b32  	%r628, %r626, %r627;
	shr.u32 	%r629, %r612, 10;
	xor.b32  	%r630, %r628, %r629;
	add.s32 	%r631, %r630, %r547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r431, 25;
	shr.b32 	%rhs, %r431, 7;
	add.u32 	%r632, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r431, 14;
	shr.b32 	%rhs, %r431, 18;
	add.u32 	%r633, %lhs, %rhs;
	}
	xor.b32  	%r634, %r632, %r633;
	shr.u32 	%r635, %r431, 3;
	xor.b32  	%r636, %r634, %r635;
	add.s32 	%r637, %r631, %r414;
	add.s32 	%r638, %r637, %r636;
	st.local.u32 	[%rd55+168], %r638;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r625, 15;
	shr.b32 	%rhs, %r625, 17;
	add.u32 	%r639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r625, 13;
	shr.b32 	%rhs, %r625, 19;
	add.u32 	%r640, %lhs, %rhs;
	}
	xor.b32  	%r641, %r639, %r640;
	shr.u32 	%r642, %r625, 10;
	xor.b32  	%r643, %r641, %r642;
	add.s32 	%r644, %r643, %r560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 25;
	shr.b32 	%rhs, %r448, 7;
	add.u32 	%r645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 14;
	shr.b32 	%rhs, %r448, 18;
	add.u32 	%r646, %lhs, %rhs;
	}
	xor.b32  	%r647, %r645, %r646;
	shr.u32 	%r648, %r448, 3;
	xor.b32  	%r649, %r647, %r648;
	add.s32 	%r650, %r644, %r431;
	add.s32 	%r651, %r650, %r649;
	st.local.u32 	[%rd55+172], %r651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 15;
	shr.b32 	%rhs, %r638, 17;
	add.u32 	%r652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 13;
	shr.b32 	%rhs, %r638, 19;
	add.u32 	%r653, %lhs, %rhs;
	}
	xor.b32  	%r654, %r652, %r653;
	shr.u32 	%r655, %r638, 10;
	xor.b32  	%r656, %r654, %r655;
	add.s32 	%r657, %r656, %r573;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 25;
	shr.b32 	%rhs, %r465, 7;
	add.u32 	%r658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 14;
	shr.b32 	%rhs, %r465, 18;
	add.u32 	%r659, %lhs, %rhs;
	}
	xor.b32  	%r660, %r658, %r659;
	shr.u32 	%r661, %r465, 3;
	xor.b32  	%r662, %r660, %r661;
	add.s32 	%r663, %r657, %r448;
	add.s32 	%r664, %r663, %r662;
	st.local.u32 	[%rd55+176], %r664;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 15;
	shr.b32 	%rhs, %r651, 17;
	add.u32 	%r665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 13;
	shr.b32 	%rhs, %r651, 19;
	add.u32 	%r666, %lhs, %rhs;
	}
	xor.b32  	%r667, %r665, %r666;
	shr.u32 	%r668, %r651, 10;
	xor.b32  	%r669, %r667, %r668;
	add.s32 	%r670, %r669, %r586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 25;
	shr.b32 	%rhs, %r482, 7;
	add.u32 	%r671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 14;
	shr.b32 	%rhs, %r482, 18;
	add.u32 	%r672, %lhs, %rhs;
	}
	xor.b32  	%r673, %r671, %r672;
	shr.u32 	%r674, %r482, 3;
	xor.b32  	%r675, %r673, %r674;
	add.s32 	%r676, %r670, %r465;
	add.s32 	%r677, %r676, %r675;
	st.local.u32 	[%rd55+180], %r677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 15;
	shr.b32 	%rhs, %r664, 17;
	add.u32 	%r678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 13;
	shr.b32 	%rhs, %r664, 19;
	add.u32 	%r679, %lhs, %rhs;
	}
	xor.b32  	%r680, %r678, %r679;
	shr.u32 	%r681, %r664, 10;
	xor.b32  	%r682, %r680, %r681;
	add.s32 	%r683, %r682, %r599;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r495, 25;
	shr.b32 	%rhs, %r495, 7;
	add.u32 	%r684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r495, 14;
	shr.b32 	%rhs, %r495, 18;
	add.u32 	%r685, %lhs, %rhs;
	}
	xor.b32  	%r686, %r684, %r685;
	shr.u32 	%r687, %r495, 3;
	xor.b32  	%r688, %r686, %r687;
	add.s32 	%r689, %r683, %r482;
	add.s32 	%r690, %r689, %r688;
	st.local.u32 	[%rd55+184], %r690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 15;
	shr.b32 	%rhs, %r677, 17;
	add.u32 	%r691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 13;
	shr.b32 	%rhs, %r677, 19;
	add.u32 	%r692, %lhs, %rhs;
	}
	xor.b32  	%r693, %r691, %r692;
	shr.u32 	%r694, %r677, 10;
	xor.b32  	%r695, %r693, %r694;
	add.s32 	%r696, %r695, %r612;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 25;
	shr.b32 	%rhs, %r508, 7;
	add.u32 	%r697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 14;
	shr.b32 	%rhs, %r508, 18;
	add.u32 	%r698, %lhs, %rhs;
	}
	xor.b32  	%r699, %r697, %r698;
	shr.u32 	%r700, %r508, 3;
	xor.b32  	%r701, %r699, %r700;
	add.s32 	%r702, %r696, %r495;
	add.s32 	%r703, %r702, %r701;
	st.local.u32 	[%rd55+188], %r703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 15;
	shr.b32 	%rhs, %r690, 17;
	add.u32 	%r704, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 13;
	shr.b32 	%rhs, %r690, 19;
	add.u32 	%r705, %lhs, %rhs;
	}
	xor.b32  	%r706, %r704, %r705;
	shr.u32 	%r707, %r690, 10;
	xor.b32  	%r708, %r706, %r707;
	add.s32 	%r709, %r708, %r625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 25;
	shr.b32 	%rhs, %r521, 7;
	add.u32 	%r710, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 14;
	shr.b32 	%rhs, %r521, 18;
	add.u32 	%r711, %lhs, %rhs;
	}
	xor.b32  	%r712, %r710, %r711;
	shr.u32 	%r713, %r521, 3;
	xor.b32  	%r714, %r712, %r713;
	add.s32 	%r715, %r709, %r508;
	add.s32 	%r716, %r715, %r714;
	st.local.u32 	[%rd55+192], %r716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r703, 15;
	shr.b32 	%rhs, %r703, 17;
	add.u32 	%r717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r703, 13;
	shr.b32 	%rhs, %r703, 19;
	add.u32 	%r718, %lhs, %rhs;
	}
	xor.b32  	%r719, %r717, %r718;
	shr.u32 	%r720, %r703, 10;
	xor.b32  	%r721, %r719, %r720;
	add.s32 	%r722, %r721, %r638;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r534, 25;
	shr.b32 	%rhs, %r534, 7;
	add.u32 	%r723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r534, 14;
	shr.b32 	%rhs, %r534, 18;
	add.u32 	%r724, %lhs, %rhs;
	}
	xor.b32  	%r725, %r723, %r724;
	shr.u32 	%r726, %r534, 3;
	xor.b32  	%r727, %r725, %r726;
	add.s32 	%r728, %r722, %r521;
	add.s32 	%r729, %r728, %r727;
	st.local.u32 	[%rd55+196], %r729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 15;
	shr.b32 	%rhs, %r716, 17;
	add.u32 	%r730, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 13;
	shr.b32 	%rhs, %r716, 19;
	add.u32 	%r731, %lhs, %rhs;
	}
	xor.b32  	%r732, %r730, %r731;
	shr.u32 	%r733, %r716, 10;
	xor.b32  	%r734, %r732, %r733;
	add.s32 	%r735, %r734, %r651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r547, 25;
	shr.b32 	%rhs, %r547, 7;
	add.u32 	%r736, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r547, 14;
	shr.b32 	%rhs, %r547, 18;
	add.u32 	%r737, %lhs, %rhs;
	}
	xor.b32  	%r738, %r736, %r737;
	shr.u32 	%r739, %r547, 3;
	xor.b32  	%r740, %r738, %r739;
	add.s32 	%r741, %r735, %r534;
	add.s32 	%r742, %r741, %r740;
	st.local.u32 	[%rd55+200], %r742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r729, 15;
	shr.b32 	%rhs, %r729, 17;
	add.u32 	%r743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r729, 13;
	shr.b32 	%rhs, %r729, 19;
	add.u32 	%r744, %lhs, %rhs;
	}
	xor.b32  	%r745, %r743, %r744;
	shr.u32 	%r746, %r729, 10;
	xor.b32  	%r747, %r745, %r746;
	add.s32 	%r748, %r747, %r664;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 25;
	shr.b32 	%rhs, %r560, 7;
	add.u32 	%r749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 14;
	shr.b32 	%rhs, %r560, 18;
	add.u32 	%r750, %lhs, %rhs;
	}
	xor.b32  	%r751, %r749, %r750;
	shr.u32 	%r752, %r560, 3;
	xor.b32  	%r753, %r751, %r752;
	add.s32 	%r754, %r748, %r547;
	add.s32 	%r755, %r754, %r753;
	st.local.u32 	[%rd55+204], %r755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r742, 15;
	shr.b32 	%rhs, %r742, 17;
	add.u32 	%r756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r742, 13;
	shr.b32 	%rhs, %r742, 19;
	add.u32 	%r757, %lhs, %rhs;
	}
	xor.b32  	%r758, %r756, %r757;
	shr.u32 	%r759, %r742, 10;
	xor.b32  	%r760, %r758, %r759;
	add.s32 	%r761, %r760, %r677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 25;
	shr.b32 	%rhs, %r573, 7;
	add.u32 	%r762, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 14;
	shr.b32 	%rhs, %r573, 18;
	add.u32 	%r763, %lhs, %rhs;
	}
	xor.b32  	%r764, %r762, %r763;
	shr.u32 	%r765, %r573, 3;
	xor.b32  	%r766, %r764, %r765;
	add.s32 	%r767, %r761, %r560;
	add.s32 	%r768, %r767, %r766;
	st.local.u32 	[%rd55+208], %r768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r755, 15;
	shr.b32 	%rhs, %r755, 17;
	add.u32 	%r769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r755, 13;
	shr.b32 	%rhs, %r755, 19;
	add.u32 	%r770, %lhs, %rhs;
	}
	xor.b32  	%r771, %r769, %r770;
	shr.u32 	%r772, %r755, 10;
	xor.b32  	%r773, %r771, %r772;
	add.s32 	%r774, %r773, %r690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 25;
	shr.b32 	%rhs, %r586, 7;
	add.u32 	%r775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 14;
	shr.b32 	%rhs, %r586, 18;
	add.u32 	%r776, %lhs, %rhs;
	}
	xor.b32  	%r777, %r775, %r776;
	shr.u32 	%r778, %r586, 3;
	xor.b32  	%r779, %r777, %r778;
	add.s32 	%r780, %r774, %r573;
	add.s32 	%r781, %r780, %r779;
	st.local.u32 	[%rd55+212], %r781;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 15;
	shr.b32 	%rhs, %r768, 17;
	add.u32 	%r782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 13;
	shr.b32 	%rhs, %r768, 19;
	add.u32 	%r783, %lhs, %rhs;
	}
	xor.b32  	%r784, %r782, %r783;
	shr.u32 	%r785, %r768, 10;
	xor.b32  	%r786, %r784, %r785;
	add.s32 	%r787, %r786, %r703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 25;
	shr.b32 	%rhs, %r599, 7;
	add.u32 	%r788, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 14;
	shr.b32 	%rhs, %r599, 18;
	add.u32 	%r789, %lhs, %rhs;
	}
	xor.b32  	%r790, %r788, %r789;
	shr.u32 	%r791, %r599, 3;
	xor.b32  	%r792, %r790, %r791;
	add.s32 	%r793, %r787, %r586;
	add.s32 	%r794, %r793, %r792;
	st.local.u32 	[%rd55+216], %r794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r781, 15;
	shr.b32 	%rhs, %r781, 17;
	add.u32 	%r795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r781, 13;
	shr.b32 	%rhs, %r781, 19;
	add.u32 	%r796, %lhs, %rhs;
	}
	xor.b32  	%r797, %r795, %r796;
	shr.u32 	%r798, %r781, 10;
	xor.b32  	%r799, %r797, %r798;
	add.s32 	%r800, %r799, %r716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r612, 25;
	shr.b32 	%rhs, %r612, 7;
	add.u32 	%r801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r612, 14;
	shr.b32 	%rhs, %r612, 18;
	add.u32 	%r802, %lhs, %rhs;
	}
	xor.b32  	%r803, %r801, %r802;
	shr.u32 	%r804, %r612, 3;
	xor.b32  	%r805, %r803, %r804;
	add.s32 	%r806, %r800, %r599;
	add.s32 	%r807, %r806, %r805;
	st.local.u32 	[%rd55+220], %r807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r794, 15;
	shr.b32 	%rhs, %r794, 17;
	add.u32 	%r808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r794, 13;
	shr.b32 	%rhs, %r794, 19;
	add.u32 	%r809, %lhs, %rhs;
	}
	xor.b32  	%r810, %r808, %r809;
	shr.u32 	%r811, %r794, 10;
	xor.b32  	%r812, %r810, %r811;
	add.s32 	%r813, %r812, %r729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r625, 25;
	shr.b32 	%rhs, %r625, 7;
	add.u32 	%r814, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r625, 14;
	shr.b32 	%rhs, %r625, 18;
	add.u32 	%r815, %lhs, %rhs;
	}
	xor.b32  	%r816, %r814, %r815;
	shr.u32 	%r817, %r625, 3;
	xor.b32  	%r818, %r816, %r817;
	add.s32 	%r819, %r813, %r612;
	add.s32 	%r820, %r819, %r818;
	st.local.u32 	[%rd55+224], %r820;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r807, 15;
	shr.b32 	%rhs, %r807, 17;
	add.u32 	%r821, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r807, 13;
	shr.b32 	%rhs, %r807, 19;
	add.u32 	%r822, %lhs, %rhs;
	}
	xor.b32  	%r823, %r821, %r822;
	shr.u32 	%r824, %r807, 10;
	xor.b32  	%r825, %r823, %r824;
	add.s32 	%r826, %r825, %r742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 25;
	shr.b32 	%rhs, %r638, 7;
	add.u32 	%r827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 14;
	shr.b32 	%rhs, %r638, 18;
	add.u32 	%r828, %lhs, %rhs;
	}
	xor.b32  	%r829, %r827, %r828;
	shr.u32 	%r830, %r638, 3;
	xor.b32  	%r831, %r829, %r830;
	add.s32 	%r832, %r826, %r625;
	add.s32 	%r833, %r832, %r831;
	st.local.u32 	[%rd55+228], %r833;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r820, 15;
	shr.b32 	%rhs, %r820, 17;
	add.u32 	%r834, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r820, 13;
	shr.b32 	%rhs, %r820, 19;
	add.u32 	%r835, %lhs, %rhs;
	}
	xor.b32  	%r836, %r834, %r835;
	shr.u32 	%r837, %r820, 10;
	xor.b32  	%r838, %r836, %r837;
	add.s32 	%r839, %r838, %r755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 25;
	shr.b32 	%rhs, %r651, 7;
	add.u32 	%r840, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 14;
	shr.b32 	%rhs, %r651, 18;
	add.u32 	%r841, %lhs, %rhs;
	}
	xor.b32  	%r842, %r840, %r841;
	shr.u32 	%r843, %r651, 3;
	xor.b32  	%r844, %r842, %r843;
	add.s32 	%r845, %r839, %r638;
	add.s32 	%r846, %r845, %r844;
	st.local.u32 	[%rd55+232], %r846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r833, 15;
	shr.b32 	%rhs, %r833, 17;
	add.u32 	%r847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r833, 13;
	shr.b32 	%rhs, %r833, 19;
	add.u32 	%r848, %lhs, %rhs;
	}
	xor.b32  	%r849, %r847, %r848;
	shr.u32 	%r850, %r833, 10;
	xor.b32  	%r851, %r849, %r850;
	add.s32 	%r852, %r851, %r768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 25;
	shr.b32 	%rhs, %r664, 7;
	add.u32 	%r853, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 14;
	shr.b32 	%rhs, %r664, 18;
	add.u32 	%r854, %lhs, %rhs;
	}
	xor.b32  	%r855, %r853, %r854;
	shr.u32 	%r856, %r664, 3;
	xor.b32  	%r857, %r855, %r856;
	add.s32 	%r858, %r852, %r651;
	add.s32 	%r859, %r858, %r857;
	st.local.u32 	[%rd55+236], %r859;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 15;
	shr.b32 	%rhs, %r846, 17;
	add.u32 	%r860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 13;
	shr.b32 	%rhs, %r846, 19;
	add.u32 	%r861, %lhs, %rhs;
	}
	xor.b32  	%r862, %r860, %r861;
	shr.u32 	%r863, %r846, 10;
	xor.b32  	%r864, %r862, %r863;
	add.s32 	%r865, %r864, %r781;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 25;
	shr.b32 	%rhs, %r677, 7;
	add.u32 	%r866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 14;
	shr.b32 	%rhs, %r677, 18;
	add.u32 	%r867, %lhs, %rhs;
	}
	xor.b32  	%r868, %r866, %r867;
	shr.u32 	%r869, %r677, 3;
	xor.b32  	%r870, %r868, %r869;
	add.s32 	%r871, %r865, %r664;
	add.s32 	%r872, %r871, %r870;
	st.local.u32 	[%rd55+240], %r872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 15;
	shr.b32 	%rhs, %r859, 17;
	add.u32 	%r873, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 13;
	shr.b32 	%rhs, %r859, 19;
	add.u32 	%r874, %lhs, %rhs;
	}
	xor.b32  	%r875, %r873, %r874;
	shr.u32 	%r876, %r859, 10;
	xor.b32  	%r877, %r875, %r876;
	add.s32 	%r878, %r877, %r794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 25;
	shr.b32 	%rhs, %r690, 7;
	add.u32 	%r879, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 14;
	shr.b32 	%rhs, %r690, 18;
	add.u32 	%r880, %lhs, %rhs;
	}
	xor.b32  	%r881, %r879, %r880;
	shr.u32 	%r882, %r690, 3;
	xor.b32  	%r883, %r881, %r882;
	add.s32 	%r884, %r878, %r677;
	add.s32 	%r885, %r884, %r883;
	st.local.u32 	[%rd55+244], %r885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 15;
	shr.b32 	%rhs, %r872, 17;
	add.u32 	%r886, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 13;
	shr.b32 	%rhs, %r872, 19;
	add.u32 	%r887, %lhs, %rhs;
	}
	xor.b32  	%r888, %r886, %r887;
	shr.u32 	%r889, %r872, 10;
	xor.b32  	%r890, %r888, %r889;
	add.s32 	%r891, %r890, %r807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r703, 25;
	shr.b32 	%rhs, %r703, 7;
	add.u32 	%r892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r703, 14;
	shr.b32 	%rhs, %r703, 18;
	add.u32 	%r893, %lhs, %rhs;
	}
	xor.b32  	%r894, %r892, %r893;
	shr.u32 	%r895, %r703, 3;
	xor.b32  	%r896, %r894, %r895;
	add.s32 	%r897, %r891, %r690;
	add.s32 	%r898, %r897, %r896;
	st.local.u32 	[%rd55+248], %r898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r885, 15;
	shr.b32 	%rhs, %r885, 17;
	add.u32 	%r899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r885, 13;
	shr.b32 	%rhs, %r885, 19;
	add.u32 	%r900, %lhs, %rhs;
	}
	xor.b32  	%r901, %r899, %r900;
	shr.u32 	%r902, %r885, 10;
	xor.b32  	%r903, %r901, %r902;
	add.s32 	%r904, %r903, %r820;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 25;
	shr.b32 	%rhs, %r716, 7;
	add.u32 	%r905, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 14;
	shr.b32 	%rhs, %r716, 18;
	add.u32 	%r906, %lhs, %rhs;
	}
	xor.b32  	%r907, %r905, %r906;
	shr.u32 	%r908, %r716, 3;
	xor.b32  	%r909, %r907, %r908;
	add.s32 	%r910, %r904, %r703;
	add.s32 	%r911, %r910, %r909;
	st.local.u32 	[%rd55+252], %r911;
	ld.global.u32 	%r9, [%rd3+40];
	ld.global.u32 	%r10, [%rd3+36];
	ld.global.u32 	%r11, [%rd3+32];
	ld.global.u32 	%r12, [%rd3+28];
	ld.global.u32 	%r13, [%rd3+24];
	ld.global.u32 	%r14, [%rd3+20];
	ld.global.u32 	%r15, [%rd3+16];
	ld.global.u32 	%r16, [%rd3+12];
	mov.u32 	%r2008, -64;
	mov.u64 	%rd54, k;
	mov.u32 	%r2010, %r9;
	mov.u32 	%r2011, %r10;
	mov.u32 	%r2012, %r11;
	mov.u32 	%r2013, %r12;
	mov.u32 	%r2014, %r13;
	mov.u32 	%r2015, %r14;
	mov.u32 	%r2016, %r15;
	mov.u32 	%r2017, %r16;
	bra.uni 	BB4_5;

BB4_6:
	add.s64 	%rd55, %rd8, 16;
	ld.local.u32 	%r2009, [%rd8+16];
	add.s64 	%rd54, %rd54, 16;
	mov.u32 	%r2010, %r27;
	mov.u32 	%r2011, %r29;
	mov.u32 	%r2012, %r31;
	mov.u32 	%r2013, %r33;
	mov.u32 	%r2014, %r28;
	mov.u32 	%r2015, %r30;
	mov.u32 	%r2016, %r32;
	mov.u32 	%r2017, %r34;

BB4_5:
	mov.u32 	%r26, %r2017;
	mov.u32 	%r25, %r2016;
	mov.u32 	%r24, %r2015;
	mov.u32 	%r23, %r2014;
	mov.u32 	%r22, %r2013;
	mov.u32 	%r21, %r2012;
	mov.u32 	%r20, %r2011;
	mov.u32 	%r19, %r2010;
	mov.u32 	%r18, %r2009;
	mov.u64 	%rd8, %rd55;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 26;
	shr.b32 	%rhs, %r22, 6;
	add.u32 	%r912, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 21;
	shr.b32 	%rhs, %r22, 11;
	add.u32 	%r913, %lhs, %rhs;
	}
	xor.b32  	%r914, %r912, %r913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 7;
	shr.b32 	%rhs, %r22, 25;
	add.u32 	%r915, %lhs, %rhs;
	}
	xor.b32  	%r916, %r914, %r915;
	add.s32 	%r917, %r916, %r19;
	not.b32 	%r918, %r22;
	and.b32  	%r919, %r20, %r918;
	and.b32  	%r920, %r21, %r22;
	xor.b32  	%r921, %r919, %r920;
	add.s32 	%r922, %r917, %r921;
	ld.global.u32 	%r923, [%rd54];
	add.s32 	%r924, %r922, %r923;
	add.s32 	%r925, %r924, %r18;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r26, 30;
	shr.b32 	%rhs, %r26, 2;
	add.u32 	%r926, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r26, 19;
	shr.b32 	%rhs, %r26, 13;
	add.u32 	%r927, %lhs, %rhs;
	}
	xor.b32  	%r928, %r926, %r927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r26, 10;
	shr.b32 	%rhs, %r26, 22;
	add.u32 	%r929, %lhs, %rhs;
	}
	xor.b32  	%r930, %r928, %r929;
	xor.b32  	%r931, %r24, %r25;
	and.b32  	%r932, %r931, %r26;
	and.b32  	%r933, %r24, %r25;
	xor.b32  	%r934, %r932, %r933;
	add.s32 	%r935, %r934, %r930;
	add.s32 	%r27, %r925, %r23;
	add.s32 	%r28, %r935, %r925;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r27, 26;
	shr.b32 	%rhs, %r27, 6;
	add.u32 	%r936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r27, 21;
	shr.b32 	%rhs, %r27, 11;
	add.u32 	%r937, %lhs, %rhs;
	}
	xor.b32  	%r938, %r936, %r937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r27, 7;
	shr.b32 	%rhs, %r27, 25;
	add.u32 	%r939, %lhs, %rhs;
	}
	xor.b32  	%r940, %r938, %r939;
	add.s32 	%r941, %r940, %r20;
	and.b32  	%r942, %r22, %r27;
	not.b32 	%r943, %r27;
	and.b32  	%r944, %r21, %r943;
	xor.b32  	%r945, %r944, %r942;
	add.s32 	%r946, %r941, %r945;
	ld.global.u32 	%r947, [%rd54+4];
	add.s32 	%r948, %r946, %r947;
	ld.local.u32 	%r949, [%rd8+4];
	add.s32 	%r950, %r948, %r949;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r28, 30;
	shr.b32 	%rhs, %r28, 2;
	add.u32 	%r951, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r28, 19;
	shr.b32 	%rhs, %r28, 13;
	add.u32 	%r952, %lhs, %rhs;
	}
	xor.b32  	%r953, %r951, %r952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r28, 10;
	shr.b32 	%rhs, %r28, 22;
	add.u32 	%r954, %lhs, %rhs;
	}
	xor.b32  	%r955, %r953, %r954;
	xor.b32  	%r956, %r25, %r26;
	and.b32  	%r957, %r956, %r28;
	and.b32  	%r958, %r25, %r26;
	xor.b32  	%r959, %r957, %r958;
	add.s32 	%r960, %r959, %r955;
	add.s32 	%r29, %r950, %r24;
	add.s32 	%r30, %r960, %r950;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r29, 26;
	shr.b32 	%rhs, %r29, 6;
	add.u32 	%r961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r29, 21;
	shr.b32 	%rhs, %r29, 11;
	add.u32 	%r962, %lhs, %rhs;
	}
	xor.b32  	%r963, %r961, %r962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r29, 7;
	shr.b32 	%rhs, %r29, 25;
	add.u32 	%r964, %lhs, %rhs;
	}
	xor.b32  	%r965, %r963, %r964;
	add.s32 	%r966, %r965, %r21;
	and.b32  	%r967, %r27, %r29;
	not.b32 	%r968, %r29;
	and.b32  	%r969, %r22, %r968;
	xor.b32  	%r970, %r969, %r967;
	add.s32 	%r971, %r966, %r970;
	ld.global.u32 	%r972, [%rd54+8];
	add.s32 	%r973, %r971, %r972;
	ld.local.u32 	%r974, [%rd8+8];
	add.s32 	%r975, %r973, %r974;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r30, 30;
	shr.b32 	%rhs, %r30, 2;
	add.u32 	%r976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r30, 19;
	shr.b32 	%rhs, %r30, 13;
	add.u32 	%r977, %lhs, %rhs;
	}
	xor.b32  	%r978, %r976, %r977;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r30, 10;
	shr.b32 	%rhs, %r30, 22;
	add.u32 	%r979, %lhs, %rhs;
	}
	xor.b32  	%r980, %r978, %r979;
	xor.b32  	%r981, %r26, %r28;
	and.b32  	%r982, %r981, %r30;
	and.b32  	%r983, %r26, %r28;
	xor.b32  	%r984, %r982, %r983;
	add.s32 	%r985, %r984, %r980;
	add.s32 	%r31, %r975, %r25;
	add.s32 	%r32, %r985, %r975;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r31, 26;
	shr.b32 	%rhs, %r31, 6;
	add.u32 	%r986, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r31, 21;
	shr.b32 	%rhs, %r31, 11;
	add.u32 	%r987, %lhs, %rhs;
	}
	xor.b32  	%r988, %r986, %r987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r31, 7;
	shr.b32 	%rhs, %r31, 25;
	add.u32 	%r989, %lhs, %rhs;
	}
	xor.b32  	%r990, %r988, %r989;
	add.s32 	%r991, %r990, %r22;
	and.b32  	%r992, %r29, %r31;
	not.b32 	%r993, %r31;
	and.b32  	%r994, %r27, %r993;
	xor.b32  	%r995, %r994, %r992;
	add.s32 	%r996, %r991, %r995;
	ld.global.u32 	%r997, [%rd54+12];
	add.s32 	%r998, %r996, %r997;
	ld.local.u32 	%r999, [%rd8+12];
	add.s32 	%r1000, %r998, %r999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r32, 30;
	shr.b32 	%rhs, %r32, 2;
	add.u32 	%r1001, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r32, 19;
	shr.b32 	%rhs, %r32, 13;
	add.u32 	%r1002, %lhs, %rhs;
	}
	xor.b32  	%r1003, %r1001, %r1002;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r32, 10;
	shr.b32 	%rhs, %r32, 22;
	add.u32 	%r1004, %lhs, %rhs;
	}
	xor.b32  	%r1005, %r1003, %r1004;
	xor.b32  	%r1006, %r28, %r30;
	and.b32  	%r1007, %r1006, %r32;
	and.b32  	%r1008, %r28, %r30;
	xor.b32  	%r1009, %r1007, %r1008;
	add.s32 	%r1010, %r1009, %r1005;
	add.s32 	%r33, %r1000, %r26;
	add.s32 	%r34, %r1010, %r1000;
	add.s32 	%r2008, %r2008, 4;
	setp.eq.s32	%p4, %r2008, 0;
	@%p4 bra 	BB4_7;
	bra.uni 	BB4_6;

BB4_7:
	add.s32 	%r1015, %r16, %r34;
	st.global.u32 	[%rd23+76], %r1015;
	add.s32 	%r1016, %r15, %r32;
	st.global.u32 	[%rd23+80], %r1016;
	add.s32 	%r1017, %r14, %r30;
	st.global.u32 	[%rd23+84], %r1017;
	add.s32 	%r1018, %r13, %r28;
	st.global.u32 	[%rd23+88], %r1018;
	add.s32 	%r1019, %r12, %r33;
	st.global.u32 	[%rd23+92], %r1019;
	add.s32 	%r1020, %r11, %r31;
	st.global.u32 	[%rd23+96], %r1020;
	add.s32 	%r1021, %r10, %r29;
	st.global.u32 	[%rd23+100], %r1021;
	add.s32 	%r1022, %r9, %r27;
	st.global.u32 	[%rd23+104], %r1022;
	mov.u16 	%rs83, 0;
	st.global.v4.u8 	[%rd23+52], {%rs83, %rs83, %rs83, %rs83};
	st.global.v4.u8 	[%rd23+48], {%rs83, %rs83, %rs83, %rs83};
	st.global.v4.u8 	[%rd23+44], {%rs83, %rs83, %rs83, %rs83};
	st.global.v4.u8 	[%rd23+40], {%rs83, %rs83, %rs83, %rs83};
	st.global.v4.u8 	[%rd23+36], {%rs83, %rs83, %rs83, %rs83};
	st.global.v4.u8 	[%rd23+32], {%rs83, %rs83, %rs83, %rs83};
	st.global.v4.u8 	[%rd23+28], {%rs83, %rs83, %rs83, %rs83};
	st.global.v4.u8 	[%rd23+24], {%rs83, %rs83, %rs83, %rs83};
	st.global.v4.u8 	[%rd23+20], {%rs83, %rs83, %rs83, %rs83};
	st.global.v4.u8 	[%rd23+16], {%rs83, %rs83, %rs83, %rs83};
	st.global.v4.u8 	[%rd23+12], {%rs83, %rs83, %rs83, %rs83};
	st.global.v4.u8 	[%rd23+8], {%rs83, %rs83, %rs83, %rs83};
	st.global.v4.u8 	[%rd23+4], {%rs83, %rs83, %rs83, %rs83};
	st.global.v4.u8 	[%rd23], {%rs83, %rs83, %rs83, %rs83};

BB4_11:
	ld.global.u32 	%r1029, [%rd23+64];
	shl.b32 	%r39, %r1029, 3;
	not.b32 	%r1030, %r39;
	ld.global.u32 	%r40, [%rd23+68];
	ld.global.u32 	%r2019, [%rd23+72];
	setp.le.u32	%p7, %r40, %r1030;
	@%p7 bra 	BB4_13;

	add.s32 	%r2019, %r2019, 1;
	st.global.u32 	[%rd23+72], %r2019;

BB4_13:
	add.u64 	%rd52, %SP, 0;
	add.s32 	%r1040, %r40, %r39;
	st.global.u32 	[%rd23+68], %r1040;
	cvt.u16.u32	%rs85, %r1040;
	shr.u32 	%r1041, %r1040, 8;
	cvt.u16.u32	%rs86, %r1041;
	shr.u32 	%r1042, %r1040, 16;
	cvt.u16.u32	%rs87, %r1042;
	shr.u32 	%r1043, %r1040, 24;
	cvt.u16.u32	%rs88, %r1043;
	st.global.v4.u8 	[%rd23+60], {%rs88, %rs87, %rs86, %rs85};
	cvt.u16.u32	%rs89, %r2019;
	shr.u32 	%r1044, %r2019, 8;
	cvt.u16.u32	%rs90, %r1044;
	shr.u32 	%r1045, %r2019, 16;
	cvt.u16.u32	%rs91, %r1045;
	shr.u32 	%r1046, %r2019, 24;
	cvt.u16.u32	%rs92, %r1046;
	st.global.v4.u8 	[%rd23+56], {%rs92, %rs91, %rs90, %rs89};
	ld.global.v4.u8 	{%rs93, %rs94, %rs95, %rs96}, [%rd23];
	cvt.u32.u16	%r1047, %rs93;
	shl.b32 	%r1048, %r1047, 24;
	ld.global.u8 	%r1049, [%rd23+1];
	shl.b32 	%r1050, %r1049, 16;
	or.b32  	%r1051, %r1050, %r1048;
	mul.wide.u16 	%r1052, %rs95, 256;
	or.b32  	%r1053, %r1051, %r1052;
	ld.global.u8 	%r1054, [%rd23+3];
	or.b32  	%r2021, %r1053, %r1054;
	cvta.to.local.u64 	%rd58, %rd52;
	ld.global.v4.u8 	{%rs98, %rs99, %rs100, %rs101}, [%rd23+4];
	ld.global.v4.u8 	{%rs102, %rs103, %rs104, %rs105}, [%rd23+8];
	ld.global.v4.u8 	{%rs106, %rs107, %rs108, %rs109}, [%rd23+12];
	ld.global.v4.u8 	{%rs110, %rs111, %rs112, %rs113}, [%rd23+16];
	ld.global.v4.u8 	{%rs114, %rs115, %rs116, %rs117}, [%rd23+20];
	ld.global.v4.u8 	{%rs118, %rs119, %rs120, %rs121}, [%rd23+24];
	ld.global.v4.u8 	{%rs122, %rs123, %rs124, %rs125}, [%rd23+28];
	ld.global.v4.u8 	{%rs126, %rs127, %rs128, %rs129}, [%rd23+32];
	ld.global.v4.u8 	{%rs130, %rs131, %rs132, %rs133}, [%rd23+36];
	ld.global.v4.u8 	{%rs134, %rs135, %rs136, %rs137}, [%rd23+40];
	st.local.u32 	[%rd58], %r2021;
	cvt.u32.u16	%r1055, %rs98;
	shl.b32 	%r1056, %r1055, 24;
	mov.u32 	%r1057, 64;
	prmt.b32 	%r1058, %r2019, %r1044, %r1057;
	mov.u32 	%r1059, 1040;
	prmt.b32 	%r1060, %r1058, %r1045, %r1059;
	mov.u32 	%r1061, 16912;
	prmt.b32 	%r1062, %r1060, %r1046, %r1061;
	st.local.u32 	[%rd58+56], %r1062;
	prmt.b32 	%r1063, %r1040, %r1041, %r1057;
	prmt.b32 	%r1064, %r1063, %r1042, %r1059;
	prmt.b32 	%r1065, %r1064, %r1043, %r1061;
	st.local.u32 	[%rd58+60], %r1065;
	ld.global.u8 	%r1066, [%rd23+5];
	shl.b32 	%r1067, %r1066, 16;
	or.b32  	%r1068, %r1067, %r1056;
	mul.wide.u16 	%r1069, %rs100, 256;
	or.b32  	%r1070, %r1068, %r1069;
	ld.global.u8 	%r1071, [%rd23+7];
	or.b32  	%r1072, %r1070, %r1071;
	st.local.u32 	[%rd58+4], %r1072;
	cvt.u32.u16	%r1073, %rs102;
	shl.b32 	%r1074, %r1073, 24;
	ld.global.u8 	%r1075, [%rd23+9];
	shl.b32 	%r1076, %r1075, 16;
	or.b32  	%r1077, %r1076, %r1074;
	mul.wide.u16 	%r1078, %rs104, 256;
	or.b32  	%r1079, %r1077, %r1078;
	ld.global.u8 	%r1080, [%rd23+11];
	or.b32  	%r1081, %r1079, %r1080;
	st.local.u32 	[%rd58+8], %r1081;
	cvt.u32.u16	%r1082, %rs106;
	shl.b32 	%r1083, %r1082, 24;
	ld.global.u8 	%r1084, [%rd23+13];
	shl.b32 	%r1085, %r1084, 16;
	or.b32  	%r1086, %r1085, %r1083;
	mul.wide.u16 	%r1087, %rs108, 256;
	or.b32  	%r1088, %r1086, %r1087;
	ld.global.u8 	%r1089, [%rd23+15];
	or.b32  	%r1090, %r1088, %r1089;
	st.local.u32 	[%rd58+12], %r1090;
	cvt.u32.u16	%r1091, %rs110;
	shl.b32 	%r1092, %r1091, 24;
	ld.global.u8 	%r1093, [%rd23+17];
	shl.b32 	%r1094, %r1093, 16;
	or.b32  	%r1095, %r1094, %r1092;
	mul.wide.u16 	%r1096, %rs112, 256;
	or.b32  	%r1097, %r1095, %r1096;
	ld.global.u8 	%r1098, [%rd23+19];
	or.b32  	%r1099, %r1097, %r1098;
	st.local.u32 	[%rd58+16], %r1099;
	cvt.u32.u16	%r1100, %rs114;
	shl.b32 	%r1101, %r1100, 24;
	ld.global.u8 	%r1102, [%rd23+21];
	shl.b32 	%r1103, %r1102, 16;
	or.b32  	%r1104, %r1103, %r1101;
	mul.wide.u16 	%r1105, %rs116, 256;
	or.b32  	%r1106, %r1104, %r1105;
	ld.global.u8 	%r1107, [%rd23+23];
	or.b32  	%r1108, %r1106, %r1107;
	st.local.u32 	[%rd58+20], %r1108;
	cvt.u32.u16	%r1109, %rs118;
	shl.b32 	%r1110, %r1109, 24;
	ld.global.u8 	%r1111, [%rd23+25];
	shl.b32 	%r1112, %r1111, 16;
	or.b32  	%r1113, %r1112, %r1110;
	mul.wide.u16 	%r1114, %rs120, 256;
	or.b32  	%r1115, %r1113, %r1114;
	ld.global.u8 	%r1116, [%rd23+27];
	or.b32  	%r1117, %r1115, %r1116;
	st.local.u32 	[%rd58+24], %r1117;
	cvt.u32.u16	%r1118, %rs122;
	shl.b32 	%r1119, %r1118, 24;
	ld.global.u8 	%r1120, [%rd23+29];
	shl.b32 	%r1121, %r1120, 16;
	or.b32  	%r1122, %r1121, %r1119;
	mul.wide.u16 	%r1123, %rs124, 256;
	or.b32  	%r1124, %r1122, %r1123;
	ld.global.u8 	%r1125, [%rd23+31];
	or.b32  	%r1126, %r1124, %r1125;
	st.local.u32 	[%rd58+28], %r1126;
	cvt.u32.u16	%r1127, %rs126;
	shl.b32 	%r1128, %r1127, 24;
	ld.global.u8 	%r1129, [%rd23+33];
	shl.b32 	%r1130, %r1129, 16;
	or.b32  	%r1131, %r1130, %r1128;
	mul.wide.u16 	%r1132, %rs128, 256;
	or.b32  	%r1133, %r1131, %r1132;
	ld.global.u8 	%r1134, [%rd23+35];
	or.b32  	%r1135, %r1133, %r1134;
	st.local.u32 	[%rd58+32], %r1135;
	cvt.u32.u16	%r1136, %rs130;
	shl.b32 	%r1137, %r1136, 24;
	ld.global.u8 	%r1138, [%rd23+37];
	shl.b32 	%r1139, %r1138, 16;
	or.b32  	%r1140, %r1139, %r1137;
	mul.wide.u16 	%r1141, %rs132, 256;
	or.b32  	%r1142, %r1140, %r1141;
	ld.global.u8 	%r1143, [%rd23+39];
	or.b32  	%r1144, %r1142, %r1143;
	st.local.u32 	[%rd58+36], %r1144;
	cvt.u32.u16	%r1145, %rs134;
	shl.b32 	%r1146, %r1145, 24;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 15;
	shr.b32 	%rhs, %r1062, 17;
	add.u32 	%r1147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 13;
	shr.b32 	%rhs, %r1062, 19;
	add.u32 	%r1148, %lhs, %rhs;
	}
	xor.b32  	%r1149, %r1147, %r1148;
	shr.u32 	%r1150, %r1062, 10;
	xor.b32  	%r1151, %r1149, %r1150;
	add.s32 	%r1152, %r1151, %r1144;
	shr.u32 	%r1153, %r1072, 7;
	shl.b32 	%r1154, %r1071, 25;
	or.b32  	%r1155, %r1153, %r1154;
	shr.u32 	%r1156, %r1068, 18;
	shl.b32 	%r1157, %r1072, 14;
	or.b32  	%r1158, %r1156, %r1157;
	xor.b32  	%r1159, %r1155, %r1158;
	shr.u32 	%r1160, %r1072, 3;
	xor.b32  	%r1161, %r1159, %r1160;
	add.s32 	%r1162, %r1152, %r2021;
	add.s32 	%r1163, %r1162, %r1161;
	st.local.u32 	[%rd58+64], %r1163;
	ld.global.u8 	%r1164, [%rd23+41];
	shl.b32 	%r1165, %r1164, 16;
	or.b32  	%r1166, %r1165, %r1146;
	mul.wide.u16 	%r1167, %rs136, 256;
	or.b32  	%r1168, %r1166, %r1167;
	ld.global.u8 	%r1169, [%rd23+43];
	or.b32  	%r1170, %r1168, %r1169;
	st.local.u32 	[%rd58+40], %r1170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 15;
	shr.b32 	%rhs, %r1065, 17;
	add.u32 	%r1171, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 13;
	shr.b32 	%rhs, %r1065, 19;
	add.u32 	%r1172, %lhs, %rhs;
	}
	xor.b32  	%r1173, %r1171, %r1172;
	shr.u32 	%r1174, %r1065, 10;
	xor.b32  	%r1175, %r1173, %r1174;
	add.s32 	%r1176, %r1175, %r1170;
	shr.u32 	%r1177, %r1081, 7;
	shl.b32 	%r1178, %r1080, 25;
	or.b32  	%r1179, %r1177, %r1178;
	shr.u32 	%r1180, %r1077, 18;
	shl.b32 	%r1181, %r1081, 14;
	or.b32  	%r1182, %r1180, %r1181;
	xor.b32  	%r1183, %r1179, %r1182;
	shr.u32 	%r1184, %r1081, 3;
	xor.b32  	%r1185, %r1183, %r1184;
	add.s32 	%r1186, %r1176, %r1072;
	add.s32 	%r1187, %r1186, %r1185;
	st.local.u32 	[%rd58+68], %r1187;
	ld.global.v4.u8 	{%rs148, %rs149, %rs150, %rs151}, [%rd23+44];
	cvt.u32.u16	%r1188, %rs148;
	shl.b32 	%r1189, %r1188, 24;
	ld.global.u8 	%r1190, [%rd23+45];
	shl.b32 	%r1191, %r1190, 16;
	or.b32  	%r1192, %r1191, %r1189;
	mul.wide.u16 	%r1193, %rs150, 256;
	or.b32  	%r1194, %r1192, %r1193;
	ld.global.u8 	%r1195, [%rd23+47];
	or.b32  	%r1196, %r1194, %r1195;
	ld.global.v4.u8 	{%rs153, %rs154, %rs155, %rs156}, [%rd23+48];
	ld.global.v4.u8 	{%rs157, %rs158, %rs159, %rs160}, [%rd23+52];
	st.local.u32 	[%rd58+44], %r1196;
	cvt.u32.u16	%r1197, %rs153;
	shl.b32 	%r1198, %r1197, 24;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1163, 15;
	shr.b32 	%rhs, %r1163, 17;
	add.u32 	%r1199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1163, 13;
	shr.b32 	%rhs, %r1163, 19;
	add.u32 	%r1200, %lhs, %rhs;
	}
	xor.b32  	%r1201, %r1199, %r1200;
	shr.u32 	%r1202, %r1163, 10;
	xor.b32  	%r1203, %r1201, %r1202;
	add.s32 	%r1204, %r1203, %r1196;
	shr.u32 	%r1205, %r1090, 7;
	shl.b32 	%r1206, %r1089, 25;
	or.b32  	%r1207, %r1205, %r1206;
	shr.u32 	%r1208, %r1086, 18;
	shl.b32 	%r1209, %r1090, 14;
	or.b32  	%r1210, %r1208, %r1209;
	xor.b32  	%r1211, %r1207, %r1210;
	shr.u32 	%r1212, %r1090, 3;
	xor.b32  	%r1213, %r1211, %r1212;
	add.s32 	%r1214, %r1204, %r1081;
	add.s32 	%r1215, %r1214, %r1213;
	st.local.u32 	[%rd58+72], %r1215;
	ld.global.u8 	%r1216, [%rd23+49];
	shl.b32 	%r1217, %r1216, 16;
	or.b32  	%r1218, %r1217, %r1198;
	mul.wide.u16 	%r1219, %rs155, 256;
	or.b32  	%r1220, %r1218, %r1219;
	ld.global.u8 	%r1221, [%rd23+51];
	or.b32  	%r1222, %r1220, %r1221;
	st.local.u32 	[%rd58+48], %r1222;
	cvt.u32.u16	%r1223, %rs157;
	shl.b32 	%r1224, %r1223, 24;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1187, 15;
	shr.b32 	%rhs, %r1187, 17;
	add.u32 	%r1225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1187, 13;
	shr.b32 	%rhs, %r1187, 19;
	add.u32 	%r1226, %lhs, %rhs;
	}
	xor.b32  	%r1227, %r1225, %r1226;
	shr.u32 	%r1228, %r1187, 10;
	xor.b32  	%r1229, %r1227, %r1228;
	add.s32 	%r1230, %r1229, %r1222;
	shr.u32 	%r1231, %r1099, 7;
	shl.b32 	%r1232, %r1098, 25;
	or.b32  	%r1233, %r1231, %r1232;
	shr.u32 	%r1234, %r1095, 18;
	shl.b32 	%r1235, %r1099, 14;
	or.b32  	%r1236, %r1234, %r1235;
	xor.b32  	%r1237, %r1233, %r1236;
	shr.u32 	%r1238, %r1099, 3;
	xor.b32  	%r1239, %r1237, %r1238;
	add.s32 	%r1240, %r1230, %r1090;
	add.s32 	%r1241, %r1240, %r1239;
	st.local.u32 	[%rd58+76], %r1241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1241, 15;
	shr.b32 	%rhs, %r1241, 17;
	add.u32 	%r1242, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1241, 13;
	shr.b32 	%rhs, %r1241, 19;
	add.u32 	%r1243, %lhs, %rhs;
	}
	xor.b32  	%r1244, %r1242, %r1243;
	shr.u32 	%r1245, %r1241, 10;
	xor.b32  	%r1246, %r1244, %r1245;
	add.s32 	%r1247, %r1246, %r1062;
	shr.u32 	%r1248, %r1117, 7;
	shl.b32 	%r1249, %r1116, 25;
	or.b32  	%r1250, %r1248, %r1249;
	shr.u32 	%r1251, %r1113, 18;
	shl.b32 	%r1252, %r1117, 14;
	or.b32  	%r1253, %r1251, %r1252;
	xor.b32  	%r1254, %r1250, %r1253;
	shr.u32 	%r1255, %r1117, 3;
	xor.b32  	%r1256, %r1254, %r1255;
	add.s32 	%r1257, %r1247, %r1108;
	add.s32 	%r1258, %r1257, %r1256;
	st.local.u32 	[%rd58+84], %r1258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1258, 15;
	shr.b32 	%rhs, %r1258, 17;
	add.u32 	%r1259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1258, 13;
	shr.b32 	%rhs, %r1258, 19;
	add.u32 	%r1260, %lhs, %rhs;
	}
	xor.b32  	%r1261, %r1259, %r1260;
	shr.u32 	%r1262, %r1258, 10;
	xor.b32  	%r1263, %r1261, %r1262;
	add.s32 	%r1264, %r1263, %r1163;
	shr.u32 	%r1265, %r1135, 7;
	shl.b32 	%r1266, %r1134, 25;
	or.b32  	%r1267, %r1265, %r1266;
	shr.u32 	%r1268, %r1131, 18;
	shl.b32 	%r1269, %r1135, 14;
	or.b32  	%r1270, %r1268, %r1269;
	xor.b32  	%r1271, %r1267, %r1270;
	shr.u32 	%r1272, %r1135, 3;
	xor.b32  	%r1273, %r1271, %r1272;
	add.s32 	%r1274, %r1264, %r1126;
	add.s32 	%r1275, %r1274, %r1273;
	st.local.u32 	[%rd58+92], %r1275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 15;
	shr.b32 	%rhs, %r1275, 17;
	add.u32 	%r1276, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 13;
	shr.b32 	%rhs, %r1275, 19;
	add.u32 	%r1277, %lhs, %rhs;
	}
	xor.b32  	%r1278, %r1276, %r1277;
	shr.u32 	%r1279, %r1275, 10;
	xor.b32  	%r1280, %r1278, %r1279;
	add.s32 	%r1281, %r1280, %r1215;
	shr.u32 	%r1282, %r1170, 7;
	shl.b32 	%r1283, %r1169, 25;
	or.b32  	%r1284, %r1282, %r1283;
	shr.u32 	%r1285, %r1166, 18;
	shl.b32 	%r1286, %r1170, 14;
	or.b32  	%r1287, %r1285, %r1286;
	xor.b32  	%r1288, %r1284, %r1287;
	shr.u32 	%r1289, %r1170, 3;
	xor.b32  	%r1290, %r1288, %r1289;
	add.s32 	%r1291, %r1281, %r1144;
	add.s32 	%r1292, %r1291, %r1290;
	st.local.u32 	[%rd58+100], %r1292;
	ld.global.u8 	%r1293, [%rd23+53];
	shl.b32 	%r1294, %r1293, 16;
	or.b32  	%r1295, %r1294, %r1224;
	mul.wide.u16 	%r1296, %rs159, 256;
	or.b32  	%r1297, %r1295, %r1296;
	ld.global.u8 	%r1298, [%rd23+55];
	or.b32  	%r1299, %r1297, %r1298;
	st.local.u32 	[%rd58+52], %r1299;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 15;
	shr.b32 	%rhs, %r1215, 17;
	add.u32 	%r1300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 13;
	shr.b32 	%rhs, %r1215, 19;
	add.u32 	%r1301, %lhs, %rhs;
	}
	xor.b32  	%r1302, %r1300, %r1301;
	shr.u32 	%r1303, %r1215, 10;
	xor.b32  	%r1304, %r1302, %r1303;
	add.s32 	%r1305, %r1304, %r1299;
	shr.u32 	%r1306, %r1108, 7;
	shl.b32 	%r1307, %r1107, 25;
	or.b32  	%r1308, %r1306, %r1307;
	shr.u32 	%r1309, %r1104, 18;
	shl.b32 	%r1310, %r1108, 14;
	or.b32  	%r1311, %r1309, %r1310;
	xor.b32  	%r1312, %r1308, %r1311;
	shr.u32 	%r1313, %r1108, 3;
	xor.b32  	%r1314, %r1312, %r1313;
	add.s32 	%r1315, %r1305, %r1099;
	add.s32 	%r1316, %r1315, %r1314;
	st.local.u32 	[%rd58+80], %r1316;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1316, 15;
	shr.b32 	%rhs, %r1316, 17;
	add.u32 	%r1317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1316, 13;
	shr.b32 	%rhs, %r1316, 19;
	add.u32 	%r1318, %lhs, %rhs;
	}
	xor.b32  	%r1319, %r1317, %r1318;
	shr.u32 	%r1320, %r1316, 10;
	xor.b32  	%r1321, %r1319, %r1320;
	add.s32 	%r1322, %r1321, %r1065;
	shr.u32 	%r1323, %r1126, 7;
	shl.b32 	%r1324, %r1125, 25;
	or.b32  	%r1325, %r1323, %r1324;
	shr.u32 	%r1326, %r1122, 18;
	shl.b32 	%r1327, %r1126, 14;
	or.b32  	%r1328, %r1326, %r1327;
	xor.b32  	%r1329, %r1325, %r1328;
	shr.u32 	%r1330, %r1126, 3;
	xor.b32  	%r1331, %r1329, %r1330;
	add.s32 	%r1332, %r1322, %r1117;
	add.s32 	%r1333, %r1332, %r1331;
	st.local.u32 	[%rd58+88], %r1333;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1333, 15;
	shr.b32 	%rhs, %r1333, 17;
	add.u32 	%r1334, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1333, 13;
	shr.b32 	%rhs, %r1333, 19;
	add.u32 	%r1335, %lhs, %rhs;
	}
	xor.b32  	%r1336, %r1334, %r1335;
	shr.u32 	%r1337, %r1333, 10;
	xor.b32  	%r1338, %r1336, %r1337;
	add.s32 	%r1339, %r1338, %r1187;
	shr.u32 	%r1340, %r1144, 7;
	shl.b32 	%r1341, %r1143, 25;
	or.b32  	%r1342, %r1340, %r1341;
	shr.u32 	%r1343, %r1140, 18;
	shl.b32 	%r1344, %r1144, 14;
	or.b32  	%r1345, %r1343, %r1344;
	xor.b32  	%r1346, %r1342, %r1345;
	shr.u32 	%r1347, %r1144, 3;
	xor.b32  	%r1348, %r1346, %r1347;
	add.s32 	%r1349, %r1339, %r1135;
	add.s32 	%r1350, %r1349, %r1348;
	st.local.u32 	[%rd58+96], %r1350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1350, 15;
	shr.b32 	%rhs, %r1350, 17;
	add.u32 	%r1351, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1350, 13;
	shr.b32 	%rhs, %r1350, 19;
	add.u32 	%r1352, %lhs, %rhs;
	}
	xor.b32  	%r1353, %r1351, %r1352;
	shr.u32 	%r1354, %r1350, 10;
	xor.b32  	%r1355, %r1353, %r1354;
	add.s32 	%r1356, %r1355, %r1241;
	shr.u32 	%r1357, %r1196, 7;
	shl.b32 	%r1358, %r1195, 25;
	or.b32  	%r1359, %r1357, %r1358;
	shr.u32 	%r1360, %r1192, 18;
	shl.b32 	%r1361, %r1196, 14;
	or.b32  	%r1362, %r1360, %r1361;
	xor.b32  	%r1363, %r1359, %r1362;
	shr.u32 	%r1364, %r1196, 3;
	xor.b32  	%r1365, %r1363, %r1364;
	add.s32 	%r1366, %r1356, %r1170;
	add.s32 	%r1367, %r1366, %r1365;
	st.local.u32 	[%rd58+104], %r1367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1292, 15;
	shr.b32 	%rhs, %r1292, 17;
	add.u32 	%r1368, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1292, 13;
	shr.b32 	%rhs, %r1292, 19;
	add.u32 	%r1369, %lhs, %rhs;
	}
	xor.b32  	%r1370, %r1368, %r1369;
	shr.u32 	%r1371, %r1292, 10;
	xor.b32  	%r1372, %r1370, %r1371;
	add.s32 	%r1373, %r1372, %r1316;
	shr.u32 	%r1374, %r1222, 7;
	shl.b32 	%r1375, %r1221, 25;
	or.b32  	%r1376, %r1374, %r1375;
	shr.u32 	%r1377, %r1218, 18;
	shl.b32 	%r1378, %r1222, 14;
	or.b32  	%r1379, %r1377, %r1378;
	xor.b32  	%r1380, %r1376, %r1379;
	shr.u32 	%r1381, %r1222, 3;
	xor.b32  	%r1382, %r1380, %r1381;
	add.s32 	%r1383, %r1373, %r1196;
	add.s32 	%r1384, %r1383, %r1382;
	st.local.u32 	[%rd58+108], %r1384;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 15;
	shr.b32 	%rhs, %r1367, 17;
	add.u32 	%r1385, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 13;
	shr.b32 	%rhs, %r1367, 19;
	add.u32 	%r1386, %lhs, %rhs;
	}
	xor.b32  	%r1387, %r1385, %r1386;
	shr.u32 	%r1388, %r1367, 10;
	xor.b32  	%r1389, %r1387, %r1388;
	add.s32 	%r1390, %r1389, %r1258;
	shr.u32 	%r1391, %r1299, 7;
	shl.b32 	%r1392, %r1298, 25;
	or.b32  	%r1393, %r1391, %r1392;
	shr.u32 	%r1394, %r1295, 18;
	shl.b32 	%r1395, %r1299, 14;
	or.b32  	%r1396, %r1394, %r1395;
	xor.b32  	%r1397, %r1393, %r1396;
	shr.u32 	%r1398, %r1299, 3;
	xor.b32  	%r1399, %r1397, %r1398;
	add.s32 	%r1400, %r1390, %r1222;
	add.s32 	%r1401, %r1400, %r1399;
	st.local.u32 	[%rd58+112], %r1401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1384, 15;
	shr.b32 	%rhs, %r1384, 17;
	add.u32 	%r1402, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1384, 13;
	shr.b32 	%rhs, %r1384, 19;
	add.u32 	%r1403, %lhs, %rhs;
	}
	xor.b32  	%r1404, %r1402, %r1403;
	shr.u32 	%r1405, %r1384, 10;
	xor.b32  	%r1406, %r1404, %r1405;
	add.s32 	%r1407, %r1406, %r1333;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 25;
	shr.b32 	%rhs, %r1062, 7;
	add.u32 	%r1408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 14;
	shr.b32 	%rhs, %r1062, 18;
	add.u32 	%r1409, %lhs, %rhs;
	}
	xor.b32  	%r1410, %r1408, %r1409;
	shr.u32 	%r1411, %r1062, 3;
	xor.b32  	%r1412, %r1410, %r1411;
	add.s32 	%r1413, %r1407, %r1299;
	add.s32 	%r1414, %r1413, %r1412;
	st.local.u32 	[%rd58+116], %r1414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1401, 15;
	shr.b32 	%rhs, %r1401, 17;
	add.u32 	%r1415, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1401, 13;
	shr.b32 	%rhs, %r1401, 19;
	add.u32 	%r1416, %lhs, %rhs;
	}
	xor.b32  	%r1417, %r1415, %r1416;
	shr.u32 	%r1418, %r1401, 10;
	xor.b32  	%r1419, %r1417, %r1418;
	add.s32 	%r1420, %r1419, %r1275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 25;
	shr.b32 	%rhs, %r1065, 7;
	add.u32 	%r1421, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 14;
	shr.b32 	%rhs, %r1065, 18;
	add.u32 	%r1422, %lhs, %rhs;
	}
	xor.b32  	%r1423, %r1421, %r1422;
	shr.u32 	%r1424, %r1065, 3;
	xor.b32  	%r1425, %r1423, %r1424;
	add.s32 	%r1426, %r1420, %r1062;
	add.s32 	%r1427, %r1426, %r1425;
	st.local.u32 	[%rd58+120], %r1427;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1414, 15;
	shr.b32 	%rhs, %r1414, 17;
	add.u32 	%r1428, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1414, 13;
	shr.b32 	%rhs, %r1414, 19;
	add.u32 	%r1429, %lhs, %rhs;
	}
	xor.b32  	%r1430, %r1428, %r1429;
	shr.u32 	%r1431, %r1414, 10;
	xor.b32  	%r1432, %r1430, %r1431;
	add.s32 	%r1433, %r1432, %r1350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1163, 25;
	shr.b32 	%rhs, %r1163, 7;
	add.u32 	%r1434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1163, 14;
	shr.b32 	%rhs, %r1163, 18;
	add.u32 	%r1435, %lhs, %rhs;
	}
	xor.b32  	%r1436, %r1434, %r1435;
	shr.u32 	%r1437, %r1163, 3;
	xor.b32  	%r1438, %r1436, %r1437;
	add.s32 	%r1439, %r1433, %r1065;
	add.s32 	%r1440, %r1439, %r1438;
	st.local.u32 	[%rd58+124], %r1440;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1427, 15;
	shr.b32 	%rhs, %r1427, 17;
	add.u32 	%r1441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1427, 13;
	shr.b32 	%rhs, %r1427, 19;
	add.u32 	%r1442, %lhs, %rhs;
	}
	xor.b32  	%r1443, %r1441, %r1442;
	shr.u32 	%r1444, %r1427, 10;
	xor.b32  	%r1445, %r1443, %r1444;
	add.s32 	%r1446, %r1445, %r1292;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1187, 25;
	shr.b32 	%rhs, %r1187, 7;
	add.u32 	%r1447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1187, 14;
	shr.b32 	%rhs, %r1187, 18;
	add.u32 	%r1448, %lhs, %rhs;
	}
	xor.b32  	%r1449, %r1447, %r1448;
	shr.u32 	%r1450, %r1187, 3;
	xor.b32  	%r1451, %r1449, %r1450;
	add.s32 	%r1452, %r1446, %r1163;
	add.s32 	%r1453, %r1452, %r1451;
	st.local.u32 	[%rd58+128], %r1453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1440, 15;
	shr.b32 	%rhs, %r1440, 17;
	add.u32 	%r1454, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1440, 13;
	shr.b32 	%rhs, %r1440, 19;
	add.u32 	%r1455, %lhs, %rhs;
	}
	xor.b32  	%r1456, %r1454, %r1455;
	shr.u32 	%r1457, %r1440, 10;
	xor.b32  	%r1458, %r1456, %r1457;
	add.s32 	%r1459, %r1458, %r1367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 25;
	shr.b32 	%rhs, %r1215, 7;
	add.u32 	%r1460, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 14;
	shr.b32 	%rhs, %r1215, 18;
	add.u32 	%r1461, %lhs, %rhs;
	}
	xor.b32  	%r1462, %r1460, %r1461;
	shr.u32 	%r1463, %r1215, 3;
	xor.b32  	%r1464, %r1462, %r1463;
	add.s32 	%r1465, %r1459, %r1187;
	add.s32 	%r1466, %r1465, %r1464;
	st.local.u32 	[%rd58+132], %r1466;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1453, 15;
	shr.b32 	%rhs, %r1453, 17;
	add.u32 	%r1467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1453, 13;
	shr.b32 	%rhs, %r1453, 19;
	add.u32 	%r1468, %lhs, %rhs;
	}
	xor.b32  	%r1469, %r1467, %r1468;
	shr.u32 	%r1470, %r1453, 10;
	xor.b32  	%r1471, %r1469, %r1470;
	add.s32 	%r1472, %r1471, %r1384;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1241, 25;
	shr.b32 	%rhs, %r1241, 7;
	add.u32 	%r1473, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1241, 14;
	shr.b32 	%rhs, %r1241, 18;
	add.u32 	%r1474, %lhs, %rhs;
	}
	xor.b32  	%r1475, %r1473, %r1474;
	shr.u32 	%r1476, %r1241, 3;
	xor.b32  	%r1477, %r1475, %r1476;
	add.s32 	%r1478, %r1472, %r1215;
	add.s32 	%r1479, %r1478, %r1477;
	st.local.u32 	[%rd58+136], %r1479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 15;
	shr.b32 	%rhs, %r1466, 17;
	add.u32 	%r1480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 13;
	shr.b32 	%rhs, %r1466, 19;
	add.u32 	%r1481, %lhs, %rhs;
	}
	xor.b32  	%r1482, %r1480, %r1481;
	shr.u32 	%r1483, %r1466, 10;
	xor.b32  	%r1484, %r1482, %r1483;
	add.s32 	%r1485, %r1484, %r1401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1316, 25;
	shr.b32 	%rhs, %r1316, 7;
	add.u32 	%r1486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1316, 14;
	shr.b32 	%rhs, %r1316, 18;
	add.u32 	%r1487, %lhs, %rhs;
	}
	xor.b32  	%r1488, %r1486, %r1487;
	shr.u32 	%r1489, %r1316, 3;
	xor.b32  	%r1490, %r1488, %r1489;
	add.s32 	%r1491, %r1485, %r1241;
	add.s32 	%r1492, %r1491, %r1490;
	st.local.u32 	[%rd58+140], %r1492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1479, 15;
	shr.b32 	%rhs, %r1479, 17;
	add.u32 	%r1493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1479, 13;
	shr.b32 	%rhs, %r1479, 19;
	add.u32 	%r1494, %lhs, %rhs;
	}
	xor.b32  	%r1495, %r1493, %r1494;
	shr.u32 	%r1496, %r1479, 10;
	xor.b32  	%r1497, %r1495, %r1496;
	add.s32 	%r1498, %r1497, %r1414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1258, 25;
	shr.b32 	%rhs, %r1258, 7;
	add.u32 	%r1499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1258, 14;
	shr.b32 	%rhs, %r1258, 18;
	add.u32 	%r1500, %lhs, %rhs;
	}
	xor.b32  	%r1501, %r1499, %r1500;
	shr.u32 	%r1502, %r1258, 3;
	xor.b32  	%r1503, %r1501, %r1502;
	add.s32 	%r1504, %r1498, %r1316;
	add.s32 	%r1505, %r1504, %r1503;
	st.local.u32 	[%rd58+144], %r1505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1492, 15;
	shr.b32 	%rhs, %r1492, 17;
	add.u32 	%r1506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1492, 13;
	shr.b32 	%rhs, %r1492, 19;
	add.u32 	%r1507, %lhs, %rhs;
	}
	xor.b32  	%r1508, %r1506, %r1507;
	shr.u32 	%r1509, %r1492, 10;
	xor.b32  	%r1510, %r1508, %r1509;
	add.s32 	%r1511, %r1510, %r1427;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1333, 25;
	shr.b32 	%rhs, %r1333, 7;
	add.u32 	%r1512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1333, 14;
	shr.b32 	%rhs, %r1333, 18;
	add.u32 	%r1513, %lhs, %rhs;
	}
	xor.b32  	%r1514, %r1512, %r1513;
	shr.u32 	%r1515, %r1333, 3;
	xor.b32  	%r1516, %r1514, %r1515;
	add.s32 	%r1517, %r1511, %r1258;
	add.s32 	%r1518, %r1517, %r1516;
	st.local.u32 	[%rd58+148], %r1518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1505, 15;
	shr.b32 	%rhs, %r1505, 17;
	add.u32 	%r1519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1505, 13;
	shr.b32 	%rhs, %r1505, 19;
	add.u32 	%r1520, %lhs, %rhs;
	}
	xor.b32  	%r1521, %r1519, %r1520;
	shr.u32 	%r1522, %r1505, 10;
	xor.b32  	%r1523, %r1521, %r1522;
	add.s32 	%r1524, %r1523, %r1440;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 25;
	shr.b32 	%rhs, %r1275, 7;
	add.u32 	%r1525, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 14;
	shr.b32 	%rhs, %r1275, 18;
	add.u32 	%r1526, %lhs, %rhs;
	}
	xor.b32  	%r1527, %r1525, %r1526;
	shr.u32 	%r1528, %r1275, 3;
	xor.b32  	%r1529, %r1527, %r1528;
	add.s32 	%r1530, %r1524, %r1333;
	add.s32 	%r1531, %r1530, %r1529;
	st.local.u32 	[%rd58+152], %r1531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1518, 15;
	shr.b32 	%rhs, %r1518, 17;
	add.u32 	%r1532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1518, 13;
	shr.b32 	%rhs, %r1518, 19;
	add.u32 	%r1533, %lhs, %rhs;
	}
	xor.b32  	%r1534, %r1532, %r1533;
	shr.u32 	%r1535, %r1518, 10;
	xor.b32  	%r1536, %r1534, %r1535;
	add.s32 	%r1537, %r1536, %r1453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1350, 25;
	shr.b32 	%rhs, %r1350, 7;
	add.u32 	%r1538, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1350, 14;
	shr.b32 	%rhs, %r1350, 18;
	add.u32 	%r1539, %lhs, %rhs;
	}
	xor.b32  	%r1540, %r1538, %r1539;
	shr.u32 	%r1541, %r1350, 3;
	xor.b32  	%r1542, %r1540, %r1541;
	add.s32 	%r1543, %r1537, %r1275;
	add.s32 	%r1544, %r1543, %r1542;
	st.local.u32 	[%rd58+156], %r1544;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1531, 15;
	shr.b32 	%rhs, %r1531, 17;
	add.u32 	%r1545, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1531, 13;
	shr.b32 	%rhs, %r1531, 19;
	add.u32 	%r1546, %lhs, %rhs;
	}
	xor.b32  	%r1547, %r1545, %r1546;
	shr.u32 	%r1548, %r1531, 10;
	xor.b32  	%r1549, %r1547, %r1548;
	add.s32 	%r1550, %r1549, %r1466;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1292, 25;
	shr.b32 	%rhs, %r1292, 7;
	add.u32 	%r1551, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1292, 14;
	shr.b32 	%rhs, %r1292, 18;
	add.u32 	%r1552, %lhs, %rhs;
	}
	xor.b32  	%r1553, %r1551, %r1552;
	shr.u32 	%r1554, %r1292, 3;
	xor.b32  	%r1555, %r1553, %r1554;
	add.s32 	%r1556, %r1550, %r1350;
	add.s32 	%r1557, %r1556, %r1555;
	st.local.u32 	[%rd58+160], %r1557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1544, 15;
	shr.b32 	%rhs, %r1544, 17;
	add.u32 	%r1558, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1544, 13;
	shr.b32 	%rhs, %r1544, 19;
	add.u32 	%r1559, %lhs, %rhs;
	}
	xor.b32  	%r1560, %r1558, %r1559;
	shr.u32 	%r1561, %r1544, 10;
	xor.b32  	%r1562, %r1560, %r1561;
	add.s32 	%r1563, %r1562, %r1479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 25;
	shr.b32 	%rhs, %r1367, 7;
	add.u32 	%r1564, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 14;
	shr.b32 	%rhs, %r1367, 18;
	add.u32 	%r1565, %lhs, %rhs;
	}
	xor.b32  	%r1566, %r1564, %r1565;
	shr.u32 	%r1567, %r1367, 3;
	xor.b32  	%r1568, %r1566, %r1567;
	add.s32 	%r1569, %r1563, %r1292;
	add.s32 	%r1570, %r1569, %r1568;
	st.local.u32 	[%rd58+164], %r1570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1557, 15;
	shr.b32 	%rhs, %r1557, 17;
	add.u32 	%r1571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1557, 13;
	shr.b32 	%rhs, %r1557, 19;
	add.u32 	%r1572, %lhs, %rhs;
	}
	xor.b32  	%r1573, %r1571, %r1572;
	shr.u32 	%r1574, %r1557, 10;
	xor.b32  	%r1575, %r1573, %r1574;
	add.s32 	%r1576, %r1575, %r1492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1384, 25;
	shr.b32 	%rhs, %r1384, 7;
	add.u32 	%r1577, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1384, 14;
	shr.b32 	%rhs, %r1384, 18;
	add.u32 	%r1578, %lhs, %rhs;
	}
	xor.b32  	%r1579, %r1577, %r1578;
	shr.u32 	%r1580, %r1384, 3;
	xor.b32  	%r1581, %r1579, %r1580;
	add.s32 	%r1582, %r1576, %r1367;
	add.s32 	%r1583, %r1582, %r1581;
	st.local.u32 	[%rd58+168], %r1583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1570, 15;
	shr.b32 	%rhs, %r1570, 17;
	add.u32 	%r1584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1570, 13;
	shr.b32 	%rhs, %r1570, 19;
	add.u32 	%r1585, %lhs, %rhs;
	}
	xor.b32  	%r1586, %r1584, %r1585;
	shr.u32 	%r1587, %r1570, 10;
	xor.b32  	%r1588, %r1586, %r1587;
	add.s32 	%r1589, %r1588, %r1505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1401, 25;
	shr.b32 	%rhs, %r1401, 7;
	add.u32 	%r1590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1401, 14;
	shr.b32 	%rhs, %r1401, 18;
	add.u32 	%r1591, %lhs, %rhs;
	}
	xor.b32  	%r1592, %r1590, %r1591;
	shr.u32 	%r1593, %r1401, 3;
	xor.b32  	%r1594, %r1592, %r1593;
	add.s32 	%r1595, %r1589, %r1384;
	add.s32 	%r1596, %r1595, %r1594;
	st.local.u32 	[%rd58+172], %r1596;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1583, 15;
	shr.b32 	%rhs, %r1583, 17;
	add.u32 	%r1597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1583, 13;
	shr.b32 	%rhs, %r1583, 19;
	add.u32 	%r1598, %lhs, %rhs;
	}
	xor.b32  	%r1599, %r1597, %r1598;
	shr.u32 	%r1600, %r1583, 10;
	xor.b32  	%r1601, %r1599, %r1600;
	add.s32 	%r1602, %r1601, %r1518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1414, 25;
	shr.b32 	%rhs, %r1414, 7;
	add.u32 	%r1603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1414, 14;
	shr.b32 	%rhs, %r1414, 18;
	add.u32 	%r1604, %lhs, %rhs;
	}
	xor.b32  	%r1605, %r1603, %r1604;
	shr.u32 	%r1606, %r1414, 3;
	xor.b32  	%r1607, %r1605, %r1606;
	add.s32 	%r1608, %r1602, %r1401;
	add.s32 	%r1609, %r1608, %r1607;
	st.local.u32 	[%rd58+176], %r1609;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1596, 15;
	shr.b32 	%rhs, %r1596, 17;
	add.u32 	%r1610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1596, 13;
	shr.b32 	%rhs, %r1596, 19;
	add.u32 	%r1611, %lhs, %rhs;
	}
	xor.b32  	%r1612, %r1610, %r1611;
	shr.u32 	%r1613, %r1596, 10;
	xor.b32  	%r1614, %r1612, %r1613;
	add.s32 	%r1615, %r1614, %r1531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1427, 25;
	shr.b32 	%rhs, %r1427, 7;
	add.u32 	%r1616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1427, 14;
	shr.b32 	%rhs, %r1427, 18;
	add.u32 	%r1617, %lhs, %rhs;
	}
	xor.b32  	%r1618, %r1616, %r1617;
	shr.u32 	%r1619, %r1427, 3;
	xor.b32  	%r1620, %r1618, %r1619;
	add.s32 	%r1621, %r1615, %r1414;
	add.s32 	%r1622, %r1621, %r1620;
	st.local.u32 	[%rd58+180], %r1622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1609, 15;
	shr.b32 	%rhs, %r1609, 17;
	add.u32 	%r1623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1609, 13;
	shr.b32 	%rhs, %r1609, 19;
	add.u32 	%r1624, %lhs, %rhs;
	}
	xor.b32  	%r1625, %r1623, %r1624;
	shr.u32 	%r1626, %r1609, 10;
	xor.b32  	%r1627, %r1625, %r1626;
	add.s32 	%r1628, %r1627, %r1544;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1440, 25;
	shr.b32 	%rhs, %r1440, 7;
	add.u32 	%r1629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1440, 14;
	shr.b32 	%rhs, %r1440, 18;
	add.u32 	%r1630, %lhs, %rhs;
	}
	xor.b32  	%r1631, %r1629, %r1630;
	shr.u32 	%r1632, %r1440, 3;
	xor.b32  	%r1633, %r1631, %r1632;
	add.s32 	%r1634, %r1628, %r1427;
	add.s32 	%r1635, %r1634, %r1633;
	st.local.u32 	[%rd58+184], %r1635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1622, 15;
	shr.b32 	%rhs, %r1622, 17;
	add.u32 	%r1636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1622, 13;
	shr.b32 	%rhs, %r1622, 19;
	add.u32 	%r1637, %lhs, %rhs;
	}
	xor.b32  	%r1638, %r1636, %r1637;
	shr.u32 	%r1639, %r1622, 10;
	xor.b32  	%r1640, %r1638, %r1639;
	add.s32 	%r1641, %r1640, %r1557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1453, 25;
	shr.b32 	%rhs, %r1453, 7;
	add.u32 	%r1642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1453, 14;
	shr.b32 	%rhs, %r1453, 18;
	add.u32 	%r1643, %lhs, %rhs;
	}
	xor.b32  	%r1644, %r1642, %r1643;
	shr.u32 	%r1645, %r1453, 3;
	xor.b32  	%r1646, %r1644, %r1645;
	add.s32 	%r1647, %r1641, %r1440;
	add.s32 	%r1648, %r1647, %r1646;
	st.local.u32 	[%rd58+188], %r1648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1635, 15;
	shr.b32 	%rhs, %r1635, 17;
	add.u32 	%r1649, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1635, 13;
	shr.b32 	%rhs, %r1635, 19;
	add.u32 	%r1650, %lhs, %rhs;
	}
	xor.b32  	%r1651, %r1649, %r1650;
	shr.u32 	%r1652, %r1635, 10;
	xor.b32  	%r1653, %r1651, %r1652;
	add.s32 	%r1654, %r1653, %r1570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 25;
	shr.b32 	%rhs, %r1466, 7;
	add.u32 	%r1655, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 14;
	shr.b32 	%rhs, %r1466, 18;
	add.u32 	%r1656, %lhs, %rhs;
	}
	xor.b32  	%r1657, %r1655, %r1656;
	shr.u32 	%r1658, %r1466, 3;
	xor.b32  	%r1659, %r1657, %r1658;
	add.s32 	%r1660, %r1654, %r1453;
	add.s32 	%r1661, %r1660, %r1659;
	st.local.u32 	[%rd58+192], %r1661;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1648, 15;
	shr.b32 	%rhs, %r1648, 17;
	add.u32 	%r1662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1648, 13;
	shr.b32 	%rhs, %r1648, 19;
	add.u32 	%r1663, %lhs, %rhs;
	}
	xor.b32  	%r1664, %r1662, %r1663;
	shr.u32 	%r1665, %r1648, 10;
	xor.b32  	%r1666, %r1664, %r1665;
	add.s32 	%r1667, %r1666, %r1583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1479, 25;
	shr.b32 	%rhs, %r1479, 7;
	add.u32 	%r1668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1479, 14;
	shr.b32 	%rhs, %r1479, 18;
	add.u32 	%r1669, %lhs, %rhs;
	}
	xor.b32  	%r1670, %r1668, %r1669;
	shr.u32 	%r1671, %r1479, 3;
	xor.b32  	%r1672, %r1670, %r1671;
	add.s32 	%r1673, %r1667, %r1466;
	add.s32 	%r1674, %r1673, %r1672;
	st.local.u32 	[%rd58+196], %r1674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1661, 15;
	shr.b32 	%rhs, %r1661, 17;
	add.u32 	%r1675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1661, 13;
	shr.b32 	%rhs, %r1661, 19;
	add.u32 	%r1676, %lhs, %rhs;
	}
	xor.b32  	%r1677, %r1675, %r1676;
	shr.u32 	%r1678, %r1661, 10;
	xor.b32  	%r1679, %r1677, %r1678;
	add.s32 	%r1680, %r1679, %r1596;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1492, 25;
	shr.b32 	%rhs, %r1492, 7;
	add.u32 	%r1681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1492, 14;
	shr.b32 	%rhs, %r1492, 18;
	add.u32 	%r1682, %lhs, %rhs;
	}
	xor.b32  	%r1683, %r1681, %r1682;
	shr.u32 	%r1684, %r1492, 3;
	xor.b32  	%r1685, %r1683, %r1684;
	add.s32 	%r1686, %r1680, %r1479;
	add.s32 	%r1687, %r1686, %r1685;
	st.local.u32 	[%rd58+200], %r1687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 15;
	shr.b32 	%rhs, %r1674, 17;
	add.u32 	%r1688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 13;
	shr.b32 	%rhs, %r1674, 19;
	add.u32 	%r1689, %lhs, %rhs;
	}
	xor.b32  	%r1690, %r1688, %r1689;
	shr.u32 	%r1691, %r1674, 10;
	xor.b32  	%r1692, %r1690, %r1691;
	add.s32 	%r1693, %r1692, %r1609;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1505, 25;
	shr.b32 	%rhs, %r1505, 7;
	add.u32 	%r1694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1505, 14;
	shr.b32 	%rhs, %r1505, 18;
	add.u32 	%r1695, %lhs, %rhs;
	}
	xor.b32  	%r1696, %r1694, %r1695;
	shr.u32 	%r1697, %r1505, 3;
	xor.b32  	%r1698, %r1696, %r1697;
	add.s32 	%r1699, %r1693, %r1492;
	add.s32 	%r1700, %r1699, %r1698;
	st.local.u32 	[%rd58+204], %r1700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1687, 15;
	shr.b32 	%rhs, %r1687, 17;
	add.u32 	%r1701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1687, 13;
	shr.b32 	%rhs, %r1687, 19;
	add.u32 	%r1702, %lhs, %rhs;
	}
	xor.b32  	%r1703, %r1701, %r1702;
	shr.u32 	%r1704, %r1687, 10;
	xor.b32  	%r1705, %r1703, %r1704;
	add.s32 	%r1706, %r1705, %r1622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1518, 25;
	shr.b32 	%rhs, %r1518, 7;
	add.u32 	%r1707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1518, 14;
	shr.b32 	%rhs, %r1518, 18;
	add.u32 	%r1708, %lhs, %rhs;
	}
	xor.b32  	%r1709, %r1707, %r1708;
	shr.u32 	%r1710, %r1518, 3;
	xor.b32  	%r1711, %r1709, %r1710;
	add.s32 	%r1712, %r1706, %r1505;
	add.s32 	%r1713, %r1712, %r1711;
	st.local.u32 	[%rd58+208], %r1713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1700, 15;
	shr.b32 	%rhs, %r1700, 17;
	add.u32 	%r1714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1700, 13;
	shr.b32 	%rhs, %r1700, 19;
	add.u32 	%r1715, %lhs, %rhs;
	}
	xor.b32  	%r1716, %r1714, %r1715;
	shr.u32 	%r1717, %r1700, 10;
	xor.b32  	%r1718, %r1716, %r1717;
	add.s32 	%r1719, %r1718, %r1635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1531, 25;
	shr.b32 	%rhs, %r1531, 7;
	add.u32 	%r1720, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1531, 14;
	shr.b32 	%rhs, %r1531, 18;
	add.u32 	%r1721, %lhs, %rhs;
	}
	xor.b32  	%r1722, %r1720, %r1721;
	shr.u32 	%r1723, %r1531, 3;
	xor.b32  	%r1724, %r1722, %r1723;
	add.s32 	%r1725, %r1719, %r1518;
	add.s32 	%r1726, %r1725, %r1724;
	st.local.u32 	[%rd58+212], %r1726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1713, 15;
	shr.b32 	%rhs, %r1713, 17;
	add.u32 	%r1727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1713, 13;
	shr.b32 	%rhs, %r1713, 19;
	add.u32 	%r1728, %lhs, %rhs;
	}
	xor.b32  	%r1729, %r1727, %r1728;
	shr.u32 	%r1730, %r1713, 10;
	xor.b32  	%r1731, %r1729, %r1730;
	add.s32 	%r1732, %r1731, %r1648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1544, 25;
	shr.b32 	%rhs, %r1544, 7;
	add.u32 	%r1733, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1544, 14;
	shr.b32 	%rhs, %r1544, 18;
	add.u32 	%r1734, %lhs, %rhs;
	}
	xor.b32  	%r1735, %r1733, %r1734;
	shr.u32 	%r1736, %r1544, 3;
	xor.b32  	%r1737, %r1735, %r1736;
	add.s32 	%r1738, %r1732, %r1531;
	add.s32 	%r1739, %r1738, %r1737;
	st.local.u32 	[%rd58+216], %r1739;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1726, 15;
	shr.b32 	%rhs, %r1726, 17;
	add.u32 	%r1740, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1726, 13;
	shr.b32 	%rhs, %r1726, 19;
	add.u32 	%r1741, %lhs, %rhs;
	}
	xor.b32  	%r1742, %r1740, %r1741;
	shr.u32 	%r1743, %r1726, 10;
	xor.b32  	%r1744, %r1742, %r1743;
	add.s32 	%r1745, %r1744, %r1661;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1557, 25;
	shr.b32 	%rhs, %r1557, 7;
	add.u32 	%r1746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1557, 14;
	shr.b32 	%rhs, %r1557, 18;
	add.u32 	%r1747, %lhs, %rhs;
	}
	xor.b32  	%r1748, %r1746, %r1747;
	shr.u32 	%r1749, %r1557, 3;
	xor.b32  	%r1750, %r1748, %r1749;
	add.s32 	%r1751, %r1745, %r1544;
	add.s32 	%r1752, %r1751, %r1750;
	st.local.u32 	[%rd58+220], %r1752;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1739, 15;
	shr.b32 	%rhs, %r1739, 17;
	add.u32 	%r1753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1739, 13;
	shr.b32 	%rhs, %r1739, 19;
	add.u32 	%r1754, %lhs, %rhs;
	}
	xor.b32  	%r1755, %r1753, %r1754;
	shr.u32 	%r1756, %r1739, 10;
	xor.b32  	%r1757, %r1755, %r1756;
	add.s32 	%r1758, %r1757, %r1674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1570, 25;
	shr.b32 	%rhs, %r1570, 7;
	add.u32 	%r1759, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1570, 14;
	shr.b32 	%rhs, %r1570, 18;
	add.u32 	%r1760, %lhs, %rhs;
	}
	xor.b32  	%r1761, %r1759, %r1760;
	shr.u32 	%r1762, %r1570, 3;
	xor.b32  	%r1763, %r1761, %r1762;
	add.s32 	%r1764, %r1758, %r1557;
	add.s32 	%r1765, %r1764, %r1763;
	st.local.u32 	[%rd58+224], %r1765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1752, 15;
	shr.b32 	%rhs, %r1752, 17;
	add.u32 	%r1766, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1752, 13;
	shr.b32 	%rhs, %r1752, 19;
	add.u32 	%r1767, %lhs, %rhs;
	}
	xor.b32  	%r1768, %r1766, %r1767;
	shr.u32 	%r1769, %r1752, 10;
	xor.b32  	%r1770, %r1768, %r1769;
	add.s32 	%r1771, %r1770, %r1687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1583, 25;
	shr.b32 	%rhs, %r1583, 7;
	add.u32 	%r1772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1583, 14;
	shr.b32 	%rhs, %r1583, 18;
	add.u32 	%r1773, %lhs, %rhs;
	}
	xor.b32  	%r1774, %r1772, %r1773;
	shr.u32 	%r1775, %r1583, 3;
	xor.b32  	%r1776, %r1774, %r1775;
	add.s32 	%r1777, %r1771, %r1570;
	add.s32 	%r1778, %r1777, %r1776;
	st.local.u32 	[%rd58+228], %r1778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1765, 15;
	shr.b32 	%rhs, %r1765, 17;
	add.u32 	%r1779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1765, 13;
	shr.b32 	%rhs, %r1765, 19;
	add.u32 	%r1780, %lhs, %rhs;
	}
	xor.b32  	%r1781, %r1779, %r1780;
	shr.u32 	%r1782, %r1765, 10;
	xor.b32  	%r1783, %r1781, %r1782;
	add.s32 	%r1784, %r1783, %r1700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1596, 25;
	shr.b32 	%rhs, %r1596, 7;
	add.u32 	%r1785, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1596, 14;
	shr.b32 	%rhs, %r1596, 18;
	add.u32 	%r1786, %lhs, %rhs;
	}
	xor.b32  	%r1787, %r1785, %r1786;
	shr.u32 	%r1788, %r1596, 3;
	xor.b32  	%r1789, %r1787, %r1788;
	add.s32 	%r1790, %r1784, %r1583;
	add.s32 	%r1791, %r1790, %r1789;
	st.local.u32 	[%rd58+232], %r1791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1778, 15;
	shr.b32 	%rhs, %r1778, 17;
	add.u32 	%r1792, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1778, 13;
	shr.b32 	%rhs, %r1778, 19;
	add.u32 	%r1793, %lhs, %rhs;
	}
	xor.b32  	%r1794, %r1792, %r1793;
	shr.u32 	%r1795, %r1778, 10;
	xor.b32  	%r1796, %r1794, %r1795;
	add.s32 	%r1797, %r1796, %r1713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1609, 25;
	shr.b32 	%rhs, %r1609, 7;
	add.u32 	%r1798, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1609, 14;
	shr.b32 	%rhs, %r1609, 18;
	add.u32 	%r1799, %lhs, %rhs;
	}
	xor.b32  	%r1800, %r1798, %r1799;
	shr.u32 	%r1801, %r1609, 3;
	xor.b32  	%r1802, %r1800, %r1801;
	add.s32 	%r1803, %r1797, %r1596;
	add.s32 	%r1804, %r1803, %r1802;
	st.local.u32 	[%rd58+236], %r1804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1791, 15;
	shr.b32 	%rhs, %r1791, 17;
	add.u32 	%r1805, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1791, 13;
	shr.b32 	%rhs, %r1791, 19;
	add.u32 	%r1806, %lhs, %rhs;
	}
	xor.b32  	%r1807, %r1805, %r1806;
	shr.u32 	%r1808, %r1791, 10;
	xor.b32  	%r1809, %r1807, %r1808;
	add.s32 	%r1810, %r1809, %r1726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1622, 25;
	shr.b32 	%rhs, %r1622, 7;
	add.u32 	%r1811, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1622, 14;
	shr.b32 	%rhs, %r1622, 18;
	add.u32 	%r1812, %lhs, %rhs;
	}
	xor.b32  	%r1813, %r1811, %r1812;
	shr.u32 	%r1814, %r1622, 3;
	xor.b32  	%r1815, %r1813, %r1814;
	add.s32 	%r1816, %r1810, %r1609;
	add.s32 	%r1817, %r1816, %r1815;
	st.local.u32 	[%rd58+240], %r1817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1804, 15;
	shr.b32 	%rhs, %r1804, 17;
	add.u32 	%r1818, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1804, 13;
	shr.b32 	%rhs, %r1804, 19;
	add.u32 	%r1819, %lhs, %rhs;
	}
	xor.b32  	%r1820, %r1818, %r1819;
	shr.u32 	%r1821, %r1804, 10;
	xor.b32  	%r1822, %r1820, %r1821;
	add.s32 	%r1823, %r1822, %r1739;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1635, 25;
	shr.b32 	%rhs, %r1635, 7;
	add.u32 	%r1824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1635, 14;
	shr.b32 	%rhs, %r1635, 18;
	add.u32 	%r1825, %lhs, %rhs;
	}
	xor.b32  	%r1826, %r1824, %r1825;
	shr.u32 	%r1827, %r1635, 3;
	xor.b32  	%r1828, %r1826, %r1827;
	add.s32 	%r1829, %r1823, %r1622;
	add.s32 	%r1830, %r1829, %r1828;
	st.local.u32 	[%rd58+244], %r1830;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1817, 15;
	shr.b32 	%rhs, %r1817, 17;
	add.u32 	%r1831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1817, 13;
	shr.b32 	%rhs, %r1817, 19;
	add.u32 	%r1832, %lhs, %rhs;
	}
	xor.b32  	%r1833, %r1831, %r1832;
	shr.u32 	%r1834, %r1817, 10;
	xor.b32  	%r1835, %r1833, %r1834;
	add.s32 	%r1836, %r1835, %r1752;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1648, 25;
	shr.b32 	%rhs, %r1648, 7;
	add.u32 	%r1837, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1648, 14;
	shr.b32 	%rhs, %r1648, 18;
	add.u32 	%r1838, %lhs, %rhs;
	}
	xor.b32  	%r1839, %r1837, %r1838;
	shr.u32 	%r1840, %r1648, 3;
	xor.b32  	%r1841, %r1839, %r1840;
	add.s32 	%r1842, %r1836, %r1635;
	add.s32 	%r1843, %r1842, %r1841;
	st.local.u32 	[%rd58+248], %r1843;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1830, 15;
	shr.b32 	%rhs, %r1830, 17;
	add.u32 	%r1844, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1830, 13;
	shr.b32 	%rhs, %r1830, 19;
	add.u32 	%r1845, %lhs, %rhs;
	}
	xor.b32  	%r1846, %r1844, %r1845;
	shr.u32 	%r1847, %r1830, 10;
	xor.b32  	%r1848, %r1846, %r1847;
	add.s32 	%r1849, %r1848, %r1765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1661, 25;
	shr.b32 	%rhs, %r1661, 7;
	add.u32 	%r1850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1661, 14;
	shr.b32 	%rhs, %r1661, 18;
	add.u32 	%r1851, %lhs, %rhs;
	}
	xor.b32  	%r1852, %r1850, %r1851;
	shr.u32 	%r1853, %r1661, 3;
	xor.b32  	%r1854, %r1852, %r1853;
	add.s32 	%r1855, %r1849, %r1648;
	add.s32 	%r1856, %r1855, %r1854;
	st.local.u32 	[%rd58+252], %r1856;
	ld.global.u32 	%r45, [%rd23+104];
	ld.global.u32 	%r46, [%rd23+100];
	ld.global.u32 	%r47, [%rd23+96];
	ld.global.u32 	%r48, [%rd23+92];
	ld.global.u32 	%r49, [%rd23+88];
	ld.global.u32 	%r50, [%rd23+84];
	ld.global.u32 	%r51, [%rd23+80];
	ld.global.u32 	%r52, [%rd23+76];
	mov.u32 	%r2020, -64;
	mov.u64 	%rd57, k;
	mov.u32 	%r2022, %r52;
	mov.u32 	%r2023, %r51;
	mov.u32 	%r2024, %r50;
	mov.u32 	%r2025, %r49;
	mov.u32 	%r2026, %r48;
	mov.u32 	%r2027, %r47;
	mov.u32 	%r2028, %r46;
	mov.u32 	%r2029, %r45;
	bra.uni 	BB4_14;

BB4_15:
	add.s64 	%rd58, %rd16, 16;
	ld.local.u32 	%r2021, [%rd16+16];
	add.s64 	%rd57, %rd57, 16;
	mov.u32 	%r2022, %r70;
	mov.u32 	%r2023, %r68;
	mov.u32 	%r2024, %r66;
	mov.u32 	%r2025, %r64;
	mov.u32 	%r2026, %r69;
	mov.u32 	%r2027, %r67;
	mov.u32 	%r2028, %r65;
	mov.u32 	%r2029, %r63;

BB4_14:
	mov.u32 	%r62, %r2029;
	mov.u32 	%r61, %r2028;
	mov.u32 	%r60, %r2027;
	mov.u32 	%r59, %r2026;
	mov.u32 	%r58, %r2025;
	mov.u32 	%r57, %r2024;
	mov.u32 	%r56, %r2023;
	mov.u32 	%r55, %r2022;
	mov.u32 	%r54, %r2021;
	mov.u64 	%rd16, %rd58;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r59, 26;
	shr.b32 	%rhs, %r59, 6;
	add.u32 	%r1857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r59, 21;
	shr.b32 	%rhs, %r59, 11;
	add.u32 	%r1858, %lhs, %rhs;
	}
	xor.b32  	%r1859, %r1857, %r1858;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r59, 7;
	shr.b32 	%rhs, %r59, 25;
	add.u32 	%r1860, %lhs, %rhs;
	}
	xor.b32  	%r1861, %r1859, %r1860;
	not.b32 	%r1862, %r59;
	and.b32  	%r1863, %r61, %r1862;
	and.b32  	%r1864, %r59, %r60;
	xor.b32  	%r1865, %r1864, %r1863;
	add.s32 	%r1866, %r1865, %r62;
	add.s32 	%r1867, %r1866, %r1861;
	ld.global.u32 	%r1868, [%rd57];
	add.s32 	%r1869, %r1867, %r1868;
	add.s32 	%r1870, %r1869, %r54;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r55, 30;
	shr.b32 	%rhs, %r55, 2;
	add.u32 	%r1871, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r55, 19;
	shr.b32 	%rhs, %r55, 13;
	add.u32 	%r1872, %lhs, %rhs;
	}
	xor.b32  	%r1873, %r1871, %r1872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r55, 10;
	shr.b32 	%rhs, %r55, 22;
	add.u32 	%r1874, %lhs, %rhs;
	}
	xor.b32  	%r1875, %r1873, %r1874;
	xor.b32  	%r1876, %r56, %r57;
	and.b32  	%r1877, %r55, %r1876;
	and.b32  	%r1878, %r56, %r57;
	xor.b32  	%r1879, %r1877, %r1878;
	add.s32 	%r1880, %r1875, %r1879;
	add.s32 	%r63, %r1870, %r58;
	add.s32 	%r64, %r1880, %r1870;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r63, 26;
	shr.b32 	%rhs, %r63, 6;
	add.u32 	%r1881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r63, 21;
	shr.b32 	%rhs, %r63, 11;
	add.u32 	%r1882, %lhs, %rhs;
	}
	xor.b32  	%r1883, %r1881, %r1882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r63, 7;
	shr.b32 	%rhs, %r63, 25;
	add.u32 	%r1884, %lhs, %rhs;
	}
	xor.b32  	%r1885, %r1883, %r1884;
	and.b32  	%r1886, %r63, %r59;
	not.b32 	%r1887, %r63;
	and.b32  	%r1888, %r60, %r1887;
	xor.b32  	%r1889, %r1886, %r1888;
	add.s32 	%r1890, %r1889, %r61;
	add.s32 	%r1891, %r1890, %r1885;
	ld.global.u32 	%r1892, [%rd57+4];
	add.s32 	%r1893, %r1891, %r1892;
	ld.local.u32 	%r1894, [%rd16+4];
	add.s32 	%r1895, %r1893, %r1894;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r64, 30;
	shr.b32 	%rhs, %r64, 2;
	add.u32 	%r1896, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r64, 19;
	shr.b32 	%rhs, %r64, 13;
	add.u32 	%r1897, %lhs, %rhs;
	}
	xor.b32  	%r1898, %r1896, %r1897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r64, 10;
	shr.b32 	%rhs, %r64, 22;
	add.u32 	%r1899, %lhs, %rhs;
	}
	xor.b32  	%r1900, %r1898, %r1899;
	xor.b32  	%r1901, %r55, %r56;
	and.b32  	%r1902, %r64, %r1901;
	and.b32  	%r1903, %r55, %r56;
	xor.b32  	%r1904, %r1902, %r1903;
	add.s32 	%r1905, %r1900, %r1904;
	add.s32 	%r65, %r1895, %r57;
	add.s32 	%r66, %r1905, %r1895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 26;
	shr.b32 	%rhs, %r65, 6;
	add.u32 	%r1906, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 21;
	shr.b32 	%rhs, %r65, 11;
	add.u32 	%r1907, %lhs, %rhs;
	}
	xor.b32  	%r1908, %r1906, %r1907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 7;
	shr.b32 	%rhs, %r65, 25;
	add.u32 	%r1909, %lhs, %rhs;
	}
	xor.b32  	%r1910, %r1908, %r1909;
	and.b32  	%r1911, %r65, %r63;
	not.b32 	%r1912, %r65;
	and.b32  	%r1913, %r59, %r1912;
	xor.b32  	%r1914, %r1911, %r1913;
	add.s32 	%r1915, %r1914, %r60;
	add.s32 	%r1916, %r1915, %r1910;
	ld.global.u32 	%r1917, [%rd57+8];
	add.s32 	%r1918, %r1916, %r1917;
	ld.local.u32 	%r1919, [%rd16+8];
	add.s32 	%r1920, %r1918, %r1919;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r66, 30;
	shr.b32 	%rhs, %r66, 2;
	add.u32 	%r1921, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r66, 19;
	shr.b32 	%rhs, %r66, 13;
	add.u32 	%r1922, %lhs, %rhs;
	}
	xor.b32  	%r1923, %r1921, %r1922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r66, 10;
	shr.b32 	%rhs, %r66, 22;
	add.u32 	%r1924, %lhs, %rhs;
	}
	xor.b32  	%r1925, %r1923, %r1924;
	xor.b32  	%r1926, %r64, %r55;
	and.b32  	%r1927, %r66, %r1926;
	and.b32  	%r1928, %r64, %r55;
	xor.b32  	%r1929, %r1927, %r1928;
	add.s32 	%r1930, %r1925, %r1929;
	add.s32 	%r67, %r1920, %r56;
	add.s32 	%r68, %r1930, %r1920;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r67, 26;
	shr.b32 	%rhs, %r67, 6;
	add.u32 	%r1931, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r67, 21;
	shr.b32 	%rhs, %r67, 11;
	add.u32 	%r1932, %lhs, %rhs;
	}
	xor.b32  	%r1933, %r1931, %r1932;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r67, 7;
	shr.b32 	%rhs, %r67, 25;
	add.u32 	%r1934, %lhs, %rhs;
	}
	xor.b32  	%r1935, %r1933, %r1934;
	and.b32  	%r1936, %r67, %r65;
	not.b32 	%r1937, %r67;
	and.b32  	%r1938, %r63, %r1937;
	xor.b32  	%r1939, %r1936, %r1938;
	add.s32 	%r1940, %r1939, %r59;
	add.s32 	%r1941, %r1940, %r1935;
	ld.global.u32 	%r1942, [%rd57+12];
	add.s32 	%r1943, %r1941, %r1942;
	ld.local.u32 	%r1944, [%rd16+12];
	add.s32 	%r1945, %r1943, %r1944;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r68, 30;
	shr.b32 	%rhs, %r68, 2;
	add.u32 	%r1946, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r68, 19;
	shr.b32 	%rhs, %r68, 13;
	add.u32 	%r1947, %lhs, %rhs;
	}
	xor.b32  	%r1948, %r1946, %r1947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r68, 10;
	shr.b32 	%rhs, %r68, 22;
	add.u32 	%r1949, %lhs, %rhs;
	}
	xor.b32  	%r1950, %r1948, %r1949;
	xor.b32  	%r1951, %r66, %r64;
	and.b32  	%r1952, %r68, %r1951;
	and.b32  	%r1953, %r66, %r64;
	xor.b32  	%r1954, %r1952, %r1953;
	add.s32 	%r1955, %r1950, %r1954;
	add.s32 	%r69, %r1945, %r55;
	add.s32 	%r70, %r1955, %r1945;
	add.s32 	%r2020, %r2020, 4;
	setp.eq.s32	%p8, %r2020, 0;
	@%p8 bra 	BB4_16;
	bra.uni 	BB4_15;

BB4_16:
	ld.param.u64 	%rd51, [sha256_final_param_1];
	add.s32 	%r1960, %r52, %r70;
	st.global.u32 	[%rd23+76], %r1960;
	add.s32 	%r1961, %r51, %r68;
	st.global.u32 	[%rd23+80], %r1961;
	add.s32 	%r1962, %r50, %r66;
	st.global.u32 	[%rd23+84], %r1962;
	add.s32 	%r1963, %r49, %r64;
	st.global.u32 	[%rd23+88], %r1963;
	add.s32 	%r1964, %r48, %r69;
	st.global.u32 	[%rd23+92], %r1964;
	add.s32 	%r1965, %r47, %r67;
	st.global.u32 	[%rd23+96], %r1965;
	add.s32 	%r1966, %r46, %r65;
	st.global.u32 	[%rd23+100], %r1966;
	add.s32 	%r1967, %r45, %r63;
	st.global.u32 	[%rd23+104], %r1967;
	shr.u32 	%r1968, %r1960, 24;
	cvta.to.global.u64 	%rd50, %rd51;
	st.global.u8 	[%rd50], %r1968;
	ld.global.u8 	%r1969, [%rd23+83];
	st.global.u8 	[%rd50+4], %r1969;
	ld.global.u8 	%r1970, [%rd23+87];
	st.global.u8 	[%rd50+8], %r1970;
	ld.global.u8 	%r1971, [%rd23+91];
	st.global.u8 	[%rd50+12], %r1971;
	ld.global.u8 	%r1972, [%rd23+95];
	st.global.u8 	[%rd50+16], %r1972;
	ld.global.u8 	%r1973, [%rd23+99];
	st.global.u8 	[%rd50+20], %r1973;
	ld.global.u8 	%r1974, [%rd23+103];
	st.global.u8 	[%rd50+24], %r1974;
	ld.global.u8 	%r1975, [%rd23+107];
	st.global.u8 	[%rd50+28], %r1975;
	ld.global.u16 	%r1976, [%rd23+78];
	st.global.u8 	[%rd50+1], %r1976;
	ld.global.u16 	%r1977, [%rd23+82];
	st.global.u8 	[%rd50+5], %r1977;
	ld.global.u16 	%r1978, [%rd23+86];
	st.global.u8 	[%rd50+9], %r1978;
	ld.global.u16 	%r1979, [%rd23+90];
	st.global.u8 	[%rd50+13], %r1979;
	ld.global.u16 	%r1980, [%rd23+94];
	st.global.u8 	[%rd50+17], %r1980;
	ld.global.u16 	%r1981, [%rd23+98];
	st.global.u8 	[%rd50+21], %r1981;
	ld.global.u16 	%r1982, [%rd23+102];
	st.global.u8 	[%rd50+25], %r1982;
	ld.global.u16 	%r1983, [%rd23+106];
	st.global.u8 	[%rd50+29], %r1983;
	ld.global.u32 	%r1984, [%rd23+76];
	shr.u32 	%r1985, %r1984, 8;
	st.global.u8 	[%rd50+2], %r1985;
	ld.global.u32 	%r1986, [%rd23+80];
	shr.u32 	%r1987, %r1986, 8;
	st.global.u8 	[%rd50+6], %r1987;
	ld.global.u32 	%r1988, [%rd23+84];
	shr.u32 	%r1989, %r1988, 8;
	st.global.u8 	[%rd50+10], %r1989;
	ld.global.u32 	%r1990, [%rd23+88];
	shr.u32 	%r1991, %r1990, 8;
	st.global.u8 	[%rd50+14], %r1991;
	ld.global.u32 	%r1992, [%rd23+92];
	shr.u32 	%r1993, %r1992, 8;
	st.global.u8 	[%rd50+18], %r1993;
	ld.global.u32 	%r1994, [%rd23+96];
	shr.u32 	%r1995, %r1994, 8;
	st.global.u8 	[%rd50+22], %r1995;
	ld.global.u32 	%r1996, [%rd23+100];
	shr.u32 	%r1997, %r1996, 8;
	st.global.u8 	[%rd50+26], %r1997;
	ld.global.u32 	%r1998, [%rd23+104];
	shr.u32 	%r1999, %r1998, 8;
	st.global.u8 	[%rd50+30], %r1999;
	ld.global.u32 	%r2000, [%rd23+76];
	st.global.u8 	[%rd50+3], %r2000;
	ld.global.u32 	%r2001, [%rd23+80];
	st.global.u8 	[%rd50+7], %r2001;
	ld.global.u32 	%r2002, [%rd23+84];
	st.global.u8 	[%rd50+11], %r2002;
	ld.global.u32 	%r2003, [%rd23+88];
	st.global.u8 	[%rd50+15], %r2003;
	ld.global.u32 	%r2004, [%rd23+92];
	st.global.u8 	[%rd50+19], %r2004;
	ld.global.u32 	%r2005, [%rd23+96];
	st.global.u8 	[%rd50+23], %r2005;
	ld.global.u32 	%r2006, [%rd23+100];
	st.global.u8 	[%rd50+27], %r2006;
	ld.global.u32 	%r2007, [%rd23+104];
	st.global.u8 	[%rd50+31], %r2007;
	ret;
}


