Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 15 22:16:57 2022
| Host         : Xenon-Stack running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   111 |
|    Minimum number of control sets                        |   111 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   560 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   111 |
| >= 0 to < 4        |    63 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     2 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             368 |          106 |
| No           | No                    | Yes                    |              28 |           15 |
| No           | Yes                   | No                     |             199 |           79 |
| Yes          | No                    | No                     |             339 |           80 |
| Yes          | No                    | Yes                    |             133 |           82 |
| Yes          | Yes                   | No                     |             133 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[7]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[0]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[6]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[4]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[8]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[3]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]_1                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[5]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[0]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[2]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[3]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[1]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[8]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_1                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[1]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[8]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[9]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_1                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_10                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_12                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_0                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_11                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_13                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_16                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_9                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_18                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_2                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_5                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_6                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_8                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_19                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_17                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_4                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_3                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_7                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_14                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[2]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_17                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[5]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_4                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[4]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_5                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[7]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_2                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[7]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_12                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_3                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[0]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_19                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[6]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_13                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[4]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_15                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[8]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_11                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[3]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_16                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]_1          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_10                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[5]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_14                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[0]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_9                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[2]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_7                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[3]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_6                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[1]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_18                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[1]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_8                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_15                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[9]_0          |                                                                                                                                                                | design_1_i/Top_0/U0/ship_i/reset_0                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[2]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[5]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[4]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/ball_y_next_mux                                                                                                                | design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[7]_0                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/Top_0/U0/ship_i/rom_selector_reg[2]_i_2_n_0 |                                                                                                                                                                |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/asteroid2/x_delta_reg[9]_i_1_n_0                                                                                                           | reset_IBUF                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/asteroid2/y_delta_reg[9]_i_1_n_0                                                                                                           | reset_IBUF                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/missile/y_delta_next                                                                                                                       | reset_IBUF                                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/ship_i/bar_x_next                                                                                                                          | reset_IBUF                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/Top_0/U0/missile/rom_data_reg[15]_i_2_n_0   |                                                                                                                                                                |                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     |                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                         |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/E[0]                                                                                                                           | reset_IBUF                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/vcount_next                                                                                                                    | reset_IBUF                                                                                                                                            |                7 |             10 |         1.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr_reg[12]_i_1_n_0                                                                                             | reset_IBUF                                                                                                                                            |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                       |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                       |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     |                                                                                                                                                                | reset_IBUF                                                                                                                                            |               15 |             28 |         1.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     |                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                             |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     | design_1_i/Top_0/U0/hdmi_sync_i/hcount_reg_reg[3]_3[0]                                                                                                         | reset_IBUF                                                                                                                                            |               14 |             38 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               15 |             47 |         3.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                              |               15 |             64 |         4.27 |
|  design_1_i/clk_wiz_0/inst/clk_slow                     |                                                                                                                                                                |                                                                                                                                                       |               28 |             84 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                |                                                                                                                                                       |               74 |            273 |         3.69 |
+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


