[INF:CM0023] Creating log file ../../build/regression/HighLow/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<273> s<272> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<GOOD> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:12>
n<> u<3> t<Port> p<4> l<1:13> el<1:13>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:12> el<1:14>
n<> u<5> t<Module_nonansi_header> p<6> c<1> l<1:1> el<1:15>
n<> u<6> t<Module_declaration> p<7> c<5> l<1:1> el<2:10>
n<> u<7> t<Description> p<272> c<6> s<271> l<1:1> el<2:10>
n<> u<8> t<Module_keyword> p<12> s<9> l<4:1> el<4:7>
n<top> u<9> t<StringConst> p<12> s<11> l<4:8> el<4:11>
n<> u<10> t<Port> p<11> l<4:13> el<4:13>
n<> u<11> t<List_of_ports> p<12> c<10> l<4:12> el<4:14>
n<> u<12> t<Module_nonansi_header> p<270> c<8> s<39> l<4:1> el<4:15>
n<2> u<13> t<IntConst> p<14> l<6:14> el<6:15>
n<> u<14> t<Primary_literal> p<15> c<13> l<6:14> el<6:15>
n<> u<15> t<Constant_primary> p<16> c<14> l<6:14> el<6:15>
n<> u<16> t<Constant_expression> p<21> c<15> s<20> l<6:14> el<6:15>
n<1> u<17> t<IntConst> p<18> l<6:16> el<6:17>
n<> u<18> t<Primary_literal> p<19> c<17> l<6:16> el<6:17>
n<> u<19> t<Constant_primary> p<20> c<18> l<6:16> el<6:17>
n<> u<20> t<Constant_expression> p<21> c<19> l<6:16> el<6:17>
n<> u<21> t<Constant_range> p<22> c<16> l<6:14> el<6:17>
n<> u<22> t<Packed_dimension> p<23> c<21> l<6:13> el<6:18>
n<> u<23> t<Data_type_or_implicit> p<33> c<22> s<32> l<6:13> el<6:18>
n<a> u<24> t<StringConst> p<31> s<30> l<6:19> el<6:20>
n<10> u<25> t<IntConst> p<26> l<6:23> el<6:25>
n<> u<26> t<Primary_literal> p<27> c<25> l<6:23> el<6:25>
n<> u<27> t<Constant_primary> p<28> c<26> l<6:23> el<6:25>
n<> u<28> t<Constant_expression> p<29> c<27> l<6:23> el<6:25>
n<> u<29> t<Constant_mintypmax_expression> p<30> c<28> l<6:23> el<6:25>
n<> u<30> t<Constant_param_expression> p<31> c<29> l<6:23> el<6:25>
n<> u<31> t<Param_assignment> p<32> c<24> l<6:19> el<6:25>
n<> u<32> t<List_of_param_assignments> p<33> c<31> l<6:19> el<6:25>
n<> u<33> t<Parameter_declaration> p<34> c<23> l<6:3> el<6:25>
n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<6:3> el<6:26>
n<> u<35> t<Module_or_generate_item_declaration> p<36> c<34> l<6:3> el<6:26>
n<> u<36> t<Module_common_item> p<37> c<35> l<6:3> el<6:26>
n<> u<37> t<Module_or_generate_item> p<38> c<36> l<6:3> el<6:26>
n<> u<38> t<Non_port_module_item> p<39> c<37> l<6:3> el<6:26>
n<> u<39> t<Module_item> p<270> c<38> s<62> l<6:3> el<6:26>
n<> u<40> t<Data_type_or_implicit> p<56> s<55> l<7:14> el<7:14>
n<high> u<41> t<StringConst> p<54> s<53> l<7:14> el<7:18>
n<> u<42> t<Dollar_keyword> p<49> s<43> l<7:21> el<7:22>
n<high> u<43> t<StringConst> p<49> s<48> l<7:22> el<7:26>
n<a> u<44> t<StringConst> p<45> l<7:27> el<7:28>
n<> u<45> t<Primary_literal> p<46> c<44> l<7:27> el<7:28>
n<> u<46> t<Primary> p<47> c<45> l<7:27> el<7:28>
n<> u<47> t<Expression> p<48> c<46> l<7:27> el<7:28>
n<> u<48> t<List_of_arguments> p<49> c<47> l<7:27> el<7:28>
n<> u<49> t<Subroutine_call> p<50> c<42> l<7:21> el<7:29>
n<> u<50> t<Constant_primary> p<51> c<49> l<7:21> el<7:29>
n<> u<51> t<Constant_expression> p<52> c<50> l<7:21> el<7:29>
n<> u<52> t<Constant_mintypmax_expression> p<53> c<51> l<7:21> el<7:29>
n<> u<53> t<Constant_param_expression> p<54> c<52> l<7:21> el<7:29>
n<> u<54> t<Param_assignment> p<55> c<41> l<7:14> el<7:29>
n<> u<55> t<List_of_param_assignments> p<56> c<54> l<7:14> el<7:29>
n<> u<56> t<Parameter_declaration> p<57> c<40> l<7:3> el<7:29>
n<> u<57> t<Package_or_generate_item_declaration> p<58> c<56> l<7:3> el<7:30>
n<> u<58> t<Module_or_generate_item_declaration> p<59> c<57> l<7:3> el<7:30>
n<> u<59> t<Module_common_item> p<60> c<58> l<7:3> el<7:30>
n<> u<60> t<Module_or_generate_item> p<61> c<59> l<7:3> el<7:30>
n<> u<61> t<Non_port_module_item> p<62> c<60> l<7:3> el<7:30>
n<> u<62> t<Module_item> p<270> c<61> s<85> l<7:3> el<7:30>
n<> u<63> t<Data_type_or_implicit> p<79> s<78> l<8:14> el<8:14>
n<low> u<64> t<StringConst> p<77> s<76> l<8:14> el<8:17>
n<> u<65> t<Dollar_keyword> p<72> s<66> l<8:20> el<8:21>
n<low> u<66> t<StringConst> p<72> s<71> l<8:21> el<8:24>
n<a> u<67> t<StringConst> p<68> l<8:25> el<8:26>
n<> u<68> t<Primary_literal> p<69> c<67> l<8:25> el<8:26>
n<> u<69> t<Primary> p<70> c<68> l<8:25> el<8:26>
n<> u<70> t<Expression> p<71> c<69> l<8:25> el<8:26>
n<> u<71> t<List_of_arguments> p<72> c<70> l<8:25> el<8:26>
n<> u<72> t<Subroutine_call> p<73> c<65> l<8:20> el<8:27>
n<> u<73> t<Constant_primary> p<74> c<72> l<8:20> el<8:27>
n<> u<74> t<Constant_expression> p<75> c<73> l<8:20> el<8:27>
n<> u<75> t<Constant_mintypmax_expression> p<76> c<74> l<8:20> el<8:27>
n<> u<76> t<Constant_param_expression> p<77> c<75> l<8:20> el<8:27>
n<> u<77> t<Param_assignment> p<78> c<64> l<8:14> el<8:27>
n<> u<78> t<List_of_param_assignments> p<79> c<77> l<8:14> el<8:27>
n<> u<79> t<Parameter_declaration> p<80> c<63> l<8:3> el<8:27>
n<> u<80> t<Package_or_generate_item_declaration> p<81> c<79> l<8:3> el<8:28>
n<> u<81> t<Module_or_generate_item_declaration> p<82> c<80> l<8:3> el<8:28>
n<> u<82> t<Module_common_item> p<83> c<81> l<8:3> el<8:28>
n<> u<83> t<Module_or_generate_item> p<84> c<82> l<8:3> el<8:28>
n<> u<84> t<Non_port_module_item> p<85> c<83> l<8:3> el<8:28>
n<> u<85> t<Module_item> p<270> c<84> s<108> l<8:3> el<8:28>
n<> u<86> t<Data_type_or_implicit> p<102> s<101> l<9:14> el<9:14>
n<left> u<87> t<StringConst> p<100> s<99> l<9:14> el<9:18>
n<> u<88> t<Dollar_keyword> p<95> s<89> l<9:21> el<9:22>
n<left> u<89> t<StringConst> p<95> s<94> l<9:22> el<9:26>
n<a> u<90> t<StringConst> p<91> l<9:27> el<9:28>
n<> u<91> t<Primary_literal> p<92> c<90> l<9:27> el<9:28>
n<> u<92> t<Primary> p<93> c<91> l<9:27> el<9:28>
n<> u<93> t<Expression> p<94> c<92> l<9:27> el<9:28>
n<> u<94> t<List_of_arguments> p<95> c<93> l<9:27> el<9:28>
n<> u<95> t<Subroutine_call> p<96> c<88> l<9:21> el<9:29>
n<> u<96> t<Constant_primary> p<97> c<95> l<9:21> el<9:29>
n<> u<97> t<Constant_expression> p<98> c<96> l<9:21> el<9:29>
n<> u<98> t<Constant_mintypmax_expression> p<99> c<97> l<9:21> el<9:29>
n<> u<99> t<Constant_param_expression> p<100> c<98> l<9:21> el<9:29>
n<> u<100> t<Param_assignment> p<101> c<87> l<9:14> el<9:29>
n<> u<101> t<List_of_param_assignments> p<102> c<100> l<9:14> el<9:29>
n<> u<102> t<Parameter_declaration> p<103> c<86> l<9:3> el<9:29>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> l<9:3> el<9:30>
n<> u<104> t<Module_or_generate_item_declaration> p<105> c<103> l<9:3> el<9:30>
n<> u<105> t<Module_common_item> p<106> c<104> l<9:3> el<9:30>
n<> u<106> t<Module_or_generate_item> p<107> c<105> l<9:3> el<9:30>
n<> u<107> t<Non_port_module_item> p<108> c<106> l<9:3> el<9:30>
n<> u<108> t<Module_item> p<270> c<107> s<131> l<9:3> el<9:30>
n<> u<109> t<Data_type_or_implicit> p<125> s<124> l<10:14> el<10:14>
n<right> u<110> t<StringConst> p<123> s<122> l<10:14> el<10:19>
n<> u<111> t<Dollar_keyword> p<118> s<112> l<10:22> el<10:23>
n<right> u<112> t<StringConst> p<118> s<117> l<10:23> el<10:28>
n<a> u<113> t<StringConst> p<114> l<10:29> el<10:30>
n<> u<114> t<Primary_literal> p<115> c<113> l<10:29> el<10:30>
n<> u<115> t<Primary> p<116> c<114> l<10:29> el<10:30>
n<> u<116> t<Expression> p<117> c<115> l<10:29> el<10:30>
n<> u<117> t<List_of_arguments> p<118> c<116> l<10:29> el<10:30>
n<> u<118> t<Subroutine_call> p<119> c<111> l<10:22> el<10:31>
n<> u<119> t<Constant_primary> p<120> c<118> l<10:22> el<10:31>
n<> u<120> t<Constant_expression> p<121> c<119> l<10:22> el<10:31>
n<> u<121> t<Constant_mintypmax_expression> p<122> c<120> l<10:22> el<10:31>
n<> u<122> t<Constant_param_expression> p<123> c<121> l<10:22> el<10:31>
n<> u<123> t<Param_assignment> p<124> c<110> l<10:14> el<10:31>
n<> u<124> t<List_of_param_assignments> p<125> c<123> l<10:14> el<10:31>
n<> u<125> t<Parameter_declaration> p<126> c<109> l<10:3> el<10:31>
n<> u<126> t<Package_or_generate_item_declaration> p<127> c<125> l<10:3> el<10:32>
n<> u<127> t<Module_or_generate_item_declaration> p<128> c<126> l<10:3> el<10:32>
n<> u<128> t<Module_common_item> p<129> c<127> l<10:3> el<10:32>
n<> u<129> t<Module_or_generate_item> p<130> c<128> l<10:3> el<10:32>
n<> u<130> t<Non_port_module_item> p<131> c<129> l<10:3> el<10:32>
n<> u<131> t<Module_item> p<270> c<130> s<153> l<10:3> el<10:32>
n<ccc> u<132> t<StringConst> p<133> l<12:10> el<12:13>
n<> u<133> t<Ps_or_hierarchical_identifier> p<136> c<132> s<135> l<12:10> el<12:13>
n<> u<134> t<Constant_bit_select> p<135> l<12:14> el<12:14>
n<> u<135> t<Constant_select> p<136> c<134> l<12:14> el<12:14>
n<> u<136> t<Net_lvalue> p<147> c<133> s<146> l<12:10> el<12:13>
n<> u<137> t<Dollar_keyword> p<144> s<138> l<12:16> el<12:17>
n<high> u<138> t<StringConst> p<144> s<143> l<12:17> el<12:21>
n<a> u<139> t<StringConst> p<140> l<12:22> el<12:23>
n<> u<140> t<Primary_literal> p<141> c<139> l<12:22> el<12:23>
n<> u<141> t<Primary> p<142> c<140> l<12:22> el<12:23>
n<> u<142> t<Expression> p<143> c<141> l<12:22> el<12:23>
n<> u<143> t<List_of_arguments> p<144> c<142> l<12:22> el<12:23>
n<> u<144> t<Complex_func_call> p<145> c<137> l<12:16> el<12:24>
n<> u<145> t<Primary> p<146> c<144> l<12:16> el<12:24>
n<> u<146> t<Expression> p<147> c<145> l<12:16> el<12:24>
n<> u<147> t<Net_assignment> p<148> c<136> l<12:10> el<12:24>
n<> u<148> t<List_of_net_assignments> p<149> c<147> l<12:10> el<12:24>
n<> u<149> t<Continuous_assign> p<150> c<148> l<12:3> el<12:25>
n<> u<150> t<Module_common_item> p<151> c<149> l<12:3> el<12:25>
n<> u<151> t<Module_or_generate_item> p<152> c<150> l<12:3> el<12:25>
n<> u<152> t<Non_port_module_item> p<153> c<151> l<12:3> el<12:25>
n<> u<153> t<Module_item> p<270> c<152> s<182> l<12:3> el<12:25>
n<high> u<154> t<StringConst> p<155> l<14:7> el<14:11>
n<> u<155> t<Primary_literal> p<156> c<154> l<14:7> el<14:11>
n<> u<156> t<Constant_primary> p<157> c<155> l<14:7> el<14:11>
n<> u<157> t<Constant_expression> p<163> c<156> s<162> l<14:7> el<14:11>
n<2> u<158> t<IntConst> p<159> l<14:15> el<14:16>
n<> u<159> t<Primary_literal> p<160> c<158> l<14:15> el<14:16>
n<> u<160> t<Constant_primary> p<161> c<159> l<14:15> el<14:16>
n<> u<161> t<Constant_expression> p<163> c<160> l<14:15> el<14:16>
n<> u<162> t<BinOp_Equiv> p<163> s<161> l<14:12> el<14:14>
n<> u<163> t<Constant_expression> p<177> c<157> s<175> l<14:7> el<14:16>
n<GOOD> u<164> t<StringConst> p<170> s<169> l<15:5> el<15:9>
n<good1> u<165> t<StringConst> p<166> l<15:10> el<15:15>
n<> u<166> t<Name_of_instance> p<169> c<165> s<168> l<15:10> el<15:15>
n<> u<167> t<Ordered_port_connection> p<168> l<15:16> el<15:16>
n<> u<168> t<List_of_port_connections> p<169> c<167> l<15:16> el<15:16>
n<> u<169> t<Hierarchical_instance> p<170> c<166> l<15:10> el<15:17>
n<> u<170> t<Module_instantiation> p<171> c<164> l<15:5> el<15:18>
n<> u<171> t<Module_or_generate_item> p<172> c<170> l<15:5> el<15:18>
n<> u<172> t<Generate_item> p<173> c<171> l<15:5> el<15:18>
n<> u<173> t<Generate_block> p<175> c<172> s<174> l<15:5> el<15:18>
n<> u<174> t<End> p<175> l<16:3> el<16:6>
n<> u<175> t<Generate_block> p<177> c<173> l<14:18> el<16:6>
n<> u<176> t<IF> p<177> s<163> l<14:3> el<14:5>
n<> u<177> t<If_generate_construct> p<178> c<176> l<14:3> el<16:6>
n<> u<178> t<Conditional_generate_construct> p<179> c<177> l<14:3> el<16:6>
n<> u<179> t<Module_common_item> p<180> c<178> l<14:3> el<16:6>
n<> u<180> t<Module_or_generate_item> p<181> c<179> l<14:3> el<16:6>
n<> u<181> t<Non_port_module_item> p<182> c<180> l<14:3> el<16:6>
n<> u<182> t<Module_item> p<270> c<181> s<211> l<14:3> el<16:6>
n<low> u<183> t<StringConst> p<184> l<17:7> el<17:10>
n<> u<184> t<Primary_literal> p<185> c<183> l<17:7> el<17:10>
n<> u<185> t<Constant_primary> p<186> c<184> l<17:7> el<17:10>
n<> u<186> t<Constant_expression> p<192> c<185> s<191> l<17:7> el<17:10>
n<1> u<187> t<IntConst> p<188> l<17:14> el<17:15>
n<> u<188> t<Primary_literal> p<189> c<187> l<17:14> el<17:15>
n<> u<189> t<Constant_primary> p<190> c<188> l<17:14> el<17:15>
n<> u<190> t<Constant_expression> p<192> c<189> l<17:14> el<17:15>
n<> u<191> t<BinOp_Equiv> p<192> s<190> l<17:11> el<17:13>
n<> u<192> t<Constant_expression> p<206> c<186> s<204> l<17:7> el<17:15>
n<GOOD> u<193> t<StringConst> p<199> s<198> l<18:5> el<18:9>
n<good2> u<194> t<StringConst> p<195> l<18:10> el<18:15>
n<> u<195> t<Name_of_instance> p<198> c<194> s<197> l<18:10> el<18:15>
n<> u<196> t<Ordered_port_connection> p<197> l<18:16> el<18:16>
n<> u<197> t<List_of_port_connections> p<198> c<196> l<18:16> el<18:16>
n<> u<198> t<Hierarchical_instance> p<199> c<195> l<18:10> el<18:17>
n<> u<199> t<Module_instantiation> p<200> c<193> l<18:5> el<18:18>
n<> u<200> t<Module_or_generate_item> p<201> c<199> l<18:5> el<18:18>
n<> u<201> t<Generate_item> p<202> c<200> l<18:5> el<18:18>
n<> u<202> t<Generate_block> p<204> c<201> s<203> l<18:5> el<18:18>
n<> u<203> t<End> p<204> l<19:3> el<19:6>
n<> u<204> t<Generate_block> p<206> c<202> l<17:17> el<19:6>
n<> u<205> t<IF> p<206> s<192> l<17:3> el<17:5>
n<> u<206> t<If_generate_construct> p<207> c<205> l<17:3> el<19:6>
n<> u<207> t<Conditional_generate_construct> p<208> c<206> l<17:3> el<19:6>
n<> u<208> t<Module_common_item> p<209> c<207> l<17:3> el<19:6>
n<> u<209> t<Module_or_generate_item> p<210> c<208> l<17:3> el<19:6>
n<> u<210> t<Non_port_module_item> p<211> c<209> l<17:3> el<19:6>
n<> u<211> t<Module_item> p<270> c<210> s<240> l<17:3> el<19:6>
n<left> u<212> t<StringConst> p<213> l<20:7> el<20:11>
n<> u<213> t<Primary_literal> p<214> c<212> l<20:7> el<20:11>
n<> u<214> t<Constant_primary> p<215> c<213> l<20:7> el<20:11>
n<> u<215> t<Constant_expression> p<221> c<214> s<220> l<20:7> el<20:11>
n<2> u<216> t<IntConst> p<217> l<20:15> el<20:16>
n<> u<217> t<Primary_literal> p<218> c<216> l<20:15> el<20:16>
n<> u<218> t<Constant_primary> p<219> c<217> l<20:15> el<20:16>
n<> u<219> t<Constant_expression> p<221> c<218> l<20:15> el<20:16>
n<> u<220> t<BinOp_Equiv> p<221> s<219> l<20:12> el<20:14>
n<> u<221> t<Constant_expression> p<235> c<215> s<233> l<20:7> el<20:16>
n<GOOD> u<222> t<StringConst> p<228> s<227> l<21:5> el<21:9>
n<good3> u<223> t<StringConst> p<224> l<21:10> el<21:15>
n<> u<224> t<Name_of_instance> p<227> c<223> s<226> l<21:10> el<21:15>
n<> u<225> t<Ordered_port_connection> p<226> l<21:16> el<21:16>
n<> u<226> t<List_of_port_connections> p<227> c<225> l<21:16> el<21:16>
n<> u<227> t<Hierarchical_instance> p<228> c<224> l<21:10> el<21:17>
n<> u<228> t<Module_instantiation> p<229> c<222> l<21:5> el<21:18>
n<> u<229> t<Module_or_generate_item> p<230> c<228> l<21:5> el<21:18>
n<> u<230> t<Generate_item> p<231> c<229> l<21:5> el<21:18>
n<> u<231> t<Generate_block> p<233> c<230> s<232> l<21:5> el<21:18>
n<> u<232> t<End> p<233> l<22:3> el<22:6>
n<> u<233> t<Generate_block> p<235> c<231> l<20:18> el<22:6>
n<> u<234> t<IF> p<235> s<221> l<20:3> el<20:5>
n<> u<235> t<If_generate_construct> p<236> c<234> l<20:3> el<22:6>
n<> u<236> t<Conditional_generate_construct> p<237> c<235> l<20:3> el<22:6>
n<> u<237> t<Module_common_item> p<238> c<236> l<20:3> el<22:6>
n<> u<238> t<Module_or_generate_item> p<239> c<237> l<20:3> el<22:6>
n<> u<239> t<Non_port_module_item> p<240> c<238> l<20:3> el<22:6>
n<> u<240> t<Module_item> p<270> c<239> s<269> l<20:3> el<22:6>
n<right> u<241> t<StringConst> p<242> l<23:7> el<23:12>
n<> u<242> t<Primary_literal> p<243> c<241> l<23:7> el<23:12>
n<> u<243> t<Constant_primary> p<244> c<242> l<23:7> el<23:12>
n<> u<244> t<Constant_expression> p<250> c<243> s<249> l<23:7> el<23:12>
n<1> u<245> t<IntConst> p<246> l<23:16> el<23:17>
n<> u<246> t<Primary_literal> p<247> c<245> l<23:16> el<23:17>
n<> u<247> t<Constant_primary> p<248> c<246> l<23:16> el<23:17>
n<> u<248> t<Constant_expression> p<250> c<247> l<23:16> el<23:17>
n<> u<249> t<BinOp_Equiv> p<250> s<248> l<23:13> el<23:15>
n<> u<250> t<Constant_expression> p<264> c<244> s<262> l<23:7> el<23:17>
n<GOOD> u<251> t<StringConst> p<257> s<256> l<24:5> el<24:9>
n<good4> u<252> t<StringConst> p<253> l<24:10> el<24:15>
n<> u<253> t<Name_of_instance> p<256> c<252> s<255> l<24:10> el<24:15>
n<> u<254> t<Ordered_port_connection> p<255> l<24:16> el<24:16>
n<> u<255> t<List_of_port_connections> p<256> c<254> l<24:16> el<24:16>
n<> u<256> t<Hierarchical_instance> p<257> c<253> l<24:10> el<24:17>
n<> u<257> t<Module_instantiation> p<258> c<251> l<24:5> el<24:18>
n<> u<258> t<Module_or_generate_item> p<259> c<257> l<24:5> el<24:18>
n<> u<259> t<Generate_item> p<260> c<258> l<24:5> el<24:18>
n<> u<260> t<Generate_block> p<262> c<259> s<261> l<24:5> el<24:18>
n<> u<261> t<End> p<262> l<25:3> el<25:6>
n<> u<262> t<Generate_block> p<264> c<260> l<23:19> el<25:6>
n<> u<263> t<IF> p<264> s<250> l<23:3> el<23:5>
n<> u<264> t<If_generate_construct> p<265> c<263> l<23:3> el<25:6>
n<> u<265> t<Conditional_generate_construct> p<266> c<264> l<23:3> el<25:6>
n<> u<266> t<Module_common_item> p<267> c<265> l<23:3> el<25:6>
n<> u<267> t<Module_or_generate_item> p<268> c<266> l<23:3> el<25:6>
n<> u<268> t<Non_port_module_item> p<269> c<267> l<23:3> el<25:6>
n<> u<269> t<Module_item> p<270> c<268> l<23:3> el<25:6>
n<> u<270> t<Module_declaration> p<271> c<12> l<4:1> el<26:10>
n<> u<271> t<Description> p<272> c<270> l<4:1> el<26:10>
n<> u<272> t<Source_text> p<273> c<7> l<1:1> el<26:10>
n<> u<273> t<Top_level_rule> l<1:1> el<27:1>
[WRN:PA0205] dut.sv:1: No timescale set for "GOOD".

[WRN:PA0205] dut.sv:4: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@GOOD".

[INF:CP0303] dut.sv:4: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:14: Compile generate block "work@top.genblk1".

[INF:CP0335] dut.sv:17: Compile generate block "work@top.genblk2".

[INF:CP0335] dut.sv:20: Compile generate block "work@top.genblk3".

[INF:CP0335] dut.sv:23: Compile generate block "work@top.genblk4".

[NTE:EL0503] dut.sv:4: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/HighLow/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/HighLow/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/HighLow/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@GOOD (work@GOOD) dut.sv:1:1: , endln:2:10, parent:work@top
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module: work@top (work@top) dut.sv:4:1: , endln:26:10, parent:work@top
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.a), line:6:19, endln:6:20, parent:work@top
    |UINT:10
    |vpiTypespec:
    \_int_typespec: , line:6:13, endln:6:18, parent:work@top.a
      |vpiRange:
      \_range: , line:6:14, endln:6:17
        |vpiLeftRange:
        \_constant: , line:6:14, endln:6:15
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:16, endln:6:17
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiParameter:
  \_parameter: (work@top.high), line:7:14, endln:7:18, parent:work@top
    |vpiName:high
    |vpiFullName:work@top.high
  |vpiParameter:
  \_parameter: (work@top.low), line:8:14, endln:8:17, parent:work@top
    |vpiName:low
    |vpiFullName:work@top.low
  |vpiParameter:
  \_parameter: (work@top.left), line:9:14, endln:9:18, parent:work@top
    |vpiName:left
    |vpiFullName:work@top.left
  |vpiParameter:
  \_parameter: (work@top.right), line:10:14, endln:10:19, parent:work@top
    |vpiName:right
    |vpiFullName:work@top.right
  |vpiParamAssign:
  \_param_assign: , line:6:19, endln:6:25, parent:work@top
    |vpiRhs:
    \_constant: , line:6:23, endln:6:25
      |vpiDecompile:10
      |vpiSize:2
      |UINT:10
      |vpiTypespec:
      \_int_typespec: , line:6:13, endln:6:18, parent:work@top.a
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.a), line:6:19, endln:6:20, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:7:14, endln:7:29, parent:work@top
    |vpiRhs:
    \_sys_func_call: ($high), line:7:21, endln:7:29
      |vpiArgument:
      \_ref_obj: (a), line:7:27, endln:7:28, parent:$high
        |vpiName:a
      |vpiName:$high
    |vpiLhs:
    \_parameter: (work@top.high), line:7:14, endln:7:18, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:8:14, endln:8:27, parent:work@top
    |vpiRhs:
    \_sys_func_call: ($low), line:8:20, endln:8:27
      |vpiArgument:
      \_ref_obj: (a), line:8:25, endln:8:26, parent:$low
        |vpiName:a
      |vpiName:$low
    |vpiLhs:
    \_parameter: (work@top.low), line:8:14, endln:8:17, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:9:14, endln:9:29, parent:work@top
    |vpiRhs:
    \_sys_func_call: ($left), line:9:21, endln:9:29
      |vpiArgument:
      \_ref_obj: (a), line:9:27, endln:9:28, parent:$left
        |vpiName:a
      |vpiName:$left
    |vpiLhs:
    \_parameter: (work@top.left), line:9:14, endln:9:18, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:10:14, endln:10:31, parent:work@top
    |vpiRhs:
    \_sys_func_call: ($right), line:10:22, endln:10:31
      |vpiArgument:
      \_ref_obj: (a), line:10:29, endln:10:30, parent:$right
        |vpiName:a
      |vpiName:$right
    |vpiLhs:
    \_parameter: (work@top.right), line:10:14, endln:10:19, parent:work@top
  |vpiDefName:work@top
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:12:24, parent:work@top
    |vpiRhs:
    \_sys_func_call: ($high), line:12:16, endln:12:24
      |vpiArgument:
      \_ref_obj: (work@top.a), line:12:22, endln:12:23, parent:$high
        |vpiName:a
        |vpiFullName:work@top.a
      |vpiName:$high
    |vpiLhs:
    \_ref_obj: (work@top.ccc), line:12:10, endln:12:13
      |vpiName:ccc
      |vpiFullName:work@top.ccc
      |vpiActual:
      \_logic_net: (ccc)
        |vpiName:ccc
        |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:4:1: , endln:26:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.a), line:6:19, endln:6:20, parent:work@top
    |UINT:10
    |vpiTypespec:
    \_int_typespec: , line:6:13, endln:6:18, parent:work@top.a
      |vpiRange:
      \_range: , line:6:14, endln:6:17
        |vpiLeftRange:
        \_constant: , line:6:14, endln:6:15
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:16, endln:6:17
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiParameter:
  \_parameter: (work@top.high), line:7:14, endln:7:18, parent:work@top
    |vpiName:high
    |vpiFullName:work@top.high
  |vpiParameter:
  \_parameter: (work@top.low), line:8:14, endln:8:17, parent:work@top
    |vpiName:low
    |vpiFullName:work@top.low
  |vpiParameter:
  \_parameter: (work@top.left), line:9:14, endln:9:18, parent:work@top
    |vpiName:left
    |vpiFullName:work@top.left
  |vpiParameter:
  \_parameter: (work@top.right), line:10:14, endln:10:19, parent:work@top
    |vpiName:right
    |vpiFullName:work@top.right
  |vpiParamAssign:
  \_param_assign: , line:6:19, endln:6:25, parent:work@top
    |vpiRhs:
    \_constant: , line:6:23, endln:6:25
      |vpiDecompile:2
      |vpiSize:2
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:6:13, endln:6:18, parent:work@top.a
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.a), line:6:19, endln:6:20, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:7:14, endln:7:29, parent:work@top
    |vpiRhs:
    \_constant: , line:6:14, endln:6:15
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.high), line:7:14, endln:7:18, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:8:14, endln:8:27, parent:work@top
    |vpiRhs:
    \_constant: , line:6:16, endln:6:17
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.low), line:8:14, endln:8:17, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:9:14, endln:9:29, parent:work@top
    |vpiRhs:
    \_constant: , line:6:14, endln:6:15
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.left), line:9:14, endln:9:18, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:10:14, endln:10:31, parent:work@top
    |vpiRhs:
    \_constant: , line:6:16, endln:6:17
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.right), line:10:14, endln:10:19, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (ccc)
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:12:24, parent:work@top
    |vpiRhs:
    \_sys_func_call: ($high), line:12:16, endln:12:24
      |vpiArgument:
      \_ref_obj: (work@top.a), line:12:22, endln:12:23, parent:$high
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiActual:
        \_constant: , line:6:23, endln:6:25
      |vpiName:$high
    |vpiLhs:
    \_ref_obj: (work@top.ccc), line:12:10, endln:12:13
      |vpiName:ccc
      |vpiFullName:work@top.ccc
      |vpiActual:
      \_logic_net: (ccc)
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:14:3, endln:16:6, parent:work@top
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1), parent:work@top.genblk1
      |vpiFullName:work@top.genblk1
      |vpiModule:
      \_module: work@GOOD (work@top.genblk1.good1) dut.sv:15:5: , endln:15:18, parent:work@top.genblk1
        |vpiName:good1
        |vpiFullName:work@top.genblk1.good1
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk2), line:17:3, endln:19:6, parent:work@top
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
    |vpiGenScope:
    \_gen_scope: (work@top.genblk2), parent:work@top.genblk2
      |vpiFullName:work@top.genblk2
      |vpiModule:
      \_module: work@GOOD (work@top.genblk2.good2) dut.sv:18:5: , endln:18:18, parent:work@top.genblk2
        |vpiName:good2
        |vpiFullName:work@top.genblk2.good2
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk3), line:20:3, endln:22:6, parent:work@top
    |vpiName:genblk3
    |vpiFullName:work@top.genblk3
    |vpiGenScope:
    \_gen_scope: (work@top.genblk3), parent:work@top.genblk3
      |vpiFullName:work@top.genblk3
      |vpiModule:
      \_module: work@GOOD (work@top.genblk3.good3) dut.sv:21:5: , endln:21:18, parent:work@top.genblk3
        |vpiName:good3
        |vpiFullName:work@top.genblk3.good3
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk4), line:23:3, endln:25:6, parent:work@top
    |vpiName:genblk4
    |vpiFullName:work@top.genblk4
    |vpiGenScope:
    \_gen_scope: (work@top.genblk4), parent:work@top.genblk4
      |vpiFullName:work@top.genblk4
      |vpiModule:
      \_module: work@GOOD (work@top.genblk4.good4) dut.sv:24:5: , endln:24:18, parent:work@top.genblk4
        |vpiName:good4
        |vpiFullName:work@top.genblk4.good4
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/HighLow/dut.sv | ${SURELOG_DIR}/build/regression/HighLow/roundtrip/dut_000.sv | 13 | 26 | 

