# RISC-V-Single-Cycle-Processor
The aim of this project is to learn Verilog and learn the basics of CPU architecture. 
!(https://i.sstatic.net/a5cP7.png)
