{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 14:02:48 2009 " "Info: Processing started: Thu Jun 04 14:02:48 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LC3 -c LC3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LC3 EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"LC3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "138 138 " "Warning: No exact pin location assignment(s) for 138 pins of 138 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Info: Pin IR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Info: Pin IR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Info: Pin IR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Info: Pin IR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Info: Pin IR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[8\] " "Info: Pin IR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[9\] " "Info: Pin IR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[10\] " "Info: Pin IR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[11\] " "Info: Pin IR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[12\] " "Info: Pin IR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[13\] " "Info: Pin IR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[14\] " "Info: Pin IR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[15\] " "Info: Pin IR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Info: Pin PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Info: Pin PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Info: Pin PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Info: Pin PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Info: Pin PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Info: Pin PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Info: Pin PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Info: Pin PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STAGE\[0\] " "Info: Pin STAGE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { STAGE[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 8 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { STAGE[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STAGE\[1\] " "Info: Pin STAGE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { STAGE[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 8 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { STAGE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_CONTROL " "Info: Pin PC_CONTROL not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC_CONTROL } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 10 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_CONTROL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_LE " "Info: Pin PC_LE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PC_LE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_LE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_LE " "Info: Pin IR_LE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IR_LE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_LE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_CONTROL\[0\] " "Info: Pin ALU_CONTROL\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_CONTROL[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_CONTROL[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_CONTROL\[1\] " "Info: Pin ALU_CONTROL\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_CONTROL[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_CONTROL[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_CONTROL\[2\] " "Info: Pin ALU_CONTROL\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_CONTROL[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_CONTROL[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_MuxA " "Info: Pin ALU_MuxA not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_MuxA } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_MuxA } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_MuxB\[0\] " "Info: Pin ALU_MuxB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_MuxB[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_MuxB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_MuxB\[1\] " "Info: Pin ALU_MuxB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_MuxB[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_MuxB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_MuxB\[2\] " "Info: Pin ALU_MuxB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_MuxB[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_MuxB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[0\] " "Info: Pin Y\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[1\] " "Info: Pin Y\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[2\] " "Info: Pin Y\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[3\] " "Info: Pin Y\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[4\] " "Info: Pin Y\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[5\] " "Info: Pin Y\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[6\] " "Info: Pin Y\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[7\] " "Info: Pin Y\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[8\] " "Info: Pin Y\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[9\] " "Info: Pin Y\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[10\] " "Info: Pin Y\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[11\] " "Info: Pin Y\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[12\] " "Info: Pin Y\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[13\] " "Info: Pin Y\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[14\] " "Info: Pin Y\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[15\] " "Info: Pin Y\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Y[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NPZ\[0\] " "Info: Pin NPZ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NPZ[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NPZ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NPZ\[1\] " "Info: Pin NPZ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NPZ[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NPZ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NPZ\[2\] " "Info: Pin NPZ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NPZ[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NPZ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OF " "Info: Pin OF not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OF } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OF } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_CONTROL " "Info: Pin REG_CONTROL not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { REG_CONTROL } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_CONTROL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[0\] " "Info: Pin RS1_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[1\] " "Info: Pin RS1_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[2\] " "Info: Pin RS1_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[3\] " "Info: Pin RS1_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[4\] " "Info: Pin RS1_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[5\] " "Info: Pin RS1_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[6\] " "Info: Pin RS1_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[7\] " "Info: Pin RS1_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[8\] " "Info: Pin RS1_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[9\] " "Info: Pin RS1_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[10\] " "Info: Pin RS1_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[11\] " "Info: Pin RS1_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[12\] " "Info: Pin RS1_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[13\] " "Info: Pin RS1_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[14\] " "Info: Pin RS1_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_DATA\[15\] " "Info: Pin RS1_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS1_DATA[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[0\] " "Info: Pin RS2_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[1\] " "Info: Pin RS2_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[2\] " "Info: Pin RS2_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[3\] " "Info: Pin RS2_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[4\] " "Info: Pin RS2_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[5\] " "Info: Pin RS2_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[6\] " "Info: Pin RS2_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[7\] " "Info: Pin RS2_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[8\] " "Info: Pin RS2_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[9\] " "Info: Pin RS2_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[10\] " "Info: Pin RS2_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[11\] " "Info: Pin RS2_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[12\] " "Info: Pin RS2_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[13\] " "Info: Pin RS2_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[14\] " "Info: Pin RS2_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_DATA\[15\] " "Info: Pin RS2_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RS2_DATA[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[0\] " "Info: Pin RD_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[1\] " "Info: Pin RD_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[2\] " "Info: Pin RD_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[3\] " "Info: Pin RD_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[4\] " "Info: Pin RD_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[5\] " "Info: Pin RD_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[6\] " "Info: Pin RD_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[7\] " "Info: Pin RD_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[8\] " "Info: Pin RD_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[9\] " "Info: Pin RD_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[10\] " "Info: Pin RD_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[11\] " "Info: Pin RD_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[12\] " "Info: Pin RD_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[13\] " "Info: Pin RD_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[14\] " "Info: Pin RD_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_DATA\[15\] " "Info: Pin RD_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_DATA[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_LE " "Info: Pin RD_LE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RD_LE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD_LE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_CONTROL " "Info: Pin MAR_CONTROL not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MAR_CONTROL } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_CONTROL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_LE " "Info: Pin MAR_LE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MAR_LE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_LE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_WE " "Info: Pin MEM_WE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MEM_WE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_WE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Info: Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Info: Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Info: Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[2] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Info: Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[3] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[4\] " "Info: Pin DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[4] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[5\] " "Info: Pin DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[5] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[6\] " "Info: Pin DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[6] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[7\] " "Info: Pin DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[7] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[8\] " "Info: Pin DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[8] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[9\] " "Info: Pin DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[9] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[10\] " "Info: Pin DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[10] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[11\] " "Info: Pin DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[11] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[12\] " "Info: Pin DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[12] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[13\] " "Info: Pin DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[13] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[14\] " "Info: Pin DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[14] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[15\] " "Info: Pin DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DATA[15] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 31 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NEXT_STAGE\[0\] " "Info: Pin NEXT_STAGE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NEXT_STAGE[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STAGE[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NEXT_STAGE\[1\] " "Info: Pin NEXT_STAGE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NEXT_STAGE[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STAGE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NEXT_STAGE_LE " "Info: Pin NEXT_STAGE_LE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NEXT_STAGE_LE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STAGE_LE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Info: Pin RESET not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RESET } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 29 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 29" {  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "137 unused 3.3V 1 136 0 " "Info: Number of I/O pins in group: 137 (unused VREF, 3.3V VCCIO, 1 input, 136 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory Instruction_Fetch:instruction_fetch_inst\|IR\[15\] register Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\] -21.517 ns " "Info: Slack time is -21.517 ns between source memory \"Instruction_Fetch:instruction_fetch_inst\|IR\[15\]\" and destination register \"Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.316 ns + Largest memory register " "Info: + Largest memory to register requirement is 0.316 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.931 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 814 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 814; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\] 2 REG Unassigned 8 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.931 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 814 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 814; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\] 2 REG Unassigned 8 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.928 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 814 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 814; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.708 ns) 2.928 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 2 MEM Unassigned 11 " "Info: 2: + IC(0.751 ns) + CELL(0.708 ns) = 2.928 ns; Loc. = Unassigned; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 74.35 % ) " "Info: Total cell delay = 2.177 ns ( 74.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.65 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.928 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 814 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 814; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.708 ns) 2.928 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 2 MEM Unassigned 11 " "Info: 2: + IC(0.751 ns) + CELL(0.708 ns) = 2.928 ns; Loc. = Unassigned; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 74.35 % ) " "Info: Total cell delay = 2.177 ns ( 74.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.65 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns   " "Info:   Micro clock to output delay of source is 0.650 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.833 ns - Longest memory register " "Info: - Longest memory to register delay is 21.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 1 MEM Unassigned 11 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = Unassigned; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.442 ns) 1.341 ns control:control_inst\|ALU_MuxB\[2\]~4 2 COMB Unassigned 1 " "Info: 2: + IC(0.795 ns) + CELL(0.442 ns) = 1.341 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.590 ns) 2.233 ns control:control_inst\|ALU_MuxB\[2\]~7 3 COMB Unassigned 29 " "Info: 3: + IC(0.302 ns) + CELL(0.590 ns) = 2.233 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 3.125 ns Execution:execution_inst\|ALU_B\[0\]~20 4 COMB Unassigned 2 " "Info: 4: + IC(0.778 ns) + CELL(0.114 ns) = 3.125 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 3.778 ns Execution:execution_inst\|ALU_B\[0\]~21 5 COMB Unassigned 4 " "Info: 5: + IC(0.211 ns) + CELL(0.442 ns) = 3.778 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.442 ns) 4.997 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\] 6 COMB Unassigned 9 " "Info: 6: + IC(0.777 ns) + CELL(0.442 ns) = 4.997 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.590 ns) 6.261 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\] 7 COMB Unassigned 3 " "Info: 7: + IC(0.674 ns) + CELL(0.590 ns) = 6.261 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.575 ns) 7.901 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21 8 COMB Unassigned 2 " "Info: 8: + IC(1.065 ns) + CELL(0.575 ns) = 7.901 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 8.509 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 8.509 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.838 ns) 10.412 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~52 10 COMB Unassigned 6 " "Info: 10: + IC(1.065 ns) + CELL(0.838 ns) = 10.412 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 11.091 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~53 11 COMB Unassigned 3 " "Info: 11: + IC(0.000 ns) + CELL(0.679 ns) = 11.091 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.575 ns) 12.288 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~64COUT1_105 12 COMB Unassigned 2 " "Info: 12: + IC(0.622 ns) + CELL(0.575 ns) = 12.288 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~64COUT1_105'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~53 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~64COUT1_105 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.368 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~66COUT1_107 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 12.368 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~66COUT1_107'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~64COUT1_105 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.448 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~68COUT1_109 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 12.448 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~68COUT1_109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 12.706 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~70 15 COMB Unassigned 3 " "Info: 15: + IC(0.000 ns) + CELL(0.258 ns) = 12.706 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~70'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 13.385 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~73 16 COMB Unassigned 1 " "Info: 16: + IC(0.000 ns) + CELL(0.679 ns) = 13.385 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~73'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.442 ns) 15.057 ns Execution:execution_inst\|ALU:ALU_inst\|Mux1~3 17 COMB Unassigned 1 " "Info: 17: + IC(1.230 ns) + CELL(0.442 ns) = 15.057 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73 Execution:execution_inst|ALU:ALU_inst|Mux1~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.292 ns) 16.847 ns Execution:execution_inst\|ALU:ALU_inst\|Mux1~4 18 COMB Unassigned 1 " "Info: 18: + IC(1.498 ns) + CELL(0.292 ns) = 16.847 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux1~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { Execution:execution_inst|ALU:ALU_inst|Mux1~3 Execution:execution_inst|ALU:ALU_inst|Mux1~4 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 17.500 ns Execution:execution_inst\|ALU:ALU_inst\|Mux1~5 19 COMB Unassigned 4 " "Info: 19: + IC(0.211 ns) + CELL(0.442 ns) = 17.500 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Execution:execution_inst|ALU:ALU_inst|Mux1~4 Execution:execution_inst|ALU:ALU_inst|Mux1~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 18.153 ns Registers:registers_inst\|DATA_IN\[14\]~30 20 COMB Unassigned 16 " "Info: 20: + IC(0.211 ns) + CELL(0.442 ns) = 18.153 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'Registers:registers_inst\|DATA_IN\[14\]~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Execution:execution_inst|ALU:ALU_inst|Mux1~5 Registers:registers_inst|DATA_IN[14]~30 } "NODE_NAME" } } { "src/Registers.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Registers.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.442 ns) 18.859 ns Registers:registers_inst\|register_file:regfile\|R0~48 21 COMB Unassigned 3 " "Info: 21: + IC(0.264 ns) + CELL(0.442 ns) = 18.859 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Registers:registers_inst\|register_file:regfile\|R0~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Registers:registers_inst|DATA_IN[14]~30 Registers:registers_inst|register_file:regfile|R0~48 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 19.751 ns Registers:registers_inst\|register_file:regfile\|Mux1~2 22 COMB Unassigned 1 " "Info: 22: + IC(0.778 ns) + CELL(0.114 ns) = 19.751 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { Registers:registers_inst|register_file:regfile|R0~48 Registers:registers_inst|register_file:regfile|Mux1~2 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 20.404 ns Registers:registers_inst\|register_file:regfile\|Mux1~3 23 COMB Unassigned 1 " "Info: 23: + IC(0.361 ns) + CELL(0.292 ns) = 20.404 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Registers:registers_inst|register_file:regfile|Mux1~2 Registers:registers_inst|register_file:regfile|Mux1~3 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.607 ns) 21.833 ns Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\] 24 REG Unassigned 8 " "Info: 24: + IC(0.822 ns) + CELL(0.607 ns) = 21.833 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { Registers:registers_inst|register_file:regfile|Mux1~3 Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.169 ns ( 46.58 % ) " "Info: Total cell delay = 10.169 ns ( 46.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.664 ns ( 53.42 % ) " "Info: Total interconnect delay = 11.664 ns ( 53.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.833 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~53 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~64COUT1_105 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73 Execution:execution_inst|ALU:ALU_inst|Mux1~3 Execution:execution_inst|ALU:ALU_inst|Mux1~4 Execution:execution_inst|ALU:ALU_inst|Mux1~5 Registers:registers_inst|DATA_IN[14]~30 Registers:registers_inst|register_file:regfile|R0~48 Registers:registers_inst|register_file:regfile|Mux1~2 Registers:registers_inst|register_file:regfile|Mux1~3 Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.833 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~53 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~64COUT1_105 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73 Execution:execution_inst|ALU:ALU_inst|Mux1~3 Execution:execution_inst|ALU:ALU_inst|Mux1~4 Execution:execution_inst|ALU:ALU_inst|Mux1~5 Registers:registers_inst|DATA_IN[14]~30 Registers:registers_inst|register_file:regfile|R0~48 Registers:registers_inst|register_file:regfile|Mux1~2 Registers:registers_inst|register_file:regfile|Mux1~3 Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "21.833 ns memory register " "Info: Estimated most critical path is memory to register delay of 21.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 1 MEM M4K_X17_Y12 11 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y12; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.442 ns) 1.341 ns control:control_inst\|ALU_MuxB\[2\]~4 2 COMB LAB_X21_Y12 1 " "Info: 2: + IC(0.795 ns) + CELL(0.442 ns) = 1.341 ns; Loc. = LAB_X21_Y12; Fanout = 1; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.590 ns) 2.233 ns control:control_inst\|ALU_MuxB\[2\]~7 3 COMB LAB_X20_Y12 29 " "Info: 3: + IC(0.302 ns) + CELL(0.590 ns) = 2.233 ns; Loc. = LAB_X20_Y12; Fanout = 29; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 3.125 ns Execution:execution_inst\|ALU_B\[0\]~20 4 COMB LAB_X19_Y12 2 " "Info: 4: + IC(0.778 ns) + CELL(0.114 ns) = 3.125 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 3.778 ns Execution:execution_inst\|ALU_B\[0\]~21 5 COMB LAB_X19_Y12 4 " "Info: 5: + IC(0.211 ns) + CELL(0.442 ns) = 3.778 ns; Loc. = LAB_X19_Y12; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.442 ns) 4.997 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\] 6 COMB LAB_X20_Y12 9 " "Info: 6: + IC(0.777 ns) + CELL(0.442 ns) = 4.997 ns; Loc. = LAB_X20_Y12; Fanout = 9; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.590 ns) 6.261 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\] 7 COMB LAB_X22_Y12 3 " "Info: 7: + IC(0.674 ns) + CELL(0.590 ns) = 6.261 ns; Loc. = LAB_X22_Y12; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.575 ns) 7.901 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21 8 COMB LAB_X22_Y11 2 " "Info: 8: + IC(1.065 ns) + CELL(0.575 ns) = 7.901 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 8.509 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2 9 COMB LAB_X22_Y11 2 " "Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 8.509 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.838 ns) 10.412 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~52 10 COMB LAB_X23_Y12 6 " "Info: 10: + IC(1.065 ns) + CELL(0.838 ns) = 10.412 ns; Loc. = LAB_X23_Y12; Fanout = 6; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 11.091 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~53 11 COMB LAB_X23_Y11 3 " "Info: 11: + IC(0.000 ns) + CELL(0.679 ns) = 11.091 ns; Loc. = LAB_X23_Y11; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.575 ns) 12.288 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~64COUT1_105 12 COMB LAB_X24_Y11 2 " "Info: 12: + IC(0.622 ns) + CELL(0.575 ns) = 12.288 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~64COUT1_105'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~53 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~64COUT1_105 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.368 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~66COUT1_107 13 COMB LAB_X24_Y11 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 12.368 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~66COUT1_107'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~64COUT1_105 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.448 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~68COUT1_109 14 COMB LAB_X24_Y11 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 12.448 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~68COUT1_109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 12.706 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~70 15 COMB LAB_X24_Y11 3 " "Info: 15: + IC(0.000 ns) + CELL(0.258 ns) = 12.706 ns; Loc. = LAB_X24_Y11; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~70'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 13.385 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~73 16 COMB LAB_X24_Y11 1 " "Info: 16: + IC(0.000 ns) + CELL(0.679 ns) = 13.385 ns; Loc. = LAB_X24_Y11; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~73'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.442 ns) 15.057 ns Execution:execution_inst\|ALU:ALU_inst\|Mux1~3 17 COMB LAB_X19_Y10 1 " "Info: 17: + IC(1.230 ns) + CELL(0.442 ns) = 15.057 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73 Execution:execution_inst|ALU:ALU_inst|Mux1~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.292 ns) 16.847 ns Execution:execution_inst\|ALU:ALU_inst\|Mux1~4 18 COMB LAB_X20_Y15 1 " "Info: 18: + IC(1.498 ns) + CELL(0.292 ns) = 16.847 ns; Loc. = LAB_X20_Y15; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux1~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { Execution:execution_inst|ALU:ALU_inst|Mux1~3 Execution:execution_inst|ALU:ALU_inst|Mux1~4 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 17.500 ns Execution:execution_inst\|ALU:ALU_inst\|Mux1~5 19 COMB LAB_X20_Y15 4 " "Info: 19: + IC(0.211 ns) + CELL(0.442 ns) = 17.500 ns; Loc. = LAB_X20_Y15; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Execution:execution_inst|ALU:ALU_inst|Mux1~4 Execution:execution_inst|ALU:ALU_inst|Mux1~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 18.153 ns Registers:registers_inst\|DATA_IN\[14\]~30 20 COMB LAB_X20_Y15 16 " "Info: 20: + IC(0.211 ns) + CELL(0.442 ns) = 18.153 ns; Loc. = LAB_X20_Y15; Fanout = 16; COMB Node = 'Registers:registers_inst\|DATA_IN\[14\]~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Execution:execution_inst|ALU:ALU_inst|Mux1~5 Registers:registers_inst|DATA_IN[14]~30 } "NODE_NAME" } } { "src/Registers.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Registers.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.442 ns) 18.859 ns Registers:registers_inst\|register_file:regfile\|R0~48 21 COMB LAB_X20_Y15 3 " "Info: 21: + IC(0.264 ns) + CELL(0.442 ns) = 18.859 ns; Loc. = LAB_X20_Y15; Fanout = 3; COMB Node = 'Registers:registers_inst\|register_file:regfile\|R0~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Registers:registers_inst|DATA_IN[14]~30 Registers:registers_inst|register_file:regfile|R0~48 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 19.751 ns Registers:registers_inst\|register_file:regfile\|Mux1~2 22 COMB LAB_X21_Y15 1 " "Info: 22: + IC(0.778 ns) + CELL(0.114 ns) = 19.751 ns; Loc. = LAB_X21_Y15; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { Registers:registers_inst|register_file:regfile|R0~48 Registers:registers_inst|register_file:regfile|Mux1~2 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 20.404 ns Registers:registers_inst\|register_file:regfile\|Mux1~3 23 COMB LAB_X21_Y15 1 " "Info: 23: + IC(0.361 ns) + CELL(0.292 ns) = 20.404 ns; Loc. = LAB_X21_Y15; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Registers:registers_inst|register_file:regfile|Mux1~2 Registers:registers_inst|register_file:regfile|Mux1~3 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.607 ns) 21.833 ns Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\] 24 REG LAB_X19_Y15 8 " "Info: 24: + IC(0.822 ns) + CELL(0.607 ns) = 21.833 ns; Loc. = LAB_X19_Y15; Fanout = 8; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS1_DATA\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { Registers:registers_inst|register_file:regfile|Mux1~3 Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.169 ns ( 46.58 % ) " "Info: Total cell delay = 10.169 ns ( 46.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.664 ns ( 53.42 % ) " "Info: Total interconnect delay = 11.664 ns ( 53.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.833 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~20 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~53 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~64COUT1_105 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~70 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~73 Execution:execution_inst|ALU:ALU_inst|Mux1~3 Execution:execution_inst|ALU:ALU_inst|Mux1~4 Execution:execution_inst|ALU:ALU_inst|Mux1~5 Registers:registers_inst|DATA_IN[14]~30 Registers:registers_inst|register_file:regfile|R0~48 Registers:registers_inst|register_file:regfile|Mux1~2 Registers:registers_inst|register_file:regfile|Mux1~3 Registers:registers_inst|register_file:regfile|RS1_DATA[14] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X12_Y11 X23_Y21 " "Info: Peak interconnect usage is 21% of the available device resources in the region that extends from location X12_Y11 to location X23_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALU_MuxA VCC " "Info: Pin ALU_MuxA has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_MuxA } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_MuxA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALU_MuxB\[1\] GND " "Info: Pin ALU_MuxB\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU_MuxB[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_MuxB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "NPZ\[1\] GND " "Info: Pin NPZ\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NPZ[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NPZ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OF GND " "Info: Pin OF has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OF } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OF } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR_CONTROL GND " "Info: Pin MAR_CONTROL has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MAR_CONTROL } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_CONTROL } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "NEXT_STAGE\[0\] GND " "Info: Pin NEXT_STAGE\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NEXT_STAGE[0] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STAGE[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "NEXT_STAGE\[1\] GND " "Info: Pin NEXT_STAGE\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NEXT_STAGE[1] } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STAGE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "NEXT_STAGE_LE GND " "Info: Pin NEXT_STAGE_LE has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NEXT_STAGE_LE } } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STAGE_LE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 14:03:01 2009 " "Info: Processing ended: Thu Jun 04 14:03:01 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
