SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily zynq
SET_PREFERENCE device xc7z100
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg900
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory c:/Users/lei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-352788-lei-home-6700k/coregen/DDR_Block_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory c:/Users/lei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-352788-lei-home-6700k/coregen/DDR_Block_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name DDR_Block_mig_7series_0_0
SET_PARAMETER xml_input_file C:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_mig_7series_0_0_1/mig_b.prj
SET_PARAMETER data_dir_path d:/Xilinx/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH d:/Xilinx/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET d:/Xilinx/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
