#-----------------------------------------------------------
# Webtalk v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov  2 15:08:28 2019
# Process ID: 12452
# Current directory: C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.sim/sim_1/behav/xsim/xsim.dir/Timebase_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.sim/sim_1/behav/xsim/xsim.dir/Timebase_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.sim/sim_1/behav/xsim/xsim.dir/Timebase_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov  2 15:08:34 2019. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 84.289 ; gain = 0.742
INFO: [Common 17-206] Exiting Webtalk at Sat Nov  2 15:08:34 2019...
