
final_test_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067a4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008c8  08006944  08006944  00007944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800720c  0800720c  00009084  2**0
                  CONTENTS
  4 .ARM          00000008  0800720c  0800720c  0000820c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007214  08007214  00009084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007214  08007214  00008214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007218  08007218  00008218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  0800721c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b1c  20000084  080072a0  00009084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004ba0  080072a0  00009ba0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d91  00000000  00000000  000090b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003623  00000000  00000000  0001de45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b0  00000000  00000000  00021468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e6f  00000000  00000000  00022718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019bdd  00000000  00000000  00023587  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000162fd  00000000  00000000  0003d164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009911e  00000000  00000000  00053461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ec57f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a28  00000000  00000000  000ec5c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000f1fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000084 	.word	0x20000084
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800692c 	.word	0x0800692c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000088 	.word	0x20000088
 80001dc:	0800692c 	.word	0x0800692c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <esp_at_command>:
static uint8_t data;
//static cb_data_t cb_data;
cb_data_t cb_data;
extern UART_HandleTypeDef huart6;
static int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	60f8      	str	r0, [r7, #12]
 80005a8:	60b9      	str	r1, [r7, #8]
 80005aa:	607a      	str	r2, [r7, #4]
 80005ac:	807b      	strh	r3, [r7, #2]
    *length = 0;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2200      	movs	r2, #0
 80005b2:	801a      	strh	r2, [r3, #0]
    memset(resp, 0x00, MAX_UART_RX_BUFFER);
 80005b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005b8:	2100      	movs	r1, #0
 80005ba:	68b8      	ldr	r0, [r7, #8]
 80005bc:	f005 f8d4 	bl	8005768 <memset>
    memset(&cb_data, 0x00, sizeof(cb_data_t));
 80005c0:	f240 4202 	movw	r2, #1026	@ 0x402
 80005c4:	2100      	movs	r1, #0
 80005c6:	4827      	ldr	r0, [pc, #156]	@ (8000664 <esp_at_command+0xc4>)
 80005c8:	f005 f8ce 	bl	8005768 <memset>
    if(HAL_UART_Transmit(&huart6, cmd, strlen((char *)cmd), 100) != HAL_OK)
 80005cc:	68f8      	ldr	r0, [r7, #12]
 80005ce:	f7ff fe11 	bl	80001f4 <strlen>
 80005d2:	4603      	mov	r3, r0
 80005d4:	b29a      	uxth	r2, r3
 80005d6:	2364      	movs	r3, #100	@ 0x64
 80005d8:	68f9      	ldr	r1, [r7, #12]
 80005da:	4823      	ldr	r0, [pc, #140]	@ (8000668 <esp_at_command+0xc8>)
 80005dc:	f002 fb76 	bl	8002ccc <HAL_UART_Transmit>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d031      	beq.n	800064a <esp_at_command+0xaa>
        return -1;
 80005e6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ea:	e037      	b.n	800065c <esp_at_command+0xbc>

    while(time_out > 0)
    {
        if(cb_data.length >= MAX_UART_RX_BUFFER)
 80005ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000664 <esp_at_command+0xc4>)
 80005ee:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80005f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80005f6:	d302      	bcc.n	80005fe <esp_at_command+0x5e>
            return -2;
 80005f8:	f06f 0301 	mvn.w	r3, #1
 80005fc:	e02e      	b.n	800065c <esp_at_command+0xbc>
        else if(strstr((char *)cb_data.buf, "ERROR") != NULL)
 80005fe:	491b      	ldr	r1, [pc, #108]	@ (800066c <esp_at_command+0xcc>)
 8000600:	4818      	ldr	r0, [pc, #96]	@ (8000664 <esp_at_command+0xc4>)
 8000602:	f005 f935 	bl	8005870 <strstr>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d002      	beq.n	8000612 <esp_at_command+0x72>
            return -3;
 800060c:	f06f 0302 	mvn.w	r3, #2
 8000610:	e024      	b.n	800065c <esp_at_command+0xbc>
        else if(strstr((char *)cb_data.buf, "OK") != NULL)
 8000612:	4917      	ldr	r1, [pc, #92]	@ (8000670 <esp_at_command+0xd0>)
 8000614:	4813      	ldr	r0, [pc, #76]	@ (8000664 <esp_at_command+0xc4>)
 8000616:	f005 f92b 	bl	8005870 <strstr>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d00d      	beq.n	800063c <esp_at_command+0x9c>
        {
            memcpy(resp, cb_data.buf, cb_data.length);
 8000620:	4b10      	ldr	r3, [pc, #64]	@ (8000664 <esp_at_command+0xc4>)
 8000622:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000626:	461a      	mov	r2, r3
 8000628:	490e      	ldr	r1, [pc, #56]	@ (8000664 <esp_at_command+0xc4>)
 800062a:	68b8      	ldr	r0, [r7, #8]
 800062c:	f005 fa07 	bl	8005a3e <memcpy>
            *length = cb_data.length;
 8000630:	4b0c      	ldr	r3, [pc, #48]	@ (8000664 <esp_at_command+0xc4>)
 8000632:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	801a      	strh	r2, [r3, #0]

            break;
 800063a:	e00a      	b.n	8000652 <esp_at_command+0xb2>
        }

        time_out -= 10;
 800063c:	887b      	ldrh	r3, [r7, #2]
 800063e:	3b0a      	subs	r3, #10
 8000640:	b29b      	uxth	r3, r3
 8000642:	807b      	strh	r3, [r7, #2]
        HAL_Delay(10);
 8000644:	200a      	movs	r0, #10
 8000646:	f001 f865 	bl	8001714 <HAL_Delay>
    while(time_out > 0)
 800064a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800064e:	2b00      	cmp	r3, #0
 8000650:	dccc      	bgt.n	80005ec <esp_at_command+0x4c>
    }
    HAL_Delay(500);
 8000652:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000656:	f001 f85d 	bl	8001714 <HAL_Delay>
    return 0;
 800065a:	2300      	movs	r3, #0
}
 800065c:	4618      	mov	r0, r3
 800065e:	3710      	adds	r7, #16
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	200004e8 	.word	0x200004e8
 8000668:	20000cb4 	.word	0x20000cb4
 800066c:	08006944 	.word	0x08006944
 8000670:	0800694c 	.word	0x0800694c

08000674 <esp_reset>:

static int esp_reset(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	80fb      	strh	r3, [r7, #6]
    if(esp_at_command((uint8_t *)"AT+RST\r\n", (uint8_t *)response, &length, 1000) != 0)
 800067e:	1dba      	adds	r2, r7, #6
 8000680:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000684:	490a      	ldr	r1, [pc, #40]	@ (80006b0 <esp_reset+0x3c>)
 8000686:	480b      	ldr	r0, [pc, #44]	@ (80006b4 <esp_reset+0x40>)
 8000688:	f7ff ff8a 	bl	80005a0 <esp_at_command>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d002      	beq.n	8000698 <esp_reset+0x24>
    {
       return -1;
 8000692:	f04f 33ff 	mov.w	r3, #4294967295
 8000696:	e007      	b.n	80006a8 <esp_reset+0x34>
    }
    return esp_at_command((uint8_t *)"AT\r\n", (uint8_t *)response, &length, 1000);
 8000698:	1dba      	adds	r2, r7, #6
 800069a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800069e:	4904      	ldr	r1, [pc, #16]	@ (80006b0 <esp_reset+0x3c>)
 80006a0:	4805      	ldr	r0, [pc, #20]	@ (80006b8 <esp_reset+0x44>)
 80006a2:	f7ff ff7d 	bl	80005a0 <esp_at_command>
 80006a6:	4603      	mov	r3, r0
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	200000b0 	.word	0x200000b0
 80006b4:	08006950 	.word	0x08006950
 80006b8:	0800695c 	.word	0x0800695c

080006bc <request_ip_addr>:

    return 0;
}

static int request_ip_addr(uint8_t is_debug)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b086      	sub	sp, #24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	71fb      	strb	r3, [r7, #7]
    uint16_t length = 0;
 80006c6:	2300      	movs	r3, #0
 80006c8:	817b      	strh	r3, [r7, #10]

    printf("request_ip_addr\r\n");
 80006ca:	4831      	ldr	r0, [pc, #196]	@ (8000790 <request_ip_addr+0xd4>)
 80006cc:	f004 ff4c 	bl	8005568 <puts>

    if(esp_at_command((uint8_t *)"AT+CIFSR\r\n", (uint8_t *)response, &length, 5000) != 0)
 80006d0:	f107 020a 	add.w	r2, r7, #10
 80006d4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80006d8:	492e      	ldr	r1, [pc, #184]	@ (8000794 <request_ip_addr+0xd8>)
 80006da:	482f      	ldr	r0, [pc, #188]	@ (8000798 <request_ip_addr+0xdc>)
 80006dc:	f7ff ff60 	bl	80005a0 <esp_at_command>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d003      	beq.n	80006ee <request_ip_addr+0x32>
        printf("request ip_addr command fail\r\n");
 80006e6:	482d      	ldr	r0, [pc, #180]	@ (800079c <request_ip_addr+0xe0>)
 80006e8:	f004 ff3e 	bl	8005568 <puts>
 80006ec:	e049      	b.n	8000782 <request_ip_addr+0xc6>
    else
    {
        char *line = strtok(response, "\r\n");
 80006ee:	492c      	ldr	r1, [pc, #176]	@ (80007a0 <request_ip_addr+0xe4>)
 80006f0:	4828      	ldr	r0, [pc, #160]	@ (8000794 <request_ip_addr+0xd8>)
 80006f2:	f005 f861 	bl	80057b8 <strtok>
 80006f6:	6178      	str	r0, [r7, #20]

        if(is_debug)
 80006f8:	79fb      	ldrb	r3, [r7, #7]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d03e      	beq.n	800077c <request_ip_addr+0xc0>
        {
            for(int i = 0 ; i < length ; i++)
 80006fe:	2300      	movs	r3, #0
 8000700:	613b      	str	r3, [r7, #16]
 8000702:	e009      	b.n	8000718 <request_ip_addr+0x5c>
                printf("%c", response[i]);
 8000704:	4a23      	ldr	r2, [pc, #140]	@ (8000794 <request_ip_addr+0xd8>)
 8000706:	693b      	ldr	r3, [r7, #16]
 8000708:	4413      	add	r3, r2
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	4618      	mov	r0, r3
 800070e:	f004 fecd 	bl	80054ac <putchar>
            for(int i = 0 ; i < length ; i++)
 8000712:	693b      	ldr	r3, [r7, #16]
 8000714:	3301      	adds	r3, #1
 8000716:	613b      	str	r3, [r7, #16]
 8000718:	897b      	ldrh	r3, [r7, #10]
 800071a:	461a      	mov	r2, r3
 800071c:	693b      	ldr	r3, [r7, #16]
 800071e:	4293      	cmp	r3, r2
 8000720:	dbf0      	blt.n	8000704 <request_ip_addr+0x48>
        }

        while(line != NULL)
 8000722:	e02b      	b.n	800077c <request_ip_addr+0xc0>
        {
            if(strstr(line, "CIFSR:STAIP") != NULL)
 8000724:	491f      	ldr	r1, [pc, #124]	@ (80007a4 <request_ip_addr+0xe8>)
 8000726:	6978      	ldr	r0, [r7, #20]
 8000728:	f005 f8a2 	bl	8005870 <strstr>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d01f      	beq.n	8000772 <request_ip_addr+0xb6>
            {
                char *ip;

                strtok(line, "\"");
 8000732:	491d      	ldr	r1, [pc, #116]	@ (80007a8 <request_ip_addr+0xec>)
 8000734:	6978      	ldr	r0, [r7, #20]
 8000736:	f005 f83f 	bl	80057b8 <strtok>
                ip = strtok(NULL, "\"");
 800073a:	491b      	ldr	r1, [pc, #108]	@ (80007a8 <request_ip_addr+0xec>)
 800073c:	2000      	movs	r0, #0
 800073e:	f005 f83b 	bl	80057b8 <strtok>
 8000742:	60f8      	str	r0, [r7, #12]
                if(strcmp(ip, "0.0.0.0") != 0)
 8000744:	4919      	ldr	r1, [pc, #100]	@ (80007ac <request_ip_addr+0xf0>)
 8000746:	68f8      	ldr	r0, [r7, #12]
 8000748:	f7ff fd4a 	bl	80001e0 <strcmp>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d00f      	beq.n	8000772 <request_ip_addr+0xb6>
                {
                    memset(ip_addr, 0x00, sizeof(ip_addr));
 8000752:	2210      	movs	r2, #16
 8000754:	2100      	movs	r1, #0
 8000756:	4816      	ldr	r0, [pc, #88]	@ (80007b0 <request_ip_addr+0xf4>)
 8000758:	f005 f806 	bl	8005768 <memset>
                    memcpy(ip_addr, ip, strlen(ip));
 800075c:	68f8      	ldr	r0, [r7, #12]
 800075e:	f7ff fd49 	bl	80001f4 <strlen>
 8000762:	4603      	mov	r3, r0
 8000764:	461a      	mov	r2, r3
 8000766:	68f9      	ldr	r1, [r7, #12]
 8000768:	4811      	ldr	r0, [pc, #68]	@ (80007b0 <request_ip_addr+0xf4>)
 800076a:	f005 f968 	bl	8005a3e <memcpy>
                    return 0;
 800076e:	2300      	movs	r3, #0
 8000770:	e009      	b.n	8000786 <request_ip_addr+0xca>
                }
            }
            line = strtok(NULL, "\r\n");
 8000772:	490b      	ldr	r1, [pc, #44]	@ (80007a0 <request_ip_addr+0xe4>)
 8000774:	2000      	movs	r0, #0
 8000776:	f005 f81f 	bl	80057b8 <strtok>
 800077a:	6178      	str	r0, [r7, #20]
        while(line != NULL)
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d1d0      	bne.n	8000724 <request_ip_addr+0x68>
        }
    }

    return -1;
 8000782:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000786:	4618      	mov	r0, r3
 8000788:	3718      	adds	r7, #24
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	080069a0 	.word	0x080069a0
 8000794:	200000b0 	.word	0x200000b0
 8000798:	080069b4 	.word	0x080069b4
 800079c:	080069c0 	.word	0x080069c0
 80007a0:	08006994 	.word	0x08006994
 80007a4:	080069e0 	.word	0x080069e0
 80007a8:	0800699c 	.word	0x0800699c
 80007ac:	08006964 	.word	0x08006964
 80007b0:	200000a0 	.word	0x200000a0

080007b4 <esp_client_conn>:
int esp_client_conn()
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b092      	sub	sp, #72	@ 0x48
 80007b8:	af00      	add	r7, sp, #0
	printf("esp_client_conn\r\n");
 80007ba:	4815      	ldr	r0, [pc, #84]	@ (8000810 <esp_client_conn+0x5c>)
 80007bc:	f004 fed4 	bl	8005568 <puts>
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80007c0:	2300      	movs	r3, #0
 80007c2:	60bb      	str	r3, [r7, #8]
 80007c4:	f107 030c 	add.w	r3, r7, #12
 80007c8:	223c      	movs	r2, #60	@ 0x3c
 80007ca:	2100      	movs	r1, #0
 80007cc:	4618      	mov	r0, r3
 80007ce:	f004 ffcb 	bl	8005768 <memset>
  uint16_t length = 0;
 80007d2:	2300      	movs	r3, #0
 80007d4:	80fb      	strh	r3, [r7, #6]
	sprintf(at_cmd,"AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",DST_IP,DST_PORT);
 80007d6:	f107 0008 	add.w	r0, r7, #8
 80007da:	f241 3388 	movw	r3, #5000	@ 0x1388
 80007de:	4a0d      	ldr	r2, [pc, #52]	@ (8000814 <esp_client_conn+0x60>)
 80007e0:	490d      	ldr	r1, [pc, #52]	@ (8000818 <esp_client_conn+0x64>)
 80007e2:	f004 fec9 	bl	8005578 <siprintf>
	esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 5000);					//CONNECT
 80007e6:	1dba      	adds	r2, r7, #6
 80007e8:	f107 0008 	add.w	r0, r7, #8
 80007ec:	f241 3388 	movw	r3, #5000	@ 0x1388
 80007f0:	490a      	ldr	r1, [pc, #40]	@ (800081c <esp_client_conn+0x68>)
 80007f2:	f7ff fed5 	bl	80005a0 <esp_at_command>
	printf("response: %s\r\n",response);
 80007f6:	4909      	ldr	r1, [pc, #36]	@ (800081c <esp_client_conn+0x68>)
 80007f8:	4809      	ldr	r0, [pc, #36]	@ (8000820 <esp_client_conn+0x6c>)
 80007fa:	f004 fe45 	bl	8005488 <iprintf>
	esp_send_data("["LOGID":"PASSWD"]");
 80007fe:	4809      	ldr	r0, [pc, #36]	@ (8000824 <esp_client_conn+0x70>)
 8000800:	f000 f954 	bl	8000aac <esp_send_data>
	return 0;
 8000804:	2300      	movs	r3, #0
}
 8000806:	4618      	mov	r0, r3
 8000808:	3748      	adds	r7, #72	@ 0x48
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	080069ec 	.word	0x080069ec
 8000814:	08006a00 	.word	0x08006a00
 8000818:	08006a10 	.word	0x08006a10
 800081c:	200000b0 	.word	0x200000b0
 8000820:	08006a2c 	.word	0x08006a2c
 8000824:	08006a3c 	.word	0x08006a3c

08000828 <drv_esp_init>:

int drv_esp_init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
    huart6.Instance = USART6;
 800082c:	4b18      	ldr	r3, [pc, #96]	@ (8000890 <drv_esp_init+0x68>)
 800082e:	4a19      	ldr	r2, [pc, #100]	@ (8000894 <drv_esp_init+0x6c>)
 8000830:	601a      	str	r2, [r3, #0]
    huart6.Init.BaudRate = 115200;
 8000832:	4b17      	ldr	r3, [pc, #92]	@ (8000890 <drv_esp_init+0x68>)
 8000834:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000838:	605a      	str	r2, [r3, #4]
    huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800083a:	4b15      	ldr	r3, [pc, #84]	@ (8000890 <drv_esp_init+0x68>)
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
    huart6.Init.StopBits = UART_STOPBITS_1;
 8000840:	4b13      	ldr	r3, [pc, #76]	@ (8000890 <drv_esp_init+0x68>)
 8000842:	2200      	movs	r2, #0
 8000844:	60da      	str	r2, [r3, #12]
    huart6.Init.Parity = UART_PARITY_NONE;
 8000846:	4b12      	ldr	r3, [pc, #72]	@ (8000890 <drv_esp_init+0x68>)
 8000848:	2200      	movs	r2, #0
 800084a:	611a      	str	r2, [r3, #16]
    huart6.Init.Mode = UART_MODE_TX_RX;
 800084c:	4b10      	ldr	r3, [pc, #64]	@ (8000890 <drv_esp_init+0x68>)
 800084e:	220c      	movs	r2, #12
 8000850:	615a      	str	r2, [r3, #20]
    huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000852:	4b0f      	ldr	r3, [pc, #60]	@ (8000890 <drv_esp_init+0x68>)
 8000854:	2200      	movs	r2, #0
 8000856:	619a      	str	r2, [r3, #24]
    huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000858:	4b0d      	ldr	r3, [pc, #52]	@ (8000890 <drv_esp_init+0x68>)
 800085a:	2200      	movs	r2, #0
 800085c:	61da      	str	r2, [r3, #28]
    if(HAL_UART_Init(&huart6) != HAL_OK)
 800085e:	480c      	ldr	r0, [pc, #48]	@ (8000890 <drv_esp_init+0x68>)
 8000860:	f002 f9e4 	bl	8002c2c <HAL_UART_Init>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d002      	beq.n	8000870 <drv_esp_init+0x48>
        return -1;
 800086a:	f04f 33ff 	mov.w	r3, #4294967295
 800086e:	e00c      	b.n	800088a <drv_esp_init+0x62>

    memset(ip_addr, 0x00, sizeof(ip_addr));
 8000870:	2210      	movs	r2, #16
 8000872:	2100      	movs	r1, #0
 8000874:	4808      	ldr	r0, [pc, #32]	@ (8000898 <drv_esp_init+0x70>)
 8000876:	f004 ff77 	bl	8005768 <memset>
    HAL_UART_Receive_IT(&huart6, &data, 1);
 800087a:	2201      	movs	r2, #1
 800087c:	4907      	ldr	r1, [pc, #28]	@ (800089c <drv_esp_init+0x74>)
 800087e:	4804      	ldr	r0, [pc, #16]	@ (8000890 <drv_esp_init+0x68>)
 8000880:	f002 faaf 	bl	8002de2 <HAL_UART_Receive_IT>

    return esp_reset();
 8000884:	f7ff fef6 	bl	8000674 <esp_reset>
 8000888:	4603      	mov	r3, r0
}
 800088a:	4618      	mov	r0, r3
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	20000cb4 	.word	0x20000cb4
 8000894:	40011400 	.word	0x40011400
 8000898:	200000a0 	.word	0x200000a0
 800089c:	200004e7 	.word	0x200004e7

080008a0 <reset_func>:
void reset_func()
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
	printf("esp reset... ");
 80008a4:	4808      	ldr	r0, [pc, #32]	@ (80008c8 <reset_func+0x28>)
 80008a6:	f004 fdef 	bl	8005488 <iprintf>
	if(esp_reset() == 0)
 80008aa:	f7ff fee3 	bl	8000674 <esp_reset>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d103      	bne.n	80008bc <reset_func+0x1c>
			printf("OK\r\n");
 80008b4:	4805      	ldr	r0, [pc, #20]	@ (80008cc <reset_func+0x2c>)
 80008b6:	f004 fe57 	bl	8005568 <puts>
	else
			printf("fail\r\n");
}
 80008ba:	e002      	b.n	80008c2 <reset_func+0x22>
			printf("fail\r\n");
 80008bc:	4804      	ldr	r0, [pc, #16]	@ (80008d0 <reset_func+0x30>)
 80008be:	f004 fe53 	bl	8005568 <puts>
}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	08006a50 	.word	0x08006a50
 80008cc:	08006a60 	.word	0x08006a60
 80008d0:	08006a64 	.word	0x08006a64

080008d4 <ap_conn_func>:
          printf("%c", response[i]);
  }
}

void ap_conn_func(char *ssid, char *passwd)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b094      	sub	sp, #80	@ 0x50
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	6039      	str	r1, [r7, #0]
  uint16_t length = 0;
 80008de:	2300      	movs	r3, #0
 80008e0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80008e4:	2300      	movs	r3, #0
 80008e6:	60bb      	str	r3, [r7, #8]
 80008e8:	f107 030c 	add.w	r3, r7, #12
 80008ec:	223c      	movs	r2, #60	@ 0x3c
 80008ee:	2100      	movs	r1, #0
 80008f0:	4618      	mov	r0, r3
 80008f2:	f004 ff39 	bl	8005768 <memset>

	printf("ap_conn_func\r\n");
 80008f6:	482b      	ldr	r0, [pc, #172]	@ (80009a4 <ap_conn_func+0xd0>)
 80008f8:	f004 fe36 	bl	8005568 <puts>
  if(ssid == NULL || passwd == NULL)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d002      	beq.n	8000908 <ap_conn_func+0x34>
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d103      	bne.n	8000910 <ap_conn_func+0x3c>
  {
      printf("invalid command : ap_conn <ssid> <passwd>\r\n");
 8000908:	4827      	ldr	r0, [pc, #156]	@ (80009a8 <ap_conn_func+0xd4>)
 800090a:	f004 fe2d 	bl	8005568 <puts>
 800090e:	e045      	b.n	800099c <ap_conn_func+0xc8>
      return;
  }

  memset(at_cmd, 0x00, sizeof(at_cmd));
 8000910:	f107 0308 	add.w	r3, r7, #8
 8000914:	2240      	movs	r2, #64	@ 0x40
 8000916:	2100      	movs	r1, #0
 8000918:	4618      	mov	r0, r3
 800091a:	f004 ff25 	bl	8005768 <memset>
  if(esp_at_command((uint8_t *)"AT+CWMODE=1\r\n", (uint8_t *)response, &length, 6000) != 0)
 800091e:	f107 024a 	add.w	r2, r7, #74	@ 0x4a
 8000922:	f241 7370 	movw	r3, #6000	@ 0x1770
 8000926:	4921      	ldr	r1, [pc, #132]	@ (80009ac <ap_conn_func+0xd8>)
 8000928:	4821      	ldr	r0, [pc, #132]	@ (80009b0 <ap_conn_func+0xdc>)
 800092a:	f7ff fe39 	bl	80005a0 <esp_at_command>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d003      	beq.n	800093c <ap_conn_func+0x68>
      printf("Station mode fail\r\n");
 8000934:	481f      	ldr	r0, [pc, #124]	@ (80009b4 <ap_conn_func+0xe0>)
 8000936:	f004 fe17 	bl	8005568 <puts>
 800093a:	e012      	b.n	8000962 <ap_conn_func+0x8e>
  else
  {
      for(int i = 0 ; i < length ; i++)
 800093c:	2300      	movs	r3, #0
 800093e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000940:	e009      	b.n	8000956 <ap_conn_func+0x82>
          printf("%c", response[i]);
 8000942:	4a1a      	ldr	r2, [pc, #104]	@ (80009ac <ap_conn_func+0xd8>)
 8000944:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000946:	4413      	add	r3, r2
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	4618      	mov	r0, r3
 800094c:	f004 fdae 	bl	80054ac <putchar>
      for(int i = 0 ; i < length ; i++)
 8000950:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000952:	3301      	adds	r3, #1
 8000954:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000956:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800095a:	461a      	mov	r2, r3
 800095c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800095e:	4293      	cmp	r3, r2
 8000960:	dbef      	blt.n	8000942 <ap_conn_func+0x6e>
  }

  memset(at_cmd, 0x00, sizeof(at_cmd));
 8000962:	f107 0308 	add.w	r3, r7, #8
 8000966:	2240      	movs	r2, #64	@ 0x40
 8000968:	2100      	movs	r1, #0
 800096a:	4618      	mov	r0, r3
 800096c:	f004 fefc 	bl	8005768 <memset>
  sprintf(at_cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid,passwd);
 8000970:	f107 0008 	add.w	r0, r7, #8
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	687a      	ldr	r2, [r7, #4]
 8000978:	490f      	ldr	r1, [pc, #60]	@ (80009b8 <ap_conn_func+0xe4>)
 800097a:	f004 fdfd 	bl	8005578 <siprintf>
  if(esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 6000) != 0)
 800097e:	f107 024a 	add.w	r2, r7, #74	@ 0x4a
 8000982:	f107 0008 	add.w	r0, r7, #8
 8000986:	f241 7370 	movw	r3, #6000	@ 0x1770
 800098a:	4908      	ldr	r1, [pc, #32]	@ (80009ac <ap_conn_func+0xd8>)
 800098c:	f7ff fe08 	bl	80005a0 <esp_at_command>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d002      	beq.n	800099c <ap_conn_func+0xc8>
      printf("ap scan command fail\r\n");
 8000996:	4809      	ldr	r0, [pc, #36]	@ (80009bc <ap_conn_func+0xe8>)
 8000998:	f004 fde6 	bl	8005568 <puts>
  else
  {
//      for(int i = 0 ; i < length ; i++)
//          printf("%c", response[i]);
  }
}
 800099c:	3750      	adds	r7, #80	@ 0x50
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	08006aa8 	.word	0x08006aa8
 80009a8:	08006ab8 	.word	0x08006ab8
 80009ac:	200000b0 	.word	0x200000b0
 80009b0:	08006ae4 	.word	0x08006ae4
 80009b4:	08006af4 	.word	0x08006af4
 80009b8:	08006b08 	.word	0x08006b08
 80009bc:	08006a90 	.word	0x08006a90

080009c0 <HAL_UART_RxCpltCallback>:

    return 0;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]

    if(huart->Instance == USART6)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a23      	ldr	r2, [pc, #140]	@ (8000a5c <HAL_UART_RxCpltCallback+0x9c>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d117      	bne.n	8000a02 <HAL_UART_RxCpltCallback+0x42>
    {
        if(cb_data.length < MAX_ESP_RX_BUFFER)
 80009d2:	4b23      	ldr	r3, [pc, #140]	@ (8000a60 <HAL_UART_RxCpltCallback+0xa0>)
 80009d4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80009d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80009dc:	d20c      	bcs.n	80009f8 <HAL_UART_RxCpltCallback+0x38>
        {
            cb_data.buf[cb_data.length++] = data;
 80009de:	4b20      	ldr	r3, [pc, #128]	@ (8000a60 <HAL_UART_RxCpltCallback+0xa0>)
 80009e0:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80009e4:	1c5a      	adds	r2, r3, #1
 80009e6:	b291      	uxth	r1, r2
 80009e8:	4a1d      	ldr	r2, [pc, #116]	@ (8000a60 <HAL_UART_RxCpltCallback+0xa0>)
 80009ea:	f8a2 1400 	strh.w	r1, [r2, #1024]	@ 0x400
 80009ee:	461a      	mov	r2, r3
 80009f0:	4b1c      	ldr	r3, [pc, #112]	@ (8000a64 <HAL_UART_RxCpltCallback+0xa4>)
 80009f2:	7819      	ldrb	r1, [r3, #0]
 80009f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a60 <HAL_UART_RxCpltCallback+0xa0>)
 80009f6:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(huart, &data, 1);
 80009f8:	2201      	movs	r2, #1
 80009fa:	491a      	ldr	r1, [pc, #104]	@ (8000a64 <HAL_UART_RxCpltCallback+0xa4>)
 80009fc:	6878      	ldr	r0, [r7, #4]
 80009fe:	f002 f9f0 	bl	8002de2 <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART2)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4a18      	ldr	r2, [pc, #96]	@ (8000a68 <HAL_UART_RxCpltCallback+0xa8>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d122      	bne.n	8000a52 <HAL_UART_RxCpltCallback+0x92>
    {
    	static int i=0;
    	rx2Data[i] = cdata;
 8000a0c:	4b17      	ldr	r3, [pc, #92]	@ (8000a6c <HAL_UART_RxCpltCallback+0xac>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a17      	ldr	r2, [pc, #92]	@ (8000a70 <HAL_UART_RxCpltCallback+0xb0>)
 8000a12:	7811      	ldrb	r1, [r2, #0]
 8000a14:	4a17      	ldr	r2, [pc, #92]	@ (8000a74 <HAL_UART_RxCpltCallback+0xb4>)
 8000a16:	54d1      	strb	r1, [r2, r3]
    	if(rx2Data[i] == '\r')
 8000a18:	4b14      	ldr	r3, [pc, #80]	@ (8000a6c <HAL_UART_RxCpltCallback+0xac>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a15      	ldr	r2, [pc, #84]	@ (8000a74 <HAL_UART_RxCpltCallback+0xb4>)
 8000a1e:	5cd3      	ldrb	r3, [r2, r3]
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	2b0d      	cmp	r3, #13
 8000a24:	d10b      	bne.n	8000a3e <HAL_UART_RxCpltCallback+0x7e>
    	{
    		rx2Data[i] = '\0';
 8000a26:	4b11      	ldr	r3, [pc, #68]	@ (8000a6c <HAL_UART_RxCpltCallback+0xac>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a12      	ldr	r2, [pc, #72]	@ (8000a74 <HAL_UART_RxCpltCallback+0xb4>)
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 8000a30:	4b11      	ldr	r3, [pc, #68]	@ (8000a78 <HAL_UART_RxCpltCallback+0xb8>)
 8000a32:	2201      	movs	r2, #1
 8000a34:	701a      	strb	r2, [r3, #0]
    		i = 0;
 8000a36:	4b0d      	ldr	r3, [pc, #52]	@ (8000a6c <HAL_UART_RxCpltCallback+0xac>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	e004      	b.n	8000a48 <HAL_UART_RxCpltCallback+0x88>
    	}
    	else
    	{
    		i++;
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a6c <HAL_UART_RxCpltCallback+0xac>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	3301      	adds	r3, #1
 8000a44:	4a09      	ldr	r2, [pc, #36]	@ (8000a6c <HAL_UART_RxCpltCallback+0xac>)
 8000a46:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(huart, &cdata,1);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	4909      	ldr	r1, [pc, #36]	@ (8000a70 <HAL_UART_RxCpltCallback+0xb0>)
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f002 f9c8 	bl	8002de2 <HAL_UART_Receive_IT>
    }
}
 8000a52:	bf00      	nop
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	40011400 	.word	0x40011400
 8000a60:	200004e8 	.word	0x200004e8
 8000a64:	200004e7 	.word	0x200004e7
 8000a68:	40004400 	.word	0x40004400
 8000a6c:	200008ec 	.word	0x200008ec
 8000a70:	200004e6 	.word	0x200004e6
 8000a74:	200004b4 	.word	0x200004b4
 8000a78:	200004b0 	.word	0x200004b0

08000a7c <AiotClient_Init>:


void AiotClient_Init()
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
	printf("AiotClient Init\r\n");
 8000a80:	4807      	ldr	r0, [pc, #28]	@ (8000aa0 <AiotClient_Init+0x24>)
 8000a82:	f004 fd71 	bl	8005568 <puts>
	reset_func();
 8000a86:	f7ff ff0b 	bl	80008a0 <reset_func>
//	version_func();
	ap_conn_func(SSID,PASS);
 8000a8a:	4906      	ldr	r1, [pc, #24]	@ (8000aa4 <AiotClient_Init+0x28>)
 8000a8c:	4806      	ldr	r0, [pc, #24]	@ (8000aa8 <AiotClient_Init+0x2c>)
 8000a8e:	f7ff ff21 	bl	80008d4 <ap_conn_func>
//	start_esp_server();
//	ip_state_func();
	request_ip_addr(1);
 8000a92:	2001      	movs	r0, #1
 8000a94:	f7ff fe12 	bl	80006bc <request_ip_addr>
	esp_client_conn();
 8000a98:	f7ff fe8c 	bl	80007b4 <esp_client_conn>
//	ip_state_func();
}
 8000a9c:	bf00      	nop
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	08006edc 	.word	0x08006edc
 8000aa4:	08006ef0 	.word	0x08006ef0
 8000aa8:	08006e70 	.word	0x08006e70

08000aac <esp_send_data>:

void esp_send_data(char *data)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b094      	sub	sp, #80	@ 0x50
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
	printf("esp_send_data\r\n");
 8000ab4:	4817      	ldr	r0, [pc, #92]	@ (8000b14 <esp_send_data+0x68>)
 8000ab6:	f004 fd57 	bl	8005568 <puts>
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8000aba:	2300      	movs	r3, #0
 8000abc:	613b      	str	r3, [r7, #16]
 8000abe:	f107 0314 	add.w	r3, r7, #20
 8000ac2:	223c      	movs	r2, #60	@ 0x3c
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f004 fe4e 	bl	8005768 <memset>
  uint16_t length = 0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	81fb      	strh	r3, [r7, #14]
	sprintf(at_cmd,"AT+CIPSEND=%d\r\n",strlen(data));
 8000ad0:	6878      	ldr	r0, [r7, #4]
 8000ad2:	f7ff fb8f 	bl	80001f4 <strlen>
 8000ad6:	4602      	mov	r2, r0
 8000ad8:	f107 0310 	add.w	r3, r7, #16
 8000adc:	490e      	ldr	r1, [pc, #56]	@ (8000b18 <esp_send_data+0x6c>)
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f004 fd4a 	bl	8005578 <siprintf>
	if(esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 3000) == 0)
 8000ae4:	f107 020e 	add.w	r2, r7, #14
 8000ae8:	f107 0010 	add.w	r0, r7, #16
 8000aec:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8000af0:	490a      	ldr	r1, [pc, #40]	@ (8000b1c <esp_send_data+0x70>)
 8000af2:	f7ff fd55 	bl	80005a0 <esp_at_command>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d107      	bne.n	8000b0c <esp_send_data+0x60>
	{
			esp_at_command((uint8_t *)data,(uint8_t *)response, &length, 3000);
 8000afc:	f107 020e 	add.w	r2, r7, #14
 8000b00:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8000b04:	4905      	ldr	r1, [pc, #20]	@ (8000b1c <esp_send_data+0x70>)
 8000b06:	6878      	ldr	r0, [r7, #4]
 8000b08:	f7ff fd4a 	bl	80005a0 <esp_at_command>
	}
}
 8000b0c:	bf00      	nop
 8000b0e:	3750      	adds	r7, #80	@ 0x50
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	08006efc 	.word	0x08006efc
 8000b18:	08006f0c 	.word	0x08006f0c
 8000b1c:	200000b0 	.word	0x200000b0

08000b20 <drv_uart_init>:

//==================uart2=========================
int drv_uart_init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 8000b24:	4b14      	ldr	r3, [pc, #80]	@ (8000b78 <drv_uart_init+0x58>)
 8000b26:	4a15      	ldr	r2, [pc, #84]	@ (8000b7c <drv_uart_init+0x5c>)
 8000b28:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8000b2a:	4b13      	ldr	r3, [pc, #76]	@ (8000b78 <drv_uart_init+0x58>)
 8000b2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b30:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b32:	4b11      	ldr	r3, [pc, #68]	@ (8000b78 <drv_uart_init+0x58>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8000b38:	4b0f      	ldr	r3, [pc, #60]	@ (8000b78 <drv_uart_init+0x58>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8000b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b78 <drv_uart_init+0x58>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8000b44:	4b0c      	ldr	r3, [pc, #48]	@ (8000b78 <drv_uart_init+0x58>)
 8000b46:	220c      	movs	r2, #12
 8000b48:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b78 <drv_uart_init+0x58>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b50:	4b09      	ldr	r3, [pc, #36]	@ (8000b78 <drv_uart_init+0x58>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b56:	4808      	ldr	r0, [pc, #32]	@ (8000b78 <drv_uart_init+0x58>)
 8000b58:	f002 f868 	bl	8002c2c <HAL_UART_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d002      	beq.n	8000b68 <drv_uart_init+0x48>
        return -1;
 8000b62:	f04f 33ff 	mov.w	r3, #4294967295
 8000b66:	e005      	b.n	8000b74 <drv_uart_init+0x54>

    HAL_UART_Receive_IT(&huart2, &cdata,1);
 8000b68:	2201      	movs	r2, #1
 8000b6a:	4905      	ldr	r1, [pc, #20]	@ (8000b80 <drv_uart_init+0x60>)
 8000b6c:	4802      	ldr	r0, [pc, #8]	@ (8000b78 <drv_uart_init+0x58>)
 8000b6e:	f002 f938 	bl	8002de2 <HAL_UART_Receive_IT>
    return 0;
 8000b72:	2300      	movs	r3, #0
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	20000c6c 	.word	0x20000c6c
 8000b7c:	40004400 	.word	0x40004400
 8000b80:	200004e6 	.word	0x200004e6

08000b84 <__io_putchar>:
        return -1;

    return 0;
}
int __io_putchar(int ch)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
    if(HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
 8000b8c:	1d39      	adds	r1, r7, #4
 8000b8e:	230a      	movs	r3, #10
 8000b90:	2201      	movs	r2, #1
 8000b92:	4807      	ldr	r0, [pc, #28]	@ (8000bb0 <__io_putchar+0x2c>)
 8000b94:	f002 f89a 	bl	8002ccc <HAL_UART_Transmit>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d101      	bne.n	8000ba2 <__io_putchar+0x1e>
        return ch;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	e001      	b.n	8000ba6 <__io_putchar+0x22>
    return -1;
 8000ba2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	20000c6c 	.word	0x20000c6c

08000bb4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60f8      	str	r0, [r7, #12]
 8000bbc:	60b9      	str	r1, [r7, #8]
 8000bbe:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	4a07      	ldr	r2, [pc, #28]	@ (8000be0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000bc4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bc6:	68bb      	ldr	r3, [r7, #8]
 8000bc8:	4a06      	ldr	r2, [pc, #24]	@ (8000be4 <vApplicationGetIdleTaskMemory+0x30>)
 8000bca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2280      	movs	r2, #128	@ 0x80
 8000bd0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000bd2:	bf00      	nop
 8000bd4:	3714      	adds	r7, #20
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	20000980 	.word	0x20000980
 8000be4:	20000a20 	.word	0x20000a20

08000be8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000be8:	b5b0      	push	{r4, r5, r7, lr}
 8000bea:	b08e      	sub	sp, #56	@ 0x38
 8000bec:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of IR_Task */
  osThreadDef(IR_Task, IR_Task_Function, osPriorityNormal, 0, 128);
 8000bee:	4b14      	ldr	r3, [pc, #80]	@ (8000c40 <MX_FREERTOS_Init+0x58>)
 8000bf0:	f107 041c 	add.w	r4, r7, #28
 8000bf4:	461d      	mov	r5, r3
 8000bf6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bf8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bfa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bfe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  IR_TaskHandle = osThreadCreate(osThread(IR_Task), NULL);
 8000c02:	f107 031c 	add.w	r3, r7, #28
 8000c06:	2100      	movs	r1, #0
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f003 f884 	bl	8003d16 <osThreadCreate>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	4a0c      	ldr	r2, [pc, #48]	@ (8000c44 <MX_FREERTOS_Init+0x5c>)
 8000c12:	6013      	str	r3, [r2, #0]

  /* definition and creation of UART_Task */
  osThreadDef(UART_Task, UART_Task_Function, osPriorityNormal, 0, 128);
 8000c14:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <MX_FREERTOS_Init+0x60>)
 8000c16:	463c      	mov	r4, r7
 8000c18:	461d      	mov	r5, r3
 8000c1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c1e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c22:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UART_TaskHandle = osThreadCreate(osThread(UART_Task), NULL);
 8000c26:	463b      	mov	r3, r7
 8000c28:	2100      	movs	r1, #0
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f003 f873 	bl	8003d16 <osThreadCreate>
 8000c30:	4603      	mov	r3, r0
 8000c32:	4a06      	ldr	r2, [pc, #24]	@ (8000c4c <MX_FREERTOS_Init+0x64>)
 8000c34:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000c36:	bf00      	nop
 8000c38:	3738      	adds	r7, #56	@ 0x38
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bdb0      	pop	{r4, r5, r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	08006f24 	.word	0x08006f24
 8000c44:	20000938 	.word	0x20000938
 8000c48:	08006f4c 	.word	0x08006f4c
 8000c4c:	2000093c 	.word	0x2000093c

08000c50 <IR_Task_Function>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_IR_Task_Function */
void IR_Task_Function(void const * argument)
{
 8000c50:	b590      	push	{r4, r7, lr}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN IR_Task_Function */

  /* Infinite loop */
	for(;;)
	{
		for (int i = 0; i < NUM_IR_PINS; i++) {
 8000c58:	2300      	movs	r3, #0
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	e061      	b.n	8000d22 <IR_Task_Function+0xd2>
				sampleValues[i][sampleIndex[i]] = HAL_GPIO_ReadPin(IR_PORT, irPins[i]);
 8000c5e:	4a34      	ldr	r2, [pc, #208]	@ (8000d30 <IR_Task_Function+0xe0>)
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000c66:	4933      	ldr	r1, [pc, #204]	@ (8000d34 <IR_Task_Function+0xe4>)
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 8000c6e:	4611      	mov	r1, r2
 8000c70:	4831      	ldr	r0, [pc, #196]	@ (8000d38 <IR_Task_Function+0xe8>)
 8000c72:	f001 f86b 	bl	8001d4c <HAL_GPIO_ReadPin>
 8000c76:	4603      	mov	r3, r0
 8000c78:	4618      	mov	r0, r3
 8000c7a:	4930      	ldr	r1, [pc, #192]	@ (8000d3c <IR_Task_Function+0xec>)
 8000c7c:	68fa      	ldr	r2, [r7, #12]
 8000c7e:	4613      	mov	r3, r2
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	4413      	add	r3, r2
 8000c84:	440b      	add	r3, r1
 8000c86:	4423      	add	r3, r4
 8000c88:	4602      	mov	r2, r0
 8000c8a:	701a      	strb	r2, [r3, #0]
				sampleIndex[i] = (sampleIndex[i] + 1) % SAMPLE_COUNT;
 8000c8c:	4a29      	ldr	r2, [pc, #164]	@ (8000d34 <IR_Task_Function+0xe4>)
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c94:	1c59      	adds	r1, r3, #1
 8000c96:	4b2a      	ldr	r3, [pc, #168]	@ (8000d40 <IR_Task_Function+0xf0>)
 8000c98:	fb83 2301 	smull	r2, r3, r3, r1
 8000c9c:	105a      	asrs	r2, r3, #1
 8000c9e:	17cb      	asrs	r3, r1, #31
 8000ca0:	1ad2      	subs	r2, r2, r3
 8000ca2:	4613      	mov	r3, r2
 8000ca4:	009b      	lsls	r3, r3, #2
 8000ca6:	4413      	add	r3, r2
 8000ca8:	1aca      	subs	r2, r1, r3
 8000caa:	4922      	ldr	r1, [pc, #136]	@ (8000d34 <IR_Task_Function+0xe4>)
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				if (sampleIndex[i] == 0) {
 8000cb2:	4a20      	ldr	r2, [pc, #128]	@ (8000d34 <IR_Task_Function+0xe4>)
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d12e      	bne.n	8000d1c <IR_Task_Function+0xcc>
					GPIO_PinState majorityValue = majorityVote(sampleValues[i], SAMPLE_COUNT);
 8000cbe:	68fa      	ldr	r2, [r7, #12]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	4413      	add	r3, r2
 8000cc6:	4a1d      	ldr	r2, [pc, #116]	@ (8000d3c <IR_Task_Function+0xec>)
 8000cc8:	4413      	add	r3, r2
 8000cca:	2105      	movs	r1, #5
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f000 f88d 	bl	8000dec <majorityVote>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	72fb      	strb	r3, [r7, #11]
					previousIrValues[i] = currentIrValues[i];
 8000cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8000d44 <IR_Task_Function+0xf4>)
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	4413      	add	r3, r2
 8000cdc:	7819      	ldrb	r1, [r3, #0]
 8000cde:	4a1a      	ldr	r2, [pc, #104]	@ (8000d48 <IR_Task_Function+0xf8>)
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	460a      	mov	r2, r1
 8000ce6:	701a      	strb	r2, [r3, #0]
					currentIrValues[i] = majorityValue;
 8000ce8:	4a16      	ldr	r2, [pc, #88]	@ (8000d44 <IR_Task_Function+0xf4>)
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	4413      	add	r3, r2
 8000cee:	7afa      	ldrb	r2, [r7, #11]
 8000cf0:	701a      	strb	r2, [r3, #0]

					if (previousIrValues[i] == GPIO_PIN_RESET && currentIrValues[i] == GPIO_PIN_SET) {
 8000cf2:	4a15      	ldr	r2, [pc, #84]	@ (8000d48 <IR_Task_Function+0xf8>)
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	4413      	add	r3, r2
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d10e      	bne.n	8000d1c <IR_Task_Function+0xcc>
 8000cfe:	4a11      	ldr	r2, [pc, #68]	@ (8000d44 <IR_Task_Function+0xf4>)
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	4413      	add	r3, r2
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d108      	bne.n	8000d1c <IR_Task_Function+0xcc>
						HAL_GPIO_WritePin(MOTOR_PORT, motorPins[i], GPIO_PIN_RESET);
 8000d0a:	4a10      	ldr	r2, [pc, #64]	@ (8000d4c <IR_Task_Function+0xfc>)
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d12:	2200      	movs	r2, #0
 8000d14:	4619      	mov	r1, r3
 8000d16:	480e      	ldr	r0, [pc, #56]	@ (8000d50 <IR_Task_Function+0x100>)
 8000d18:	f001 f830 	bl	8001d7c <HAL_GPIO_WritePin>
		for (int i = 0; i < NUM_IR_PINS; i++) {
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	2b05      	cmp	r3, #5
 8000d26:	dd9a      	ble.n	8000c5e <IR_Task_Function+0xe>
					}
				}
			}
			//printf("IR1:%d IR2:%d IR3:%d IR4:%d IR5:%d IR6:%d \r\n", currentIrValues[0], currentIrValues[1], currentIrValues[2], currentIrValues[3], currentIrValues[4], currentIrValues[5]);  // printf ?��?�� ?��?��
			osDelay(50);
 8000d28:	2032      	movs	r0, #50	@ 0x32
 8000d2a:	f003 f840 	bl	8003dae <osDelay>
		for (int i = 0; i < NUM_IR_PINS; i++) {
 8000d2e:	e793      	b.n	8000c58 <IR_Task_Function+0x8>
 8000d30:	20000000 	.word	0x20000000
 8000d34:	20000920 	.word	0x20000920
 8000d38:	40020400 	.word	0x40020400
 8000d3c:	20000900 	.word	0x20000900
 8000d40:	66666667 	.word	0x66666667
 8000d44:	200008f0 	.word	0x200008f0
 8000d48:	200008f8 	.word	0x200008f8
 8000d4c:	2000000c 	.word	0x2000000c
 8000d50:	40020000 	.word	0x40020000

08000d54 <UART_Task_Function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_Task_Function */
void UART_Task_Function(void const * argument)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_Task_Function */

  /* Infinite loop */
  for(;;)
  {
  	printf("UART Task\r\n");
 8000d5c:	481c      	ldr	r0, [pc, #112]	@ (8000dd0 <UART_Task_Function+0x7c>)
 8000d5e:	f004 fc03 	bl	8005568 <puts>
  	if(strstr((char *)cb_data.buf,"+IPD") && cb_data.buf[cb_data.length-1] == '\n')
 8000d62:	491c      	ldr	r1, [pc, #112]	@ (8000dd4 <UART_Task_Function+0x80>)
 8000d64:	481c      	ldr	r0, [pc, #112]	@ (8000dd8 <UART_Task_Function+0x84>)
 8000d66:	f004 fd83 	bl	8005870 <strstr>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d01d      	beq.n	8000dac <UART_Task_Function+0x58>
 8000d70:	4b19      	ldr	r3, [pc, #100]	@ (8000dd8 <UART_Task_Function+0x84>)
 8000d72:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000d76:	3b01      	subs	r3, #1
 8000d78:	4a17      	ldr	r2, [pc, #92]	@ (8000dd8 <UART_Task_Function+0x84>)
 8000d7a:	5cd3      	ldrb	r3, [r2, r3]
 8000d7c:	2b0a      	cmp	r3, #10
 8000d7e:	d115      	bne.n	8000dac <UART_Task_Function+0x58>
		{
			strcpy(strBuff,strchr((char *)cb_data.buf,'['));
 8000d80:	215b      	movs	r1, #91	@ 0x5b
 8000d82:	4815      	ldr	r0, [pc, #84]	@ (8000dd8 <UART_Task_Function+0x84>)
 8000d84:	f004 fcf8 	bl	8005778 <strchr>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4813      	ldr	r0, [pc, #76]	@ (8000ddc <UART_Task_Function+0x88>)
 8000d8e:	f004 fe4e 	bl	8005a2e <strcpy>
			memset(cb_data.buf,0x0,sizeof(cb_data.buf));
 8000d92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d96:	2100      	movs	r1, #0
 8000d98:	480f      	ldr	r0, [pc, #60]	@ (8000dd8 <UART_Task_Function+0x84>)
 8000d9a:	f004 fce5 	bl	8005768 <memset>
			cb_data.length = 0;
 8000d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd8 <UART_Task_Function+0x84>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
			esp_event(strBuff);
 8000da6:	480d      	ldr	r0, [pc, #52]	@ (8000ddc <UART_Task_Function+0x88>)
 8000da8:	f000 f84c 	bl	8000e44 <esp_event>
		}
		if(rx2Flag)
 8000dac:	4b0c      	ldr	r3, [pc, #48]	@ (8000de0 <UART_Task_Function+0x8c>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d006      	beq.n	8000dc4 <UART_Task_Function+0x70>
		{
			printf("recv2 : %s\r\n",rx2Data);
 8000db6:	490b      	ldr	r1, [pc, #44]	@ (8000de4 <UART_Task_Function+0x90>)
 8000db8:	480b      	ldr	r0, [pc, #44]	@ (8000de8 <UART_Task_Function+0x94>)
 8000dba:	f004 fb65 	bl	8005488 <iprintf>
			rx2Flag =0;
 8000dbe:	4b08      	ldr	r3, [pc, #32]	@ (8000de0 <UART_Task_Function+0x8c>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	701a      	strb	r2, [r3, #0]
		}
    osDelay(1000);
 8000dc4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000dc8:	f002 fff1 	bl	8003dae <osDelay>
  	printf("UART Task\r\n");
 8000dcc:	e7c6      	b.n	8000d5c <UART_Task_Function+0x8>
 8000dce:	bf00      	nop
 8000dd0:	08006f68 	.word	0x08006f68
 8000dd4:	08006f74 	.word	0x08006f74
 8000dd8:	200004e8 	.word	0x200004e8
 8000ddc:	20000940 	.word	0x20000940
 8000de0:	200004b0 	.word	0x200004b0
 8000de4:	200004b4 	.word	0x200004b4
 8000de8:	08006f7c 	.word	0x08006f7c

08000dec <majorityVote>:
  /* USER CODE END UART_Task_Function */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
GPIO_PinState majorityVote(GPIO_PinState *samples, int count) {
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
  int highCount = 0;
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < count; i++) {
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	60bb      	str	r3, [r7, #8]
 8000dfe:	e00b      	b.n	8000e18 <majorityVote+0x2c>
    if (samples[i] == GPIO_PIN_SET) {
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	687a      	ldr	r2, [r7, #4]
 8000e04:	4413      	add	r3, r2
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d102      	bne.n	8000e12 <majorityVote+0x26>
      highCount++;
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < count; i++) {
 8000e12:	68bb      	ldr	r3, [r7, #8]
 8000e14:	3301      	adds	r3, #1
 8000e16:	60bb      	str	r3, [r7, #8]
 8000e18:	68ba      	ldr	r2, [r7, #8]
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	dbef      	blt.n	8000e00 <majorityVote+0x14>
    }
  }
  return (highCount > count / 2) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	0fda      	lsrs	r2, r3, #31
 8000e24:	4413      	add	r3, r2
 8000e26:	105b      	asrs	r3, r3, #1
 8000e28:	461a      	mov	r2, r3
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	bfcc      	ite	gt
 8000e30:	2301      	movgt	r3, #1
 8000e32:	2300      	movle	r3, #0
 8000e34:	b2db      	uxtb	r3, r3
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3714      	adds	r7, #20
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
	...

08000e44 <esp_event>:

void esp_event(char * recvBuf)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b09c      	sub	sp, #112	@ 0x70
 8000e48:	af02      	add	r7, sp, #8
 8000e4a:	6078      	str	r0, [r7, #4]
  int i=0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	667b      	str	r3, [r7, #100]	@ 0x64
  int motorNumber = 0;
 8000e50:	2300      	movs	r3, #0
 8000e52:	65fb      	str	r3, [r7, #92]	@ 0x5c
  char * pToken;
  char * pArray[ARR_CNT]={0};
 8000e54:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	605a      	str	r2, [r3, #4]
 8000e5e:	609a      	str	r2, [r3, #8]
 8000e60:	60da      	str	r2, [r3, #12]
 8000e62:	611a      	str	r2, [r3, #16]
  char sendBuf[MAX_UART_COMMAND_LEN]={0};
 8000e64:	2300      	movs	r3, #0
 8000e66:	60bb      	str	r3, [r7, #8]
 8000e68:	f107 030c 	add.w	r3, r7, #12
 8000e6c:	223c      	movs	r2, #60	@ 0x3c
 8000e6e:	2100      	movs	r1, #0
 8000e70:	4618      	mov	r0, r3
 8000e72:	f004 fc79 	bl	8005768 <memset>

	strBuff[strlen(recvBuf)-1] = '\0';	//'\n' cut
 8000e76:	6878      	ldr	r0, [r7, #4]
 8000e78:	f7ff f9bc 	bl	80001f4 <strlen>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	4a3d      	ldr	r2, [pc, #244]	@ (8000f78 <esp_event+0x134>)
 8000e82:	2100      	movs	r1, #0
 8000e84:	54d1      	strb	r1, [r2, r3]
	printf("\r\nDebug recv : %s\r\n",recvBuf);
 8000e86:	6879      	ldr	r1, [r7, #4]
 8000e88:	483c      	ldr	r0, [pc, #240]	@ (8000f7c <esp_event+0x138>)
 8000e8a:	f004 fafd 	bl	8005488 <iprintf>

  pToken = strtok(recvBuf,"[@]");
 8000e8e:	493c      	ldr	r1, [pc, #240]	@ (8000f80 <esp_event+0x13c>)
 8000e90:	6878      	ldr	r0, [r7, #4]
 8000e92:	f004 fc91 	bl	80057b8 <strtok>
 8000e96:	6638      	str	r0, [r7, #96]	@ 0x60
  while(pToken != NULL)
 8000e98:	e011      	b.n	8000ebe <esp_event+0x7a>
  {
    pArray[i] = pToken;
 8000e9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000e9c:	009b      	lsls	r3, r3, #2
 8000e9e:	3368      	adds	r3, #104	@ 0x68
 8000ea0:	443b      	add	r3, r7
 8000ea2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000ea4:	f843 2c20 	str.w	r2, [r3, #-32]
    if(++i >= ARR_CNT)
 8000ea8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000eaa:	3301      	adds	r3, #1
 8000eac:	667b      	str	r3, [r7, #100]	@ 0x64
 8000eae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000eb0:	2b04      	cmp	r3, #4
 8000eb2:	dc08      	bgt.n	8000ec6 <esp_event+0x82>
      break;
    pToken = strtok(NULL,"[@]");
 8000eb4:	4932      	ldr	r1, [pc, #200]	@ (8000f80 <esp_event+0x13c>)
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	f004 fc7e 	bl	80057b8 <strtok>
 8000ebc:	6638      	str	r0, [r7, #96]	@ 0x60
  while(pToken != NULL)
 8000ebe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d1ea      	bne.n	8000e9a <esp_event+0x56>
 8000ec4:	e000      	b.n	8000ec8 <esp_event+0x84>
      break;
 8000ec6:	bf00      	nop
  }

  if(!strcmp(pArray[1], "MOTOR")) {
 8000ec8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eca:	492e      	ldr	r1, [pc, #184]	@ (8000f84 <esp_event+0x140>)
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff f987 	bl	80001e0 <strcmp>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d128      	bne.n	8000f2a <esp_event+0xe6>
      motorNumber = atoi(pArray[2]);
 8000ed8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000eda:	4618      	mov	r0, r3
 8000edc:	f004 f98a 	bl	80051f4 <atoi>
 8000ee0:	65f8      	str	r0, [r7, #92]	@ 0x5c
      if(motorNumber >= 1 && motorNumber <= NUM_MOTOR_PINS) {
 8000ee2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	dd10      	ble.n	8000f0a <esp_event+0xc6>
 8000ee8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000eea:	2b06      	cmp	r3, #6
 8000eec:	dc0d      	bgt.n	8000f0a <esp_event+0xc6>
          HAL_GPIO_WritePin(MOTOR_PORT, motorPins[motorNumber - 1], GPIO_PIN_SET);
 8000eee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ef0:	3b01      	subs	r3, #1
 8000ef2:	4a25      	ldr	r2, [pc, #148]	@ (8000f88 <esp_event+0x144>)
 8000ef4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ef8:	2201      	movs	r2, #1
 8000efa:	4619      	mov	r1, r3
 8000efc:	4823      	ldr	r0, [pc, #140]	@ (8000f8c <esp_event+0x148>)
 8000efe:	f000 ff3d 	bl	8001d7c <HAL_GPIO_WritePin>
          printf("MOTOR %d ON\r\n",motorNumber);
 8000f02:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8000f04:	4822      	ldr	r0, [pc, #136]	@ (8000f90 <esp_event+0x14c>)
 8000f06:	f004 fabf 	bl	8005488 <iprintf>
      }
      sprintf(sendBuf, "[%s]%s@%s\n", pArray[0], pArray[1], pArray[2]);
 8000f0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000f0c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8000f0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000f10:	f107 0008 	add.w	r0, r7, #8
 8000f14:	9300      	str	r3, [sp, #0]
 8000f16:	460b      	mov	r3, r1
 8000f18:	491e      	ldr	r1, [pc, #120]	@ (8000f94 <esp_event+0x150>)
 8000f1a:	f004 fb2d 	bl	8005578 <siprintf>
      return;
  }
  else
      return;

  esp_send_data(sendBuf);
 8000f1e:	f107 0308 	add.w	r3, r7, #8
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff fdc2 	bl	8000aac <esp_send_data>
 8000f28:	e022      	b.n	8000f70 <esp_event+0x12c>
  else if(!strncmp(pArray[1]," New conn",8))
 8000f2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f2c:	2208      	movs	r2, #8
 8000f2e:	491a      	ldr	r1, [pc, #104]	@ (8000f98 <esp_event+0x154>)
 8000f30:	4618      	mov	r0, r3
 8000f32:	f004 fc2e 	bl	8005792 <strncmp>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d106      	bne.n	8000f4a <esp_event+0x106>
	   printf("Debug : %s, %s\r\n",pArray[0],pArray[1]);
 8000f3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f3e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000f40:	4619      	mov	r1, r3
 8000f42:	4816      	ldr	r0, [pc, #88]	@ (8000f9c <esp_event+0x158>)
 8000f44:	f004 faa0 	bl	8005488 <iprintf>
     return;
 8000f48:	e012      	b.n	8000f70 <esp_event+0x12c>
  else if(!strncmp(pArray[1]," Already log",8))
 8000f4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f4c:	2208      	movs	r2, #8
 8000f4e:	4914      	ldr	r1, [pc, #80]	@ (8000fa0 <esp_event+0x15c>)
 8000f50:	4618      	mov	r0, r3
 8000f52:	f004 fc1e 	bl	8005792 <strncmp>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d108      	bne.n	8000f6e <esp_event+0x12a>
 	    printf("Debug : %s, %s\r\n",pArray[0],pArray[1]);
 8000f5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f5e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000f60:	4619      	mov	r1, r3
 8000f62:	480e      	ldr	r0, [pc, #56]	@ (8000f9c <esp_event+0x158>)
 8000f64:	f004 fa90 	bl	8005488 <iprintf>
			esp_client_conn();
 8000f68:	f7ff fc24 	bl	80007b4 <esp_client_conn>
      return;
 8000f6c:	e000      	b.n	8000f70 <esp_event+0x12c>
      return;
 8000f6e:	bf00      	nop
  //printf("Debug send : %s\r\n",sendBuf);
}
 8000f70:	3768      	adds	r7, #104	@ 0x68
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	20000940 	.word	0x20000940
 8000f7c:	08006f8c 	.word	0x08006f8c
 8000f80:	08006fa0 	.word	0x08006fa0
 8000f84:	08006fa4 	.word	0x08006fa4
 8000f88:	2000000c 	.word	0x2000000c
 8000f8c:	40020000 	.word	0x40020000
 8000f90:	08006fac 	.word	0x08006fac
 8000f94:	08006fbc 	.word	0x08006fbc
 8000f98:	08006fc8 	.word	0x08006fc8
 8000f9c:	08006fd4 	.word	0x08006fd4
 8000fa0:	08006fe8 	.word	0x08006fe8

08000fa4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08a      	sub	sp, #40	@ 0x28
 8000fa8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000faa:	f107 0314 	add.w	r3, r7, #20
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	605a      	str	r2, [r3, #4]
 8000fb4:	609a      	str	r2, [r3, #8]
 8000fb6:	60da      	str	r2, [r3, #12]
 8000fb8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	4b2d      	ldr	r3, [pc, #180]	@ (8001074 <MX_GPIO_Init+0xd0>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc2:	4a2c      	ldr	r2, [pc, #176]	@ (8001074 <MX_GPIO_Init+0xd0>)
 8000fc4:	f043 0304 	orr.w	r3, r3, #4
 8000fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fca:	4b2a      	ldr	r3, [pc, #168]	@ (8001074 <MX_GPIO_Init+0xd0>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fce:	f003 0304 	and.w	r3, r3, #4
 8000fd2:	613b      	str	r3, [r7, #16]
 8000fd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	4b26      	ldr	r3, [pc, #152]	@ (8001074 <MX_GPIO_Init+0xd0>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	4a25      	ldr	r2, [pc, #148]	@ (8001074 <MX_GPIO_Init+0xd0>)
 8000fe0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe6:	4b23      	ldr	r3, [pc, #140]	@ (8001074 <MX_GPIO_Init+0xd0>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60bb      	str	r3, [r7, #8]
 8000ff6:	4b1f      	ldr	r3, [pc, #124]	@ (8001074 <MX_GPIO_Init+0xd0>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffa:	4a1e      	ldr	r2, [pc, #120]	@ (8001074 <MX_GPIO_Init+0xd0>)
 8000ffc:	f043 0301 	orr.w	r3, r3, #1
 8001000:	6313      	str	r3, [r2, #48]	@ 0x30
 8001002:	4b1c      	ldr	r3, [pc, #112]	@ (8001074 <MX_GPIO_Init+0xd0>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	4b18      	ldr	r3, [pc, #96]	@ (8001074 <MX_GPIO_Init+0xd0>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001016:	4a17      	ldr	r2, [pc, #92]	@ (8001074 <MX_GPIO_Init+0xd0>)
 8001018:	f043 0302 	orr.w	r3, r3, #2
 800101c:	6313      	str	r3, [r2, #48]	@ 0x30
 800101e:	4b15      	ldr	r3, [pc, #84]	@ (8001074 <MX_GPIO_Init+0xd0>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	f003 0302 	and.w	r3, r3, #2
 8001026:	607b      	str	r3, [r7, #4]
 8001028:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 800102a:	2200      	movs	r2, #0
 800102c:	21f3      	movs	r1, #243	@ 0xf3
 800102e:	4812      	ldr	r0, [pc, #72]	@ (8001078 <MX_GPIO_Init+0xd4>)
 8001030:	f000 fea4 	bl	8001d7c <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 PA4 PA5
                           PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8001034:	23f3      	movs	r3, #243	@ 0xf3
 8001036:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001038:	2301      	movs	r3, #1
 800103a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103c:	2300      	movs	r3, #0
 800103e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001040:	2300      	movs	r3, #0
 8001042:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	4619      	mov	r1, r3
 800104a:	480b      	ldr	r0, [pc, #44]	@ (8001078 <MX_GPIO_Init+0xd4>)
 800104c:	f000 fcfa 	bl	8001a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB13
                           PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_13
 8001050:	f24e 0307 	movw	r3, #57351	@ 0xe007
 8001054:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001056:	2300      	movs	r3, #0
 8001058:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800105e:	f107 0314 	add.w	r3, r7, #20
 8001062:	4619      	mov	r1, r3
 8001064:	4805      	ldr	r0, [pc, #20]	@ (800107c <MX_GPIO_Init+0xd8>)
 8001066:	f000 fced 	bl	8001a44 <HAL_GPIO_Init>

}
 800106a:	bf00      	nop
 800106c:	3728      	adds	r7, #40	@ 0x28
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40023800 	.word	0x40023800
 8001078:	40020000 	.word	0x40020000
 800107c:	40020400 	.word	0x40020400

08001080 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int ret = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800108a:	f000 fb01 	bl	8001690 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800108e:	f000 f821 	bl	80010d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001092:	f7ff ff87 	bl	8000fa4 <MX_GPIO_Init>
  //MX_USART2_UART_Init();
  //MX_USART6_UART_Init();
  /* USER CODE BEGIN 2 */
  ret |= drv_uart_init();
 8001096:	f7ff fd43 	bl	8000b20 <drv_uart_init>
 800109a:	4602      	mov	r2, r0
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	4313      	orrs	r3, r2
 80010a0:	607b      	str	r3, [r7, #4]
  ret |= drv_esp_init();
 80010a2:	f7ff fbc1 	bl	8000828 <drv_esp_init>
 80010a6:	4602      	mov	r2, r0
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4313      	orrs	r3, r2
 80010ac:	607b      	str	r3, [r7, #4]
  if(ret != 0) Error_Handler();
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <main+0x38>
 80010b4:	f000 f885 	bl	80011c2 <Error_Handler>
  printf("Start main() \r\n");
 80010b8:	4805      	ldr	r0, [pc, #20]	@ (80010d0 <main+0x50>)
 80010ba:	f004 fa55 	bl	8005568 <puts>
	AiotClient_Init();
 80010be:	f7ff fcdd 	bl	8000a7c <AiotClient_Init>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80010c2:	f7ff fd91 	bl	8000be8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80010c6:	f002 fe1f 	bl	8003d08 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010ca:	bf00      	nop
 80010cc:	e7fd      	b.n	80010ca <main+0x4a>
 80010ce:	bf00      	nop
 80010d0:	08006ff8 	.word	0x08006ff8

080010d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b094      	sub	sp, #80	@ 0x50
 80010d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010da:	f107 0320 	add.w	r3, r7, #32
 80010de:	2230      	movs	r2, #48	@ 0x30
 80010e0:	2100      	movs	r1, #0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f004 fb40 	bl	8005768 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e8:	f107 030c 	add.w	r3, r7, #12
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010f8:	2300      	movs	r3, #0
 80010fa:	60bb      	str	r3, [r7, #8]
 80010fc:	4b27      	ldr	r3, [pc, #156]	@ (800119c <SystemClock_Config+0xc8>)
 80010fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001100:	4a26      	ldr	r2, [pc, #152]	@ (800119c <SystemClock_Config+0xc8>)
 8001102:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001106:	6413      	str	r3, [r2, #64]	@ 0x40
 8001108:	4b24      	ldr	r3, [pc, #144]	@ (800119c <SystemClock_Config+0xc8>)
 800110a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800110c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001110:	60bb      	str	r3, [r7, #8]
 8001112:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001114:	2300      	movs	r3, #0
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	4b21      	ldr	r3, [pc, #132]	@ (80011a0 <SystemClock_Config+0xcc>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a20      	ldr	r2, [pc, #128]	@ (80011a0 <SystemClock_Config+0xcc>)
 800111e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001122:	6013      	str	r3, [r2, #0]
 8001124:	4b1e      	ldr	r3, [pc, #120]	@ (80011a0 <SystemClock_Config+0xcc>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800112c:	607b      	str	r3, [r7, #4]
 800112e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001130:	2301      	movs	r3, #1
 8001132:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001134:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001138:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800113a:	2302      	movs	r3, #2
 800113c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800113e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001142:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001144:	2304      	movs	r3, #4
 8001146:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001148:	2364      	movs	r3, #100	@ 0x64
 800114a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800114c:	2302      	movs	r3, #2
 800114e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001150:	2304      	movs	r3, #4
 8001152:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001154:	f107 0320 	add.w	r3, r7, #32
 8001158:	4618      	mov	r0, r3
 800115a:	f000 fe29 	bl	8001db0 <HAL_RCC_OscConfig>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001164:	f000 f82d 	bl	80011c2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001168:	230f      	movs	r3, #15
 800116a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800116c:	2302      	movs	r3, #2
 800116e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001174:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001178:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800117e:	f107 030c 	add.w	r3, r7, #12
 8001182:	2103      	movs	r1, #3
 8001184:	4618      	mov	r0, r3
 8001186:	f001 f88b 	bl	80022a0 <HAL_RCC_ClockConfig>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001190:	f000 f817 	bl	80011c2 <Error_Handler>
  }
}
 8001194:	bf00      	nop
 8001196:	3750      	adds	r7, #80	@ 0x50
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	40023800 	.word	0x40023800
 80011a0:	40007000 	.word	0x40007000

080011a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011b4:	d101      	bne.n	80011ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80011b6:	f000 fa8d 	bl	80016d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c2:	b480      	push	{r7}
 80011c4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011c6:	b672      	cpsid	i
}
 80011c8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011ca:	bf00      	nop
 80011cc:	e7fd      	b.n	80011ca <Error_Handler+0x8>
	...

080011d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	607b      	str	r3, [r7, #4]
 80011da:	4b12      	ldr	r3, [pc, #72]	@ (8001224 <HAL_MspInit+0x54>)
 80011dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011de:	4a11      	ldr	r2, [pc, #68]	@ (8001224 <HAL_MspInit+0x54>)
 80011e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80011e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001224 <HAL_MspInit+0x54>)
 80011e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011ee:	607b      	str	r3, [r7, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	603b      	str	r3, [r7, #0]
 80011f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001224 <HAL_MspInit+0x54>)
 80011f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001224 <HAL_MspInit+0x54>)
 80011fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001200:	6413      	str	r3, [r2, #64]	@ 0x40
 8001202:	4b08      	ldr	r3, [pc, #32]	@ (8001224 <HAL_MspInit+0x54>)
 8001204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001206:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800120a:	603b      	str	r3, [r7, #0]
 800120c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800120e:	2200      	movs	r2, #0
 8001210:	210f      	movs	r1, #15
 8001212:	f06f 0001 	mvn.w	r0, #1
 8001216:	f000 fb59 	bl	80018cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800121a:	bf00      	nop
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	40023800 	.word	0x40023800

08001228 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08e      	sub	sp, #56	@ 0x38
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001230:	2300      	movs	r3, #0
 8001232:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001234:	2300      	movs	r3, #0
 8001236:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001238:	2300      	movs	r3, #0
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	4b34      	ldr	r3, [pc, #208]	@ (8001310 <HAL_InitTick+0xe8>)
 800123e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001240:	4a33      	ldr	r2, [pc, #204]	@ (8001310 <HAL_InitTick+0xe8>)
 8001242:	f043 0301 	orr.w	r3, r3, #1
 8001246:	6413      	str	r3, [r2, #64]	@ 0x40
 8001248:	4b31      	ldr	r3, [pc, #196]	@ (8001310 <HAL_InitTick+0xe8>)
 800124a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124c:	f003 0301 	and.w	r3, r3, #1
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001254:	f107 0210 	add.w	r2, r7, #16
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	4611      	mov	r1, r2
 800125e:	4618      	mov	r0, r3
 8001260:	f001 fa3e 	bl	80026e0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001264:	6a3b      	ldr	r3, [r7, #32]
 8001266:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800126a:	2b00      	cmp	r3, #0
 800126c:	d103      	bne.n	8001276 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800126e:	f001 fa0f 	bl	8002690 <HAL_RCC_GetPCLK1Freq>
 8001272:	6378      	str	r0, [r7, #52]	@ 0x34
 8001274:	e004      	b.n	8001280 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001276:	f001 fa0b 	bl	8002690 <HAL_RCC_GetPCLK1Freq>
 800127a:	4603      	mov	r3, r0
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001282:	4a24      	ldr	r2, [pc, #144]	@ (8001314 <HAL_InitTick+0xec>)
 8001284:	fba2 2303 	umull	r2, r3, r2, r3
 8001288:	0c9b      	lsrs	r3, r3, #18
 800128a:	3b01      	subs	r3, #1
 800128c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800128e:	4b22      	ldr	r3, [pc, #136]	@ (8001318 <HAL_InitTick+0xf0>)
 8001290:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001294:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001296:	4b20      	ldr	r3, [pc, #128]	@ (8001318 <HAL_InitTick+0xf0>)
 8001298:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800129c:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800129e:	4a1e      	ldr	r2, [pc, #120]	@ (8001318 <HAL_InitTick+0xf0>)
 80012a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012a2:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80012a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001318 <HAL_InitTick+0xf0>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001318 <HAL_InitTick+0xf0>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012b0:	4b19      	ldr	r3, [pc, #100]	@ (8001318 <HAL_InitTick+0xf0>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80012b6:	4818      	ldr	r0, [pc, #96]	@ (8001318 <HAL_InitTick+0xf0>)
 80012b8:	f001 fa44 	bl	8002744 <HAL_TIM_Base_Init>
 80012bc:	4603      	mov	r3, r0
 80012be:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80012c2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d11b      	bne.n	8001302 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80012ca:	4813      	ldr	r0, [pc, #76]	@ (8001318 <HAL_InitTick+0xf0>)
 80012cc:	f001 fa94 	bl	80027f8 <HAL_TIM_Base_Start_IT>
 80012d0:	4603      	mov	r3, r0
 80012d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80012d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d111      	bne.n	8001302 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012de:	201c      	movs	r0, #28
 80012e0:	f000 fb10 	bl	8001904 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b0f      	cmp	r3, #15
 80012e8:	d808      	bhi.n	80012fc <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80012ea:	2200      	movs	r2, #0
 80012ec:	6879      	ldr	r1, [r7, #4]
 80012ee:	201c      	movs	r0, #28
 80012f0:	f000 faec 	bl	80018cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012f4:	4a09      	ldr	r2, [pc, #36]	@ (800131c <HAL_InitTick+0xf4>)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6013      	str	r3, [r2, #0]
 80012fa:	e002      	b.n	8001302 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001302:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001306:	4618      	mov	r0, r3
 8001308:	3738      	adds	r7, #56	@ 0x38
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40023800 	.word	0x40023800
 8001314:	431bde83 	.word	0x431bde83
 8001318:	20000c20 	.word	0x20000c20
 800131c:	2000001c 	.word	0x2000001c

08001320 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001324:	bf00      	nop
 8001326:	e7fd      	b.n	8001324 <NMI_Handler+0x4>

08001328 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800132c:	bf00      	nop
 800132e:	e7fd      	b.n	800132c <HardFault_Handler+0x4>

08001330 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001334:	bf00      	nop
 8001336:	e7fd      	b.n	8001334 <MemManage_Handler+0x4>

08001338 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800133c:	bf00      	nop
 800133e:	e7fd      	b.n	800133c <BusFault_Handler+0x4>

08001340 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <UsageFault_Handler+0x4>

08001348 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
	...

08001358 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800135c:	4802      	ldr	r0, [pc, #8]	@ (8001368 <TIM2_IRQHandler+0x10>)
 800135e:	f001 faad 	bl	80028bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000c20 	.word	0x20000c20

0800136c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001370:	4802      	ldr	r0, [pc, #8]	@ (800137c <USART6_IRQHandler+0x10>)
 8001372:	f001 fd5b 	bl	8002e2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	20000cb4 	.word	0x20000cb4

08001380 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  return 1;
 8001384:	2301      	movs	r3, #1
}
 8001386:	4618      	mov	r0, r3
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <_kill>:

int _kill(int pid, int sig)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800139a:	f004 fb1b 	bl	80059d4 <__errno>
 800139e:	4603      	mov	r3, r0
 80013a0:	2216      	movs	r2, #22
 80013a2:	601a      	str	r2, [r3, #0]
  return -1;
 80013a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <_exit>:

void _exit (int status)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013b8:	f04f 31ff 	mov.w	r1, #4294967295
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f7ff ffe7 	bl	8001390 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013c2:	bf00      	nop
 80013c4:	e7fd      	b.n	80013c2 <_exit+0x12>

080013c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b086      	sub	sp, #24
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	60f8      	str	r0, [r7, #12]
 80013ce:	60b9      	str	r1, [r7, #8]
 80013d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d2:	2300      	movs	r3, #0
 80013d4:	617b      	str	r3, [r7, #20]
 80013d6:	e00a      	b.n	80013ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013d8:	f3af 8000 	nop.w
 80013dc:	4601      	mov	r1, r0
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	1c5a      	adds	r2, r3, #1
 80013e2:	60ba      	str	r2, [r7, #8]
 80013e4:	b2ca      	uxtb	r2, r1
 80013e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	3301      	adds	r3, #1
 80013ec:	617b      	str	r3, [r7, #20]
 80013ee:	697a      	ldr	r2, [r7, #20]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	dbf0      	blt.n	80013d8 <_read+0x12>
  }

  return len;
 80013f6:	687b      	ldr	r3, [r7, #4]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3718      	adds	r7, #24
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800140c:	2300      	movs	r3, #0
 800140e:	617b      	str	r3, [r7, #20]
 8001410:	e009      	b.n	8001426 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	1c5a      	adds	r2, r3, #1
 8001416:	60ba      	str	r2, [r7, #8]
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff fbb2 	bl	8000b84 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	3301      	adds	r3, #1
 8001424:	617b      	str	r3, [r7, #20]
 8001426:	697a      	ldr	r2, [r7, #20]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	429a      	cmp	r2, r3
 800142c:	dbf1      	blt.n	8001412 <_write+0x12>
  }
  return len;
 800142e:	687b      	ldr	r3, [r7, #4]
}
 8001430:	4618      	mov	r0, r3
 8001432:	3718      	adds	r7, #24
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <_close>:

int _close(int file)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001440:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001444:	4618      	mov	r0, r3
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001460:	605a      	str	r2, [r3, #4]
  return 0;
 8001462:	2300      	movs	r3, #0
}
 8001464:	4618      	mov	r0, r3
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <_isatty>:

int _isatty(int file)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001478:	2301      	movs	r3, #1
}
 800147a:	4618      	mov	r0, r3
 800147c:	370c      	adds	r7, #12
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr

08001486 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001486:	b480      	push	{r7}
 8001488:	b085      	sub	sp, #20
 800148a:	af00      	add	r7, sp, #0
 800148c:	60f8      	str	r0, [r7, #12]
 800148e:	60b9      	str	r1, [r7, #8]
 8001490:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001492:	2300      	movs	r3, #0
}
 8001494:	4618      	mov	r0, r3
 8001496:	3714      	adds	r7, #20
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014a8:	4a14      	ldr	r2, [pc, #80]	@ (80014fc <_sbrk+0x5c>)
 80014aa:	4b15      	ldr	r3, [pc, #84]	@ (8001500 <_sbrk+0x60>)
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014b4:	4b13      	ldr	r3, [pc, #76]	@ (8001504 <_sbrk+0x64>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d102      	bne.n	80014c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014bc:	4b11      	ldr	r3, [pc, #68]	@ (8001504 <_sbrk+0x64>)
 80014be:	4a12      	ldr	r2, [pc, #72]	@ (8001508 <_sbrk+0x68>)
 80014c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014c2:	4b10      	ldr	r3, [pc, #64]	@ (8001504 <_sbrk+0x64>)
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4413      	add	r3, r2
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d207      	bcs.n	80014e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014d0:	f004 fa80 	bl	80059d4 <__errno>
 80014d4:	4603      	mov	r3, r0
 80014d6:	220c      	movs	r2, #12
 80014d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014da:	f04f 33ff 	mov.w	r3, #4294967295
 80014de:	e009      	b.n	80014f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014e0:	4b08      	ldr	r3, [pc, #32]	@ (8001504 <_sbrk+0x64>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014e6:	4b07      	ldr	r3, [pc, #28]	@ (8001504 <_sbrk+0x64>)
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4413      	add	r3, r2
 80014ee:	4a05      	ldr	r2, [pc, #20]	@ (8001504 <_sbrk+0x64>)
 80014f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014f2:	68fb      	ldr	r3, [r7, #12]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3718      	adds	r7, #24
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20020000 	.word	0x20020000
 8001500:	00000400 	.word	0x00000400
 8001504:	20000c68 	.word	0x20000c68
 8001508:	20004ba0 	.word	0x20004ba0

0800150c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001510:	4b06      	ldr	r3, [pc, #24]	@ (800152c <SystemInit+0x20>)
 8001512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001516:	4a05      	ldr	r2, [pc, #20]	@ (800152c <SystemInit+0x20>)
 8001518:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800151c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	e000ed00 	.word	0xe000ed00

08001530 <HAL_UART_MspInit>:
  /* USER CODE END USART6_Init 2 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b08c      	sub	sp, #48	@ 0x30
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001538:	f107 031c 	add.w	r3, r7, #28
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a36      	ldr	r2, [pc, #216]	@ (8001628 <HAL_UART_MspInit+0xf8>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d12c      	bne.n	80015ac <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	61bb      	str	r3, [r7, #24]
 8001556:	4b35      	ldr	r3, [pc, #212]	@ (800162c <HAL_UART_MspInit+0xfc>)
 8001558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155a:	4a34      	ldr	r2, [pc, #208]	@ (800162c <HAL_UART_MspInit+0xfc>)
 800155c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001560:	6413      	str	r3, [r2, #64]	@ 0x40
 8001562:	4b32      	ldr	r3, [pc, #200]	@ (800162c <HAL_UART_MspInit+0xfc>)
 8001564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800156a:	61bb      	str	r3, [r7, #24]
 800156c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	617b      	str	r3, [r7, #20]
 8001572:	4b2e      	ldr	r3, [pc, #184]	@ (800162c <HAL_UART_MspInit+0xfc>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	4a2d      	ldr	r2, [pc, #180]	@ (800162c <HAL_UART_MspInit+0xfc>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6313      	str	r3, [r2, #48]	@ 0x30
 800157e:	4b2b      	ldr	r3, [pc, #172]	@ (800162c <HAL_UART_MspInit+0xfc>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	617b      	str	r3, [r7, #20]
 8001588:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800158a:	230c      	movs	r3, #12
 800158c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158e:	2302      	movs	r3, #2
 8001590:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001596:	2303      	movs	r3, #3
 8001598:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800159a:	2307      	movs	r3, #7
 800159c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159e:	f107 031c 	add.w	r3, r7, #28
 80015a2:	4619      	mov	r1, r3
 80015a4:	4822      	ldr	r0, [pc, #136]	@ (8001630 <HAL_UART_MspInit+0x100>)
 80015a6:	f000 fa4d 	bl	8001a44 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80015aa:	e038      	b.n	800161e <HAL_UART_MspInit+0xee>
  else if(uartHandle->Instance==USART6)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a20      	ldr	r2, [pc, #128]	@ (8001634 <HAL_UART_MspInit+0x104>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d133      	bne.n	800161e <HAL_UART_MspInit+0xee>
    __HAL_RCC_USART6_CLK_ENABLE();
 80015b6:	2300      	movs	r3, #0
 80015b8:	613b      	str	r3, [r7, #16]
 80015ba:	4b1c      	ldr	r3, [pc, #112]	@ (800162c <HAL_UART_MspInit+0xfc>)
 80015bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015be:	4a1b      	ldr	r2, [pc, #108]	@ (800162c <HAL_UART_MspInit+0xfc>)
 80015c0:	f043 0320 	orr.w	r3, r3, #32
 80015c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80015c6:	4b19      	ldr	r3, [pc, #100]	@ (800162c <HAL_UART_MspInit+0xfc>)
 80015c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ca:	f003 0320 	and.w	r3, r3, #32
 80015ce:	613b      	str	r3, [r7, #16]
 80015d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	4b15      	ldr	r3, [pc, #84]	@ (800162c <HAL_UART_MspInit+0xfc>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	4a14      	ldr	r2, [pc, #80]	@ (800162c <HAL_UART_MspInit+0xfc>)
 80015dc:	f043 0304 	orr.w	r3, r3, #4
 80015e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e2:	4b12      	ldr	r3, [pc, #72]	@ (800162c <HAL_UART_MspInit+0xfc>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	f003 0304 	and.w	r3, r3, #4
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015ee:	23c0      	movs	r3, #192	@ 0xc0
 80015f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f2:	2302      	movs	r3, #2
 80015f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fa:	2303      	movs	r3, #3
 80015fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80015fe:	2308      	movs	r3, #8
 8001600:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001602:	f107 031c 	add.w	r3, r7, #28
 8001606:	4619      	mov	r1, r3
 8001608:	480b      	ldr	r0, [pc, #44]	@ (8001638 <HAL_UART_MspInit+0x108>)
 800160a:	f000 fa1b 	bl	8001a44 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	2105      	movs	r1, #5
 8001612:	2047      	movs	r0, #71	@ 0x47
 8001614:	f000 f95a 	bl	80018cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001618:	2047      	movs	r0, #71	@ 0x47
 800161a:	f000 f973 	bl	8001904 <HAL_NVIC_EnableIRQ>
}
 800161e:	bf00      	nop
 8001620:	3730      	adds	r7, #48	@ 0x30
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40004400 	.word	0x40004400
 800162c:	40023800 	.word	0x40023800
 8001630:	40020000 	.word	0x40020000
 8001634:	40011400 	.word	0x40011400
 8001638:	40020800 	.word	0x40020800

0800163c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800163c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001674 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001640:	f7ff ff64 	bl	800150c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001644:	480c      	ldr	r0, [pc, #48]	@ (8001678 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001646:	490d      	ldr	r1, [pc, #52]	@ (800167c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001648:	4a0d      	ldr	r2, [pc, #52]	@ (8001680 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800164a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800164c:	e002      	b.n	8001654 <LoopCopyDataInit>

0800164e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800164e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001650:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001652:	3304      	adds	r3, #4

08001654 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001654:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001656:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001658:	d3f9      	bcc.n	800164e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800165a:	4a0a      	ldr	r2, [pc, #40]	@ (8001684 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800165c:	4c0a      	ldr	r4, [pc, #40]	@ (8001688 <LoopFillZerobss+0x22>)
  movs r3, #0
 800165e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001660:	e001      	b.n	8001666 <LoopFillZerobss>

08001662 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001662:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001664:	3204      	adds	r2, #4

08001666 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001666:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001668:	d3fb      	bcc.n	8001662 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800166a:	f004 f9b9 	bl	80059e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800166e:	f7ff fd07 	bl	8001080 <main>
  bx  lr    
 8001672:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001674:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001678:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800167c:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001680:	0800721c 	.word	0x0800721c
  ldr r2, =_sbss
 8001684:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001688:	20004ba0 	.word	0x20004ba0

0800168c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800168c:	e7fe      	b.n	800168c <ADC_IRQHandler>
	...

08001690 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001694:	4b0e      	ldr	r3, [pc, #56]	@ (80016d0 <HAL_Init+0x40>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a0d      	ldr	r2, [pc, #52]	@ (80016d0 <HAL_Init+0x40>)
 800169a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800169e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016a0:	4b0b      	ldr	r3, [pc, #44]	@ (80016d0 <HAL_Init+0x40>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a0a      	ldr	r2, [pc, #40]	@ (80016d0 <HAL_Init+0x40>)
 80016a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016ac:	4b08      	ldr	r3, [pc, #32]	@ (80016d0 <HAL_Init+0x40>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a07      	ldr	r2, [pc, #28]	@ (80016d0 <HAL_Init+0x40>)
 80016b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016b8:	2003      	movs	r0, #3
 80016ba:	f000 f8fc 	bl	80018b6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016be:	200f      	movs	r0, #15
 80016c0:	f7ff fdb2 	bl	8001228 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016c4:	f7ff fd84 	bl	80011d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40023c00 	.word	0x40023c00

080016d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016d8:	4b06      	ldr	r3, [pc, #24]	@ (80016f4 <HAL_IncTick+0x20>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	461a      	mov	r2, r3
 80016de:	4b06      	ldr	r3, [pc, #24]	@ (80016f8 <HAL_IncTick+0x24>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4413      	add	r3, r2
 80016e4:	4a04      	ldr	r2, [pc, #16]	@ (80016f8 <HAL_IncTick+0x24>)
 80016e6:	6013      	str	r3, [r2, #0]
}
 80016e8:	bf00      	nop
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	20000020 	.word	0x20000020
 80016f8:	20000cfc 	.word	0x20000cfc

080016fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001700:	4b03      	ldr	r3, [pc, #12]	@ (8001710 <HAL_GetTick+0x14>)
 8001702:	681b      	ldr	r3, [r3, #0]
}
 8001704:	4618      	mov	r0, r3
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	20000cfc 	.word	0x20000cfc

08001714 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800171c:	f7ff ffee 	bl	80016fc <HAL_GetTick>
 8001720:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800172c:	d005      	beq.n	800173a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800172e:	4b0a      	ldr	r3, [pc, #40]	@ (8001758 <HAL_Delay+0x44>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	461a      	mov	r2, r3
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	4413      	add	r3, r2
 8001738:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800173a:	bf00      	nop
 800173c:	f7ff ffde 	bl	80016fc <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	68fa      	ldr	r2, [r7, #12]
 8001748:	429a      	cmp	r2, r3
 800174a:	d8f7      	bhi.n	800173c <HAL_Delay+0x28>
  {
  }
}
 800174c:	bf00      	nop
 800174e:	bf00      	nop
 8001750:	3710      	adds	r7, #16
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000020 	.word	0x20000020

0800175c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f003 0307 	and.w	r3, r3, #7
 800176a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800176c:	4b0c      	ldr	r3, [pc, #48]	@ (80017a0 <__NVIC_SetPriorityGrouping+0x44>)
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001772:	68ba      	ldr	r2, [r7, #8]
 8001774:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001778:	4013      	ands	r3, r2
 800177a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001784:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001788:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800178c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800178e:	4a04      	ldr	r2, [pc, #16]	@ (80017a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	60d3      	str	r3, [r2, #12]
}
 8001794:	bf00      	nop
 8001796:	3714      	adds	r7, #20
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017a8:	4b04      	ldr	r3, [pc, #16]	@ (80017bc <__NVIC_GetPriorityGrouping+0x18>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	0a1b      	lsrs	r3, r3, #8
 80017ae:	f003 0307 	and.w	r3, r3, #7
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	e000ed00 	.word	0xe000ed00

080017c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	db0b      	blt.n	80017ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	f003 021f 	and.w	r2, r3, #31
 80017d8:	4907      	ldr	r1, [pc, #28]	@ (80017f8 <__NVIC_EnableIRQ+0x38>)
 80017da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017de:	095b      	lsrs	r3, r3, #5
 80017e0:	2001      	movs	r0, #1
 80017e2:	fa00 f202 	lsl.w	r2, r0, r2
 80017e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	e000e100 	.word	0xe000e100

080017fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	6039      	str	r1, [r7, #0]
 8001806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180c:	2b00      	cmp	r3, #0
 800180e:	db0a      	blt.n	8001826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	b2da      	uxtb	r2, r3
 8001814:	490c      	ldr	r1, [pc, #48]	@ (8001848 <__NVIC_SetPriority+0x4c>)
 8001816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181a:	0112      	lsls	r2, r2, #4
 800181c:	b2d2      	uxtb	r2, r2
 800181e:	440b      	add	r3, r1
 8001820:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001824:	e00a      	b.n	800183c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4908      	ldr	r1, [pc, #32]	@ (800184c <__NVIC_SetPriority+0x50>)
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	f003 030f 	and.w	r3, r3, #15
 8001832:	3b04      	subs	r3, #4
 8001834:	0112      	lsls	r2, r2, #4
 8001836:	b2d2      	uxtb	r2, r2
 8001838:	440b      	add	r3, r1
 800183a:	761a      	strb	r2, [r3, #24]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	e000e100 	.word	0xe000e100
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001850:	b480      	push	{r7}
 8001852:	b089      	sub	sp, #36	@ 0x24
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	f1c3 0307 	rsb	r3, r3, #7
 800186a:	2b04      	cmp	r3, #4
 800186c:	bf28      	it	cs
 800186e:	2304      	movcs	r3, #4
 8001870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	3304      	adds	r3, #4
 8001876:	2b06      	cmp	r3, #6
 8001878:	d902      	bls.n	8001880 <NVIC_EncodePriority+0x30>
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3b03      	subs	r3, #3
 800187e:	e000      	b.n	8001882 <NVIC_EncodePriority+0x32>
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001884:	f04f 32ff 	mov.w	r2, #4294967295
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	43da      	mvns	r2, r3
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	401a      	ands	r2, r3
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001898:	f04f 31ff 	mov.w	r1, #4294967295
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	fa01 f303 	lsl.w	r3, r1, r3
 80018a2:	43d9      	mvns	r1, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a8:	4313      	orrs	r3, r2
         );
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3724      	adds	r7, #36	@ 0x24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b082      	sub	sp, #8
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f7ff ff4c 	bl	800175c <__NVIC_SetPriorityGrouping>
}
 80018c4:	bf00      	nop
 80018c6:	3708      	adds	r7, #8
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}

080018cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	607a      	str	r2, [r7, #4]
 80018d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018de:	f7ff ff61 	bl	80017a4 <__NVIC_GetPriorityGrouping>
 80018e2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	68b9      	ldr	r1, [r7, #8]
 80018e8:	6978      	ldr	r0, [r7, #20]
 80018ea:	f7ff ffb1 	bl	8001850 <NVIC_EncodePriority>
 80018ee:	4602      	mov	r2, r0
 80018f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018f4:	4611      	mov	r1, r2
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff ff80 	bl	80017fc <__NVIC_SetPriority>
}
 80018fc:	bf00      	nop
 80018fe:	3718      	adds	r7, #24
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800190e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff ff54 	bl	80017c0 <__NVIC_EnableIRQ>
}
 8001918:	bf00      	nop
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800192c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800192e:	f7ff fee5 	bl	80016fc <HAL_GetTick>
 8001932:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800193a:	b2db      	uxtb	r3, r3
 800193c:	2b02      	cmp	r3, #2
 800193e:	d008      	beq.n	8001952 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2280      	movs	r2, #128	@ 0x80
 8001944:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e052      	b.n	80019f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f022 0216 	bic.w	r2, r2, #22
 8001960:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	695a      	ldr	r2, [r3, #20]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001970:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001976:	2b00      	cmp	r3, #0
 8001978:	d103      	bne.n	8001982 <HAL_DMA_Abort+0x62>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800197e:	2b00      	cmp	r3, #0
 8001980:	d007      	beq.n	8001992 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f022 0208 	bic.w	r2, r2, #8
 8001990:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f022 0201 	bic.w	r2, r2, #1
 80019a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019a2:	e013      	b.n	80019cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019a4:	f7ff feaa 	bl	80016fc <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b05      	cmp	r3, #5
 80019b0:	d90c      	bls.n	80019cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2220      	movs	r2, #32
 80019b6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2203      	movs	r2, #3
 80019bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80019c8:	2303      	movs	r3, #3
 80019ca:	e015      	b.n	80019f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1e4      	bne.n	80019a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019de:	223f      	movs	r2, #63	@ 0x3f
 80019e0:	409a      	lsls	r2, r3
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2201      	movs	r2, #1
 80019ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2200      	movs	r2, #0
 80019f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3710      	adds	r7, #16
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d004      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2280      	movs	r2, #128	@ 0x80
 8001a18:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e00c      	b.n	8001a38 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2205      	movs	r2, #5
 8001a22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f022 0201 	bic.w	r2, r2, #1
 8001a34:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b089      	sub	sp, #36	@ 0x24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a52:	2300      	movs	r3, #0
 8001a54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a56:	2300      	movs	r3, #0
 8001a58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	61fb      	str	r3, [r7, #28]
 8001a5e:	e159      	b.n	8001d14 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a60:	2201      	movs	r2, #1
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	fa02 f303 	lsl.w	r3, r2, r3
 8001a68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	4013      	ands	r3, r2
 8001a72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	f040 8148 	bne.w	8001d0e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f003 0303 	and.w	r3, r3, #3
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d005      	beq.n	8001a96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d130      	bne.n	8001af8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	2203      	movs	r2, #3
 8001aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa6:	43db      	mvns	r3, r3
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	68da      	ldr	r2, [r3, #12]
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aba:	69ba      	ldr	r2, [r7, #24]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001acc:	2201      	movs	r2, #1
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	69ba      	ldr	r2, [r7, #24]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	091b      	lsrs	r3, r3, #4
 8001ae2:	f003 0201 	and.w	r2, r3, #1
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f003 0303 	and.w	r3, r3, #3
 8001b00:	2b03      	cmp	r3, #3
 8001b02:	d017      	beq.n	8001b34 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	2203      	movs	r2, #3
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	43db      	mvns	r3, r3
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	689a      	ldr	r2, [r3, #8]
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f003 0303 	and.w	r3, r3, #3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d123      	bne.n	8001b88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	08da      	lsrs	r2, r3, #3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	3208      	adds	r2, #8
 8001b48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	f003 0307 	and.w	r3, r3, #7
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	220f      	movs	r2, #15
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	43db      	mvns	r3, r3
 8001b5e:	69ba      	ldr	r2, [r7, #24]
 8001b60:	4013      	ands	r3, r2
 8001b62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	691a      	ldr	r2, [r3, #16]
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	f003 0307 	and.w	r3, r3, #7
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	08da      	lsrs	r2, r3, #3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	3208      	adds	r2, #8
 8001b82:	69b9      	ldr	r1, [r7, #24]
 8001b84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	2203      	movs	r2, #3
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f003 0203 	and.w	r2, r3, #3
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	f000 80a2 	beq.w	8001d0e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60fb      	str	r3, [r7, #12]
 8001bce:	4b57      	ldr	r3, [pc, #348]	@ (8001d2c <HAL_GPIO_Init+0x2e8>)
 8001bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bd2:	4a56      	ldr	r2, [pc, #344]	@ (8001d2c <HAL_GPIO_Init+0x2e8>)
 8001bd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bda:	4b54      	ldr	r3, [pc, #336]	@ (8001d2c <HAL_GPIO_Init+0x2e8>)
 8001bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001be2:	60fb      	str	r3, [r7, #12]
 8001be4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001be6:	4a52      	ldr	r2, [pc, #328]	@ (8001d30 <HAL_GPIO_Init+0x2ec>)
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	089b      	lsrs	r3, r3, #2
 8001bec:	3302      	adds	r3, #2
 8001bee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	f003 0303 	and.w	r3, r3, #3
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	220f      	movs	r2, #15
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43db      	mvns	r3, r3
 8001c04:	69ba      	ldr	r2, [r7, #24]
 8001c06:	4013      	ands	r3, r2
 8001c08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4a49      	ldr	r2, [pc, #292]	@ (8001d34 <HAL_GPIO_Init+0x2f0>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d019      	beq.n	8001c46 <HAL_GPIO_Init+0x202>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a48      	ldr	r2, [pc, #288]	@ (8001d38 <HAL_GPIO_Init+0x2f4>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d013      	beq.n	8001c42 <HAL_GPIO_Init+0x1fe>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a47      	ldr	r2, [pc, #284]	@ (8001d3c <HAL_GPIO_Init+0x2f8>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d00d      	beq.n	8001c3e <HAL_GPIO_Init+0x1fa>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a46      	ldr	r2, [pc, #280]	@ (8001d40 <HAL_GPIO_Init+0x2fc>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d007      	beq.n	8001c3a <HAL_GPIO_Init+0x1f6>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a45      	ldr	r2, [pc, #276]	@ (8001d44 <HAL_GPIO_Init+0x300>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d101      	bne.n	8001c36 <HAL_GPIO_Init+0x1f2>
 8001c32:	2304      	movs	r3, #4
 8001c34:	e008      	b.n	8001c48 <HAL_GPIO_Init+0x204>
 8001c36:	2307      	movs	r3, #7
 8001c38:	e006      	b.n	8001c48 <HAL_GPIO_Init+0x204>
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e004      	b.n	8001c48 <HAL_GPIO_Init+0x204>
 8001c3e:	2302      	movs	r3, #2
 8001c40:	e002      	b.n	8001c48 <HAL_GPIO_Init+0x204>
 8001c42:	2301      	movs	r3, #1
 8001c44:	e000      	b.n	8001c48 <HAL_GPIO_Init+0x204>
 8001c46:	2300      	movs	r3, #0
 8001c48:	69fa      	ldr	r2, [r7, #28]
 8001c4a:	f002 0203 	and.w	r2, r2, #3
 8001c4e:	0092      	lsls	r2, r2, #2
 8001c50:	4093      	lsls	r3, r2
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c58:	4935      	ldr	r1, [pc, #212]	@ (8001d30 <HAL_GPIO_Init+0x2ec>)
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	089b      	lsrs	r3, r3, #2
 8001c5e:	3302      	adds	r3, #2
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c66:	4b38      	ldr	r3, [pc, #224]	@ (8001d48 <HAL_GPIO_Init+0x304>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	43db      	mvns	r3, r3
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	4013      	ands	r3, r2
 8001c74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c8a:	4a2f      	ldr	r2, [pc, #188]	@ (8001d48 <HAL_GPIO_Init+0x304>)
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c90:	4b2d      	ldr	r3, [pc, #180]	@ (8001d48 <HAL_GPIO_Init+0x304>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cb4:	4a24      	ldr	r2, [pc, #144]	@ (8001d48 <HAL_GPIO_Init+0x304>)
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cba:	4b23      	ldr	r3, [pc, #140]	@ (8001d48 <HAL_GPIO_Init+0x304>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	43db      	mvns	r3, r3
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d003      	beq.n	8001cde <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001cd6:	69ba      	ldr	r2, [r7, #24]
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cde:	4a1a      	ldr	r2, [pc, #104]	@ (8001d48 <HAL_GPIO_Init+0x304>)
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ce4:	4b18      	ldr	r3, [pc, #96]	@ (8001d48 <HAL_GPIO_Init+0x304>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	43db      	mvns	r3, r3
 8001cee:	69ba      	ldr	r2, [r7, #24]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d003      	beq.n	8001d08 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d08:	4a0f      	ldr	r2, [pc, #60]	@ (8001d48 <HAL_GPIO_Init+0x304>)
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	3301      	adds	r3, #1
 8001d12:	61fb      	str	r3, [r7, #28]
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	2b0f      	cmp	r3, #15
 8001d18:	f67f aea2 	bls.w	8001a60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d1c:	bf00      	nop
 8001d1e:	bf00      	nop
 8001d20:	3724      	adds	r7, #36	@ 0x24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40013800 	.word	0x40013800
 8001d34:	40020000 	.word	0x40020000
 8001d38:	40020400 	.word	0x40020400
 8001d3c:	40020800 	.word	0x40020800
 8001d40:	40020c00 	.word	0x40020c00
 8001d44:	40021000 	.word	0x40021000
 8001d48:	40013c00 	.word	0x40013c00

08001d4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	460b      	mov	r3, r1
 8001d56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	691a      	ldr	r2, [r3, #16]
 8001d5c:	887b      	ldrh	r3, [r7, #2]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d002      	beq.n	8001d6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d64:	2301      	movs	r3, #1
 8001d66:	73fb      	strb	r3, [r7, #15]
 8001d68:	e001      	b.n	8001d6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3714      	adds	r7, #20
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	460b      	mov	r3, r1
 8001d86:	807b      	strh	r3, [r7, #2]
 8001d88:	4613      	mov	r3, r2
 8001d8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d8c:	787b      	ldrb	r3, [r7, #1]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d003      	beq.n	8001d9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d92:	887a      	ldrh	r2, [r7, #2]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d98:	e003      	b.n	8001da2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d9a:	887b      	ldrh	r3, [r7, #2]
 8001d9c:	041a      	lsls	r2, r3, #16
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	619a      	str	r2, [r3, #24]
}
 8001da2:	bf00      	nop
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
	...

08001db0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b086      	sub	sp, #24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d101      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e267      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d075      	beq.n	8001eba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001dce:	4b88      	ldr	r3, [pc, #544]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f003 030c 	and.w	r3, r3, #12
 8001dd6:	2b04      	cmp	r3, #4
 8001dd8:	d00c      	beq.n	8001df4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dda:	4b85      	ldr	r3, [pc, #532]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001de2:	2b08      	cmp	r3, #8
 8001de4:	d112      	bne.n	8001e0c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001de6:	4b82      	ldr	r3, [pc, #520]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001df2:	d10b      	bne.n	8001e0c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001df4:	4b7e      	ldr	r3, [pc, #504]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d05b      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x108>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d157      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e242      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e14:	d106      	bne.n	8001e24 <HAL_RCC_OscConfig+0x74>
 8001e16:	4b76      	ldr	r3, [pc, #472]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a75      	ldr	r2, [pc, #468]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001e1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e20:	6013      	str	r3, [r2, #0]
 8001e22:	e01d      	b.n	8001e60 <HAL_RCC_OscConfig+0xb0>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e2c:	d10c      	bne.n	8001e48 <HAL_RCC_OscConfig+0x98>
 8001e2e:	4b70      	ldr	r3, [pc, #448]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a6f      	ldr	r2, [pc, #444]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001e34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e38:	6013      	str	r3, [r2, #0]
 8001e3a:	4b6d      	ldr	r3, [pc, #436]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a6c      	ldr	r2, [pc, #432]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001e40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e44:	6013      	str	r3, [r2, #0]
 8001e46:	e00b      	b.n	8001e60 <HAL_RCC_OscConfig+0xb0>
 8001e48:	4b69      	ldr	r3, [pc, #420]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a68      	ldr	r2, [pc, #416]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001e4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e52:	6013      	str	r3, [r2, #0]
 8001e54:	4b66      	ldr	r3, [pc, #408]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a65      	ldr	r2, [pc, #404]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001e5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d013      	beq.n	8001e90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e68:	f7ff fc48 	bl	80016fc <HAL_GetTick>
 8001e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e6e:	e008      	b.n	8001e82 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e70:	f7ff fc44 	bl	80016fc <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	2b64      	cmp	r3, #100	@ 0x64
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e207      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e82:	4b5b      	ldr	r3, [pc, #364]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d0f0      	beq.n	8001e70 <HAL_RCC_OscConfig+0xc0>
 8001e8e:	e014      	b.n	8001eba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e90:	f7ff fc34 	bl	80016fc <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e96:	e008      	b.n	8001eaa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e98:	f7ff fc30 	bl	80016fc <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	2b64      	cmp	r3, #100	@ 0x64
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e1f3      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eaa:	4b51      	ldr	r3, [pc, #324]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d1f0      	bne.n	8001e98 <HAL_RCC_OscConfig+0xe8>
 8001eb6:	e000      	b.n	8001eba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d063      	beq.n	8001f8e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001ec6:	4b4a      	ldr	r3, [pc, #296]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 030c 	and.w	r3, r3, #12
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d00b      	beq.n	8001eea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ed2:	4b47      	ldr	r3, [pc, #284]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001eda:	2b08      	cmp	r3, #8
 8001edc:	d11c      	bne.n	8001f18 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ede:	4b44      	ldr	r3, [pc, #272]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d116      	bne.n	8001f18 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eea:	4b41      	ldr	r3, [pc, #260]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d005      	beq.n	8001f02 <HAL_RCC_OscConfig+0x152>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d001      	beq.n	8001f02 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e1c7      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f02:	4b3b      	ldr	r3, [pc, #236]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	00db      	lsls	r3, r3, #3
 8001f10:	4937      	ldr	r1, [pc, #220]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001f12:	4313      	orrs	r3, r2
 8001f14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f16:	e03a      	b.n	8001f8e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d020      	beq.n	8001f62 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f20:	4b34      	ldr	r3, [pc, #208]	@ (8001ff4 <HAL_RCC_OscConfig+0x244>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f26:	f7ff fbe9 	bl	80016fc <HAL_GetTick>
 8001f2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f2e:	f7ff fbe5 	bl	80016fc <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e1a8      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f40:	4b2b      	ldr	r3, [pc, #172]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d0f0      	beq.n	8001f2e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f4c:	4b28      	ldr	r3, [pc, #160]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	00db      	lsls	r3, r3, #3
 8001f5a:	4925      	ldr	r1, [pc, #148]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	600b      	str	r3, [r1, #0]
 8001f60:	e015      	b.n	8001f8e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f62:	4b24      	ldr	r3, [pc, #144]	@ (8001ff4 <HAL_RCC_OscConfig+0x244>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f68:	f7ff fbc8 	bl	80016fc <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f6e:	e008      	b.n	8001f82 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f70:	f7ff fbc4 	bl	80016fc <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e187      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f82:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1f0      	bne.n	8001f70 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 0308 	and.w	r3, r3, #8
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d036      	beq.n	8002008 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d016      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fa2:	4b15      	ldr	r3, [pc, #84]	@ (8001ff8 <HAL_RCC_OscConfig+0x248>)
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fa8:	f7ff fba8 	bl	80016fc <HAL_GetTick>
 8001fac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fae:	e008      	b.n	8001fc2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fb0:	f7ff fba4 	bl	80016fc <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e167      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff0 <HAL_RCC_OscConfig+0x240>)
 8001fc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d0f0      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x200>
 8001fce:	e01b      	b.n	8002008 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fd0:	4b09      	ldr	r3, [pc, #36]	@ (8001ff8 <HAL_RCC_OscConfig+0x248>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fd6:	f7ff fb91 	bl	80016fc <HAL_GetTick>
 8001fda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fdc:	e00e      	b.n	8001ffc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fde:	f7ff fb8d 	bl	80016fc <HAL_GetTick>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d907      	bls.n	8001ffc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001fec:	2303      	movs	r3, #3
 8001fee:	e150      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
 8001ff0:	40023800 	.word	0x40023800
 8001ff4:	42470000 	.word	0x42470000
 8001ff8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ffc:	4b88      	ldr	r3, [pc, #544]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 8001ffe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002000:	f003 0302 	and.w	r3, r3, #2
 8002004:	2b00      	cmp	r3, #0
 8002006:	d1ea      	bne.n	8001fde <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	2b00      	cmp	r3, #0
 8002012:	f000 8097 	beq.w	8002144 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002016:	2300      	movs	r3, #0
 8002018:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800201a:	4b81      	ldr	r3, [pc, #516]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 800201c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d10f      	bne.n	8002046 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	60bb      	str	r3, [r7, #8]
 800202a:	4b7d      	ldr	r3, [pc, #500]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202e:	4a7c      	ldr	r2, [pc, #496]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 8002030:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002034:	6413      	str	r3, [r2, #64]	@ 0x40
 8002036:	4b7a      	ldr	r3, [pc, #488]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 8002038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800203e:	60bb      	str	r3, [r7, #8]
 8002040:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002042:	2301      	movs	r3, #1
 8002044:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002046:	4b77      	ldr	r3, [pc, #476]	@ (8002224 <HAL_RCC_OscConfig+0x474>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800204e:	2b00      	cmp	r3, #0
 8002050:	d118      	bne.n	8002084 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002052:	4b74      	ldr	r3, [pc, #464]	@ (8002224 <HAL_RCC_OscConfig+0x474>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a73      	ldr	r2, [pc, #460]	@ (8002224 <HAL_RCC_OscConfig+0x474>)
 8002058:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800205c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800205e:	f7ff fb4d 	bl	80016fc <HAL_GetTick>
 8002062:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002066:	f7ff fb49 	bl	80016fc <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e10c      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002078:	4b6a      	ldr	r3, [pc, #424]	@ (8002224 <HAL_RCC_OscConfig+0x474>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0f0      	beq.n	8002066 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d106      	bne.n	800209a <HAL_RCC_OscConfig+0x2ea>
 800208c:	4b64      	ldr	r3, [pc, #400]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 800208e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002090:	4a63      	ldr	r2, [pc, #396]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 8002092:	f043 0301 	orr.w	r3, r3, #1
 8002096:	6713      	str	r3, [r2, #112]	@ 0x70
 8002098:	e01c      	b.n	80020d4 <HAL_RCC_OscConfig+0x324>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	2b05      	cmp	r3, #5
 80020a0:	d10c      	bne.n	80020bc <HAL_RCC_OscConfig+0x30c>
 80020a2:	4b5f      	ldr	r3, [pc, #380]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 80020a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020a6:	4a5e      	ldr	r2, [pc, #376]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 80020a8:	f043 0304 	orr.w	r3, r3, #4
 80020ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80020ae:	4b5c      	ldr	r3, [pc, #368]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 80020b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020b2:	4a5b      	ldr	r2, [pc, #364]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80020ba:	e00b      	b.n	80020d4 <HAL_RCC_OscConfig+0x324>
 80020bc:	4b58      	ldr	r3, [pc, #352]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 80020be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020c0:	4a57      	ldr	r2, [pc, #348]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 80020c2:	f023 0301 	bic.w	r3, r3, #1
 80020c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80020c8:	4b55      	ldr	r3, [pc, #340]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 80020ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020cc:	4a54      	ldr	r2, [pc, #336]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 80020ce:	f023 0304 	bic.w	r3, r3, #4
 80020d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d015      	beq.n	8002108 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020dc:	f7ff fb0e 	bl	80016fc <HAL_GetTick>
 80020e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020e2:	e00a      	b.n	80020fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020e4:	f7ff fb0a 	bl	80016fc <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e0cb      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020fa:	4b49      	ldr	r3, [pc, #292]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 80020fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	2b00      	cmp	r3, #0
 8002104:	d0ee      	beq.n	80020e4 <HAL_RCC_OscConfig+0x334>
 8002106:	e014      	b.n	8002132 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002108:	f7ff faf8 	bl	80016fc <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800210e:	e00a      	b.n	8002126 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002110:	f7ff faf4 	bl	80016fc <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800211e:	4293      	cmp	r3, r2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e0b5      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002126:	4b3e      	ldr	r3, [pc, #248]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 8002128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b00      	cmp	r3, #0
 8002130:	d1ee      	bne.n	8002110 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002132:	7dfb      	ldrb	r3, [r7, #23]
 8002134:	2b01      	cmp	r3, #1
 8002136:	d105      	bne.n	8002144 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002138:	4b39      	ldr	r3, [pc, #228]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 800213a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213c:	4a38      	ldr	r2, [pc, #224]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 800213e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002142:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	2b00      	cmp	r3, #0
 800214a:	f000 80a1 	beq.w	8002290 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800214e:	4b34      	ldr	r3, [pc, #208]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f003 030c 	and.w	r3, r3, #12
 8002156:	2b08      	cmp	r3, #8
 8002158:	d05c      	beq.n	8002214 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	2b02      	cmp	r3, #2
 8002160:	d141      	bne.n	80021e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002162:	4b31      	ldr	r3, [pc, #196]	@ (8002228 <HAL_RCC_OscConfig+0x478>)
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002168:	f7ff fac8 	bl	80016fc <HAL_GetTick>
 800216c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002170:	f7ff fac4 	bl	80016fc <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b02      	cmp	r3, #2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e087      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002182:	4b27      	ldr	r3, [pc, #156]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d1f0      	bne.n	8002170 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	69da      	ldr	r2, [r3, #28]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a1b      	ldr	r3, [r3, #32]
 8002196:	431a      	orrs	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800219c:	019b      	lsls	r3, r3, #6
 800219e:	431a      	orrs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a4:	085b      	lsrs	r3, r3, #1
 80021a6:	3b01      	subs	r3, #1
 80021a8:	041b      	lsls	r3, r3, #16
 80021aa:	431a      	orrs	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b0:	061b      	lsls	r3, r3, #24
 80021b2:	491b      	ldr	r1, [pc, #108]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002228 <HAL_RCC_OscConfig+0x478>)
 80021ba:	2201      	movs	r2, #1
 80021bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021be:	f7ff fa9d 	bl	80016fc <HAL_GetTick>
 80021c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021c4:	e008      	b.n	80021d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021c6:	f7ff fa99 	bl	80016fc <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e05c      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021d8:	4b11      	ldr	r3, [pc, #68]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0f0      	beq.n	80021c6 <HAL_RCC_OscConfig+0x416>
 80021e4:	e054      	b.n	8002290 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021e6:	4b10      	ldr	r3, [pc, #64]	@ (8002228 <HAL_RCC_OscConfig+0x478>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ec:	f7ff fa86 	bl	80016fc <HAL_GetTick>
 80021f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021f2:	e008      	b.n	8002206 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f4:	f7ff fa82 	bl	80016fc <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e045      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002206:	4b06      	ldr	r3, [pc, #24]	@ (8002220 <HAL_RCC_OscConfig+0x470>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d1f0      	bne.n	80021f4 <HAL_RCC_OscConfig+0x444>
 8002212:	e03d      	b.n	8002290 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	2b01      	cmp	r3, #1
 800221a:	d107      	bne.n	800222c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e038      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
 8002220:	40023800 	.word	0x40023800
 8002224:	40007000 	.word	0x40007000
 8002228:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800222c:	4b1b      	ldr	r3, [pc, #108]	@ (800229c <HAL_RCC_OscConfig+0x4ec>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	699b      	ldr	r3, [r3, #24]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d028      	beq.n	800228c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002244:	429a      	cmp	r2, r3
 8002246:	d121      	bne.n	800228c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002252:	429a      	cmp	r2, r3
 8002254:	d11a      	bne.n	800228c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800225c:	4013      	ands	r3, r2
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002262:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002264:	4293      	cmp	r3, r2
 8002266:	d111      	bne.n	800228c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002272:	085b      	lsrs	r3, r3, #1
 8002274:	3b01      	subs	r3, #1
 8002276:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002278:	429a      	cmp	r2, r3
 800227a:	d107      	bne.n	800228c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002286:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002288:	429a      	cmp	r2, r3
 800228a:	d001      	beq.n	8002290 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e000      	b.n	8002292 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40023800 	.word	0x40023800

080022a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e0cc      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022b4:	4b68      	ldr	r3, [pc, #416]	@ (8002458 <HAL_RCC_ClockConfig+0x1b8>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0307 	and.w	r3, r3, #7
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d90c      	bls.n	80022dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022c2:	4b65      	ldr	r3, [pc, #404]	@ (8002458 <HAL_RCC_ClockConfig+0x1b8>)
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	b2d2      	uxtb	r2, r2
 80022c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ca:	4b63      	ldr	r3, [pc, #396]	@ (8002458 <HAL_RCC_ClockConfig+0x1b8>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	683a      	ldr	r2, [r7, #0]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d001      	beq.n	80022dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e0b8      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d020      	beq.n	800232a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0304 	and.w	r3, r3, #4
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d005      	beq.n	8002300 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022f4:	4b59      	ldr	r3, [pc, #356]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	4a58      	ldr	r2, [pc, #352]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 80022fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80022fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0308 	and.w	r3, r3, #8
 8002308:	2b00      	cmp	r3, #0
 800230a:	d005      	beq.n	8002318 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800230c:	4b53      	ldr	r3, [pc, #332]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	4a52      	ldr	r2, [pc, #328]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002312:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002316:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002318:	4b50      	ldr	r3, [pc, #320]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	494d      	ldr	r1, [pc, #308]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002326:	4313      	orrs	r3, r2
 8002328:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	2b00      	cmp	r3, #0
 8002334:	d044      	beq.n	80023c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d107      	bne.n	800234e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800233e:	4b47      	ldr	r3, [pc, #284]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d119      	bne.n	800237e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e07f      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	2b02      	cmp	r3, #2
 8002354:	d003      	beq.n	800235e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800235a:	2b03      	cmp	r3, #3
 800235c:	d107      	bne.n	800236e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800235e:	4b3f      	ldr	r3, [pc, #252]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d109      	bne.n	800237e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e06f      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800236e:	4b3b      	ldr	r3, [pc, #236]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e067      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800237e:	4b37      	ldr	r3, [pc, #220]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f023 0203 	bic.w	r2, r3, #3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	4934      	ldr	r1, [pc, #208]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 800238c:	4313      	orrs	r3, r2
 800238e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002390:	f7ff f9b4 	bl	80016fc <HAL_GetTick>
 8002394:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002396:	e00a      	b.n	80023ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002398:	f7ff f9b0 	bl	80016fc <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e04f      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ae:	4b2b      	ldr	r3, [pc, #172]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f003 020c 	and.w	r2, r3, #12
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	429a      	cmp	r2, r3
 80023be:	d1eb      	bne.n	8002398 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023c0:	4b25      	ldr	r3, [pc, #148]	@ (8002458 <HAL_RCC_ClockConfig+0x1b8>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0307 	and.w	r3, r3, #7
 80023c8:	683a      	ldr	r2, [r7, #0]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d20c      	bcs.n	80023e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ce:	4b22      	ldr	r3, [pc, #136]	@ (8002458 <HAL_RCC_ClockConfig+0x1b8>)
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d6:	4b20      	ldr	r3, [pc, #128]	@ (8002458 <HAL_RCC_ClockConfig+0x1b8>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0307 	and.w	r3, r3, #7
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d001      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e032      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0304 	and.w	r3, r3, #4
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d008      	beq.n	8002406 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023f4:	4b19      	ldr	r3, [pc, #100]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	4916      	ldr	r1, [pc, #88]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002402:	4313      	orrs	r3, r2
 8002404:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0308 	and.w	r3, r3, #8
 800240e:	2b00      	cmp	r3, #0
 8002410:	d009      	beq.n	8002426 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002412:	4b12      	ldr	r3, [pc, #72]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	490e      	ldr	r1, [pc, #56]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002422:	4313      	orrs	r3, r2
 8002424:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002426:	f000 f821 	bl	800246c <HAL_RCC_GetSysClockFreq>
 800242a:	4602      	mov	r2, r0
 800242c:	4b0b      	ldr	r3, [pc, #44]	@ (800245c <HAL_RCC_ClockConfig+0x1bc>)
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	091b      	lsrs	r3, r3, #4
 8002432:	f003 030f 	and.w	r3, r3, #15
 8002436:	490a      	ldr	r1, [pc, #40]	@ (8002460 <HAL_RCC_ClockConfig+0x1c0>)
 8002438:	5ccb      	ldrb	r3, [r1, r3]
 800243a:	fa22 f303 	lsr.w	r3, r2, r3
 800243e:	4a09      	ldr	r2, [pc, #36]	@ (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 8002440:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002442:	4b09      	ldr	r3, [pc, #36]	@ (8002468 <HAL_RCC_ClockConfig+0x1c8>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4618      	mov	r0, r3
 8002448:	f7fe feee 	bl	8001228 <HAL_InitTick>

  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40023c00 	.word	0x40023c00
 800245c:	40023800 	.word	0x40023800
 8002460:	08007010 	.word	0x08007010
 8002464:	20000018 	.word	0x20000018
 8002468:	2000001c 	.word	0x2000001c

0800246c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800246c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002470:	b094      	sub	sp, #80	@ 0x50
 8002472:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002474:	2300      	movs	r3, #0
 8002476:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002478:	2300      	movs	r3, #0
 800247a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800247c:	2300      	movs	r3, #0
 800247e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002480:	2300      	movs	r3, #0
 8002482:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002484:	4b79      	ldr	r3, [pc, #484]	@ (800266c <HAL_RCC_GetSysClockFreq+0x200>)
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f003 030c 	and.w	r3, r3, #12
 800248c:	2b08      	cmp	r3, #8
 800248e:	d00d      	beq.n	80024ac <HAL_RCC_GetSysClockFreq+0x40>
 8002490:	2b08      	cmp	r3, #8
 8002492:	f200 80e1 	bhi.w	8002658 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002496:	2b00      	cmp	r3, #0
 8002498:	d002      	beq.n	80024a0 <HAL_RCC_GetSysClockFreq+0x34>
 800249a:	2b04      	cmp	r3, #4
 800249c:	d003      	beq.n	80024a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800249e:	e0db      	b.n	8002658 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024a0:	4b73      	ldr	r3, [pc, #460]	@ (8002670 <HAL_RCC_GetSysClockFreq+0x204>)
 80024a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024a4:	e0db      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024a6:	4b73      	ldr	r3, [pc, #460]	@ (8002674 <HAL_RCC_GetSysClockFreq+0x208>)
 80024a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024aa:	e0d8      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024ac:	4b6f      	ldr	r3, [pc, #444]	@ (800266c <HAL_RCC_GetSysClockFreq+0x200>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024b4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024b6:	4b6d      	ldr	r3, [pc, #436]	@ (800266c <HAL_RCC_GetSysClockFreq+0x200>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d063      	beq.n	800258a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024c2:	4b6a      	ldr	r3, [pc, #424]	@ (800266c <HAL_RCC_GetSysClockFreq+0x200>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	099b      	lsrs	r3, r3, #6
 80024c8:	2200      	movs	r2, #0
 80024ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80024cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80024ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80024d6:	2300      	movs	r3, #0
 80024d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80024da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80024de:	4622      	mov	r2, r4
 80024e0:	462b      	mov	r3, r5
 80024e2:	f04f 0000 	mov.w	r0, #0
 80024e6:	f04f 0100 	mov.w	r1, #0
 80024ea:	0159      	lsls	r1, r3, #5
 80024ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024f0:	0150      	lsls	r0, r2, #5
 80024f2:	4602      	mov	r2, r0
 80024f4:	460b      	mov	r3, r1
 80024f6:	4621      	mov	r1, r4
 80024f8:	1a51      	subs	r1, r2, r1
 80024fa:	6139      	str	r1, [r7, #16]
 80024fc:	4629      	mov	r1, r5
 80024fe:	eb63 0301 	sbc.w	r3, r3, r1
 8002502:	617b      	str	r3, [r7, #20]
 8002504:	f04f 0200 	mov.w	r2, #0
 8002508:	f04f 0300 	mov.w	r3, #0
 800250c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002510:	4659      	mov	r1, fp
 8002512:	018b      	lsls	r3, r1, #6
 8002514:	4651      	mov	r1, sl
 8002516:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800251a:	4651      	mov	r1, sl
 800251c:	018a      	lsls	r2, r1, #6
 800251e:	4651      	mov	r1, sl
 8002520:	ebb2 0801 	subs.w	r8, r2, r1
 8002524:	4659      	mov	r1, fp
 8002526:	eb63 0901 	sbc.w	r9, r3, r1
 800252a:	f04f 0200 	mov.w	r2, #0
 800252e:	f04f 0300 	mov.w	r3, #0
 8002532:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002536:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800253a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800253e:	4690      	mov	r8, r2
 8002540:	4699      	mov	r9, r3
 8002542:	4623      	mov	r3, r4
 8002544:	eb18 0303 	adds.w	r3, r8, r3
 8002548:	60bb      	str	r3, [r7, #8]
 800254a:	462b      	mov	r3, r5
 800254c:	eb49 0303 	adc.w	r3, r9, r3
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	f04f 0200 	mov.w	r2, #0
 8002556:	f04f 0300 	mov.w	r3, #0
 800255a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800255e:	4629      	mov	r1, r5
 8002560:	024b      	lsls	r3, r1, #9
 8002562:	4621      	mov	r1, r4
 8002564:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002568:	4621      	mov	r1, r4
 800256a:	024a      	lsls	r2, r1, #9
 800256c:	4610      	mov	r0, r2
 800256e:	4619      	mov	r1, r3
 8002570:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002572:	2200      	movs	r2, #0
 8002574:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002576:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002578:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800257c:	f7fd fe98 	bl	80002b0 <__aeabi_uldivmod>
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4613      	mov	r3, r2
 8002586:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002588:	e058      	b.n	800263c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800258a:	4b38      	ldr	r3, [pc, #224]	@ (800266c <HAL_RCC_GetSysClockFreq+0x200>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	099b      	lsrs	r3, r3, #6
 8002590:	2200      	movs	r2, #0
 8002592:	4618      	mov	r0, r3
 8002594:	4611      	mov	r1, r2
 8002596:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800259a:	623b      	str	r3, [r7, #32]
 800259c:	2300      	movs	r3, #0
 800259e:	627b      	str	r3, [r7, #36]	@ 0x24
 80025a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80025a4:	4642      	mov	r2, r8
 80025a6:	464b      	mov	r3, r9
 80025a8:	f04f 0000 	mov.w	r0, #0
 80025ac:	f04f 0100 	mov.w	r1, #0
 80025b0:	0159      	lsls	r1, r3, #5
 80025b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025b6:	0150      	lsls	r0, r2, #5
 80025b8:	4602      	mov	r2, r0
 80025ba:	460b      	mov	r3, r1
 80025bc:	4641      	mov	r1, r8
 80025be:	ebb2 0a01 	subs.w	sl, r2, r1
 80025c2:	4649      	mov	r1, r9
 80025c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80025c8:	f04f 0200 	mov.w	r2, #0
 80025cc:	f04f 0300 	mov.w	r3, #0
 80025d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80025d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80025d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80025dc:	ebb2 040a 	subs.w	r4, r2, sl
 80025e0:	eb63 050b 	sbc.w	r5, r3, fp
 80025e4:	f04f 0200 	mov.w	r2, #0
 80025e8:	f04f 0300 	mov.w	r3, #0
 80025ec:	00eb      	lsls	r3, r5, #3
 80025ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80025f2:	00e2      	lsls	r2, r4, #3
 80025f4:	4614      	mov	r4, r2
 80025f6:	461d      	mov	r5, r3
 80025f8:	4643      	mov	r3, r8
 80025fa:	18e3      	adds	r3, r4, r3
 80025fc:	603b      	str	r3, [r7, #0]
 80025fe:	464b      	mov	r3, r9
 8002600:	eb45 0303 	adc.w	r3, r5, r3
 8002604:	607b      	str	r3, [r7, #4]
 8002606:	f04f 0200 	mov.w	r2, #0
 800260a:	f04f 0300 	mov.w	r3, #0
 800260e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002612:	4629      	mov	r1, r5
 8002614:	028b      	lsls	r3, r1, #10
 8002616:	4621      	mov	r1, r4
 8002618:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800261c:	4621      	mov	r1, r4
 800261e:	028a      	lsls	r2, r1, #10
 8002620:	4610      	mov	r0, r2
 8002622:	4619      	mov	r1, r3
 8002624:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002626:	2200      	movs	r2, #0
 8002628:	61bb      	str	r3, [r7, #24]
 800262a:	61fa      	str	r2, [r7, #28]
 800262c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002630:	f7fd fe3e 	bl	80002b0 <__aeabi_uldivmod>
 8002634:	4602      	mov	r2, r0
 8002636:	460b      	mov	r3, r1
 8002638:	4613      	mov	r3, r2
 800263a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800263c:	4b0b      	ldr	r3, [pc, #44]	@ (800266c <HAL_RCC_GetSysClockFreq+0x200>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	0c1b      	lsrs	r3, r3, #16
 8002642:	f003 0303 	and.w	r3, r3, #3
 8002646:	3301      	adds	r3, #1
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800264c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800264e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002650:	fbb2 f3f3 	udiv	r3, r2, r3
 8002654:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002656:	e002      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002658:	4b05      	ldr	r3, [pc, #20]	@ (8002670 <HAL_RCC_GetSysClockFreq+0x204>)
 800265a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800265c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800265e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002660:	4618      	mov	r0, r3
 8002662:	3750      	adds	r7, #80	@ 0x50
 8002664:	46bd      	mov	sp, r7
 8002666:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800266a:	bf00      	nop
 800266c:	40023800 	.word	0x40023800
 8002670:	00f42400 	.word	0x00f42400
 8002674:	007a1200 	.word	0x007a1200

08002678 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800267c:	4b03      	ldr	r3, [pc, #12]	@ (800268c <HAL_RCC_GetHCLKFreq+0x14>)
 800267e:	681b      	ldr	r3, [r3, #0]
}
 8002680:	4618      	mov	r0, r3
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	20000018 	.word	0x20000018

08002690 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002694:	f7ff fff0 	bl	8002678 <HAL_RCC_GetHCLKFreq>
 8002698:	4602      	mov	r2, r0
 800269a:	4b05      	ldr	r3, [pc, #20]	@ (80026b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	0a9b      	lsrs	r3, r3, #10
 80026a0:	f003 0307 	and.w	r3, r3, #7
 80026a4:	4903      	ldr	r1, [pc, #12]	@ (80026b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026a6:	5ccb      	ldrb	r3, [r1, r3]
 80026a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40023800 	.word	0x40023800
 80026b4:	08007020 	.word	0x08007020

080026b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026bc:	f7ff ffdc 	bl	8002678 <HAL_RCC_GetHCLKFreq>
 80026c0:	4602      	mov	r2, r0
 80026c2:	4b05      	ldr	r3, [pc, #20]	@ (80026d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	0b5b      	lsrs	r3, r3, #13
 80026c8:	f003 0307 	and.w	r3, r3, #7
 80026cc:	4903      	ldr	r1, [pc, #12]	@ (80026dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80026ce:	5ccb      	ldrb	r3, [r1, r3]
 80026d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	40023800 	.word	0x40023800
 80026dc:	08007020 	.word	0x08007020

080026e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	220f      	movs	r2, #15
 80026ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80026f0:	4b12      	ldr	r3, [pc, #72]	@ (800273c <HAL_RCC_GetClockConfig+0x5c>)
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f003 0203 	and.w	r2, r3, #3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80026fc:	4b0f      	ldr	r3, [pc, #60]	@ (800273c <HAL_RCC_GetClockConfig+0x5c>)
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002708:	4b0c      	ldr	r3, [pc, #48]	@ (800273c <HAL_RCC_GetClockConfig+0x5c>)
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002714:	4b09      	ldr	r3, [pc, #36]	@ (800273c <HAL_RCC_GetClockConfig+0x5c>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	08db      	lsrs	r3, r3, #3
 800271a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002722:	4b07      	ldr	r3, [pc, #28]	@ (8002740 <HAL_RCC_GetClockConfig+0x60>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0207 	and.w	r2, r3, #7
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	601a      	str	r2, [r3, #0]
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	40023800 	.word	0x40023800
 8002740:	40023c00 	.word	0x40023c00

08002744 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e041      	b.n	80027da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d106      	bne.n	8002770 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f000 f839 	bl	80027e2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2202      	movs	r2, #2
 8002774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	3304      	adds	r3, #4
 8002780:	4619      	mov	r1, r3
 8002782:	4610      	mov	r0, r2
 8002784:	f000 f9b2 	bl	8002aec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2201      	movs	r2, #1
 8002794:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2201      	movs	r2, #1
 80027b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80027e2:	b480      	push	{r7}
 80027e4:	b083      	sub	sp, #12
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80027ea:	bf00      	nop
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
	...

080027f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b01      	cmp	r3, #1
 800280a:	d001      	beq.n	8002810 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e044      	b.n	800289a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2202      	movs	r2, #2
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	68da      	ldr	r2, [r3, #12]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f042 0201 	orr.w	r2, r2, #1
 8002826:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a1e      	ldr	r2, [pc, #120]	@ (80028a8 <HAL_TIM_Base_Start_IT+0xb0>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d018      	beq.n	8002864 <HAL_TIM_Base_Start_IT+0x6c>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800283a:	d013      	beq.n	8002864 <HAL_TIM_Base_Start_IT+0x6c>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a1a      	ldr	r2, [pc, #104]	@ (80028ac <HAL_TIM_Base_Start_IT+0xb4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d00e      	beq.n	8002864 <HAL_TIM_Base_Start_IT+0x6c>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a19      	ldr	r2, [pc, #100]	@ (80028b0 <HAL_TIM_Base_Start_IT+0xb8>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d009      	beq.n	8002864 <HAL_TIM_Base_Start_IT+0x6c>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a17      	ldr	r2, [pc, #92]	@ (80028b4 <HAL_TIM_Base_Start_IT+0xbc>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d004      	beq.n	8002864 <HAL_TIM_Base_Start_IT+0x6c>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a16      	ldr	r2, [pc, #88]	@ (80028b8 <HAL_TIM_Base_Start_IT+0xc0>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d111      	bne.n	8002888 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2b06      	cmp	r3, #6
 8002874:	d010      	beq.n	8002898 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f042 0201 	orr.w	r2, r2, #1
 8002884:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002886:	e007      	b.n	8002898 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f042 0201 	orr.w	r2, r2, #1
 8002896:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	40010000 	.word	0x40010000
 80028ac:	40000400 	.word	0x40000400
 80028b0:	40000800 	.word	0x40000800
 80028b4:	40000c00 	.word	0x40000c00
 80028b8:	40014000 	.word	0x40014000

080028bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d020      	beq.n	8002920 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d01b      	beq.n	8002920 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f06f 0202 	mvn.w	r2, #2
 80028f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f8d2 	bl	8002ab0 <HAL_TIM_IC_CaptureCallback>
 800290c:	e005      	b.n	800291a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f8c4 	bl	8002a9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f000 f8d5 	bl	8002ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	f003 0304 	and.w	r3, r3, #4
 8002926:	2b00      	cmp	r3, #0
 8002928:	d020      	beq.n	800296c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f003 0304 	and.w	r3, r3, #4
 8002930:	2b00      	cmp	r3, #0
 8002932:	d01b      	beq.n	800296c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f06f 0204 	mvn.w	r2, #4
 800293c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2202      	movs	r2, #2
 8002942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	699b      	ldr	r3, [r3, #24]
 800294a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800294e:	2b00      	cmp	r3, #0
 8002950:	d003      	beq.n	800295a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f8ac 	bl	8002ab0 <HAL_TIM_IC_CaptureCallback>
 8002958:	e005      	b.n	8002966 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f000 f89e 	bl	8002a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f000 f8af 	bl	8002ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	f003 0308 	and.w	r3, r3, #8
 8002972:	2b00      	cmp	r3, #0
 8002974:	d020      	beq.n	80029b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f003 0308 	and.w	r3, r3, #8
 800297c:	2b00      	cmp	r3, #0
 800297e:	d01b      	beq.n	80029b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f06f 0208 	mvn.w	r2, #8
 8002988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2204      	movs	r2, #4
 800298e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	f003 0303 	and.w	r3, r3, #3
 800299a:	2b00      	cmp	r3, #0
 800299c:	d003      	beq.n	80029a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f000 f886 	bl	8002ab0 <HAL_TIM_IC_CaptureCallback>
 80029a4:	e005      	b.n	80029b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f000 f878 	bl	8002a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f000 f889 	bl	8002ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	f003 0310 	and.w	r3, r3, #16
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d020      	beq.n	8002a04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	f003 0310 	and.w	r3, r3, #16
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d01b      	beq.n	8002a04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f06f 0210 	mvn.w	r2, #16
 80029d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2208      	movs	r2, #8
 80029da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	69db      	ldr	r3, [r3, #28]
 80029e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f860 	bl	8002ab0 <HAL_TIM_IC_CaptureCallback>
 80029f0:	e005      	b.n	80029fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f000 f852 	bl	8002a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f000 f863 	bl	8002ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00c      	beq.n	8002a28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d007      	beq.n	8002a28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f06f 0201 	mvn.w	r2, #1
 8002a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f7fe fbbe 	bl	80011a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00c      	beq.n	8002a4c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d007      	beq.n	8002a4c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002a44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 f8e6 	bl	8002c18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d00c      	beq.n	8002a70 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d007      	beq.n	8002a70 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f000 f834 	bl	8002ad8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	f003 0320 	and.w	r3, r3, #32
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00c      	beq.n	8002a94 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	f003 0320 	and.w	r3, r3, #32
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d007      	beq.n	8002a94 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f06f 0220 	mvn.w	r2, #32
 8002a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f8b8 	bl	8002c04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a94:	bf00      	nop
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ab8:	bf00      	nop
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b085      	sub	sp, #20
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	4a3a      	ldr	r2, [pc, #232]	@ (8002be8 <TIM_Base_SetConfig+0xfc>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d00f      	beq.n	8002b24 <TIM_Base_SetConfig+0x38>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b0a:	d00b      	beq.n	8002b24 <TIM_Base_SetConfig+0x38>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4a37      	ldr	r2, [pc, #220]	@ (8002bec <TIM_Base_SetConfig+0x100>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d007      	beq.n	8002b24 <TIM_Base_SetConfig+0x38>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	4a36      	ldr	r2, [pc, #216]	@ (8002bf0 <TIM_Base_SetConfig+0x104>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d003      	beq.n	8002b24 <TIM_Base_SetConfig+0x38>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a35      	ldr	r2, [pc, #212]	@ (8002bf4 <TIM_Base_SetConfig+0x108>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d108      	bne.n	8002b36 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a2b      	ldr	r2, [pc, #172]	@ (8002be8 <TIM_Base_SetConfig+0xfc>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d01b      	beq.n	8002b76 <TIM_Base_SetConfig+0x8a>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b44:	d017      	beq.n	8002b76 <TIM_Base_SetConfig+0x8a>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a28      	ldr	r2, [pc, #160]	@ (8002bec <TIM_Base_SetConfig+0x100>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d013      	beq.n	8002b76 <TIM_Base_SetConfig+0x8a>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a27      	ldr	r2, [pc, #156]	@ (8002bf0 <TIM_Base_SetConfig+0x104>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d00f      	beq.n	8002b76 <TIM_Base_SetConfig+0x8a>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a26      	ldr	r2, [pc, #152]	@ (8002bf4 <TIM_Base_SetConfig+0x108>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d00b      	beq.n	8002b76 <TIM_Base_SetConfig+0x8a>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4a25      	ldr	r2, [pc, #148]	@ (8002bf8 <TIM_Base_SetConfig+0x10c>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d007      	beq.n	8002b76 <TIM_Base_SetConfig+0x8a>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a24      	ldr	r2, [pc, #144]	@ (8002bfc <TIM_Base_SetConfig+0x110>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d003      	beq.n	8002b76 <TIM_Base_SetConfig+0x8a>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a23      	ldr	r2, [pc, #140]	@ (8002c00 <TIM_Base_SetConfig+0x114>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d108      	bne.n	8002b88 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68fa      	ldr	r2, [r7, #12]
 8002b9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4a0e      	ldr	r2, [pc, #56]	@ (8002be8 <TIM_Base_SetConfig+0xfc>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d103      	bne.n	8002bbc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	691a      	ldr	r2, [r3, #16]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d105      	bne.n	8002bda <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	f023 0201 	bic.w	r2, r3, #1
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	611a      	str	r2, [r3, #16]
  }
}
 8002bda:	bf00      	nop
 8002bdc:	3714      	adds	r7, #20
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	40010000 	.word	0x40010000
 8002bec:	40000400 	.word	0x40000400
 8002bf0:	40000800 	.word	0x40000800
 8002bf4:	40000c00 	.word	0x40000c00
 8002bf8:	40014000 	.word	0x40014000
 8002bfc:	40014400 	.word	0x40014400
 8002c00:	40014800 	.word	0x40014800

08002c04 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr

08002c18 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d101      	bne.n	8002c3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e042      	b.n	8002cc4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d106      	bne.n	8002c58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f7fe fc6c 	bl	8001530 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2224      	movs	r2, #36	@ 0x24
 8002c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 fdbd 	bl	80037f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	691a      	ldr	r2, [r3, #16]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	695a      	ldr	r2, [r3, #20]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	68da      	ldr	r2, [r3, #12]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002ca4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2220      	movs	r2, #32
 8002cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002cc2:	2300      	movs	r3, #0
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3708      	adds	r7, #8
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b08a      	sub	sp, #40	@ 0x28
 8002cd0:	af02      	add	r7, sp, #8
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	603b      	str	r3, [r7, #0]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	2b20      	cmp	r3, #32
 8002cea:	d175      	bne.n	8002dd8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d002      	beq.n	8002cf8 <HAL_UART_Transmit+0x2c>
 8002cf2:	88fb      	ldrh	r3, [r7, #6]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d101      	bne.n	8002cfc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e06e      	b.n	8002dda <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2221      	movs	r2, #33	@ 0x21
 8002d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d0a:	f7fe fcf7 	bl	80016fc <HAL_GetTick>
 8002d0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	88fa      	ldrh	r2, [r7, #6]
 8002d14:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	88fa      	ldrh	r2, [r7, #6]
 8002d1a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d24:	d108      	bne.n	8002d38 <HAL_UART_Transmit+0x6c>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	691b      	ldr	r3, [r3, #16]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d104      	bne.n	8002d38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	61bb      	str	r3, [r7, #24]
 8002d36:	e003      	b.n	8002d40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d40:	e02e      	b.n	8002da0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	9300      	str	r3, [sp, #0]
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	2180      	movs	r1, #128	@ 0x80
 8002d4c:	68f8      	ldr	r0, [r7, #12]
 8002d4e:	f000 fb1f 	bl	8003390 <UART_WaitOnFlagUntilTimeout>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d005      	beq.n	8002d64 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2220      	movs	r2, #32
 8002d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e03a      	b.n	8002dda <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10b      	bne.n	8002d82 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	881b      	ldrh	r3, [r3, #0]
 8002d6e:	461a      	mov	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d78:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	3302      	adds	r3, #2
 8002d7e:	61bb      	str	r3, [r7, #24]
 8002d80:	e007      	b.n	8002d92 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	781a      	ldrb	r2, [r3, #0]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	3301      	adds	r3, #1
 8002d90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	3b01      	subs	r3, #1
 8002d9a:	b29a      	uxth	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1cb      	bne.n	8002d42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	2200      	movs	r2, #0
 8002db2:	2140      	movs	r1, #64	@ 0x40
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f000 faeb 	bl	8003390 <UART_WaitOnFlagUntilTimeout>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d005      	beq.n	8002dcc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e006      	b.n	8002dda <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	e000      	b.n	8002dda <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002dd8:	2302      	movs	r3, #2
  }
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3720      	adds	r7, #32
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b084      	sub	sp, #16
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	60f8      	str	r0, [r7, #12]
 8002dea:	60b9      	str	r1, [r7, #8]
 8002dec:	4613      	mov	r3, r2
 8002dee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	2b20      	cmp	r3, #32
 8002dfa:	d112      	bne.n	8002e22 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d002      	beq.n	8002e08 <HAL_UART_Receive_IT+0x26>
 8002e02:	88fb      	ldrh	r3, [r7, #6]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d101      	bne.n	8002e0c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e00b      	b.n	8002e24 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002e12:	88fb      	ldrh	r3, [r7, #6]
 8002e14:	461a      	mov	r2, r3
 8002e16:	68b9      	ldr	r1, [r7, #8]
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f000 fb12 	bl	8003442 <UART_Start_Receive_IT>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	e000      	b.n	8002e24 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002e22:	2302      	movs	r3, #2
  }
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b0ba      	sub	sp, #232	@ 0xe8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002e52:	2300      	movs	r3, #0
 8002e54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002e5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e62:	f003 030f 	and.w	r3, r3, #15
 8002e66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002e6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10f      	bne.n	8002e92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e76:	f003 0320 	and.w	r3, r3, #32
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d009      	beq.n	8002e92 <HAL_UART_IRQHandler+0x66>
 8002e7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e82:	f003 0320 	and.w	r3, r3, #32
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 fbf2 	bl	8003674 <UART_Receive_IT>
      return;
 8002e90:	e25b      	b.n	800334a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002e92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f000 80de 	beq.w	8003058 <HAL_UART_IRQHandler+0x22c>
 8002e9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ea0:	f003 0301 	and.w	r3, r3, #1
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d106      	bne.n	8002eb6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002ea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002eac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f000 80d1 	beq.w	8003058 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002eba:	f003 0301 	and.w	r3, r3, #1
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d00b      	beq.n	8002eda <HAL_UART_IRQHandler+0xae>
 8002ec2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d005      	beq.n	8002eda <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed2:	f043 0201 	orr.w	r2, r3, #1
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ede:	f003 0304 	and.w	r3, r3, #4
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d00b      	beq.n	8002efe <HAL_UART_IRQHandler+0xd2>
 8002ee6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d005      	beq.n	8002efe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef6:	f043 0202 	orr.w	r2, r3, #2
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002efe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00b      	beq.n	8002f22 <HAL_UART_IRQHandler+0xf6>
 8002f0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d005      	beq.n	8002f22 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1a:	f043 0204 	orr.w	r2, r3, #4
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f26:	f003 0308 	and.w	r3, r3, #8
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d011      	beq.n	8002f52 <HAL_UART_IRQHandler+0x126>
 8002f2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f32:	f003 0320 	and.w	r3, r3, #32
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d105      	bne.n	8002f46 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002f3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d005      	beq.n	8002f52 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4a:	f043 0208 	orr.w	r2, r3, #8
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	f000 81f2 	beq.w	8003340 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f60:	f003 0320 	and.w	r3, r3, #32
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d008      	beq.n	8002f7a <HAL_UART_IRQHandler+0x14e>
 8002f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f6c:	f003 0320 	and.w	r3, r3, #32
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d002      	beq.n	8002f7a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f000 fb7d 	bl	8003674 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	695b      	ldr	r3, [r3, #20]
 8002f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f84:	2b40      	cmp	r3, #64	@ 0x40
 8002f86:	bf0c      	ite	eq
 8002f88:	2301      	moveq	r3, #1
 8002f8a:	2300      	movne	r3, #0
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f96:	f003 0308 	and.w	r3, r3, #8
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d103      	bne.n	8002fa6 <HAL_UART_IRQHandler+0x17a>
 8002f9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d04f      	beq.n	8003046 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f000 fa85 	bl	80034b6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fb6:	2b40      	cmp	r3, #64	@ 0x40
 8002fb8:	d141      	bne.n	800303e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	3314      	adds	r3, #20
 8002fc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fc8:	e853 3f00 	ldrex	r3, [r3]
 8002fcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002fd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	3314      	adds	r3, #20
 8002fe2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002fe6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002fea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002ff2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002ff6:	e841 2300 	strex	r3, r2, [r1]
 8002ffa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002ffe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1d9      	bne.n	8002fba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800300a:	2b00      	cmp	r3, #0
 800300c:	d013      	beq.n	8003036 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003012:	4a7e      	ldr	r2, [pc, #504]	@ (800320c <HAL_UART_IRQHandler+0x3e0>)
 8003014:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800301a:	4618      	mov	r0, r3
 800301c:	f7fe fcf0 	bl	8001a00 <HAL_DMA_Abort_IT>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d016      	beq.n	8003054 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800302a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003030:	4610      	mov	r0, r2
 8003032:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003034:	e00e      	b.n	8003054 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 f994 	bl	8003364 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800303c:	e00a      	b.n	8003054 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f000 f990 	bl	8003364 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003044:	e006      	b.n	8003054 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 f98c 	bl	8003364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003052:	e175      	b.n	8003340 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003054:	bf00      	nop
    return;
 8003056:	e173      	b.n	8003340 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305c:	2b01      	cmp	r3, #1
 800305e:	f040 814f 	bne.w	8003300 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003066:	f003 0310 	and.w	r3, r3, #16
 800306a:	2b00      	cmp	r3, #0
 800306c:	f000 8148 	beq.w	8003300 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003070:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003074:	f003 0310 	and.w	r3, r3, #16
 8003078:	2b00      	cmp	r3, #0
 800307a:	f000 8141 	beq.w	8003300 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800307e:	2300      	movs	r3, #0
 8003080:	60bb      	str	r3, [r7, #8]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	60bb      	str	r3, [r7, #8]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	60bb      	str	r3, [r7, #8]
 8003092:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800309e:	2b40      	cmp	r3, #64	@ 0x40
 80030a0:	f040 80b6 	bne.w	8003210 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80030b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 8145 	beq.w	8003344 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80030be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80030c2:	429a      	cmp	r2, r3
 80030c4:	f080 813e 	bcs.w	8003344 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80030ce:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d4:	69db      	ldr	r3, [r3, #28]
 80030d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030da:	f000 8088 	beq.w	80031ee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	330c      	adds	r3, #12
 80030e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030ec:	e853 3f00 	ldrex	r3, [r3]
 80030f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80030f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	330c      	adds	r3, #12
 8003106:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800310a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800310e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003112:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003116:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800311a:	e841 2300 	strex	r3, r2, [r1]
 800311e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003122:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003126:	2b00      	cmp	r3, #0
 8003128:	d1d9      	bne.n	80030de <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	3314      	adds	r3, #20
 8003130:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003132:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003134:	e853 3f00 	ldrex	r3, [r3]
 8003138:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800313a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800313c:	f023 0301 	bic.w	r3, r3, #1
 8003140:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	3314      	adds	r3, #20
 800314a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800314e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003152:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003154:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003156:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800315a:	e841 2300 	strex	r3, r2, [r1]
 800315e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003160:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1e1      	bne.n	800312a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	3314      	adds	r3, #20
 800316c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800316e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003170:	e853 3f00 	ldrex	r3, [r3]
 8003174:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003176:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003178:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800317c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	3314      	adds	r3, #20
 8003186:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800318a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800318c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800318e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003190:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003192:	e841 2300 	strex	r3, r2, [r1]
 8003196:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003198:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1e3      	bne.n	8003166 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2220      	movs	r2, #32
 80031a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	330c      	adds	r3, #12
 80031b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031b6:	e853 3f00 	ldrex	r3, [r3]
 80031ba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80031bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031be:	f023 0310 	bic.w	r3, r3, #16
 80031c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	330c      	adds	r3, #12
 80031cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80031d0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80031d2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80031d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80031d8:	e841 2300 	strex	r3, r2, [r1]
 80031dc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80031de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d1e3      	bne.n	80031ac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7fe fb99 	bl	8001920 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2202      	movs	r2, #2
 80031f2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	b29b      	uxth	r3, r3
 8003202:	4619      	mov	r1, r3
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 f8b7 	bl	8003378 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800320a:	e09b      	b.n	8003344 <HAL_UART_IRQHandler+0x518>
 800320c:	0800357d 	.word	0x0800357d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003218:	b29b      	uxth	r3, r3
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003224:	b29b      	uxth	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	f000 808e 	beq.w	8003348 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800322c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003230:	2b00      	cmp	r3, #0
 8003232:	f000 8089 	beq.w	8003348 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	330c      	adds	r3, #12
 800323c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800323e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003240:	e853 3f00 	ldrex	r3, [r3]
 8003244:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003248:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800324c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	330c      	adds	r3, #12
 8003256:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800325a:	647a      	str	r2, [r7, #68]	@ 0x44
 800325c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800325e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003260:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003262:	e841 2300 	strex	r3, r2, [r1]
 8003266:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003268:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1e3      	bne.n	8003236 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	3314      	adds	r3, #20
 8003274:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003278:	e853 3f00 	ldrex	r3, [r3]
 800327c:	623b      	str	r3, [r7, #32]
   return(result);
 800327e:	6a3b      	ldr	r3, [r7, #32]
 8003280:	f023 0301 	bic.w	r3, r3, #1
 8003284:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	3314      	adds	r3, #20
 800328e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003292:	633a      	str	r2, [r7, #48]	@ 0x30
 8003294:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003296:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800329a:	e841 2300 	strex	r3, r2, [r1]
 800329e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80032a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d1e3      	bne.n	800326e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2220      	movs	r2, #32
 80032aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	330c      	adds	r3, #12
 80032ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	e853 3f00 	ldrex	r3, [r3]
 80032c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f023 0310 	bic.w	r3, r3, #16
 80032ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	330c      	adds	r3, #12
 80032d4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80032d8:	61fa      	str	r2, [r7, #28]
 80032da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032dc:	69b9      	ldr	r1, [r7, #24]
 80032de:	69fa      	ldr	r2, [r7, #28]
 80032e0:	e841 2300 	strex	r3, r2, [r1]
 80032e4:	617b      	str	r3, [r7, #20]
   return(result);
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d1e3      	bne.n	80032b4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2202      	movs	r2, #2
 80032f0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80032f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80032f6:	4619      	mov	r1, r3
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 f83d 	bl	8003378 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80032fe:	e023      	b.n	8003348 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003300:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003304:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003308:	2b00      	cmp	r3, #0
 800330a:	d009      	beq.n	8003320 <HAL_UART_IRQHandler+0x4f4>
 800330c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003310:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003314:	2b00      	cmp	r3, #0
 8003316:	d003      	beq.n	8003320 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 f943 	bl	80035a4 <UART_Transmit_IT>
    return;
 800331e:	e014      	b.n	800334a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003328:	2b00      	cmp	r3, #0
 800332a:	d00e      	beq.n	800334a <HAL_UART_IRQHandler+0x51e>
 800332c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003330:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003334:	2b00      	cmp	r3, #0
 8003336:	d008      	beq.n	800334a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f000 f983 	bl	8003644 <UART_EndTransmit_IT>
    return;
 800333e:	e004      	b.n	800334a <HAL_UART_IRQHandler+0x51e>
    return;
 8003340:	bf00      	nop
 8003342:	e002      	b.n	800334a <HAL_UART_IRQHandler+0x51e>
      return;
 8003344:	bf00      	nop
 8003346:	e000      	b.n	800334a <HAL_UART_IRQHandler+0x51e>
      return;
 8003348:	bf00      	nop
  }
}
 800334a:	37e8      	adds	r7, #232	@ 0xe8
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003358:	bf00      	nop
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	460b      	mov	r3, r1
 8003382:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003384:	bf00      	nop
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	603b      	str	r3, [r7, #0]
 800339c:	4613      	mov	r3, r2
 800339e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033a0:	e03b      	b.n	800341a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033a2:	6a3b      	ldr	r3, [r7, #32]
 80033a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a8:	d037      	beq.n	800341a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033aa:	f7fe f9a7 	bl	80016fc <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	6a3a      	ldr	r2, [r7, #32]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d302      	bcc.n	80033c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80033ba:	6a3b      	ldr	r3, [r7, #32]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d101      	bne.n	80033c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e03a      	b.n	800343a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	f003 0304 	and.w	r3, r3, #4
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d023      	beq.n	800341a <UART_WaitOnFlagUntilTimeout+0x8a>
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	2b80      	cmp	r3, #128	@ 0x80
 80033d6:	d020      	beq.n	800341a <UART_WaitOnFlagUntilTimeout+0x8a>
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	2b40      	cmp	r3, #64	@ 0x40
 80033dc:	d01d      	beq.n	800341a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0308 	and.w	r3, r3, #8
 80033e8:	2b08      	cmp	r3, #8
 80033ea:	d116      	bne.n	800341a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80033ec:	2300      	movs	r3, #0
 80033ee:	617b      	str	r3, [r7, #20]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	617b      	str	r3, [r7, #20]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	617b      	str	r3, [r7, #20]
 8003400:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003402:	68f8      	ldr	r0, [r7, #12]
 8003404:	f000 f857 	bl	80034b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2208      	movs	r2, #8
 800340c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e00f      	b.n	800343a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	4013      	ands	r3, r2
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	429a      	cmp	r2, r3
 8003428:	bf0c      	ite	eq
 800342a:	2301      	moveq	r3, #1
 800342c:	2300      	movne	r3, #0
 800342e:	b2db      	uxtb	r3, r3
 8003430:	461a      	mov	r2, r3
 8003432:	79fb      	ldrb	r3, [r7, #7]
 8003434:	429a      	cmp	r2, r3
 8003436:	d0b4      	beq.n	80033a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	3718      	adds	r7, #24
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003442:	b480      	push	{r7}
 8003444:	b085      	sub	sp, #20
 8003446:	af00      	add	r7, sp, #0
 8003448:	60f8      	str	r0, [r7, #12]
 800344a:	60b9      	str	r1, [r7, #8]
 800344c:	4613      	mov	r3, r2
 800344e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	88fa      	ldrh	r2, [r7, #6]
 800345a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	88fa      	ldrh	r2, [r7, #6]
 8003460:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2200      	movs	r2, #0
 8003466:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2222      	movs	r2, #34	@ 0x22
 800346c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	691b      	ldr	r3, [r3, #16]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d007      	beq.n	8003488 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68da      	ldr	r2, [r3, #12]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003486:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	695a      	ldr	r2, [r3, #20]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f042 0201 	orr.w	r2, r2, #1
 8003496:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68da      	ldr	r2, [r3, #12]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f042 0220 	orr.w	r2, r2, #32
 80034a6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3714      	adds	r7, #20
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b095      	sub	sp, #84	@ 0x54
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	330c      	adds	r3, #12
 80034c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034c8:	e853 3f00 	ldrex	r3, [r3]
 80034cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80034ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	330c      	adds	r3, #12
 80034dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80034de:	643a      	str	r2, [r7, #64]	@ 0x40
 80034e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80034e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80034e6:	e841 2300 	strex	r3, r2, [r1]
 80034ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80034ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1e5      	bne.n	80034be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	3314      	adds	r3, #20
 80034f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034fa:	6a3b      	ldr	r3, [r7, #32]
 80034fc:	e853 3f00 	ldrex	r3, [r3]
 8003500:	61fb      	str	r3, [r7, #28]
   return(result);
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	f023 0301 	bic.w	r3, r3, #1
 8003508:	64bb      	str	r3, [r7, #72]	@ 0x48
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	3314      	adds	r3, #20
 8003510:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003512:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003514:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003516:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003518:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800351a:	e841 2300 	strex	r3, r2, [r1]
 800351e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1e5      	bne.n	80034f2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800352a:	2b01      	cmp	r3, #1
 800352c:	d119      	bne.n	8003562 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	330c      	adds	r3, #12
 8003534:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	e853 3f00 	ldrex	r3, [r3]
 800353c:	60bb      	str	r3, [r7, #8]
   return(result);
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	f023 0310 	bic.w	r3, r3, #16
 8003544:	647b      	str	r3, [r7, #68]	@ 0x44
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	330c      	adds	r3, #12
 800354c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800354e:	61ba      	str	r2, [r7, #24]
 8003550:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003552:	6979      	ldr	r1, [r7, #20]
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	e841 2300 	strex	r3, r2, [r1]
 800355a:	613b      	str	r3, [r7, #16]
   return(result);
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1e5      	bne.n	800352e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2220      	movs	r2, #32
 8003566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003570:	bf00      	nop
 8003572:	3754      	adds	r7, #84	@ 0x54
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003588:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f7ff fee4 	bl	8003364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800359c:	bf00      	nop
 800359e:	3710      	adds	r7, #16
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b085      	sub	sp, #20
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b21      	cmp	r3, #33	@ 0x21
 80035b6:	d13e      	bne.n	8003636 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035c0:	d114      	bne.n	80035ec <UART_Transmit_IT+0x48>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d110      	bne.n	80035ec <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	881b      	ldrh	r3, [r3, #0]
 80035d4:	461a      	mov	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035de:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a1b      	ldr	r3, [r3, #32]
 80035e4:	1c9a      	adds	r2, r3, #2
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	621a      	str	r2, [r3, #32]
 80035ea:	e008      	b.n	80035fe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a1b      	ldr	r3, [r3, #32]
 80035f0:	1c59      	adds	r1, r3, #1
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	6211      	str	r1, [r2, #32]
 80035f6:	781a      	ldrb	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003602:	b29b      	uxth	r3, r3
 8003604:	3b01      	subs	r3, #1
 8003606:	b29b      	uxth	r3, r3
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	4619      	mov	r1, r3
 800360c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10f      	bne.n	8003632 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	68da      	ldr	r2, [r3, #12]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003620:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68da      	ldr	r2, [r3, #12]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003630:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003632:	2300      	movs	r3, #0
 8003634:	e000      	b.n	8003638 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003636:	2302      	movs	r3, #2
  }
}
 8003638:	4618      	mov	r0, r3
 800363a:	3714      	adds	r7, #20
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr

08003644 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68da      	ldr	r2, [r3, #12]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800365a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2220      	movs	r2, #32
 8003660:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f7ff fe73 	bl	8003350 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	3708      	adds	r7, #8
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b08c      	sub	sp, #48	@ 0x30
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b22      	cmp	r3, #34	@ 0x22
 8003686:	f040 80ae 	bne.w	80037e6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003692:	d117      	bne.n	80036c4 <UART_Receive_IT+0x50>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d113      	bne.n	80036c4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800369c:	2300      	movs	r3, #0
 800369e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036bc:	1c9a      	adds	r2, r3, #2
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80036c2:	e026      	b.n	8003712 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80036ca:	2300      	movs	r3, #0
 80036cc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036d6:	d007      	beq.n	80036e8 <UART_Receive_IT+0x74>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d10a      	bne.n	80036f6 <UART_Receive_IT+0x82>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	691b      	ldr	r3, [r3, #16]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d106      	bne.n	80036f6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	b2da      	uxtb	r2, r3
 80036f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036f2:	701a      	strb	r2, [r3, #0]
 80036f4:	e008      	b.n	8003708 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003702:	b2da      	uxtb	r2, r3
 8003704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003706:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800370c:	1c5a      	adds	r2, r3, #1
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003716:	b29b      	uxth	r3, r3
 8003718:	3b01      	subs	r3, #1
 800371a:	b29b      	uxth	r3, r3
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	4619      	mov	r1, r3
 8003720:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003722:	2b00      	cmp	r3, #0
 8003724:	d15d      	bne.n	80037e2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	68da      	ldr	r2, [r3, #12]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f022 0220 	bic.w	r2, r2, #32
 8003734:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68da      	ldr	r2, [r3, #12]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003744:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	695a      	ldr	r2, [r3, #20]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f022 0201 	bic.w	r2, r2, #1
 8003754:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2220      	movs	r2, #32
 800375a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003768:	2b01      	cmp	r3, #1
 800376a:	d135      	bne.n	80037d8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	330c      	adds	r3, #12
 8003778:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	e853 3f00 	ldrex	r3, [r3]
 8003780:	613b      	str	r3, [r7, #16]
   return(result);
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	f023 0310 	bic.w	r3, r3, #16
 8003788:	627b      	str	r3, [r7, #36]	@ 0x24
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	330c      	adds	r3, #12
 8003790:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003792:	623a      	str	r2, [r7, #32]
 8003794:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003796:	69f9      	ldr	r1, [r7, #28]
 8003798:	6a3a      	ldr	r2, [r7, #32]
 800379a:	e841 2300 	strex	r3, r2, [r1]
 800379e:	61bb      	str	r3, [r7, #24]
   return(result);
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d1e5      	bne.n	8003772 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0310 	and.w	r3, r3, #16
 80037b0:	2b10      	cmp	r3, #16
 80037b2:	d10a      	bne.n	80037ca <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80037b4:	2300      	movs	r3, #0
 80037b6:	60fb      	str	r3, [r7, #12]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	60fb      	str	r3, [r7, #12]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	60fb      	str	r3, [r7, #12]
 80037c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80037ce:	4619      	mov	r1, r3
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f7ff fdd1 	bl	8003378 <HAL_UARTEx_RxEventCallback>
 80037d6:	e002      	b.n	80037de <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f7fd f8f1 	bl	80009c0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80037de:	2300      	movs	r3, #0
 80037e0:	e002      	b.n	80037e8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80037e2:	2300      	movs	r3, #0
 80037e4:	e000      	b.n	80037e8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80037e6:	2302      	movs	r3, #2
  }
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3730      	adds	r7, #48	@ 0x30
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037f4:	b0c0      	sub	sp, #256	@ 0x100
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800380c:	68d9      	ldr	r1, [r3, #12]
 800380e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	ea40 0301 	orr.w	r3, r0, r1
 8003818:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800381a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800381e:	689a      	ldr	r2, [r3, #8]
 8003820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	431a      	orrs	r2, r3
 8003828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	431a      	orrs	r2, r3
 8003830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003834:	69db      	ldr	r3, [r3, #28]
 8003836:	4313      	orrs	r3, r2
 8003838:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800383c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003848:	f021 010c 	bic.w	r1, r1, #12
 800384c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003856:	430b      	orrs	r3, r1
 8003858:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800385a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800386a:	6999      	ldr	r1, [r3, #24]
 800386c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	ea40 0301 	orr.w	r3, r0, r1
 8003876:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	4b8f      	ldr	r3, [pc, #572]	@ (8003abc <UART_SetConfig+0x2cc>)
 8003880:	429a      	cmp	r2, r3
 8003882:	d005      	beq.n	8003890 <UART_SetConfig+0xa0>
 8003884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	4b8d      	ldr	r3, [pc, #564]	@ (8003ac0 <UART_SetConfig+0x2d0>)
 800388c:	429a      	cmp	r2, r3
 800388e:	d104      	bne.n	800389a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003890:	f7fe ff12 	bl	80026b8 <HAL_RCC_GetPCLK2Freq>
 8003894:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003898:	e003      	b.n	80038a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800389a:	f7fe fef9 	bl	8002690 <HAL_RCC_GetPCLK1Freq>
 800389e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038a6:	69db      	ldr	r3, [r3, #28]
 80038a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038ac:	f040 810c 	bne.w	8003ac8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80038b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038b4:	2200      	movs	r2, #0
 80038b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80038ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80038be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80038c2:	4622      	mov	r2, r4
 80038c4:	462b      	mov	r3, r5
 80038c6:	1891      	adds	r1, r2, r2
 80038c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80038ca:	415b      	adcs	r3, r3
 80038cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80038d2:	4621      	mov	r1, r4
 80038d4:	eb12 0801 	adds.w	r8, r2, r1
 80038d8:	4629      	mov	r1, r5
 80038da:	eb43 0901 	adc.w	r9, r3, r1
 80038de:	f04f 0200 	mov.w	r2, #0
 80038e2:	f04f 0300 	mov.w	r3, #0
 80038e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038f2:	4690      	mov	r8, r2
 80038f4:	4699      	mov	r9, r3
 80038f6:	4623      	mov	r3, r4
 80038f8:	eb18 0303 	adds.w	r3, r8, r3
 80038fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003900:	462b      	mov	r3, r5
 8003902:	eb49 0303 	adc.w	r3, r9, r3
 8003906:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800390a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003916:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800391a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800391e:	460b      	mov	r3, r1
 8003920:	18db      	adds	r3, r3, r3
 8003922:	653b      	str	r3, [r7, #80]	@ 0x50
 8003924:	4613      	mov	r3, r2
 8003926:	eb42 0303 	adc.w	r3, r2, r3
 800392a:	657b      	str	r3, [r7, #84]	@ 0x54
 800392c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003930:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003934:	f7fc fcbc 	bl	80002b0 <__aeabi_uldivmod>
 8003938:	4602      	mov	r2, r0
 800393a:	460b      	mov	r3, r1
 800393c:	4b61      	ldr	r3, [pc, #388]	@ (8003ac4 <UART_SetConfig+0x2d4>)
 800393e:	fba3 2302 	umull	r2, r3, r3, r2
 8003942:	095b      	lsrs	r3, r3, #5
 8003944:	011c      	lsls	r4, r3, #4
 8003946:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800394a:	2200      	movs	r2, #0
 800394c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003950:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003954:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003958:	4642      	mov	r2, r8
 800395a:	464b      	mov	r3, r9
 800395c:	1891      	adds	r1, r2, r2
 800395e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003960:	415b      	adcs	r3, r3
 8003962:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003964:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003968:	4641      	mov	r1, r8
 800396a:	eb12 0a01 	adds.w	sl, r2, r1
 800396e:	4649      	mov	r1, r9
 8003970:	eb43 0b01 	adc.w	fp, r3, r1
 8003974:	f04f 0200 	mov.w	r2, #0
 8003978:	f04f 0300 	mov.w	r3, #0
 800397c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003980:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003984:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003988:	4692      	mov	sl, r2
 800398a:	469b      	mov	fp, r3
 800398c:	4643      	mov	r3, r8
 800398e:	eb1a 0303 	adds.w	r3, sl, r3
 8003992:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003996:	464b      	mov	r3, r9
 8003998:	eb4b 0303 	adc.w	r3, fp, r3
 800399c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80039a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80039b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80039b4:	460b      	mov	r3, r1
 80039b6:	18db      	adds	r3, r3, r3
 80039b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80039ba:	4613      	mov	r3, r2
 80039bc:	eb42 0303 	adc.w	r3, r2, r3
 80039c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80039c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80039c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80039ca:	f7fc fc71 	bl	80002b0 <__aeabi_uldivmod>
 80039ce:	4602      	mov	r2, r0
 80039d0:	460b      	mov	r3, r1
 80039d2:	4611      	mov	r1, r2
 80039d4:	4b3b      	ldr	r3, [pc, #236]	@ (8003ac4 <UART_SetConfig+0x2d4>)
 80039d6:	fba3 2301 	umull	r2, r3, r3, r1
 80039da:	095b      	lsrs	r3, r3, #5
 80039dc:	2264      	movs	r2, #100	@ 0x64
 80039de:	fb02 f303 	mul.w	r3, r2, r3
 80039e2:	1acb      	subs	r3, r1, r3
 80039e4:	00db      	lsls	r3, r3, #3
 80039e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80039ea:	4b36      	ldr	r3, [pc, #216]	@ (8003ac4 <UART_SetConfig+0x2d4>)
 80039ec:	fba3 2302 	umull	r2, r3, r3, r2
 80039f0:	095b      	lsrs	r3, r3, #5
 80039f2:	005b      	lsls	r3, r3, #1
 80039f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80039f8:	441c      	add	r4, r3
 80039fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039fe:	2200      	movs	r2, #0
 8003a00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a04:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003a08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003a0c:	4642      	mov	r2, r8
 8003a0e:	464b      	mov	r3, r9
 8003a10:	1891      	adds	r1, r2, r2
 8003a12:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003a14:	415b      	adcs	r3, r3
 8003a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003a1c:	4641      	mov	r1, r8
 8003a1e:	1851      	adds	r1, r2, r1
 8003a20:	6339      	str	r1, [r7, #48]	@ 0x30
 8003a22:	4649      	mov	r1, r9
 8003a24:	414b      	adcs	r3, r1
 8003a26:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a28:	f04f 0200 	mov.w	r2, #0
 8003a2c:	f04f 0300 	mov.w	r3, #0
 8003a30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003a34:	4659      	mov	r1, fp
 8003a36:	00cb      	lsls	r3, r1, #3
 8003a38:	4651      	mov	r1, sl
 8003a3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a3e:	4651      	mov	r1, sl
 8003a40:	00ca      	lsls	r2, r1, #3
 8003a42:	4610      	mov	r0, r2
 8003a44:	4619      	mov	r1, r3
 8003a46:	4603      	mov	r3, r0
 8003a48:	4642      	mov	r2, r8
 8003a4a:	189b      	adds	r3, r3, r2
 8003a4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a50:	464b      	mov	r3, r9
 8003a52:	460a      	mov	r2, r1
 8003a54:	eb42 0303 	adc.w	r3, r2, r3
 8003a58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003a68:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003a6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003a70:	460b      	mov	r3, r1
 8003a72:	18db      	adds	r3, r3, r3
 8003a74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a76:	4613      	mov	r3, r2
 8003a78:	eb42 0303 	adc.w	r3, r2, r3
 8003a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003a82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003a86:	f7fc fc13 	bl	80002b0 <__aeabi_uldivmod>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ac4 <UART_SetConfig+0x2d4>)
 8003a90:	fba3 1302 	umull	r1, r3, r3, r2
 8003a94:	095b      	lsrs	r3, r3, #5
 8003a96:	2164      	movs	r1, #100	@ 0x64
 8003a98:	fb01 f303 	mul.w	r3, r1, r3
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	00db      	lsls	r3, r3, #3
 8003aa0:	3332      	adds	r3, #50	@ 0x32
 8003aa2:	4a08      	ldr	r2, [pc, #32]	@ (8003ac4 <UART_SetConfig+0x2d4>)
 8003aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa8:	095b      	lsrs	r3, r3, #5
 8003aaa:	f003 0207 	and.w	r2, r3, #7
 8003aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4422      	add	r2, r4
 8003ab6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ab8:	e106      	b.n	8003cc8 <UART_SetConfig+0x4d8>
 8003aba:	bf00      	nop
 8003abc:	40011000 	.word	0x40011000
 8003ac0:	40011400 	.word	0x40011400
 8003ac4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ac8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003acc:	2200      	movs	r2, #0
 8003ace:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003ad2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003ad6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003ada:	4642      	mov	r2, r8
 8003adc:	464b      	mov	r3, r9
 8003ade:	1891      	adds	r1, r2, r2
 8003ae0:	6239      	str	r1, [r7, #32]
 8003ae2:	415b      	adcs	r3, r3
 8003ae4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ae6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003aea:	4641      	mov	r1, r8
 8003aec:	1854      	adds	r4, r2, r1
 8003aee:	4649      	mov	r1, r9
 8003af0:	eb43 0501 	adc.w	r5, r3, r1
 8003af4:	f04f 0200 	mov.w	r2, #0
 8003af8:	f04f 0300 	mov.w	r3, #0
 8003afc:	00eb      	lsls	r3, r5, #3
 8003afe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b02:	00e2      	lsls	r2, r4, #3
 8003b04:	4614      	mov	r4, r2
 8003b06:	461d      	mov	r5, r3
 8003b08:	4643      	mov	r3, r8
 8003b0a:	18e3      	adds	r3, r4, r3
 8003b0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003b10:	464b      	mov	r3, r9
 8003b12:	eb45 0303 	adc.w	r3, r5, r3
 8003b16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003b26:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003b2a:	f04f 0200 	mov.w	r2, #0
 8003b2e:	f04f 0300 	mov.w	r3, #0
 8003b32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003b36:	4629      	mov	r1, r5
 8003b38:	008b      	lsls	r3, r1, #2
 8003b3a:	4621      	mov	r1, r4
 8003b3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b40:	4621      	mov	r1, r4
 8003b42:	008a      	lsls	r2, r1, #2
 8003b44:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003b48:	f7fc fbb2 	bl	80002b0 <__aeabi_uldivmod>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	460b      	mov	r3, r1
 8003b50:	4b60      	ldr	r3, [pc, #384]	@ (8003cd4 <UART_SetConfig+0x4e4>)
 8003b52:	fba3 2302 	umull	r2, r3, r3, r2
 8003b56:	095b      	lsrs	r3, r3, #5
 8003b58:	011c      	lsls	r4, r3, #4
 8003b5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003b68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003b6c:	4642      	mov	r2, r8
 8003b6e:	464b      	mov	r3, r9
 8003b70:	1891      	adds	r1, r2, r2
 8003b72:	61b9      	str	r1, [r7, #24]
 8003b74:	415b      	adcs	r3, r3
 8003b76:	61fb      	str	r3, [r7, #28]
 8003b78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b7c:	4641      	mov	r1, r8
 8003b7e:	1851      	adds	r1, r2, r1
 8003b80:	6139      	str	r1, [r7, #16]
 8003b82:	4649      	mov	r1, r9
 8003b84:	414b      	adcs	r3, r1
 8003b86:	617b      	str	r3, [r7, #20]
 8003b88:	f04f 0200 	mov.w	r2, #0
 8003b8c:	f04f 0300 	mov.w	r3, #0
 8003b90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b94:	4659      	mov	r1, fp
 8003b96:	00cb      	lsls	r3, r1, #3
 8003b98:	4651      	mov	r1, sl
 8003b9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b9e:	4651      	mov	r1, sl
 8003ba0:	00ca      	lsls	r2, r1, #3
 8003ba2:	4610      	mov	r0, r2
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	4642      	mov	r2, r8
 8003baa:	189b      	adds	r3, r3, r2
 8003bac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003bb0:	464b      	mov	r3, r9
 8003bb2:	460a      	mov	r2, r1
 8003bb4:	eb42 0303 	adc.w	r3, r2, r3
 8003bb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003bc6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003bc8:	f04f 0200 	mov.w	r2, #0
 8003bcc:	f04f 0300 	mov.w	r3, #0
 8003bd0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003bd4:	4649      	mov	r1, r9
 8003bd6:	008b      	lsls	r3, r1, #2
 8003bd8:	4641      	mov	r1, r8
 8003bda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bde:	4641      	mov	r1, r8
 8003be0:	008a      	lsls	r2, r1, #2
 8003be2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003be6:	f7fc fb63 	bl	80002b0 <__aeabi_uldivmod>
 8003bea:	4602      	mov	r2, r0
 8003bec:	460b      	mov	r3, r1
 8003bee:	4611      	mov	r1, r2
 8003bf0:	4b38      	ldr	r3, [pc, #224]	@ (8003cd4 <UART_SetConfig+0x4e4>)
 8003bf2:	fba3 2301 	umull	r2, r3, r3, r1
 8003bf6:	095b      	lsrs	r3, r3, #5
 8003bf8:	2264      	movs	r2, #100	@ 0x64
 8003bfa:	fb02 f303 	mul.w	r3, r2, r3
 8003bfe:	1acb      	subs	r3, r1, r3
 8003c00:	011b      	lsls	r3, r3, #4
 8003c02:	3332      	adds	r3, #50	@ 0x32
 8003c04:	4a33      	ldr	r2, [pc, #204]	@ (8003cd4 <UART_SetConfig+0x4e4>)
 8003c06:	fba2 2303 	umull	r2, r3, r2, r3
 8003c0a:	095b      	lsrs	r3, r3, #5
 8003c0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c10:	441c      	add	r4, r3
 8003c12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c16:	2200      	movs	r2, #0
 8003c18:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c1a:	677a      	str	r2, [r7, #116]	@ 0x74
 8003c1c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003c20:	4642      	mov	r2, r8
 8003c22:	464b      	mov	r3, r9
 8003c24:	1891      	adds	r1, r2, r2
 8003c26:	60b9      	str	r1, [r7, #8]
 8003c28:	415b      	adcs	r3, r3
 8003c2a:	60fb      	str	r3, [r7, #12]
 8003c2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c30:	4641      	mov	r1, r8
 8003c32:	1851      	adds	r1, r2, r1
 8003c34:	6039      	str	r1, [r7, #0]
 8003c36:	4649      	mov	r1, r9
 8003c38:	414b      	adcs	r3, r1
 8003c3a:	607b      	str	r3, [r7, #4]
 8003c3c:	f04f 0200 	mov.w	r2, #0
 8003c40:	f04f 0300 	mov.w	r3, #0
 8003c44:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003c48:	4659      	mov	r1, fp
 8003c4a:	00cb      	lsls	r3, r1, #3
 8003c4c:	4651      	mov	r1, sl
 8003c4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c52:	4651      	mov	r1, sl
 8003c54:	00ca      	lsls	r2, r1, #3
 8003c56:	4610      	mov	r0, r2
 8003c58:	4619      	mov	r1, r3
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	4642      	mov	r2, r8
 8003c5e:	189b      	adds	r3, r3, r2
 8003c60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c62:	464b      	mov	r3, r9
 8003c64:	460a      	mov	r2, r1
 8003c66:	eb42 0303 	adc.w	r3, r2, r3
 8003c6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c76:	667a      	str	r2, [r7, #100]	@ 0x64
 8003c78:	f04f 0200 	mov.w	r2, #0
 8003c7c:	f04f 0300 	mov.w	r3, #0
 8003c80:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003c84:	4649      	mov	r1, r9
 8003c86:	008b      	lsls	r3, r1, #2
 8003c88:	4641      	mov	r1, r8
 8003c8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c8e:	4641      	mov	r1, r8
 8003c90:	008a      	lsls	r2, r1, #2
 8003c92:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003c96:	f7fc fb0b 	bl	80002b0 <__aeabi_uldivmod>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	460b      	mov	r3, r1
 8003c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003cd4 <UART_SetConfig+0x4e4>)
 8003ca0:	fba3 1302 	umull	r1, r3, r3, r2
 8003ca4:	095b      	lsrs	r3, r3, #5
 8003ca6:	2164      	movs	r1, #100	@ 0x64
 8003ca8:	fb01 f303 	mul.w	r3, r1, r3
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	011b      	lsls	r3, r3, #4
 8003cb0:	3332      	adds	r3, #50	@ 0x32
 8003cb2:	4a08      	ldr	r2, [pc, #32]	@ (8003cd4 <UART_SetConfig+0x4e4>)
 8003cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb8:	095b      	lsrs	r3, r3, #5
 8003cba:	f003 020f 	and.w	r2, r3, #15
 8003cbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4422      	add	r2, r4
 8003cc6:	609a      	str	r2, [r3, #8]
}
 8003cc8:	bf00      	nop
 8003cca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cd4:	51eb851f 	.word	0x51eb851f

08003cd8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	4603      	mov	r3, r0
 8003ce0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003ce6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003cea:	2b84      	cmp	r3, #132	@ 0x84
 8003cec:	d005      	beq.n	8003cfa <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003cee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	4413      	add	r3, r2
 8003cf6:	3303      	adds	r3, #3
 8003cf8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3714      	adds	r7, #20
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003d0c:	f000 fafc 	bl	8004308 <vTaskStartScheduler>
  
  return osOK;
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	bd80      	pop	{r7, pc}

08003d16 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003d16:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d18:	b089      	sub	sp, #36	@ 0x24
 8003d1a:	af04      	add	r7, sp, #16
 8003d1c:	6078      	str	r0, [r7, #4]
 8003d1e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	695b      	ldr	r3, [r3, #20]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d020      	beq.n	8003d6a <osThreadCreate+0x54>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	699b      	ldr	r3, [r3, #24]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d01c      	beq.n	8003d6a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685c      	ldr	r4, [r3, #4]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	691e      	ldr	r6, [r3, #16]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7ff ffc8 	bl	8003cd8 <makeFreeRtosPriority>
 8003d48:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d52:	9202      	str	r2, [sp, #8]
 8003d54:	9301      	str	r3, [sp, #4]
 8003d56:	9100      	str	r1, [sp, #0]
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	4632      	mov	r2, r6
 8003d5c:	4629      	mov	r1, r5
 8003d5e:	4620      	mov	r0, r4
 8003d60:	f000 f8ed 	bl	8003f3e <xTaskCreateStatic>
 8003d64:	4603      	mov	r3, r0
 8003d66:	60fb      	str	r3, [r7, #12]
 8003d68:	e01c      	b.n	8003da4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685c      	ldr	r4, [r3, #4]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d76:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7ff ffaa 	bl	8003cd8 <makeFreeRtosPriority>
 8003d84:	4602      	mov	r2, r0
 8003d86:	f107 030c 	add.w	r3, r7, #12
 8003d8a:	9301      	str	r3, [sp, #4]
 8003d8c:	9200      	str	r2, [sp, #0]
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	4632      	mov	r2, r6
 8003d92:	4629      	mov	r1, r5
 8003d94:	4620      	mov	r0, r4
 8003d96:	f000 f932 	bl	8003ffe <xTaskCreate>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d001      	beq.n	8003da4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003da0:	2300      	movs	r3, #0
 8003da2:	e000      	b.n	8003da6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003da4:	68fb      	ldr	r3, [r7, #12]
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3714      	adds	r7, #20
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003dae <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b084      	sub	sp, #16
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d001      	beq.n	8003dc4 <osDelay+0x16>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	e000      	b.n	8003dc6 <osDelay+0x18>
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f000 fa68 	bl	800429c <vTaskDelay>
  
  return osOK;
 8003dcc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3710      	adds	r7, #16
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}

08003dd6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003dd6:	b480      	push	{r7}
 8003dd8:	b083      	sub	sp, #12
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f103 0208 	add.w	r2, r3, #8
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f04f 32ff 	mov.w	r2, #4294967295
 8003dee:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f103 0208 	add.w	r2, r3, #8
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f103 0208 	add.w	r2, r3, #8
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003e0a:	bf00      	nop
 8003e0c:	370c      	adds	r7, #12
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr

08003e16 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003e16:	b480      	push	{r7}
 8003e18:	b083      	sub	sp, #12
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	683a      	ldr	r2, [r7, #0]
 8003e54:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	683a      	ldr	r2, [r7, #0]
 8003e5a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	1c5a      	adds	r2, r3, #1
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	601a      	str	r2, [r3, #0]
}
 8003e6c:	bf00      	nop
 8003e6e:	3714      	adds	r7, #20
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e8e:	d103      	bne.n	8003e98 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	60fb      	str	r3, [r7, #12]
 8003e96:	e00c      	b.n	8003eb2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	3308      	adds	r3, #8
 8003e9c:	60fb      	str	r3, [r7, #12]
 8003e9e:	e002      	b.n	8003ea6 <vListInsert+0x2e>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	60fb      	str	r3, [r7, #12]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	68ba      	ldr	r2, [r7, #8]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d2f6      	bcs.n	8003ea0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	685a      	ldr	r2, [r3, #4]
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	1c5a      	adds	r2, r3, #1
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	601a      	str	r2, [r3, #0]
}
 8003ede:	bf00      	nop
 8003ee0:	3714      	adds	r7, #20
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr

08003eea <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003eea:	b480      	push	{r7}
 8003eec:	b085      	sub	sp, #20
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	6892      	ldr	r2, [r2, #8]
 8003f00:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	6852      	ldr	r2, [r2, #4]
 8003f0a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d103      	bne.n	8003f1e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689a      	ldr	r2, [r3, #8]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	1e5a      	subs	r2, r3, #1
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3714      	adds	r7, #20
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr

08003f3e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b08e      	sub	sp, #56	@ 0x38
 8003f42:	af04      	add	r7, sp, #16
 8003f44:	60f8      	str	r0, [r7, #12]
 8003f46:	60b9      	str	r1, [r7, #8]
 8003f48:	607a      	str	r2, [r7, #4]
 8003f4a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d10b      	bne.n	8003f6a <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f56:	f383 8811 	msr	BASEPRI, r3
 8003f5a:	f3bf 8f6f 	isb	sy
 8003f5e:	f3bf 8f4f 	dsb	sy
 8003f62:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003f64:	bf00      	nop
 8003f66:	bf00      	nop
 8003f68:	e7fd      	b.n	8003f66 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d10b      	bne.n	8003f88 <xTaskCreateStatic+0x4a>
	__asm volatile
 8003f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f74:	f383 8811 	msr	BASEPRI, r3
 8003f78:	f3bf 8f6f 	isb	sy
 8003f7c:	f3bf 8f4f 	dsb	sy
 8003f80:	61fb      	str	r3, [r7, #28]
}
 8003f82:	bf00      	nop
 8003f84:	bf00      	nop
 8003f86:	e7fd      	b.n	8003f84 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003f88:	23a0      	movs	r3, #160	@ 0xa0
 8003f8a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003f90:	d00b      	beq.n	8003faa <xTaskCreateStatic+0x6c>
	__asm volatile
 8003f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f96:	f383 8811 	msr	BASEPRI, r3
 8003f9a:	f3bf 8f6f 	isb	sy
 8003f9e:	f3bf 8f4f 	dsb	sy
 8003fa2:	61bb      	str	r3, [r7, #24]
}
 8003fa4:	bf00      	nop
 8003fa6:	bf00      	nop
 8003fa8:	e7fd      	b.n	8003fa6 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003faa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d01e      	beq.n	8003ff0 <xTaskCreateStatic+0xb2>
 8003fb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d01b      	beq.n	8003ff0 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003fb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fba:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003fc0:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc4:	2202      	movs	r2, #2
 8003fc6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003fca:	2300      	movs	r3, #0
 8003fcc:	9303      	str	r3, [sp, #12]
 8003fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd0:	9302      	str	r3, [sp, #8]
 8003fd2:	f107 0314 	add.w	r3, r7, #20
 8003fd6:	9301      	str	r3, [sp, #4]
 8003fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	68b9      	ldr	r1, [r7, #8]
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f000 f850 	bl	8004088 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003fe8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003fea:	f000 f8ed 	bl	80041c8 <prvAddNewTaskToReadyList>
 8003fee:	e001      	b.n	8003ff4 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003ff4:	697b      	ldr	r3, [r7, #20]
	}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3728      	adds	r7, #40	@ 0x28
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b08c      	sub	sp, #48	@ 0x30
 8004002:	af04      	add	r7, sp, #16
 8004004:	60f8      	str	r0, [r7, #12]
 8004006:	60b9      	str	r1, [r7, #8]
 8004008:	603b      	str	r3, [r7, #0]
 800400a:	4613      	mov	r3, r2
 800400c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800400e:	88fb      	ldrh	r3, [r7, #6]
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	4618      	mov	r0, r3
 8004014:	f000 ff00 	bl	8004e18 <pvPortMalloc>
 8004018:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d00e      	beq.n	800403e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004020:	20a0      	movs	r0, #160	@ 0xa0
 8004022:	f000 fef9 	bl	8004e18 <pvPortMalloc>
 8004026:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d003      	beq.n	8004036 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	631a      	str	r2, [r3, #48]	@ 0x30
 8004034:	e005      	b.n	8004042 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004036:	6978      	ldr	r0, [r7, #20]
 8004038:	f000 ffbc 	bl	8004fb4 <vPortFree>
 800403c:	e001      	b.n	8004042 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800403e:	2300      	movs	r3, #0
 8004040:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d017      	beq.n	8004078 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004050:	88fa      	ldrh	r2, [r7, #6]
 8004052:	2300      	movs	r3, #0
 8004054:	9303      	str	r3, [sp, #12]
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	9302      	str	r3, [sp, #8]
 800405a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800405c:	9301      	str	r3, [sp, #4]
 800405e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004060:	9300      	str	r3, [sp, #0]
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	68b9      	ldr	r1, [r7, #8]
 8004066:	68f8      	ldr	r0, [r7, #12]
 8004068:	f000 f80e 	bl	8004088 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800406c:	69f8      	ldr	r0, [r7, #28]
 800406e:	f000 f8ab 	bl	80041c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004072:	2301      	movs	r3, #1
 8004074:	61bb      	str	r3, [r7, #24]
 8004076:	e002      	b.n	800407e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004078:	f04f 33ff 	mov.w	r3, #4294967295
 800407c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800407e:	69bb      	ldr	r3, [r7, #24]
	}
 8004080:	4618      	mov	r0, r3
 8004082:	3720      	adds	r7, #32
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b088      	sub	sp, #32
 800408c:	af00      	add	r7, sp, #0
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	607a      	str	r2, [r7, #4]
 8004094:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004098:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80040a0:	3b01      	subs	r3, #1
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	4413      	add	r3, r2
 80040a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80040a8:	69bb      	ldr	r3, [r7, #24]
 80040aa:	f023 0307 	bic.w	r3, r3, #7
 80040ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80040b0:	69bb      	ldr	r3, [r7, #24]
 80040b2:	f003 0307 	and.w	r3, r3, #7
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00b      	beq.n	80040d2 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80040ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040be:	f383 8811 	msr	BASEPRI, r3
 80040c2:	f3bf 8f6f 	isb	sy
 80040c6:	f3bf 8f4f 	dsb	sy
 80040ca:	617b      	str	r3, [r7, #20]
}
 80040cc:	bf00      	nop
 80040ce:	bf00      	nop
 80040d0:	e7fd      	b.n	80040ce <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d01f      	beq.n	8004118 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80040d8:	2300      	movs	r3, #0
 80040da:	61fb      	str	r3, [r7, #28]
 80040dc:	e012      	b.n	8004104 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	4413      	add	r3, r2
 80040e4:	7819      	ldrb	r1, [r3, #0]
 80040e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	4413      	add	r3, r2
 80040ec:	3334      	adds	r3, #52	@ 0x34
 80040ee:	460a      	mov	r2, r1
 80040f0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80040f2:	68ba      	ldr	r2, [r7, #8]
 80040f4:	69fb      	ldr	r3, [r7, #28]
 80040f6:	4413      	add	r3, r2
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d006      	beq.n	800410c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	3301      	adds	r3, #1
 8004102:	61fb      	str	r3, [r7, #28]
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	2b0f      	cmp	r3, #15
 8004108:	d9e9      	bls.n	80040de <prvInitialiseNewTask+0x56>
 800410a:	e000      	b.n	800410e <prvInitialiseNewTask+0x86>
			{
				break;
 800410c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800410e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004110:	2200      	movs	r2, #0
 8004112:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004116:	e003      	b.n	8004120 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800411a:	2200      	movs	r2, #0
 800411c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004122:	2b06      	cmp	r3, #6
 8004124:	d901      	bls.n	800412a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004126:	2306      	movs	r3, #6
 8004128:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800412a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800412c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800412e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004132:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004134:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004138:	2200      	movs	r2, #0
 800413a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800413c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800413e:	3304      	adds	r3, #4
 8004140:	4618      	mov	r0, r3
 8004142:	f7ff fe68 	bl	8003e16 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004148:	3318      	adds	r3, #24
 800414a:	4618      	mov	r0, r3
 800414c:	f7ff fe63 	bl	8003e16 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004152:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004154:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004158:	f1c3 0207 	rsb	r2, r3, #7
 800415c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800415e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004162:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004164:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004168:	2200      	movs	r2, #0
 800416a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800416e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004170:	2200      	movs	r2, #0
 8004172:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004178:	334c      	adds	r3, #76	@ 0x4c
 800417a:	224c      	movs	r2, #76	@ 0x4c
 800417c:	2100      	movs	r1, #0
 800417e:	4618      	mov	r0, r3
 8004180:	f001 faf2 	bl	8005768 <memset>
 8004184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004186:	4a0d      	ldr	r2, [pc, #52]	@ (80041bc <prvInitialiseNewTask+0x134>)
 8004188:	651a      	str	r2, [r3, #80]	@ 0x50
 800418a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800418c:	4a0c      	ldr	r2, [pc, #48]	@ (80041c0 <prvInitialiseNewTask+0x138>)
 800418e:	655a      	str	r2, [r3, #84]	@ 0x54
 8004190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004192:	4a0c      	ldr	r2, [pc, #48]	@ (80041c4 <prvInitialiseNewTask+0x13c>)
 8004194:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004196:	683a      	ldr	r2, [r7, #0]
 8004198:	68f9      	ldr	r1, [r7, #12]
 800419a:	69b8      	ldr	r0, [r7, #24]
 800419c:	f000 fc2a 	bl	80049f4 <pxPortInitialiseStack>
 80041a0:	4602      	mov	r2, r0
 80041a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041a4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80041a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80041ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80041b2:	bf00      	nop
 80041b4:	3720      	adds	r7, #32
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	20004a54 	.word	0x20004a54
 80041c0:	20004abc 	.word	0x20004abc
 80041c4:	20004b24 	.word	0x20004b24

080041c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80041d0:	f000 fd42 	bl	8004c58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80041d4:	4b2a      	ldr	r3, [pc, #168]	@ (8004280 <prvAddNewTaskToReadyList+0xb8>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	3301      	adds	r3, #1
 80041da:	4a29      	ldr	r2, [pc, #164]	@ (8004280 <prvAddNewTaskToReadyList+0xb8>)
 80041dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80041de:	4b29      	ldr	r3, [pc, #164]	@ (8004284 <prvAddNewTaskToReadyList+0xbc>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d109      	bne.n	80041fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80041e6:	4a27      	ldr	r2, [pc, #156]	@ (8004284 <prvAddNewTaskToReadyList+0xbc>)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80041ec:	4b24      	ldr	r3, [pc, #144]	@ (8004280 <prvAddNewTaskToReadyList+0xb8>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d110      	bne.n	8004216 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80041f4:	f000 fad4 	bl	80047a0 <prvInitialiseTaskLists>
 80041f8:	e00d      	b.n	8004216 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80041fa:	4b23      	ldr	r3, [pc, #140]	@ (8004288 <prvAddNewTaskToReadyList+0xc0>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d109      	bne.n	8004216 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004202:	4b20      	ldr	r3, [pc, #128]	@ (8004284 <prvAddNewTaskToReadyList+0xbc>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800420c:	429a      	cmp	r2, r3
 800420e:	d802      	bhi.n	8004216 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004210:	4a1c      	ldr	r2, [pc, #112]	@ (8004284 <prvAddNewTaskToReadyList+0xbc>)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004216:	4b1d      	ldr	r3, [pc, #116]	@ (800428c <prvAddNewTaskToReadyList+0xc4>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	3301      	adds	r3, #1
 800421c:	4a1b      	ldr	r2, [pc, #108]	@ (800428c <prvAddNewTaskToReadyList+0xc4>)
 800421e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004224:	2201      	movs	r2, #1
 8004226:	409a      	lsls	r2, r3
 8004228:	4b19      	ldr	r3, [pc, #100]	@ (8004290 <prvAddNewTaskToReadyList+0xc8>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4313      	orrs	r3, r2
 800422e:	4a18      	ldr	r2, [pc, #96]	@ (8004290 <prvAddNewTaskToReadyList+0xc8>)
 8004230:	6013      	str	r3, [r2, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004236:	4613      	mov	r3, r2
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	4413      	add	r3, r2
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	4a15      	ldr	r2, [pc, #84]	@ (8004294 <prvAddNewTaskToReadyList+0xcc>)
 8004240:	441a      	add	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	3304      	adds	r3, #4
 8004246:	4619      	mov	r1, r3
 8004248:	4610      	mov	r0, r2
 800424a:	f7ff fdf1 	bl	8003e30 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800424e:	f000 fd35 	bl	8004cbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004252:	4b0d      	ldr	r3, [pc, #52]	@ (8004288 <prvAddNewTaskToReadyList+0xc0>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00e      	beq.n	8004278 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800425a:	4b0a      	ldr	r3, [pc, #40]	@ (8004284 <prvAddNewTaskToReadyList+0xbc>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004264:	429a      	cmp	r2, r3
 8004266:	d207      	bcs.n	8004278 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004268:	4b0b      	ldr	r3, [pc, #44]	@ (8004298 <prvAddNewTaskToReadyList+0xd0>)
 800426a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800426e:	601a      	str	r2, [r3, #0]
 8004270:	f3bf 8f4f 	dsb	sy
 8004274:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004278:	bf00      	nop
 800427a:	3708      	adds	r7, #8
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	20000e00 	.word	0x20000e00
 8004284:	20000d00 	.word	0x20000d00
 8004288:	20000e0c 	.word	0x20000e0c
 800428c:	20000e1c 	.word	0x20000e1c
 8004290:	20000e08 	.word	0x20000e08
 8004294:	20000d04 	.word	0x20000d04
 8004298:	e000ed04 	.word	0xe000ed04

0800429c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80042a4:	2300      	movs	r3, #0
 80042a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d018      	beq.n	80042e0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80042ae:	4b14      	ldr	r3, [pc, #80]	@ (8004300 <vTaskDelay+0x64>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00b      	beq.n	80042ce <vTaskDelay+0x32>
	__asm volatile
 80042b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ba:	f383 8811 	msr	BASEPRI, r3
 80042be:	f3bf 8f6f 	isb	sy
 80042c2:	f3bf 8f4f 	dsb	sy
 80042c6:	60bb      	str	r3, [r7, #8]
}
 80042c8:	bf00      	nop
 80042ca:	bf00      	nop
 80042cc:	e7fd      	b.n	80042ca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80042ce:	f000 f885 	bl	80043dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80042d2:	2100      	movs	r1, #0
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f000 fb27 	bl	8004928 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80042da:	f000 f88d 	bl	80043f8 <xTaskResumeAll>
 80042de:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d107      	bne.n	80042f6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80042e6:	4b07      	ldr	r3, [pc, #28]	@ (8004304 <vTaskDelay+0x68>)
 80042e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042ec:	601a      	str	r2, [r3, #0]
 80042ee:	f3bf 8f4f 	dsb	sy
 80042f2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80042f6:	bf00      	nop
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	20000e28 	.word	0x20000e28
 8004304:	e000ed04 	.word	0xe000ed04

08004308 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b08a      	sub	sp, #40	@ 0x28
 800430c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800430e:	2300      	movs	r3, #0
 8004310:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004312:	2300      	movs	r3, #0
 8004314:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004316:	463a      	mov	r2, r7
 8004318:	1d39      	adds	r1, r7, #4
 800431a:	f107 0308 	add.w	r3, r7, #8
 800431e:	4618      	mov	r0, r3
 8004320:	f7fc fc48 	bl	8000bb4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004324:	6839      	ldr	r1, [r7, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	68ba      	ldr	r2, [r7, #8]
 800432a:	9202      	str	r2, [sp, #8]
 800432c:	9301      	str	r3, [sp, #4]
 800432e:	2300      	movs	r3, #0
 8004330:	9300      	str	r3, [sp, #0]
 8004332:	2300      	movs	r3, #0
 8004334:	460a      	mov	r2, r1
 8004336:	4921      	ldr	r1, [pc, #132]	@ (80043bc <vTaskStartScheduler+0xb4>)
 8004338:	4821      	ldr	r0, [pc, #132]	@ (80043c0 <vTaskStartScheduler+0xb8>)
 800433a:	f7ff fe00 	bl	8003f3e <xTaskCreateStatic>
 800433e:	4603      	mov	r3, r0
 8004340:	4a20      	ldr	r2, [pc, #128]	@ (80043c4 <vTaskStartScheduler+0xbc>)
 8004342:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004344:	4b1f      	ldr	r3, [pc, #124]	@ (80043c4 <vTaskStartScheduler+0xbc>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d002      	beq.n	8004352 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800434c:	2301      	movs	r3, #1
 800434e:	617b      	str	r3, [r7, #20]
 8004350:	e001      	b.n	8004356 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004352:	2300      	movs	r3, #0
 8004354:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	2b01      	cmp	r3, #1
 800435a:	d11b      	bne.n	8004394 <vTaskStartScheduler+0x8c>
	__asm volatile
 800435c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004360:	f383 8811 	msr	BASEPRI, r3
 8004364:	f3bf 8f6f 	isb	sy
 8004368:	f3bf 8f4f 	dsb	sy
 800436c:	613b      	str	r3, [r7, #16]
}
 800436e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004370:	4b15      	ldr	r3, [pc, #84]	@ (80043c8 <vTaskStartScheduler+0xc0>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	334c      	adds	r3, #76	@ 0x4c
 8004376:	4a15      	ldr	r2, [pc, #84]	@ (80043cc <vTaskStartScheduler+0xc4>)
 8004378:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800437a:	4b15      	ldr	r3, [pc, #84]	@ (80043d0 <vTaskStartScheduler+0xc8>)
 800437c:	f04f 32ff 	mov.w	r2, #4294967295
 8004380:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004382:	4b14      	ldr	r3, [pc, #80]	@ (80043d4 <vTaskStartScheduler+0xcc>)
 8004384:	2201      	movs	r2, #1
 8004386:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004388:	4b13      	ldr	r3, [pc, #76]	@ (80043d8 <vTaskStartScheduler+0xd0>)
 800438a:	2200      	movs	r2, #0
 800438c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800438e:	f000 fbbf 	bl	8004b10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004392:	e00f      	b.n	80043b4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800439a:	d10b      	bne.n	80043b4 <vTaskStartScheduler+0xac>
	__asm volatile
 800439c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043a0:	f383 8811 	msr	BASEPRI, r3
 80043a4:	f3bf 8f6f 	isb	sy
 80043a8:	f3bf 8f4f 	dsb	sy
 80043ac:	60fb      	str	r3, [r7, #12]
}
 80043ae:	bf00      	nop
 80043b0:	bf00      	nop
 80043b2:	e7fd      	b.n	80043b0 <vTaskStartScheduler+0xa8>
}
 80043b4:	bf00      	nop
 80043b6:	3718      	adds	r7, #24
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	08007008 	.word	0x08007008
 80043c0:	08004771 	.word	0x08004771
 80043c4:	20000e24 	.word	0x20000e24
 80043c8:	20000d00 	.word	0x20000d00
 80043cc:	20000034 	.word	0x20000034
 80043d0:	20000e20 	.word	0x20000e20
 80043d4:	20000e0c 	.word	0x20000e0c
 80043d8:	20000e04 	.word	0x20000e04

080043dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80043dc:	b480      	push	{r7}
 80043de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80043e0:	4b04      	ldr	r3, [pc, #16]	@ (80043f4 <vTaskSuspendAll+0x18>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	3301      	adds	r3, #1
 80043e6:	4a03      	ldr	r2, [pc, #12]	@ (80043f4 <vTaskSuspendAll+0x18>)
 80043e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80043ea:	bf00      	nop
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr
 80043f4:	20000e28 	.word	0x20000e28

080043f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80043fe:	2300      	movs	r3, #0
 8004400:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004402:	2300      	movs	r3, #0
 8004404:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004406:	4b42      	ldr	r3, [pc, #264]	@ (8004510 <xTaskResumeAll+0x118>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d10b      	bne.n	8004426 <xTaskResumeAll+0x2e>
	__asm volatile
 800440e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004412:	f383 8811 	msr	BASEPRI, r3
 8004416:	f3bf 8f6f 	isb	sy
 800441a:	f3bf 8f4f 	dsb	sy
 800441e:	603b      	str	r3, [r7, #0]
}
 8004420:	bf00      	nop
 8004422:	bf00      	nop
 8004424:	e7fd      	b.n	8004422 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004426:	f000 fc17 	bl	8004c58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800442a:	4b39      	ldr	r3, [pc, #228]	@ (8004510 <xTaskResumeAll+0x118>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	3b01      	subs	r3, #1
 8004430:	4a37      	ldr	r2, [pc, #220]	@ (8004510 <xTaskResumeAll+0x118>)
 8004432:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004434:	4b36      	ldr	r3, [pc, #216]	@ (8004510 <xTaskResumeAll+0x118>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d161      	bne.n	8004500 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800443c:	4b35      	ldr	r3, [pc, #212]	@ (8004514 <xTaskResumeAll+0x11c>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d05d      	beq.n	8004500 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004444:	e02e      	b.n	80044a4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004446:	4b34      	ldr	r3, [pc, #208]	@ (8004518 <xTaskResumeAll+0x120>)
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	3318      	adds	r3, #24
 8004452:	4618      	mov	r0, r3
 8004454:	f7ff fd49 	bl	8003eea <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	3304      	adds	r3, #4
 800445c:	4618      	mov	r0, r3
 800445e:	f7ff fd44 	bl	8003eea <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004466:	2201      	movs	r2, #1
 8004468:	409a      	lsls	r2, r3
 800446a:	4b2c      	ldr	r3, [pc, #176]	@ (800451c <xTaskResumeAll+0x124>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4313      	orrs	r3, r2
 8004470:	4a2a      	ldr	r2, [pc, #168]	@ (800451c <xTaskResumeAll+0x124>)
 8004472:	6013      	str	r3, [r2, #0]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004478:	4613      	mov	r3, r2
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	4413      	add	r3, r2
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	4a27      	ldr	r2, [pc, #156]	@ (8004520 <xTaskResumeAll+0x128>)
 8004482:	441a      	add	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	3304      	adds	r3, #4
 8004488:	4619      	mov	r1, r3
 800448a:	4610      	mov	r0, r2
 800448c:	f7ff fcd0 	bl	8003e30 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004494:	4b23      	ldr	r3, [pc, #140]	@ (8004524 <xTaskResumeAll+0x12c>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800449a:	429a      	cmp	r2, r3
 800449c:	d302      	bcc.n	80044a4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800449e:	4b22      	ldr	r3, [pc, #136]	@ (8004528 <xTaskResumeAll+0x130>)
 80044a0:	2201      	movs	r2, #1
 80044a2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80044a4:	4b1c      	ldr	r3, [pc, #112]	@ (8004518 <xTaskResumeAll+0x120>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1cc      	bne.n	8004446 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d001      	beq.n	80044b6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80044b2:	f000 fa19 	bl	80048e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80044b6:	4b1d      	ldr	r3, [pc, #116]	@ (800452c <xTaskResumeAll+0x134>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d010      	beq.n	80044e4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80044c2:	f000 f837 	bl	8004534 <xTaskIncrementTick>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d002      	beq.n	80044d2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80044cc:	4b16      	ldr	r3, [pc, #88]	@ (8004528 <xTaskResumeAll+0x130>)
 80044ce:	2201      	movs	r2, #1
 80044d0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	3b01      	subs	r3, #1
 80044d6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1f1      	bne.n	80044c2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80044de:	4b13      	ldr	r3, [pc, #76]	@ (800452c <xTaskResumeAll+0x134>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80044e4:	4b10      	ldr	r3, [pc, #64]	@ (8004528 <xTaskResumeAll+0x130>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d009      	beq.n	8004500 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80044ec:	2301      	movs	r3, #1
 80044ee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80044f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004530 <xTaskResumeAll+0x138>)
 80044f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044f6:	601a      	str	r2, [r3, #0]
 80044f8:	f3bf 8f4f 	dsb	sy
 80044fc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004500:	f000 fbdc 	bl	8004cbc <vPortExitCritical>

	return xAlreadyYielded;
 8004504:	68bb      	ldr	r3, [r7, #8]
}
 8004506:	4618      	mov	r0, r3
 8004508:	3710      	adds	r7, #16
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	20000e28 	.word	0x20000e28
 8004514:	20000e00 	.word	0x20000e00
 8004518:	20000dc0 	.word	0x20000dc0
 800451c:	20000e08 	.word	0x20000e08
 8004520:	20000d04 	.word	0x20000d04
 8004524:	20000d00 	.word	0x20000d00
 8004528:	20000e14 	.word	0x20000e14
 800452c:	20000e10 	.word	0x20000e10
 8004530:	e000ed04 	.word	0xe000ed04

08004534 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b086      	sub	sp, #24
 8004538:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800453a:	2300      	movs	r3, #0
 800453c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800453e:	4b4f      	ldr	r3, [pc, #316]	@ (800467c <xTaskIncrementTick+0x148>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	2b00      	cmp	r3, #0
 8004544:	f040 808f 	bne.w	8004666 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004548:	4b4d      	ldr	r3, [pc, #308]	@ (8004680 <xTaskIncrementTick+0x14c>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	3301      	adds	r3, #1
 800454e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004550:	4a4b      	ldr	r2, [pc, #300]	@ (8004680 <xTaskIncrementTick+0x14c>)
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d121      	bne.n	80045a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800455c:	4b49      	ldr	r3, [pc, #292]	@ (8004684 <xTaskIncrementTick+0x150>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00b      	beq.n	800457e <xTaskIncrementTick+0x4a>
	__asm volatile
 8004566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800456a:	f383 8811 	msr	BASEPRI, r3
 800456e:	f3bf 8f6f 	isb	sy
 8004572:	f3bf 8f4f 	dsb	sy
 8004576:	603b      	str	r3, [r7, #0]
}
 8004578:	bf00      	nop
 800457a:	bf00      	nop
 800457c:	e7fd      	b.n	800457a <xTaskIncrementTick+0x46>
 800457e:	4b41      	ldr	r3, [pc, #260]	@ (8004684 <xTaskIncrementTick+0x150>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	60fb      	str	r3, [r7, #12]
 8004584:	4b40      	ldr	r3, [pc, #256]	@ (8004688 <xTaskIncrementTick+0x154>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a3e      	ldr	r2, [pc, #248]	@ (8004684 <xTaskIncrementTick+0x150>)
 800458a:	6013      	str	r3, [r2, #0]
 800458c:	4a3e      	ldr	r2, [pc, #248]	@ (8004688 <xTaskIncrementTick+0x154>)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6013      	str	r3, [r2, #0]
 8004592:	4b3e      	ldr	r3, [pc, #248]	@ (800468c <xTaskIncrementTick+0x158>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	3301      	adds	r3, #1
 8004598:	4a3c      	ldr	r2, [pc, #240]	@ (800468c <xTaskIncrementTick+0x158>)
 800459a:	6013      	str	r3, [r2, #0]
 800459c:	f000 f9a4 	bl	80048e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80045a0:	4b3b      	ldr	r3, [pc, #236]	@ (8004690 <xTaskIncrementTick+0x15c>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d348      	bcc.n	800463c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045aa:	4b36      	ldr	r3, [pc, #216]	@ (8004684 <xTaskIncrementTick+0x150>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d104      	bne.n	80045be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045b4:	4b36      	ldr	r3, [pc, #216]	@ (8004690 <xTaskIncrementTick+0x15c>)
 80045b6:	f04f 32ff 	mov.w	r2, #4294967295
 80045ba:	601a      	str	r2, [r3, #0]
					break;
 80045bc:	e03e      	b.n	800463c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045be:	4b31      	ldr	r3, [pc, #196]	@ (8004684 <xTaskIncrementTick+0x150>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d203      	bcs.n	80045de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80045d6:	4a2e      	ldr	r2, [pc, #184]	@ (8004690 <xTaskIncrementTick+0x15c>)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80045dc:	e02e      	b.n	800463c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	3304      	adds	r3, #4
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7ff fc81 	bl	8003eea <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d004      	beq.n	80045fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	3318      	adds	r3, #24
 80045f4:	4618      	mov	r0, r3
 80045f6:	f7ff fc78 	bl	8003eea <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fe:	2201      	movs	r2, #1
 8004600:	409a      	lsls	r2, r3
 8004602:	4b24      	ldr	r3, [pc, #144]	@ (8004694 <xTaskIncrementTick+0x160>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4313      	orrs	r3, r2
 8004608:	4a22      	ldr	r2, [pc, #136]	@ (8004694 <xTaskIncrementTick+0x160>)
 800460a:	6013      	str	r3, [r2, #0]
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004610:	4613      	mov	r3, r2
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	4413      	add	r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	4a1f      	ldr	r2, [pc, #124]	@ (8004698 <xTaskIncrementTick+0x164>)
 800461a:	441a      	add	r2, r3
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	3304      	adds	r3, #4
 8004620:	4619      	mov	r1, r3
 8004622:	4610      	mov	r0, r2
 8004624:	f7ff fc04 	bl	8003e30 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800462c:	4b1b      	ldr	r3, [pc, #108]	@ (800469c <xTaskIncrementTick+0x168>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004632:	429a      	cmp	r2, r3
 8004634:	d3b9      	bcc.n	80045aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004636:	2301      	movs	r3, #1
 8004638:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800463a:	e7b6      	b.n	80045aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800463c:	4b17      	ldr	r3, [pc, #92]	@ (800469c <xTaskIncrementTick+0x168>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004642:	4915      	ldr	r1, [pc, #84]	@ (8004698 <xTaskIncrementTick+0x164>)
 8004644:	4613      	mov	r3, r2
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	4413      	add	r3, r2
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	440b      	add	r3, r1
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d901      	bls.n	8004658 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004654:	2301      	movs	r3, #1
 8004656:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004658:	4b11      	ldr	r3, [pc, #68]	@ (80046a0 <xTaskIncrementTick+0x16c>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d007      	beq.n	8004670 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004660:	2301      	movs	r3, #1
 8004662:	617b      	str	r3, [r7, #20]
 8004664:	e004      	b.n	8004670 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004666:	4b0f      	ldr	r3, [pc, #60]	@ (80046a4 <xTaskIncrementTick+0x170>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	3301      	adds	r3, #1
 800466c:	4a0d      	ldr	r2, [pc, #52]	@ (80046a4 <xTaskIncrementTick+0x170>)
 800466e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004670:	697b      	ldr	r3, [r7, #20]
}
 8004672:	4618      	mov	r0, r3
 8004674:	3718      	adds	r7, #24
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	20000e28 	.word	0x20000e28
 8004680:	20000e04 	.word	0x20000e04
 8004684:	20000db8 	.word	0x20000db8
 8004688:	20000dbc 	.word	0x20000dbc
 800468c:	20000e18 	.word	0x20000e18
 8004690:	20000e20 	.word	0x20000e20
 8004694:	20000e08 	.word	0x20000e08
 8004698:	20000d04 	.word	0x20000d04
 800469c:	20000d00 	.word	0x20000d00
 80046a0:	20000e14 	.word	0x20000e14
 80046a4:	20000e10 	.word	0x20000e10

080046a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80046a8:	b480      	push	{r7}
 80046aa:	b087      	sub	sp, #28
 80046ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80046ae:	4b2a      	ldr	r3, [pc, #168]	@ (8004758 <vTaskSwitchContext+0xb0>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d003      	beq.n	80046be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80046b6:	4b29      	ldr	r3, [pc, #164]	@ (800475c <vTaskSwitchContext+0xb4>)
 80046b8:	2201      	movs	r2, #1
 80046ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80046bc:	e045      	b.n	800474a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80046be:	4b27      	ldr	r3, [pc, #156]	@ (800475c <vTaskSwitchContext+0xb4>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046c4:	4b26      	ldr	r3, [pc, #152]	@ (8004760 <vTaskSwitchContext+0xb8>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	fab3 f383 	clz	r3, r3
 80046d0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80046d2:	7afb      	ldrb	r3, [r7, #11]
 80046d4:	f1c3 031f 	rsb	r3, r3, #31
 80046d8:	617b      	str	r3, [r7, #20]
 80046da:	4922      	ldr	r1, [pc, #136]	@ (8004764 <vTaskSwitchContext+0xbc>)
 80046dc:	697a      	ldr	r2, [r7, #20]
 80046de:	4613      	mov	r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	4413      	add	r3, r2
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	440b      	add	r3, r1
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10b      	bne.n	8004706 <vTaskSwitchContext+0x5e>
	__asm volatile
 80046ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046f2:	f383 8811 	msr	BASEPRI, r3
 80046f6:	f3bf 8f6f 	isb	sy
 80046fa:	f3bf 8f4f 	dsb	sy
 80046fe:	607b      	str	r3, [r7, #4]
}
 8004700:	bf00      	nop
 8004702:	bf00      	nop
 8004704:	e7fd      	b.n	8004702 <vTaskSwitchContext+0x5a>
 8004706:	697a      	ldr	r2, [r7, #20]
 8004708:	4613      	mov	r3, r2
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	4413      	add	r3, r2
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	4a14      	ldr	r2, [pc, #80]	@ (8004764 <vTaskSwitchContext+0xbc>)
 8004712:	4413      	add	r3, r2
 8004714:	613b      	str	r3, [r7, #16]
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	685a      	ldr	r2, [r3, #4]
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	605a      	str	r2, [r3, #4]
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	685a      	ldr	r2, [r3, #4]
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	3308      	adds	r3, #8
 8004728:	429a      	cmp	r2, r3
 800472a:	d104      	bne.n	8004736 <vTaskSwitchContext+0x8e>
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	685a      	ldr	r2, [r3, #4]
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	605a      	str	r2, [r3, #4]
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	4a0a      	ldr	r2, [pc, #40]	@ (8004768 <vTaskSwitchContext+0xc0>)
 800473e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004740:	4b09      	ldr	r3, [pc, #36]	@ (8004768 <vTaskSwitchContext+0xc0>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	334c      	adds	r3, #76	@ 0x4c
 8004746:	4a09      	ldr	r2, [pc, #36]	@ (800476c <vTaskSwitchContext+0xc4>)
 8004748:	6013      	str	r3, [r2, #0]
}
 800474a:	bf00      	nop
 800474c:	371c      	adds	r7, #28
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop
 8004758:	20000e28 	.word	0x20000e28
 800475c:	20000e14 	.word	0x20000e14
 8004760:	20000e08 	.word	0x20000e08
 8004764:	20000d04 	.word	0x20000d04
 8004768:	20000d00 	.word	0x20000d00
 800476c:	20000034 	.word	0x20000034

08004770 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004778:	f000 f852 	bl	8004820 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800477c:	4b06      	ldr	r3, [pc, #24]	@ (8004798 <prvIdleTask+0x28>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d9f9      	bls.n	8004778 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004784:	4b05      	ldr	r3, [pc, #20]	@ (800479c <prvIdleTask+0x2c>)
 8004786:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	f3bf 8f4f 	dsb	sy
 8004790:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004794:	e7f0      	b.n	8004778 <prvIdleTask+0x8>
 8004796:	bf00      	nop
 8004798:	20000d04 	.word	0x20000d04
 800479c:	e000ed04 	.word	0xe000ed04

080047a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80047a6:	2300      	movs	r3, #0
 80047a8:	607b      	str	r3, [r7, #4]
 80047aa:	e00c      	b.n	80047c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	4613      	mov	r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	4413      	add	r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	4a12      	ldr	r2, [pc, #72]	@ (8004800 <prvInitialiseTaskLists+0x60>)
 80047b8:	4413      	add	r3, r2
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7ff fb0b 	bl	8003dd6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	3301      	adds	r3, #1
 80047c4:	607b      	str	r3, [r7, #4]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2b06      	cmp	r3, #6
 80047ca:	d9ef      	bls.n	80047ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80047cc:	480d      	ldr	r0, [pc, #52]	@ (8004804 <prvInitialiseTaskLists+0x64>)
 80047ce:	f7ff fb02 	bl	8003dd6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80047d2:	480d      	ldr	r0, [pc, #52]	@ (8004808 <prvInitialiseTaskLists+0x68>)
 80047d4:	f7ff faff 	bl	8003dd6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80047d8:	480c      	ldr	r0, [pc, #48]	@ (800480c <prvInitialiseTaskLists+0x6c>)
 80047da:	f7ff fafc 	bl	8003dd6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80047de:	480c      	ldr	r0, [pc, #48]	@ (8004810 <prvInitialiseTaskLists+0x70>)
 80047e0:	f7ff faf9 	bl	8003dd6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80047e4:	480b      	ldr	r0, [pc, #44]	@ (8004814 <prvInitialiseTaskLists+0x74>)
 80047e6:	f7ff faf6 	bl	8003dd6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80047ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004818 <prvInitialiseTaskLists+0x78>)
 80047ec:	4a05      	ldr	r2, [pc, #20]	@ (8004804 <prvInitialiseTaskLists+0x64>)
 80047ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80047f0:	4b0a      	ldr	r3, [pc, #40]	@ (800481c <prvInitialiseTaskLists+0x7c>)
 80047f2:	4a05      	ldr	r2, [pc, #20]	@ (8004808 <prvInitialiseTaskLists+0x68>)
 80047f4:	601a      	str	r2, [r3, #0]
}
 80047f6:	bf00      	nop
 80047f8:	3708      	adds	r7, #8
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	20000d04 	.word	0x20000d04
 8004804:	20000d90 	.word	0x20000d90
 8004808:	20000da4 	.word	0x20000da4
 800480c:	20000dc0 	.word	0x20000dc0
 8004810:	20000dd4 	.word	0x20000dd4
 8004814:	20000dec 	.word	0x20000dec
 8004818:	20000db8 	.word	0x20000db8
 800481c:	20000dbc 	.word	0x20000dbc

08004820 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004826:	e019      	b.n	800485c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004828:	f000 fa16 	bl	8004c58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800482c:	4b10      	ldr	r3, [pc, #64]	@ (8004870 <prvCheckTasksWaitingTermination+0x50>)
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	3304      	adds	r3, #4
 8004838:	4618      	mov	r0, r3
 800483a:	f7ff fb56 	bl	8003eea <uxListRemove>
				--uxCurrentNumberOfTasks;
 800483e:	4b0d      	ldr	r3, [pc, #52]	@ (8004874 <prvCheckTasksWaitingTermination+0x54>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	3b01      	subs	r3, #1
 8004844:	4a0b      	ldr	r2, [pc, #44]	@ (8004874 <prvCheckTasksWaitingTermination+0x54>)
 8004846:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004848:	4b0b      	ldr	r3, [pc, #44]	@ (8004878 <prvCheckTasksWaitingTermination+0x58>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	3b01      	subs	r3, #1
 800484e:	4a0a      	ldr	r2, [pc, #40]	@ (8004878 <prvCheckTasksWaitingTermination+0x58>)
 8004850:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004852:	f000 fa33 	bl	8004cbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 f810 	bl	800487c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800485c:	4b06      	ldr	r3, [pc, #24]	@ (8004878 <prvCheckTasksWaitingTermination+0x58>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1e1      	bne.n	8004828 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004864:	bf00      	nop
 8004866:	bf00      	nop
 8004868:	3708      	adds	r7, #8
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	20000dd4 	.word	0x20000dd4
 8004874:	20000e00 	.word	0x20000e00
 8004878:	20000de8 	.word	0x20000de8

0800487c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	334c      	adds	r3, #76	@ 0x4c
 8004888:	4618      	mov	r0, r3
 800488a:	f001 f817 	bl	80058bc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004894:	2b00      	cmp	r3, #0
 8004896:	d108      	bne.n	80048aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800489c:	4618      	mov	r0, r3
 800489e:	f000 fb89 	bl	8004fb4 <vPortFree>
				vPortFree( pxTCB );
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fb86 	bl	8004fb4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80048a8:	e019      	b.n	80048de <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d103      	bne.n	80048bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f000 fb7d 	bl	8004fb4 <vPortFree>
	}
 80048ba:	e010      	b.n	80048de <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d00b      	beq.n	80048de <prvDeleteTCB+0x62>
	__asm volatile
 80048c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ca:	f383 8811 	msr	BASEPRI, r3
 80048ce:	f3bf 8f6f 	isb	sy
 80048d2:	f3bf 8f4f 	dsb	sy
 80048d6:	60fb      	str	r3, [r7, #12]
}
 80048d8:	bf00      	nop
 80048da:	bf00      	nop
 80048dc:	e7fd      	b.n	80048da <prvDeleteTCB+0x5e>
	}
 80048de:	bf00      	nop
 80048e0:	3710      	adds	r7, #16
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
	...

080048e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80048ee:	4b0c      	ldr	r3, [pc, #48]	@ (8004920 <prvResetNextTaskUnblockTime+0x38>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d104      	bne.n	8004902 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80048f8:	4b0a      	ldr	r3, [pc, #40]	@ (8004924 <prvResetNextTaskUnblockTime+0x3c>)
 80048fa:	f04f 32ff 	mov.w	r2, #4294967295
 80048fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004900:	e008      	b.n	8004914 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004902:	4b07      	ldr	r3, [pc, #28]	@ (8004920 <prvResetNextTaskUnblockTime+0x38>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	4a04      	ldr	r2, [pc, #16]	@ (8004924 <prvResetNextTaskUnblockTime+0x3c>)
 8004912:	6013      	str	r3, [r2, #0]
}
 8004914:	bf00      	nop
 8004916:	370c      	adds	r7, #12
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr
 8004920:	20000db8 	.word	0x20000db8
 8004924:	20000e20 	.word	0x20000e20

08004928 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004932:	4b29      	ldr	r3, [pc, #164]	@ (80049d8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004938:	4b28      	ldr	r3, [pc, #160]	@ (80049dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	3304      	adds	r3, #4
 800493e:	4618      	mov	r0, r3
 8004940:	f7ff fad3 	bl	8003eea <uxListRemove>
 8004944:	4603      	mov	r3, r0
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10b      	bne.n	8004962 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800494a:	4b24      	ldr	r3, [pc, #144]	@ (80049dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004950:	2201      	movs	r2, #1
 8004952:	fa02 f303 	lsl.w	r3, r2, r3
 8004956:	43da      	mvns	r2, r3
 8004958:	4b21      	ldr	r3, [pc, #132]	@ (80049e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4013      	ands	r3, r2
 800495e:	4a20      	ldr	r2, [pc, #128]	@ (80049e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004960:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004968:	d10a      	bne.n	8004980 <prvAddCurrentTaskToDelayedList+0x58>
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d007      	beq.n	8004980 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004970:	4b1a      	ldr	r3, [pc, #104]	@ (80049dc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	3304      	adds	r3, #4
 8004976:	4619      	mov	r1, r3
 8004978:	481a      	ldr	r0, [pc, #104]	@ (80049e4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800497a:	f7ff fa59 	bl	8003e30 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800497e:	e026      	b.n	80049ce <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004980:	68fa      	ldr	r2, [r7, #12]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4413      	add	r3, r2
 8004986:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004988:	4b14      	ldr	r3, [pc, #80]	@ (80049dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	68ba      	ldr	r2, [r7, #8]
 800498e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004990:	68ba      	ldr	r2, [r7, #8]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	429a      	cmp	r2, r3
 8004996:	d209      	bcs.n	80049ac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004998:	4b13      	ldr	r3, [pc, #76]	@ (80049e8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	4b0f      	ldr	r3, [pc, #60]	@ (80049dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	3304      	adds	r3, #4
 80049a2:	4619      	mov	r1, r3
 80049a4:	4610      	mov	r0, r2
 80049a6:	f7ff fa67 	bl	8003e78 <vListInsert>
}
 80049aa:	e010      	b.n	80049ce <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80049ac:	4b0f      	ldr	r3, [pc, #60]	@ (80049ec <prvAddCurrentTaskToDelayedList+0xc4>)
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	4b0a      	ldr	r3, [pc, #40]	@ (80049dc <prvAddCurrentTaskToDelayedList+0xb4>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	3304      	adds	r3, #4
 80049b6:	4619      	mov	r1, r3
 80049b8:	4610      	mov	r0, r2
 80049ba:	f7ff fa5d 	bl	8003e78 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80049be:	4b0c      	ldr	r3, [pc, #48]	@ (80049f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	68ba      	ldr	r2, [r7, #8]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d202      	bcs.n	80049ce <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80049c8:	4a09      	ldr	r2, [pc, #36]	@ (80049f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	6013      	str	r3, [r2, #0]
}
 80049ce:	bf00      	nop
 80049d0:	3710      	adds	r7, #16
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	20000e04 	.word	0x20000e04
 80049dc:	20000d00 	.word	0x20000d00
 80049e0:	20000e08 	.word	0x20000e08
 80049e4:	20000dec 	.word	0x20000dec
 80049e8:	20000dbc 	.word	0x20000dbc
 80049ec:	20000db8 	.word	0x20000db8
 80049f0:	20000e20 	.word	0x20000e20

080049f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	3b04      	subs	r3, #4
 8004a04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004a0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	3b04      	subs	r3, #4
 8004a12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	f023 0201 	bic.w	r2, r3, #1
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	3b04      	subs	r3, #4
 8004a22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004a24:	4a0c      	ldr	r2, [pc, #48]	@ (8004a58 <pxPortInitialiseStack+0x64>)
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	3b14      	subs	r3, #20
 8004a2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	3b04      	subs	r3, #4
 8004a3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f06f 0202 	mvn.w	r2, #2
 8004a42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	3b20      	subs	r3, #32
 8004a48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3714      	adds	r7, #20
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr
 8004a58:	08004a5d 	.word	0x08004a5d

08004a5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004a62:	2300      	movs	r3, #0
 8004a64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004a66:	4b13      	ldr	r3, [pc, #76]	@ (8004ab4 <prvTaskExitError+0x58>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a6e:	d00b      	beq.n	8004a88 <prvTaskExitError+0x2c>
	__asm volatile
 8004a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a74:	f383 8811 	msr	BASEPRI, r3
 8004a78:	f3bf 8f6f 	isb	sy
 8004a7c:	f3bf 8f4f 	dsb	sy
 8004a80:	60fb      	str	r3, [r7, #12]
}
 8004a82:	bf00      	nop
 8004a84:	bf00      	nop
 8004a86:	e7fd      	b.n	8004a84 <prvTaskExitError+0x28>
	__asm volatile
 8004a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a8c:	f383 8811 	msr	BASEPRI, r3
 8004a90:	f3bf 8f6f 	isb	sy
 8004a94:	f3bf 8f4f 	dsb	sy
 8004a98:	60bb      	str	r3, [r7, #8]
}
 8004a9a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004a9c:	bf00      	nop
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d0fc      	beq.n	8004a9e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004aa4:	bf00      	nop
 8004aa6:	bf00      	nop
 8004aa8:	3714      	adds	r7, #20
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr
 8004ab2:	bf00      	nop
 8004ab4:	20000024 	.word	0x20000024
	...

08004ac0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004ac0:	4b07      	ldr	r3, [pc, #28]	@ (8004ae0 <pxCurrentTCBConst2>)
 8004ac2:	6819      	ldr	r1, [r3, #0]
 8004ac4:	6808      	ldr	r0, [r1, #0]
 8004ac6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aca:	f380 8809 	msr	PSP, r0
 8004ace:	f3bf 8f6f 	isb	sy
 8004ad2:	f04f 0000 	mov.w	r0, #0
 8004ad6:	f380 8811 	msr	BASEPRI, r0
 8004ada:	4770      	bx	lr
 8004adc:	f3af 8000 	nop.w

08004ae0 <pxCurrentTCBConst2>:
 8004ae0:	20000d00 	.word	0x20000d00
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004ae4:	bf00      	nop
 8004ae6:	bf00      	nop

08004ae8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004ae8:	4808      	ldr	r0, [pc, #32]	@ (8004b0c <prvPortStartFirstTask+0x24>)
 8004aea:	6800      	ldr	r0, [r0, #0]
 8004aec:	6800      	ldr	r0, [r0, #0]
 8004aee:	f380 8808 	msr	MSP, r0
 8004af2:	f04f 0000 	mov.w	r0, #0
 8004af6:	f380 8814 	msr	CONTROL, r0
 8004afa:	b662      	cpsie	i
 8004afc:	b661      	cpsie	f
 8004afe:	f3bf 8f4f 	dsb	sy
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	df00      	svc	0
 8004b08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004b0a:	bf00      	nop
 8004b0c:	e000ed08 	.word	0xe000ed08

08004b10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b086      	sub	sp, #24
 8004b14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004b16:	4b47      	ldr	r3, [pc, #284]	@ (8004c34 <xPortStartScheduler+0x124>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a47      	ldr	r2, [pc, #284]	@ (8004c38 <xPortStartScheduler+0x128>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d10b      	bne.n	8004b38 <xPortStartScheduler+0x28>
	__asm volatile
 8004b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b24:	f383 8811 	msr	BASEPRI, r3
 8004b28:	f3bf 8f6f 	isb	sy
 8004b2c:	f3bf 8f4f 	dsb	sy
 8004b30:	613b      	str	r3, [r7, #16]
}
 8004b32:	bf00      	nop
 8004b34:	bf00      	nop
 8004b36:	e7fd      	b.n	8004b34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004b38:	4b3e      	ldr	r3, [pc, #248]	@ (8004c34 <xPortStartScheduler+0x124>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a3f      	ldr	r2, [pc, #252]	@ (8004c3c <xPortStartScheduler+0x12c>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d10b      	bne.n	8004b5a <xPortStartScheduler+0x4a>
	__asm volatile
 8004b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b46:	f383 8811 	msr	BASEPRI, r3
 8004b4a:	f3bf 8f6f 	isb	sy
 8004b4e:	f3bf 8f4f 	dsb	sy
 8004b52:	60fb      	str	r3, [r7, #12]
}
 8004b54:	bf00      	nop
 8004b56:	bf00      	nop
 8004b58:	e7fd      	b.n	8004b56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004b5a:	4b39      	ldr	r3, [pc, #228]	@ (8004c40 <xPortStartScheduler+0x130>)
 8004b5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	22ff      	movs	r2, #255	@ 0xff
 8004b6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	781b      	ldrb	r3, [r3, #0]
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004b74:	78fb      	ldrb	r3, [r7, #3]
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004b7c:	b2da      	uxtb	r2, r3
 8004b7e:	4b31      	ldr	r3, [pc, #196]	@ (8004c44 <xPortStartScheduler+0x134>)
 8004b80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004b82:	4b31      	ldr	r3, [pc, #196]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004b84:	2207      	movs	r2, #7
 8004b86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b88:	e009      	b.n	8004b9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004b8a:	4b2f      	ldr	r3, [pc, #188]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	4a2d      	ldr	r2, [pc, #180]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004b92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004b94:	78fb      	ldrb	r3, [r7, #3]
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	005b      	lsls	r3, r3, #1
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b9e:	78fb      	ldrb	r3, [r7, #3]
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ba6:	2b80      	cmp	r3, #128	@ 0x80
 8004ba8:	d0ef      	beq.n	8004b8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004baa:	4b27      	ldr	r3, [pc, #156]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f1c3 0307 	rsb	r3, r3, #7
 8004bb2:	2b04      	cmp	r3, #4
 8004bb4:	d00b      	beq.n	8004bce <xPortStartScheduler+0xbe>
	__asm volatile
 8004bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bba:	f383 8811 	msr	BASEPRI, r3
 8004bbe:	f3bf 8f6f 	isb	sy
 8004bc2:	f3bf 8f4f 	dsb	sy
 8004bc6:	60bb      	str	r3, [r7, #8]
}
 8004bc8:	bf00      	nop
 8004bca:	bf00      	nop
 8004bcc:	e7fd      	b.n	8004bca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004bce:	4b1e      	ldr	r3, [pc, #120]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	021b      	lsls	r3, r3, #8
 8004bd4:	4a1c      	ldr	r2, [pc, #112]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004bd6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004be0:	4a19      	ldr	r2, [pc, #100]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004be2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	b2da      	uxtb	r2, r3
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004bec:	4b17      	ldr	r3, [pc, #92]	@ (8004c4c <xPortStartScheduler+0x13c>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a16      	ldr	r2, [pc, #88]	@ (8004c4c <xPortStartScheduler+0x13c>)
 8004bf2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004bf6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004bf8:	4b14      	ldr	r3, [pc, #80]	@ (8004c4c <xPortStartScheduler+0x13c>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a13      	ldr	r2, [pc, #76]	@ (8004c4c <xPortStartScheduler+0x13c>)
 8004bfe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004c02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004c04:	f000 f8da 	bl	8004dbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004c08:	4b11      	ldr	r3, [pc, #68]	@ (8004c50 <xPortStartScheduler+0x140>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004c0e:	f000 f8f9 	bl	8004e04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004c12:	4b10      	ldr	r3, [pc, #64]	@ (8004c54 <xPortStartScheduler+0x144>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a0f      	ldr	r2, [pc, #60]	@ (8004c54 <xPortStartScheduler+0x144>)
 8004c18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004c1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004c1e:	f7ff ff63 	bl	8004ae8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004c22:	f7ff fd41 	bl	80046a8 <vTaskSwitchContext>
	prvTaskExitError();
 8004c26:	f7ff ff19 	bl	8004a5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3718      	adds	r7, #24
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	e000ed00 	.word	0xe000ed00
 8004c38:	410fc271 	.word	0x410fc271
 8004c3c:	410fc270 	.word	0x410fc270
 8004c40:	e000e400 	.word	0xe000e400
 8004c44:	20000e2c 	.word	0x20000e2c
 8004c48:	20000e30 	.word	0x20000e30
 8004c4c:	e000ed20 	.word	0xe000ed20
 8004c50:	20000024 	.word	0x20000024
 8004c54:	e000ef34 	.word	0xe000ef34

08004c58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c62:	f383 8811 	msr	BASEPRI, r3
 8004c66:	f3bf 8f6f 	isb	sy
 8004c6a:	f3bf 8f4f 	dsb	sy
 8004c6e:	607b      	str	r3, [r7, #4]
}
 8004c70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004c72:	4b10      	ldr	r3, [pc, #64]	@ (8004cb4 <vPortEnterCritical+0x5c>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	3301      	adds	r3, #1
 8004c78:	4a0e      	ldr	r2, [pc, #56]	@ (8004cb4 <vPortEnterCritical+0x5c>)
 8004c7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004c7c:	4b0d      	ldr	r3, [pc, #52]	@ (8004cb4 <vPortEnterCritical+0x5c>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d110      	bne.n	8004ca6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004c84:	4b0c      	ldr	r3, [pc, #48]	@ (8004cb8 <vPortEnterCritical+0x60>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00b      	beq.n	8004ca6 <vPortEnterCritical+0x4e>
	__asm volatile
 8004c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c92:	f383 8811 	msr	BASEPRI, r3
 8004c96:	f3bf 8f6f 	isb	sy
 8004c9a:	f3bf 8f4f 	dsb	sy
 8004c9e:	603b      	str	r3, [r7, #0]
}
 8004ca0:	bf00      	nop
 8004ca2:	bf00      	nop
 8004ca4:	e7fd      	b.n	8004ca2 <vPortEnterCritical+0x4a>
	}
}
 8004ca6:	bf00      	nop
 8004ca8:	370c      	adds	r7, #12
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	20000024 	.word	0x20000024
 8004cb8:	e000ed04 	.word	0xe000ed04

08004cbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004cc2:	4b12      	ldr	r3, [pc, #72]	@ (8004d0c <vPortExitCritical+0x50>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10b      	bne.n	8004ce2 <vPortExitCritical+0x26>
	__asm volatile
 8004cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cce:	f383 8811 	msr	BASEPRI, r3
 8004cd2:	f3bf 8f6f 	isb	sy
 8004cd6:	f3bf 8f4f 	dsb	sy
 8004cda:	607b      	str	r3, [r7, #4]
}
 8004cdc:	bf00      	nop
 8004cde:	bf00      	nop
 8004ce0:	e7fd      	b.n	8004cde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8004d0c <vPortExitCritical+0x50>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	4a08      	ldr	r2, [pc, #32]	@ (8004d0c <vPortExitCritical+0x50>)
 8004cea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004cec:	4b07      	ldr	r3, [pc, #28]	@ (8004d0c <vPortExitCritical+0x50>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d105      	bne.n	8004d00 <vPortExitCritical+0x44>
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004cfe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr
 8004d0c:	20000024 	.word	0x20000024

08004d10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d10:	f3ef 8009 	mrs	r0, PSP
 8004d14:	f3bf 8f6f 	isb	sy
 8004d18:	4b15      	ldr	r3, [pc, #84]	@ (8004d70 <pxCurrentTCBConst>)
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	f01e 0f10 	tst.w	lr, #16
 8004d20:	bf08      	it	eq
 8004d22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004d26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d2a:	6010      	str	r0, [r2, #0]
 8004d2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004d30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004d34:	f380 8811 	msr	BASEPRI, r0
 8004d38:	f3bf 8f4f 	dsb	sy
 8004d3c:	f3bf 8f6f 	isb	sy
 8004d40:	f7ff fcb2 	bl	80046a8 <vTaskSwitchContext>
 8004d44:	f04f 0000 	mov.w	r0, #0
 8004d48:	f380 8811 	msr	BASEPRI, r0
 8004d4c:	bc09      	pop	{r0, r3}
 8004d4e:	6819      	ldr	r1, [r3, #0]
 8004d50:	6808      	ldr	r0, [r1, #0]
 8004d52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d56:	f01e 0f10 	tst.w	lr, #16
 8004d5a:	bf08      	it	eq
 8004d5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004d60:	f380 8809 	msr	PSP, r0
 8004d64:	f3bf 8f6f 	isb	sy
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	f3af 8000 	nop.w

08004d70 <pxCurrentTCBConst>:
 8004d70:	20000d00 	.word	0x20000d00
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004d74:	bf00      	nop
 8004d76:	bf00      	nop

08004d78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
	__asm volatile
 8004d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d82:	f383 8811 	msr	BASEPRI, r3
 8004d86:	f3bf 8f6f 	isb	sy
 8004d8a:	f3bf 8f4f 	dsb	sy
 8004d8e:	607b      	str	r3, [r7, #4]
}
 8004d90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004d92:	f7ff fbcf 	bl	8004534 <xTaskIncrementTick>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d003      	beq.n	8004da4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004d9c:	4b06      	ldr	r3, [pc, #24]	@ (8004db8 <SysTick_Handler+0x40>)
 8004d9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004da2:	601a      	str	r2, [r3, #0]
 8004da4:	2300      	movs	r3, #0
 8004da6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	f383 8811 	msr	BASEPRI, r3
}
 8004dae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004db0:	bf00      	nop
 8004db2:	3708      	adds	r7, #8
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	e000ed04 	.word	0xe000ed04

08004dbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8004df0 <vPortSetupTimerInterrupt+0x34>)
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8004df4 <vPortSetupTimerInterrupt+0x38>)
 8004dc8:	2200      	movs	r2, #0
 8004dca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8004df8 <vPortSetupTimerInterrupt+0x3c>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a0a      	ldr	r2, [pc, #40]	@ (8004dfc <vPortSetupTimerInterrupt+0x40>)
 8004dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd6:	099b      	lsrs	r3, r3, #6
 8004dd8:	4a09      	ldr	r2, [pc, #36]	@ (8004e00 <vPortSetupTimerInterrupt+0x44>)
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004dde:	4b04      	ldr	r3, [pc, #16]	@ (8004df0 <vPortSetupTimerInterrupt+0x34>)
 8004de0:	2207      	movs	r2, #7
 8004de2:	601a      	str	r2, [r3, #0]
}
 8004de4:	bf00      	nop
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	e000e010 	.word	0xe000e010
 8004df4:	e000e018 	.word	0xe000e018
 8004df8:	20000018 	.word	0x20000018
 8004dfc:	10624dd3 	.word	0x10624dd3
 8004e00:	e000e014 	.word	0xe000e014

08004e04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004e04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004e14 <vPortEnableVFP+0x10>
 8004e08:	6801      	ldr	r1, [r0, #0]
 8004e0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004e0e:	6001      	str	r1, [r0, #0]
 8004e10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004e12:	bf00      	nop
 8004e14:	e000ed88 	.word	0xe000ed88

08004e18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b08a      	sub	sp, #40	@ 0x28
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004e20:	2300      	movs	r3, #0
 8004e22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004e24:	f7ff fada 	bl	80043dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004e28:	4b5c      	ldr	r3, [pc, #368]	@ (8004f9c <pvPortMalloc+0x184>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004e30:	f000 f924 	bl	800507c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004e34:	4b5a      	ldr	r3, [pc, #360]	@ (8004fa0 <pvPortMalloc+0x188>)
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	f040 8095 	bne.w	8004f6c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d01e      	beq.n	8004e86 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004e48:	2208      	movs	r2, #8
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f003 0307 	and.w	r3, r3, #7
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d015      	beq.n	8004e86 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f023 0307 	bic.w	r3, r3, #7
 8004e60:	3308      	adds	r3, #8
 8004e62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f003 0307 	and.w	r3, r3, #7
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00b      	beq.n	8004e86 <pvPortMalloc+0x6e>
	__asm volatile
 8004e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e72:	f383 8811 	msr	BASEPRI, r3
 8004e76:	f3bf 8f6f 	isb	sy
 8004e7a:	f3bf 8f4f 	dsb	sy
 8004e7e:	617b      	str	r3, [r7, #20]
}
 8004e80:	bf00      	nop
 8004e82:	bf00      	nop
 8004e84:	e7fd      	b.n	8004e82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d06f      	beq.n	8004f6c <pvPortMalloc+0x154>
 8004e8c:	4b45      	ldr	r3, [pc, #276]	@ (8004fa4 <pvPortMalloc+0x18c>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d86a      	bhi.n	8004f6c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004e96:	4b44      	ldr	r3, [pc, #272]	@ (8004fa8 <pvPortMalloc+0x190>)
 8004e98:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004e9a:	4b43      	ldr	r3, [pc, #268]	@ (8004fa8 <pvPortMalloc+0x190>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ea0:	e004      	b.n	8004eac <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d903      	bls.n	8004ebe <pvPortMalloc+0xa6>
 8004eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1f1      	bne.n	8004ea2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004ebe:	4b37      	ldr	r3, [pc, #220]	@ (8004f9c <pvPortMalloc+0x184>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d051      	beq.n	8004f6c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004ec8:	6a3b      	ldr	r3, [r7, #32]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2208      	movs	r2, #8
 8004ece:	4413      	add	r3, r2
 8004ed0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	6a3b      	ldr	r3, [r7, #32]
 8004ed8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	1ad2      	subs	r2, r2, r3
 8004ee2:	2308      	movs	r3, #8
 8004ee4:	005b      	lsls	r3, r3, #1
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d920      	bls.n	8004f2c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004eea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4413      	add	r3, r2
 8004ef0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ef2:	69bb      	ldr	r3, [r7, #24]
 8004ef4:	f003 0307 	and.w	r3, r3, #7
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00b      	beq.n	8004f14 <pvPortMalloc+0xfc>
	__asm volatile
 8004efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f00:	f383 8811 	msr	BASEPRI, r3
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	613b      	str	r3, [r7, #16]
}
 8004f0e:	bf00      	nop
 8004f10:	bf00      	nop
 8004f12:	e7fd      	b.n	8004f10 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f16:	685a      	ldr	r2, [r3, #4]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	1ad2      	subs	r2, r2, r3
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004f26:	69b8      	ldr	r0, [r7, #24]
 8004f28:	f000 f90a 	bl	8005140 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8004fa4 <pvPortMalloc+0x18c>)
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	4a1b      	ldr	r2, [pc, #108]	@ (8004fa4 <pvPortMalloc+0x18c>)
 8004f38:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004f3a:	4b1a      	ldr	r3, [pc, #104]	@ (8004fa4 <pvPortMalloc+0x18c>)
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	4b1b      	ldr	r3, [pc, #108]	@ (8004fac <pvPortMalloc+0x194>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d203      	bcs.n	8004f4e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004f46:	4b17      	ldr	r3, [pc, #92]	@ (8004fa4 <pvPortMalloc+0x18c>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a18      	ldr	r2, [pc, #96]	@ (8004fac <pvPortMalloc+0x194>)
 8004f4c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f50:	685a      	ldr	r2, [r3, #4]
 8004f52:	4b13      	ldr	r3, [pc, #76]	@ (8004fa0 <pvPortMalloc+0x188>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	431a      	orrs	r2, r3
 8004f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5e:	2200      	movs	r2, #0
 8004f60:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004f62:	4b13      	ldr	r3, [pc, #76]	@ (8004fb0 <pvPortMalloc+0x198>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	3301      	adds	r3, #1
 8004f68:	4a11      	ldr	r2, [pc, #68]	@ (8004fb0 <pvPortMalloc+0x198>)
 8004f6a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004f6c:	f7ff fa44 	bl	80043f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	f003 0307 	and.w	r3, r3, #7
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00b      	beq.n	8004f92 <pvPortMalloc+0x17a>
	__asm volatile
 8004f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f7e:	f383 8811 	msr	BASEPRI, r3
 8004f82:	f3bf 8f6f 	isb	sy
 8004f86:	f3bf 8f4f 	dsb	sy
 8004f8a:	60fb      	str	r3, [r7, #12]
}
 8004f8c:	bf00      	nop
 8004f8e:	bf00      	nop
 8004f90:	e7fd      	b.n	8004f8e <pvPortMalloc+0x176>
	return pvReturn;
 8004f92:	69fb      	ldr	r3, [r7, #28]
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3728      	adds	r7, #40	@ 0x28
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	20004a3c 	.word	0x20004a3c
 8004fa0:	20004a50 	.word	0x20004a50
 8004fa4:	20004a40 	.word	0x20004a40
 8004fa8:	20004a34 	.word	0x20004a34
 8004fac:	20004a44 	.word	0x20004a44
 8004fb0:	20004a48 	.word	0x20004a48

08004fb4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b086      	sub	sp, #24
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d04f      	beq.n	8005066 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004fc6:	2308      	movs	r3, #8
 8004fc8:	425b      	negs	r3, r3
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	4413      	add	r3, r2
 8004fce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	685a      	ldr	r2, [r3, #4]
 8004fd8:	4b25      	ldr	r3, [pc, #148]	@ (8005070 <vPortFree+0xbc>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4013      	ands	r3, r2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d10b      	bne.n	8004ffa <vPortFree+0x46>
	__asm volatile
 8004fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fe6:	f383 8811 	msr	BASEPRI, r3
 8004fea:	f3bf 8f6f 	isb	sy
 8004fee:	f3bf 8f4f 	dsb	sy
 8004ff2:	60fb      	str	r3, [r7, #12]
}
 8004ff4:	bf00      	nop
 8004ff6:	bf00      	nop
 8004ff8:	e7fd      	b.n	8004ff6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00b      	beq.n	800501a <vPortFree+0x66>
	__asm volatile
 8005002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005006:	f383 8811 	msr	BASEPRI, r3
 800500a:	f3bf 8f6f 	isb	sy
 800500e:	f3bf 8f4f 	dsb	sy
 8005012:	60bb      	str	r3, [r7, #8]
}
 8005014:	bf00      	nop
 8005016:	bf00      	nop
 8005018:	e7fd      	b.n	8005016 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	685a      	ldr	r2, [r3, #4]
 800501e:	4b14      	ldr	r3, [pc, #80]	@ (8005070 <vPortFree+0xbc>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4013      	ands	r3, r2
 8005024:	2b00      	cmp	r3, #0
 8005026:	d01e      	beq.n	8005066 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d11a      	bne.n	8005066 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	685a      	ldr	r2, [r3, #4]
 8005034:	4b0e      	ldr	r3, [pc, #56]	@ (8005070 <vPortFree+0xbc>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	43db      	mvns	r3, r3
 800503a:	401a      	ands	r2, r3
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005040:	f7ff f9cc 	bl	80043dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	685a      	ldr	r2, [r3, #4]
 8005048:	4b0a      	ldr	r3, [pc, #40]	@ (8005074 <vPortFree+0xc0>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4413      	add	r3, r2
 800504e:	4a09      	ldr	r2, [pc, #36]	@ (8005074 <vPortFree+0xc0>)
 8005050:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005052:	6938      	ldr	r0, [r7, #16]
 8005054:	f000 f874 	bl	8005140 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005058:	4b07      	ldr	r3, [pc, #28]	@ (8005078 <vPortFree+0xc4>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	3301      	adds	r3, #1
 800505e:	4a06      	ldr	r2, [pc, #24]	@ (8005078 <vPortFree+0xc4>)
 8005060:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005062:	f7ff f9c9 	bl	80043f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005066:	bf00      	nop
 8005068:	3718      	adds	r7, #24
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	20004a50 	.word	0x20004a50
 8005074:	20004a40 	.word	0x20004a40
 8005078:	20004a4c 	.word	0x20004a4c

0800507c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005082:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005086:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005088:	4b27      	ldr	r3, [pc, #156]	@ (8005128 <prvHeapInit+0xac>)
 800508a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f003 0307 	and.w	r3, r3, #7
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00c      	beq.n	80050b0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	3307      	adds	r3, #7
 800509a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f023 0307 	bic.w	r3, r3, #7
 80050a2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	4a1f      	ldr	r2, [pc, #124]	@ (8005128 <prvHeapInit+0xac>)
 80050ac:	4413      	add	r3, r2
 80050ae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80050b4:	4a1d      	ldr	r2, [pc, #116]	@ (800512c <prvHeapInit+0xb0>)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80050ba:	4b1c      	ldr	r3, [pc, #112]	@ (800512c <prvHeapInit+0xb0>)
 80050bc:	2200      	movs	r2, #0
 80050be:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	68ba      	ldr	r2, [r7, #8]
 80050c4:	4413      	add	r3, r2
 80050c6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80050c8:	2208      	movs	r2, #8
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	1a9b      	subs	r3, r3, r2
 80050ce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f023 0307 	bic.w	r3, r3, #7
 80050d6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	4a15      	ldr	r2, [pc, #84]	@ (8005130 <prvHeapInit+0xb4>)
 80050dc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80050de:	4b14      	ldr	r3, [pc, #80]	@ (8005130 <prvHeapInit+0xb4>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2200      	movs	r2, #0
 80050e4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80050e6:	4b12      	ldr	r3, [pc, #72]	@ (8005130 <prvHeapInit+0xb4>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2200      	movs	r2, #0
 80050ec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	68fa      	ldr	r2, [r7, #12]
 80050f6:	1ad2      	subs	r2, r2, r3
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80050fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005130 <prvHeapInit+0xb4>)
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	4a0a      	ldr	r2, [pc, #40]	@ (8005134 <prvHeapInit+0xb8>)
 800510a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	4a09      	ldr	r2, [pc, #36]	@ (8005138 <prvHeapInit+0xbc>)
 8005112:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005114:	4b09      	ldr	r3, [pc, #36]	@ (800513c <prvHeapInit+0xc0>)
 8005116:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800511a:	601a      	str	r2, [r3, #0]
}
 800511c:	bf00      	nop
 800511e:	3714      	adds	r7, #20
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr
 8005128:	20000e34 	.word	0x20000e34
 800512c:	20004a34 	.word	0x20004a34
 8005130:	20004a3c 	.word	0x20004a3c
 8005134:	20004a44 	.word	0x20004a44
 8005138:	20004a40 	.word	0x20004a40
 800513c:	20004a50 	.word	0x20004a50

08005140 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005140:	b480      	push	{r7}
 8005142:	b085      	sub	sp, #20
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005148:	4b28      	ldr	r3, [pc, #160]	@ (80051ec <prvInsertBlockIntoFreeList+0xac>)
 800514a:	60fb      	str	r3, [r7, #12]
 800514c:	e002      	b.n	8005154 <prvInsertBlockIntoFreeList+0x14>
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	60fb      	str	r3, [r7, #12]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	687a      	ldr	r2, [r7, #4]
 800515a:	429a      	cmp	r2, r3
 800515c:	d8f7      	bhi.n	800514e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	4413      	add	r3, r2
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	429a      	cmp	r2, r3
 800516e:	d108      	bne.n	8005182 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	441a      	add	r2, r3
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	68ba      	ldr	r2, [r7, #8]
 800518c:	441a      	add	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	429a      	cmp	r2, r3
 8005194:	d118      	bne.n	80051c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	4b15      	ldr	r3, [pc, #84]	@ (80051f0 <prvInsertBlockIntoFreeList+0xb0>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d00d      	beq.n	80051be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	685a      	ldr	r2, [r3, #4]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	441a      	add	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	601a      	str	r2, [r3, #0]
 80051bc:	e008      	b.n	80051d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80051be:	4b0c      	ldr	r3, [pc, #48]	@ (80051f0 <prvInsertBlockIntoFreeList+0xb0>)
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	601a      	str	r2, [r3, #0]
 80051c6:	e003      	b.n	80051d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80051d0:	68fa      	ldr	r2, [r7, #12]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d002      	beq.n	80051de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80051de:	bf00      	nop
 80051e0:	3714      	adds	r7, #20
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	20004a34 	.word	0x20004a34
 80051f0:	20004a3c 	.word	0x20004a3c

080051f4 <atoi>:
 80051f4:	220a      	movs	r2, #10
 80051f6:	2100      	movs	r1, #0
 80051f8:	f000 b87a 	b.w	80052f0 <strtol>

080051fc <_strtol_l.constprop.0>:
 80051fc:	2b24      	cmp	r3, #36	@ 0x24
 80051fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005202:	4686      	mov	lr, r0
 8005204:	4690      	mov	r8, r2
 8005206:	d801      	bhi.n	800520c <_strtol_l.constprop.0+0x10>
 8005208:	2b01      	cmp	r3, #1
 800520a:	d106      	bne.n	800521a <_strtol_l.constprop.0+0x1e>
 800520c:	f000 fbe2 	bl	80059d4 <__errno>
 8005210:	2316      	movs	r3, #22
 8005212:	6003      	str	r3, [r0, #0]
 8005214:	2000      	movs	r0, #0
 8005216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800521a:	4834      	ldr	r0, [pc, #208]	@ (80052ec <_strtol_l.constprop.0+0xf0>)
 800521c:	460d      	mov	r5, r1
 800521e:	462a      	mov	r2, r5
 8005220:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005224:	5d06      	ldrb	r6, [r0, r4]
 8005226:	f016 0608 	ands.w	r6, r6, #8
 800522a:	d1f8      	bne.n	800521e <_strtol_l.constprop.0+0x22>
 800522c:	2c2d      	cmp	r4, #45	@ 0x2d
 800522e:	d12d      	bne.n	800528c <_strtol_l.constprop.0+0x90>
 8005230:	782c      	ldrb	r4, [r5, #0]
 8005232:	2601      	movs	r6, #1
 8005234:	1c95      	adds	r5, r2, #2
 8005236:	f033 0210 	bics.w	r2, r3, #16
 800523a:	d109      	bne.n	8005250 <_strtol_l.constprop.0+0x54>
 800523c:	2c30      	cmp	r4, #48	@ 0x30
 800523e:	d12a      	bne.n	8005296 <_strtol_l.constprop.0+0x9a>
 8005240:	782a      	ldrb	r2, [r5, #0]
 8005242:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005246:	2a58      	cmp	r2, #88	@ 0x58
 8005248:	d125      	bne.n	8005296 <_strtol_l.constprop.0+0x9a>
 800524a:	786c      	ldrb	r4, [r5, #1]
 800524c:	2310      	movs	r3, #16
 800524e:	3502      	adds	r5, #2
 8005250:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005254:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005258:	2200      	movs	r2, #0
 800525a:	fbbc f9f3 	udiv	r9, ip, r3
 800525e:	4610      	mov	r0, r2
 8005260:	fb03 ca19 	mls	sl, r3, r9, ip
 8005264:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005268:	2f09      	cmp	r7, #9
 800526a:	d81b      	bhi.n	80052a4 <_strtol_l.constprop.0+0xa8>
 800526c:	463c      	mov	r4, r7
 800526e:	42a3      	cmp	r3, r4
 8005270:	dd27      	ble.n	80052c2 <_strtol_l.constprop.0+0xc6>
 8005272:	1c57      	adds	r7, r2, #1
 8005274:	d007      	beq.n	8005286 <_strtol_l.constprop.0+0x8a>
 8005276:	4581      	cmp	r9, r0
 8005278:	d320      	bcc.n	80052bc <_strtol_l.constprop.0+0xc0>
 800527a:	d101      	bne.n	8005280 <_strtol_l.constprop.0+0x84>
 800527c:	45a2      	cmp	sl, r4
 800527e:	db1d      	blt.n	80052bc <_strtol_l.constprop.0+0xc0>
 8005280:	fb00 4003 	mla	r0, r0, r3, r4
 8005284:	2201      	movs	r2, #1
 8005286:	f815 4b01 	ldrb.w	r4, [r5], #1
 800528a:	e7eb      	b.n	8005264 <_strtol_l.constprop.0+0x68>
 800528c:	2c2b      	cmp	r4, #43	@ 0x2b
 800528e:	bf04      	itt	eq
 8005290:	782c      	ldrbeq	r4, [r5, #0]
 8005292:	1c95      	addeq	r5, r2, #2
 8005294:	e7cf      	b.n	8005236 <_strtol_l.constprop.0+0x3a>
 8005296:	2b00      	cmp	r3, #0
 8005298:	d1da      	bne.n	8005250 <_strtol_l.constprop.0+0x54>
 800529a:	2c30      	cmp	r4, #48	@ 0x30
 800529c:	bf0c      	ite	eq
 800529e:	2308      	moveq	r3, #8
 80052a0:	230a      	movne	r3, #10
 80052a2:	e7d5      	b.n	8005250 <_strtol_l.constprop.0+0x54>
 80052a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80052a8:	2f19      	cmp	r7, #25
 80052aa:	d801      	bhi.n	80052b0 <_strtol_l.constprop.0+0xb4>
 80052ac:	3c37      	subs	r4, #55	@ 0x37
 80052ae:	e7de      	b.n	800526e <_strtol_l.constprop.0+0x72>
 80052b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80052b4:	2f19      	cmp	r7, #25
 80052b6:	d804      	bhi.n	80052c2 <_strtol_l.constprop.0+0xc6>
 80052b8:	3c57      	subs	r4, #87	@ 0x57
 80052ba:	e7d8      	b.n	800526e <_strtol_l.constprop.0+0x72>
 80052bc:	f04f 32ff 	mov.w	r2, #4294967295
 80052c0:	e7e1      	b.n	8005286 <_strtol_l.constprop.0+0x8a>
 80052c2:	1c53      	adds	r3, r2, #1
 80052c4:	d108      	bne.n	80052d8 <_strtol_l.constprop.0+0xdc>
 80052c6:	2322      	movs	r3, #34	@ 0x22
 80052c8:	f8ce 3000 	str.w	r3, [lr]
 80052cc:	4660      	mov	r0, ip
 80052ce:	f1b8 0f00 	cmp.w	r8, #0
 80052d2:	d0a0      	beq.n	8005216 <_strtol_l.constprop.0+0x1a>
 80052d4:	1e69      	subs	r1, r5, #1
 80052d6:	e006      	b.n	80052e6 <_strtol_l.constprop.0+0xea>
 80052d8:	b106      	cbz	r6, 80052dc <_strtol_l.constprop.0+0xe0>
 80052da:	4240      	negs	r0, r0
 80052dc:	f1b8 0f00 	cmp.w	r8, #0
 80052e0:	d099      	beq.n	8005216 <_strtol_l.constprop.0+0x1a>
 80052e2:	2a00      	cmp	r2, #0
 80052e4:	d1f6      	bne.n	80052d4 <_strtol_l.constprop.0+0xd8>
 80052e6:	f8c8 1000 	str.w	r1, [r8]
 80052ea:	e794      	b.n	8005216 <_strtol_l.constprop.0+0x1a>
 80052ec:	08007029 	.word	0x08007029

080052f0 <strtol>:
 80052f0:	4613      	mov	r3, r2
 80052f2:	460a      	mov	r2, r1
 80052f4:	4601      	mov	r1, r0
 80052f6:	4802      	ldr	r0, [pc, #8]	@ (8005300 <strtol+0x10>)
 80052f8:	6800      	ldr	r0, [r0, #0]
 80052fa:	f7ff bf7f 	b.w	80051fc <_strtol_l.constprop.0>
 80052fe:	bf00      	nop
 8005300:	20000034 	.word	0x20000034

08005304 <std>:
 8005304:	2300      	movs	r3, #0
 8005306:	b510      	push	{r4, lr}
 8005308:	4604      	mov	r4, r0
 800530a:	e9c0 3300 	strd	r3, r3, [r0]
 800530e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005312:	6083      	str	r3, [r0, #8]
 8005314:	8181      	strh	r1, [r0, #12]
 8005316:	6643      	str	r3, [r0, #100]	@ 0x64
 8005318:	81c2      	strh	r2, [r0, #14]
 800531a:	6183      	str	r3, [r0, #24]
 800531c:	4619      	mov	r1, r3
 800531e:	2208      	movs	r2, #8
 8005320:	305c      	adds	r0, #92	@ 0x5c
 8005322:	f000 fa21 	bl	8005768 <memset>
 8005326:	4b0d      	ldr	r3, [pc, #52]	@ (800535c <std+0x58>)
 8005328:	6263      	str	r3, [r4, #36]	@ 0x24
 800532a:	4b0d      	ldr	r3, [pc, #52]	@ (8005360 <std+0x5c>)
 800532c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800532e:	4b0d      	ldr	r3, [pc, #52]	@ (8005364 <std+0x60>)
 8005330:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005332:	4b0d      	ldr	r3, [pc, #52]	@ (8005368 <std+0x64>)
 8005334:	6323      	str	r3, [r4, #48]	@ 0x30
 8005336:	4b0d      	ldr	r3, [pc, #52]	@ (800536c <std+0x68>)
 8005338:	6224      	str	r4, [r4, #32]
 800533a:	429c      	cmp	r4, r3
 800533c:	d006      	beq.n	800534c <std+0x48>
 800533e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005342:	4294      	cmp	r4, r2
 8005344:	d002      	beq.n	800534c <std+0x48>
 8005346:	33d0      	adds	r3, #208	@ 0xd0
 8005348:	429c      	cmp	r4, r3
 800534a:	d105      	bne.n	8005358 <std+0x54>
 800534c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005350:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005354:	f000 bb68 	b.w	8005a28 <__retarget_lock_init_recursive>
 8005358:	bd10      	pop	{r4, pc}
 800535a:	bf00      	nop
 800535c:	080055b9 	.word	0x080055b9
 8005360:	080055db 	.word	0x080055db
 8005364:	08005613 	.word	0x08005613
 8005368:	08005637 	.word	0x08005637
 800536c:	20004a54 	.word	0x20004a54

08005370 <stdio_exit_handler>:
 8005370:	4a02      	ldr	r2, [pc, #8]	@ (800537c <stdio_exit_handler+0xc>)
 8005372:	4903      	ldr	r1, [pc, #12]	@ (8005380 <stdio_exit_handler+0x10>)
 8005374:	4803      	ldr	r0, [pc, #12]	@ (8005384 <stdio_exit_handler+0x14>)
 8005376:	f000 b869 	b.w	800544c <_fwalk_sglue>
 800537a:	bf00      	nop
 800537c:	20000028 	.word	0x20000028
 8005380:	080065f1 	.word	0x080065f1
 8005384:	20000038 	.word	0x20000038

08005388 <cleanup_stdio>:
 8005388:	6841      	ldr	r1, [r0, #4]
 800538a:	4b0c      	ldr	r3, [pc, #48]	@ (80053bc <cleanup_stdio+0x34>)
 800538c:	4299      	cmp	r1, r3
 800538e:	b510      	push	{r4, lr}
 8005390:	4604      	mov	r4, r0
 8005392:	d001      	beq.n	8005398 <cleanup_stdio+0x10>
 8005394:	f001 f92c 	bl	80065f0 <_fflush_r>
 8005398:	68a1      	ldr	r1, [r4, #8]
 800539a:	4b09      	ldr	r3, [pc, #36]	@ (80053c0 <cleanup_stdio+0x38>)
 800539c:	4299      	cmp	r1, r3
 800539e:	d002      	beq.n	80053a6 <cleanup_stdio+0x1e>
 80053a0:	4620      	mov	r0, r4
 80053a2:	f001 f925 	bl	80065f0 <_fflush_r>
 80053a6:	68e1      	ldr	r1, [r4, #12]
 80053a8:	4b06      	ldr	r3, [pc, #24]	@ (80053c4 <cleanup_stdio+0x3c>)
 80053aa:	4299      	cmp	r1, r3
 80053ac:	d004      	beq.n	80053b8 <cleanup_stdio+0x30>
 80053ae:	4620      	mov	r0, r4
 80053b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053b4:	f001 b91c 	b.w	80065f0 <_fflush_r>
 80053b8:	bd10      	pop	{r4, pc}
 80053ba:	bf00      	nop
 80053bc:	20004a54 	.word	0x20004a54
 80053c0:	20004abc 	.word	0x20004abc
 80053c4:	20004b24 	.word	0x20004b24

080053c8 <global_stdio_init.part.0>:
 80053c8:	b510      	push	{r4, lr}
 80053ca:	4b0b      	ldr	r3, [pc, #44]	@ (80053f8 <global_stdio_init.part.0+0x30>)
 80053cc:	4c0b      	ldr	r4, [pc, #44]	@ (80053fc <global_stdio_init.part.0+0x34>)
 80053ce:	4a0c      	ldr	r2, [pc, #48]	@ (8005400 <global_stdio_init.part.0+0x38>)
 80053d0:	601a      	str	r2, [r3, #0]
 80053d2:	4620      	mov	r0, r4
 80053d4:	2200      	movs	r2, #0
 80053d6:	2104      	movs	r1, #4
 80053d8:	f7ff ff94 	bl	8005304 <std>
 80053dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80053e0:	2201      	movs	r2, #1
 80053e2:	2109      	movs	r1, #9
 80053e4:	f7ff ff8e 	bl	8005304 <std>
 80053e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80053ec:	2202      	movs	r2, #2
 80053ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053f2:	2112      	movs	r1, #18
 80053f4:	f7ff bf86 	b.w	8005304 <std>
 80053f8:	20004b8c 	.word	0x20004b8c
 80053fc:	20004a54 	.word	0x20004a54
 8005400:	08005371 	.word	0x08005371

08005404 <__sfp_lock_acquire>:
 8005404:	4801      	ldr	r0, [pc, #4]	@ (800540c <__sfp_lock_acquire+0x8>)
 8005406:	f000 bb10 	b.w	8005a2a <__retarget_lock_acquire_recursive>
 800540a:	bf00      	nop
 800540c:	20004b95 	.word	0x20004b95

08005410 <__sfp_lock_release>:
 8005410:	4801      	ldr	r0, [pc, #4]	@ (8005418 <__sfp_lock_release+0x8>)
 8005412:	f000 bb0b 	b.w	8005a2c <__retarget_lock_release_recursive>
 8005416:	bf00      	nop
 8005418:	20004b95 	.word	0x20004b95

0800541c <__sinit>:
 800541c:	b510      	push	{r4, lr}
 800541e:	4604      	mov	r4, r0
 8005420:	f7ff fff0 	bl	8005404 <__sfp_lock_acquire>
 8005424:	6a23      	ldr	r3, [r4, #32]
 8005426:	b11b      	cbz	r3, 8005430 <__sinit+0x14>
 8005428:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800542c:	f7ff bff0 	b.w	8005410 <__sfp_lock_release>
 8005430:	4b04      	ldr	r3, [pc, #16]	@ (8005444 <__sinit+0x28>)
 8005432:	6223      	str	r3, [r4, #32]
 8005434:	4b04      	ldr	r3, [pc, #16]	@ (8005448 <__sinit+0x2c>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d1f5      	bne.n	8005428 <__sinit+0xc>
 800543c:	f7ff ffc4 	bl	80053c8 <global_stdio_init.part.0>
 8005440:	e7f2      	b.n	8005428 <__sinit+0xc>
 8005442:	bf00      	nop
 8005444:	08005389 	.word	0x08005389
 8005448:	20004b8c 	.word	0x20004b8c

0800544c <_fwalk_sglue>:
 800544c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005450:	4607      	mov	r7, r0
 8005452:	4688      	mov	r8, r1
 8005454:	4614      	mov	r4, r2
 8005456:	2600      	movs	r6, #0
 8005458:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800545c:	f1b9 0901 	subs.w	r9, r9, #1
 8005460:	d505      	bpl.n	800546e <_fwalk_sglue+0x22>
 8005462:	6824      	ldr	r4, [r4, #0]
 8005464:	2c00      	cmp	r4, #0
 8005466:	d1f7      	bne.n	8005458 <_fwalk_sglue+0xc>
 8005468:	4630      	mov	r0, r6
 800546a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800546e:	89ab      	ldrh	r3, [r5, #12]
 8005470:	2b01      	cmp	r3, #1
 8005472:	d907      	bls.n	8005484 <_fwalk_sglue+0x38>
 8005474:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005478:	3301      	adds	r3, #1
 800547a:	d003      	beq.n	8005484 <_fwalk_sglue+0x38>
 800547c:	4629      	mov	r1, r5
 800547e:	4638      	mov	r0, r7
 8005480:	47c0      	blx	r8
 8005482:	4306      	orrs	r6, r0
 8005484:	3568      	adds	r5, #104	@ 0x68
 8005486:	e7e9      	b.n	800545c <_fwalk_sglue+0x10>

08005488 <iprintf>:
 8005488:	b40f      	push	{r0, r1, r2, r3}
 800548a:	b507      	push	{r0, r1, r2, lr}
 800548c:	4906      	ldr	r1, [pc, #24]	@ (80054a8 <iprintf+0x20>)
 800548e:	ab04      	add	r3, sp, #16
 8005490:	6808      	ldr	r0, [r1, #0]
 8005492:	f853 2b04 	ldr.w	r2, [r3], #4
 8005496:	6881      	ldr	r1, [r0, #8]
 8005498:	9301      	str	r3, [sp, #4]
 800549a:	f000 fd7f 	bl	8005f9c <_vfiprintf_r>
 800549e:	b003      	add	sp, #12
 80054a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80054a4:	b004      	add	sp, #16
 80054a6:	4770      	bx	lr
 80054a8:	20000034 	.word	0x20000034

080054ac <putchar>:
 80054ac:	4b02      	ldr	r3, [pc, #8]	@ (80054b8 <putchar+0xc>)
 80054ae:	4601      	mov	r1, r0
 80054b0:	6818      	ldr	r0, [r3, #0]
 80054b2:	6882      	ldr	r2, [r0, #8]
 80054b4:	f001 b938 	b.w	8006728 <_putc_r>
 80054b8:	20000034 	.word	0x20000034

080054bc <_puts_r>:
 80054bc:	6a03      	ldr	r3, [r0, #32]
 80054be:	b570      	push	{r4, r5, r6, lr}
 80054c0:	6884      	ldr	r4, [r0, #8]
 80054c2:	4605      	mov	r5, r0
 80054c4:	460e      	mov	r6, r1
 80054c6:	b90b      	cbnz	r3, 80054cc <_puts_r+0x10>
 80054c8:	f7ff ffa8 	bl	800541c <__sinit>
 80054cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80054ce:	07db      	lsls	r3, r3, #31
 80054d0:	d405      	bmi.n	80054de <_puts_r+0x22>
 80054d2:	89a3      	ldrh	r3, [r4, #12]
 80054d4:	0598      	lsls	r0, r3, #22
 80054d6:	d402      	bmi.n	80054de <_puts_r+0x22>
 80054d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80054da:	f000 faa6 	bl	8005a2a <__retarget_lock_acquire_recursive>
 80054de:	89a3      	ldrh	r3, [r4, #12]
 80054e0:	0719      	lsls	r1, r3, #28
 80054e2:	d502      	bpl.n	80054ea <_puts_r+0x2e>
 80054e4:	6923      	ldr	r3, [r4, #16]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d135      	bne.n	8005556 <_puts_r+0x9a>
 80054ea:	4621      	mov	r1, r4
 80054ec:	4628      	mov	r0, r5
 80054ee:	f000 f8e5 	bl	80056bc <__swsetup_r>
 80054f2:	b380      	cbz	r0, 8005556 <_puts_r+0x9a>
 80054f4:	f04f 35ff 	mov.w	r5, #4294967295
 80054f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80054fa:	07da      	lsls	r2, r3, #31
 80054fc:	d405      	bmi.n	800550a <_puts_r+0x4e>
 80054fe:	89a3      	ldrh	r3, [r4, #12]
 8005500:	059b      	lsls	r3, r3, #22
 8005502:	d402      	bmi.n	800550a <_puts_r+0x4e>
 8005504:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005506:	f000 fa91 	bl	8005a2c <__retarget_lock_release_recursive>
 800550a:	4628      	mov	r0, r5
 800550c:	bd70      	pop	{r4, r5, r6, pc}
 800550e:	2b00      	cmp	r3, #0
 8005510:	da04      	bge.n	800551c <_puts_r+0x60>
 8005512:	69a2      	ldr	r2, [r4, #24]
 8005514:	429a      	cmp	r2, r3
 8005516:	dc17      	bgt.n	8005548 <_puts_r+0x8c>
 8005518:	290a      	cmp	r1, #10
 800551a:	d015      	beq.n	8005548 <_puts_r+0x8c>
 800551c:	6823      	ldr	r3, [r4, #0]
 800551e:	1c5a      	adds	r2, r3, #1
 8005520:	6022      	str	r2, [r4, #0]
 8005522:	7019      	strb	r1, [r3, #0]
 8005524:	68a3      	ldr	r3, [r4, #8]
 8005526:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800552a:	3b01      	subs	r3, #1
 800552c:	60a3      	str	r3, [r4, #8]
 800552e:	2900      	cmp	r1, #0
 8005530:	d1ed      	bne.n	800550e <_puts_r+0x52>
 8005532:	2b00      	cmp	r3, #0
 8005534:	da11      	bge.n	800555a <_puts_r+0x9e>
 8005536:	4622      	mov	r2, r4
 8005538:	210a      	movs	r1, #10
 800553a:	4628      	mov	r0, r5
 800553c:	f000 f87f 	bl	800563e <__swbuf_r>
 8005540:	3001      	adds	r0, #1
 8005542:	d0d7      	beq.n	80054f4 <_puts_r+0x38>
 8005544:	250a      	movs	r5, #10
 8005546:	e7d7      	b.n	80054f8 <_puts_r+0x3c>
 8005548:	4622      	mov	r2, r4
 800554a:	4628      	mov	r0, r5
 800554c:	f000 f877 	bl	800563e <__swbuf_r>
 8005550:	3001      	adds	r0, #1
 8005552:	d1e7      	bne.n	8005524 <_puts_r+0x68>
 8005554:	e7ce      	b.n	80054f4 <_puts_r+0x38>
 8005556:	3e01      	subs	r6, #1
 8005558:	e7e4      	b.n	8005524 <_puts_r+0x68>
 800555a:	6823      	ldr	r3, [r4, #0]
 800555c:	1c5a      	adds	r2, r3, #1
 800555e:	6022      	str	r2, [r4, #0]
 8005560:	220a      	movs	r2, #10
 8005562:	701a      	strb	r2, [r3, #0]
 8005564:	e7ee      	b.n	8005544 <_puts_r+0x88>
	...

08005568 <puts>:
 8005568:	4b02      	ldr	r3, [pc, #8]	@ (8005574 <puts+0xc>)
 800556a:	4601      	mov	r1, r0
 800556c:	6818      	ldr	r0, [r3, #0]
 800556e:	f7ff bfa5 	b.w	80054bc <_puts_r>
 8005572:	bf00      	nop
 8005574:	20000034 	.word	0x20000034

08005578 <siprintf>:
 8005578:	b40e      	push	{r1, r2, r3}
 800557a:	b500      	push	{lr}
 800557c:	b09c      	sub	sp, #112	@ 0x70
 800557e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005580:	9002      	str	r0, [sp, #8]
 8005582:	9006      	str	r0, [sp, #24]
 8005584:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005588:	4809      	ldr	r0, [pc, #36]	@ (80055b0 <siprintf+0x38>)
 800558a:	9107      	str	r1, [sp, #28]
 800558c:	9104      	str	r1, [sp, #16]
 800558e:	4909      	ldr	r1, [pc, #36]	@ (80055b4 <siprintf+0x3c>)
 8005590:	f853 2b04 	ldr.w	r2, [r3], #4
 8005594:	9105      	str	r1, [sp, #20]
 8005596:	6800      	ldr	r0, [r0, #0]
 8005598:	9301      	str	r3, [sp, #4]
 800559a:	a902      	add	r1, sp, #8
 800559c:	f000 fbd8 	bl	8005d50 <_svfiprintf_r>
 80055a0:	9b02      	ldr	r3, [sp, #8]
 80055a2:	2200      	movs	r2, #0
 80055a4:	701a      	strb	r2, [r3, #0]
 80055a6:	b01c      	add	sp, #112	@ 0x70
 80055a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80055ac:	b003      	add	sp, #12
 80055ae:	4770      	bx	lr
 80055b0:	20000034 	.word	0x20000034
 80055b4:	ffff0208 	.word	0xffff0208

080055b8 <__sread>:
 80055b8:	b510      	push	{r4, lr}
 80055ba:	460c      	mov	r4, r1
 80055bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055c0:	f000 f9e4 	bl	800598c <_read_r>
 80055c4:	2800      	cmp	r0, #0
 80055c6:	bfab      	itete	ge
 80055c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80055ca:	89a3      	ldrhlt	r3, [r4, #12]
 80055cc:	181b      	addge	r3, r3, r0
 80055ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80055d2:	bfac      	ite	ge
 80055d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80055d6:	81a3      	strhlt	r3, [r4, #12]
 80055d8:	bd10      	pop	{r4, pc}

080055da <__swrite>:
 80055da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055de:	461f      	mov	r7, r3
 80055e0:	898b      	ldrh	r3, [r1, #12]
 80055e2:	05db      	lsls	r3, r3, #23
 80055e4:	4605      	mov	r5, r0
 80055e6:	460c      	mov	r4, r1
 80055e8:	4616      	mov	r6, r2
 80055ea:	d505      	bpl.n	80055f8 <__swrite+0x1e>
 80055ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055f0:	2302      	movs	r3, #2
 80055f2:	2200      	movs	r2, #0
 80055f4:	f000 f9b8 	bl	8005968 <_lseek_r>
 80055f8:	89a3      	ldrh	r3, [r4, #12]
 80055fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005602:	81a3      	strh	r3, [r4, #12]
 8005604:	4632      	mov	r2, r6
 8005606:	463b      	mov	r3, r7
 8005608:	4628      	mov	r0, r5
 800560a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800560e:	f000 b9cf 	b.w	80059b0 <_write_r>

08005612 <__sseek>:
 8005612:	b510      	push	{r4, lr}
 8005614:	460c      	mov	r4, r1
 8005616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800561a:	f000 f9a5 	bl	8005968 <_lseek_r>
 800561e:	1c43      	adds	r3, r0, #1
 8005620:	89a3      	ldrh	r3, [r4, #12]
 8005622:	bf15      	itete	ne
 8005624:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005626:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800562a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800562e:	81a3      	strheq	r3, [r4, #12]
 8005630:	bf18      	it	ne
 8005632:	81a3      	strhne	r3, [r4, #12]
 8005634:	bd10      	pop	{r4, pc}

08005636 <__sclose>:
 8005636:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800563a:	f000 b92f 	b.w	800589c <_close_r>

0800563e <__swbuf_r>:
 800563e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005640:	460e      	mov	r6, r1
 8005642:	4614      	mov	r4, r2
 8005644:	4605      	mov	r5, r0
 8005646:	b118      	cbz	r0, 8005650 <__swbuf_r+0x12>
 8005648:	6a03      	ldr	r3, [r0, #32]
 800564a:	b90b      	cbnz	r3, 8005650 <__swbuf_r+0x12>
 800564c:	f7ff fee6 	bl	800541c <__sinit>
 8005650:	69a3      	ldr	r3, [r4, #24]
 8005652:	60a3      	str	r3, [r4, #8]
 8005654:	89a3      	ldrh	r3, [r4, #12]
 8005656:	071a      	lsls	r2, r3, #28
 8005658:	d501      	bpl.n	800565e <__swbuf_r+0x20>
 800565a:	6923      	ldr	r3, [r4, #16]
 800565c:	b943      	cbnz	r3, 8005670 <__swbuf_r+0x32>
 800565e:	4621      	mov	r1, r4
 8005660:	4628      	mov	r0, r5
 8005662:	f000 f82b 	bl	80056bc <__swsetup_r>
 8005666:	b118      	cbz	r0, 8005670 <__swbuf_r+0x32>
 8005668:	f04f 37ff 	mov.w	r7, #4294967295
 800566c:	4638      	mov	r0, r7
 800566e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005670:	6823      	ldr	r3, [r4, #0]
 8005672:	6922      	ldr	r2, [r4, #16]
 8005674:	1a98      	subs	r0, r3, r2
 8005676:	6963      	ldr	r3, [r4, #20]
 8005678:	b2f6      	uxtb	r6, r6
 800567a:	4283      	cmp	r3, r0
 800567c:	4637      	mov	r7, r6
 800567e:	dc05      	bgt.n	800568c <__swbuf_r+0x4e>
 8005680:	4621      	mov	r1, r4
 8005682:	4628      	mov	r0, r5
 8005684:	f000 ffb4 	bl	80065f0 <_fflush_r>
 8005688:	2800      	cmp	r0, #0
 800568a:	d1ed      	bne.n	8005668 <__swbuf_r+0x2a>
 800568c:	68a3      	ldr	r3, [r4, #8]
 800568e:	3b01      	subs	r3, #1
 8005690:	60a3      	str	r3, [r4, #8]
 8005692:	6823      	ldr	r3, [r4, #0]
 8005694:	1c5a      	adds	r2, r3, #1
 8005696:	6022      	str	r2, [r4, #0]
 8005698:	701e      	strb	r6, [r3, #0]
 800569a:	6962      	ldr	r2, [r4, #20]
 800569c:	1c43      	adds	r3, r0, #1
 800569e:	429a      	cmp	r2, r3
 80056a0:	d004      	beq.n	80056ac <__swbuf_r+0x6e>
 80056a2:	89a3      	ldrh	r3, [r4, #12]
 80056a4:	07db      	lsls	r3, r3, #31
 80056a6:	d5e1      	bpl.n	800566c <__swbuf_r+0x2e>
 80056a8:	2e0a      	cmp	r6, #10
 80056aa:	d1df      	bne.n	800566c <__swbuf_r+0x2e>
 80056ac:	4621      	mov	r1, r4
 80056ae:	4628      	mov	r0, r5
 80056b0:	f000 ff9e 	bl	80065f0 <_fflush_r>
 80056b4:	2800      	cmp	r0, #0
 80056b6:	d0d9      	beq.n	800566c <__swbuf_r+0x2e>
 80056b8:	e7d6      	b.n	8005668 <__swbuf_r+0x2a>
	...

080056bc <__swsetup_r>:
 80056bc:	b538      	push	{r3, r4, r5, lr}
 80056be:	4b29      	ldr	r3, [pc, #164]	@ (8005764 <__swsetup_r+0xa8>)
 80056c0:	4605      	mov	r5, r0
 80056c2:	6818      	ldr	r0, [r3, #0]
 80056c4:	460c      	mov	r4, r1
 80056c6:	b118      	cbz	r0, 80056d0 <__swsetup_r+0x14>
 80056c8:	6a03      	ldr	r3, [r0, #32]
 80056ca:	b90b      	cbnz	r3, 80056d0 <__swsetup_r+0x14>
 80056cc:	f7ff fea6 	bl	800541c <__sinit>
 80056d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056d4:	0719      	lsls	r1, r3, #28
 80056d6:	d422      	bmi.n	800571e <__swsetup_r+0x62>
 80056d8:	06da      	lsls	r2, r3, #27
 80056da:	d407      	bmi.n	80056ec <__swsetup_r+0x30>
 80056dc:	2209      	movs	r2, #9
 80056de:	602a      	str	r2, [r5, #0]
 80056e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056e4:	81a3      	strh	r3, [r4, #12]
 80056e6:	f04f 30ff 	mov.w	r0, #4294967295
 80056ea:	e033      	b.n	8005754 <__swsetup_r+0x98>
 80056ec:	0758      	lsls	r0, r3, #29
 80056ee:	d512      	bpl.n	8005716 <__swsetup_r+0x5a>
 80056f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80056f2:	b141      	cbz	r1, 8005706 <__swsetup_r+0x4a>
 80056f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80056f8:	4299      	cmp	r1, r3
 80056fa:	d002      	beq.n	8005702 <__swsetup_r+0x46>
 80056fc:	4628      	mov	r0, r5
 80056fe:	f000 f9cb 	bl	8005a98 <_free_r>
 8005702:	2300      	movs	r3, #0
 8005704:	6363      	str	r3, [r4, #52]	@ 0x34
 8005706:	89a3      	ldrh	r3, [r4, #12]
 8005708:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800570c:	81a3      	strh	r3, [r4, #12]
 800570e:	2300      	movs	r3, #0
 8005710:	6063      	str	r3, [r4, #4]
 8005712:	6923      	ldr	r3, [r4, #16]
 8005714:	6023      	str	r3, [r4, #0]
 8005716:	89a3      	ldrh	r3, [r4, #12]
 8005718:	f043 0308 	orr.w	r3, r3, #8
 800571c:	81a3      	strh	r3, [r4, #12]
 800571e:	6923      	ldr	r3, [r4, #16]
 8005720:	b94b      	cbnz	r3, 8005736 <__swsetup_r+0x7a>
 8005722:	89a3      	ldrh	r3, [r4, #12]
 8005724:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005728:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800572c:	d003      	beq.n	8005736 <__swsetup_r+0x7a>
 800572e:	4621      	mov	r1, r4
 8005730:	4628      	mov	r0, r5
 8005732:	f000 ffbd 	bl	80066b0 <__smakebuf_r>
 8005736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800573a:	f013 0201 	ands.w	r2, r3, #1
 800573e:	d00a      	beq.n	8005756 <__swsetup_r+0x9a>
 8005740:	2200      	movs	r2, #0
 8005742:	60a2      	str	r2, [r4, #8]
 8005744:	6962      	ldr	r2, [r4, #20]
 8005746:	4252      	negs	r2, r2
 8005748:	61a2      	str	r2, [r4, #24]
 800574a:	6922      	ldr	r2, [r4, #16]
 800574c:	b942      	cbnz	r2, 8005760 <__swsetup_r+0xa4>
 800574e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005752:	d1c5      	bne.n	80056e0 <__swsetup_r+0x24>
 8005754:	bd38      	pop	{r3, r4, r5, pc}
 8005756:	0799      	lsls	r1, r3, #30
 8005758:	bf58      	it	pl
 800575a:	6962      	ldrpl	r2, [r4, #20]
 800575c:	60a2      	str	r2, [r4, #8]
 800575e:	e7f4      	b.n	800574a <__swsetup_r+0x8e>
 8005760:	2000      	movs	r0, #0
 8005762:	e7f7      	b.n	8005754 <__swsetup_r+0x98>
 8005764:	20000034 	.word	0x20000034

08005768 <memset>:
 8005768:	4402      	add	r2, r0
 800576a:	4603      	mov	r3, r0
 800576c:	4293      	cmp	r3, r2
 800576e:	d100      	bne.n	8005772 <memset+0xa>
 8005770:	4770      	bx	lr
 8005772:	f803 1b01 	strb.w	r1, [r3], #1
 8005776:	e7f9      	b.n	800576c <memset+0x4>

08005778 <strchr>:
 8005778:	b2c9      	uxtb	r1, r1
 800577a:	4603      	mov	r3, r0
 800577c:	4618      	mov	r0, r3
 800577e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005782:	b112      	cbz	r2, 800578a <strchr+0x12>
 8005784:	428a      	cmp	r2, r1
 8005786:	d1f9      	bne.n	800577c <strchr+0x4>
 8005788:	4770      	bx	lr
 800578a:	2900      	cmp	r1, #0
 800578c:	bf18      	it	ne
 800578e:	2000      	movne	r0, #0
 8005790:	4770      	bx	lr

08005792 <strncmp>:
 8005792:	b510      	push	{r4, lr}
 8005794:	b16a      	cbz	r2, 80057b2 <strncmp+0x20>
 8005796:	3901      	subs	r1, #1
 8005798:	1884      	adds	r4, r0, r2
 800579a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800579e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d103      	bne.n	80057ae <strncmp+0x1c>
 80057a6:	42a0      	cmp	r0, r4
 80057a8:	d001      	beq.n	80057ae <strncmp+0x1c>
 80057aa:	2a00      	cmp	r2, #0
 80057ac:	d1f5      	bne.n	800579a <strncmp+0x8>
 80057ae:	1ad0      	subs	r0, r2, r3
 80057b0:	bd10      	pop	{r4, pc}
 80057b2:	4610      	mov	r0, r2
 80057b4:	e7fc      	b.n	80057b0 <strncmp+0x1e>
	...

080057b8 <strtok>:
 80057b8:	4b16      	ldr	r3, [pc, #88]	@ (8005814 <strtok+0x5c>)
 80057ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057be:	681f      	ldr	r7, [r3, #0]
 80057c0:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80057c2:	4605      	mov	r5, r0
 80057c4:	460e      	mov	r6, r1
 80057c6:	b9ec      	cbnz	r4, 8005804 <strtok+0x4c>
 80057c8:	2050      	movs	r0, #80	@ 0x50
 80057ca:	f000 f9af 	bl	8005b2c <malloc>
 80057ce:	4602      	mov	r2, r0
 80057d0:	6478      	str	r0, [r7, #68]	@ 0x44
 80057d2:	b920      	cbnz	r0, 80057de <strtok+0x26>
 80057d4:	4b10      	ldr	r3, [pc, #64]	@ (8005818 <strtok+0x60>)
 80057d6:	4811      	ldr	r0, [pc, #68]	@ (800581c <strtok+0x64>)
 80057d8:	215b      	movs	r1, #91	@ 0x5b
 80057da:	f000 f93f 	bl	8005a5c <__assert_func>
 80057de:	e9c0 4400 	strd	r4, r4, [r0]
 80057e2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80057e6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80057ea:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80057ee:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80057f2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80057f6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80057fa:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80057fe:	6184      	str	r4, [r0, #24]
 8005800:	7704      	strb	r4, [r0, #28]
 8005802:	6244      	str	r4, [r0, #36]	@ 0x24
 8005804:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005806:	4631      	mov	r1, r6
 8005808:	4628      	mov	r0, r5
 800580a:	2301      	movs	r3, #1
 800580c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005810:	f000 b806 	b.w	8005820 <__strtok_r>
 8005814:	20000034 	.word	0x20000034
 8005818:	08007129 	.word	0x08007129
 800581c:	08007140 	.word	0x08007140

08005820 <__strtok_r>:
 8005820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005822:	4604      	mov	r4, r0
 8005824:	b908      	cbnz	r0, 800582a <__strtok_r+0xa>
 8005826:	6814      	ldr	r4, [r2, #0]
 8005828:	b144      	cbz	r4, 800583c <__strtok_r+0x1c>
 800582a:	4620      	mov	r0, r4
 800582c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005830:	460f      	mov	r7, r1
 8005832:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005836:	b91e      	cbnz	r6, 8005840 <__strtok_r+0x20>
 8005838:	b965      	cbnz	r5, 8005854 <__strtok_r+0x34>
 800583a:	6015      	str	r5, [r2, #0]
 800583c:	2000      	movs	r0, #0
 800583e:	e005      	b.n	800584c <__strtok_r+0x2c>
 8005840:	42b5      	cmp	r5, r6
 8005842:	d1f6      	bne.n	8005832 <__strtok_r+0x12>
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1f0      	bne.n	800582a <__strtok_r+0xa>
 8005848:	6014      	str	r4, [r2, #0]
 800584a:	7003      	strb	r3, [r0, #0]
 800584c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800584e:	461c      	mov	r4, r3
 8005850:	e00c      	b.n	800586c <__strtok_r+0x4c>
 8005852:	b915      	cbnz	r5, 800585a <__strtok_r+0x3a>
 8005854:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005858:	460e      	mov	r6, r1
 800585a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800585e:	42ab      	cmp	r3, r5
 8005860:	d1f7      	bne.n	8005852 <__strtok_r+0x32>
 8005862:	2b00      	cmp	r3, #0
 8005864:	d0f3      	beq.n	800584e <__strtok_r+0x2e>
 8005866:	2300      	movs	r3, #0
 8005868:	f804 3c01 	strb.w	r3, [r4, #-1]
 800586c:	6014      	str	r4, [r2, #0]
 800586e:	e7ed      	b.n	800584c <__strtok_r+0x2c>

08005870 <strstr>:
 8005870:	780a      	ldrb	r2, [r1, #0]
 8005872:	b570      	push	{r4, r5, r6, lr}
 8005874:	b96a      	cbnz	r2, 8005892 <strstr+0x22>
 8005876:	bd70      	pop	{r4, r5, r6, pc}
 8005878:	429a      	cmp	r2, r3
 800587a:	d109      	bne.n	8005890 <strstr+0x20>
 800587c:	460c      	mov	r4, r1
 800587e:	4605      	mov	r5, r0
 8005880:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005884:	2b00      	cmp	r3, #0
 8005886:	d0f6      	beq.n	8005876 <strstr+0x6>
 8005888:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800588c:	429e      	cmp	r6, r3
 800588e:	d0f7      	beq.n	8005880 <strstr+0x10>
 8005890:	3001      	adds	r0, #1
 8005892:	7803      	ldrb	r3, [r0, #0]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d1ef      	bne.n	8005878 <strstr+0x8>
 8005898:	4618      	mov	r0, r3
 800589a:	e7ec      	b.n	8005876 <strstr+0x6>

0800589c <_close_r>:
 800589c:	b538      	push	{r3, r4, r5, lr}
 800589e:	4d06      	ldr	r5, [pc, #24]	@ (80058b8 <_close_r+0x1c>)
 80058a0:	2300      	movs	r3, #0
 80058a2:	4604      	mov	r4, r0
 80058a4:	4608      	mov	r0, r1
 80058a6:	602b      	str	r3, [r5, #0]
 80058a8:	f7fb fdc6 	bl	8001438 <_close>
 80058ac:	1c43      	adds	r3, r0, #1
 80058ae:	d102      	bne.n	80058b6 <_close_r+0x1a>
 80058b0:	682b      	ldr	r3, [r5, #0]
 80058b2:	b103      	cbz	r3, 80058b6 <_close_r+0x1a>
 80058b4:	6023      	str	r3, [r4, #0]
 80058b6:	bd38      	pop	{r3, r4, r5, pc}
 80058b8:	20004b90 	.word	0x20004b90

080058bc <_reclaim_reent>:
 80058bc:	4b29      	ldr	r3, [pc, #164]	@ (8005964 <_reclaim_reent+0xa8>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4283      	cmp	r3, r0
 80058c2:	b570      	push	{r4, r5, r6, lr}
 80058c4:	4604      	mov	r4, r0
 80058c6:	d04b      	beq.n	8005960 <_reclaim_reent+0xa4>
 80058c8:	69c3      	ldr	r3, [r0, #28]
 80058ca:	b1ab      	cbz	r3, 80058f8 <_reclaim_reent+0x3c>
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	b16b      	cbz	r3, 80058ec <_reclaim_reent+0x30>
 80058d0:	2500      	movs	r5, #0
 80058d2:	69e3      	ldr	r3, [r4, #28]
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	5959      	ldr	r1, [r3, r5]
 80058d8:	2900      	cmp	r1, #0
 80058da:	d13b      	bne.n	8005954 <_reclaim_reent+0x98>
 80058dc:	3504      	adds	r5, #4
 80058de:	2d80      	cmp	r5, #128	@ 0x80
 80058e0:	d1f7      	bne.n	80058d2 <_reclaim_reent+0x16>
 80058e2:	69e3      	ldr	r3, [r4, #28]
 80058e4:	4620      	mov	r0, r4
 80058e6:	68d9      	ldr	r1, [r3, #12]
 80058e8:	f000 f8d6 	bl	8005a98 <_free_r>
 80058ec:	69e3      	ldr	r3, [r4, #28]
 80058ee:	6819      	ldr	r1, [r3, #0]
 80058f0:	b111      	cbz	r1, 80058f8 <_reclaim_reent+0x3c>
 80058f2:	4620      	mov	r0, r4
 80058f4:	f000 f8d0 	bl	8005a98 <_free_r>
 80058f8:	6961      	ldr	r1, [r4, #20]
 80058fa:	b111      	cbz	r1, 8005902 <_reclaim_reent+0x46>
 80058fc:	4620      	mov	r0, r4
 80058fe:	f000 f8cb 	bl	8005a98 <_free_r>
 8005902:	69e1      	ldr	r1, [r4, #28]
 8005904:	b111      	cbz	r1, 800590c <_reclaim_reent+0x50>
 8005906:	4620      	mov	r0, r4
 8005908:	f000 f8c6 	bl	8005a98 <_free_r>
 800590c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800590e:	b111      	cbz	r1, 8005916 <_reclaim_reent+0x5a>
 8005910:	4620      	mov	r0, r4
 8005912:	f000 f8c1 	bl	8005a98 <_free_r>
 8005916:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005918:	b111      	cbz	r1, 8005920 <_reclaim_reent+0x64>
 800591a:	4620      	mov	r0, r4
 800591c:	f000 f8bc 	bl	8005a98 <_free_r>
 8005920:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005922:	b111      	cbz	r1, 800592a <_reclaim_reent+0x6e>
 8005924:	4620      	mov	r0, r4
 8005926:	f000 f8b7 	bl	8005a98 <_free_r>
 800592a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800592c:	b111      	cbz	r1, 8005934 <_reclaim_reent+0x78>
 800592e:	4620      	mov	r0, r4
 8005930:	f000 f8b2 	bl	8005a98 <_free_r>
 8005934:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005936:	b111      	cbz	r1, 800593e <_reclaim_reent+0x82>
 8005938:	4620      	mov	r0, r4
 800593a:	f000 f8ad 	bl	8005a98 <_free_r>
 800593e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005940:	b111      	cbz	r1, 8005948 <_reclaim_reent+0x8c>
 8005942:	4620      	mov	r0, r4
 8005944:	f000 f8a8 	bl	8005a98 <_free_r>
 8005948:	6a23      	ldr	r3, [r4, #32]
 800594a:	b14b      	cbz	r3, 8005960 <_reclaim_reent+0xa4>
 800594c:	4620      	mov	r0, r4
 800594e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005952:	4718      	bx	r3
 8005954:	680e      	ldr	r6, [r1, #0]
 8005956:	4620      	mov	r0, r4
 8005958:	f000 f89e 	bl	8005a98 <_free_r>
 800595c:	4631      	mov	r1, r6
 800595e:	e7bb      	b.n	80058d8 <_reclaim_reent+0x1c>
 8005960:	bd70      	pop	{r4, r5, r6, pc}
 8005962:	bf00      	nop
 8005964:	20000034 	.word	0x20000034

08005968 <_lseek_r>:
 8005968:	b538      	push	{r3, r4, r5, lr}
 800596a:	4d07      	ldr	r5, [pc, #28]	@ (8005988 <_lseek_r+0x20>)
 800596c:	4604      	mov	r4, r0
 800596e:	4608      	mov	r0, r1
 8005970:	4611      	mov	r1, r2
 8005972:	2200      	movs	r2, #0
 8005974:	602a      	str	r2, [r5, #0]
 8005976:	461a      	mov	r2, r3
 8005978:	f7fb fd85 	bl	8001486 <_lseek>
 800597c:	1c43      	adds	r3, r0, #1
 800597e:	d102      	bne.n	8005986 <_lseek_r+0x1e>
 8005980:	682b      	ldr	r3, [r5, #0]
 8005982:	b103      	cbz	r3, 8005986 <_lseek_r+0x1e>
 8005984:	6023      	str	r3, [r4, #0]
 8005986:	bd38      	pop	{r3, r4, r5, pc}
 8005988:	20004b90 	.word	0x20004b90

0800598c <_read_r>:
 800598c:	b538      	push	{r3, r4, r5, lr}
 800598e:	4d07      	ldr	r5, [pc, #28]	@ (80059ac <_read_r+0x20>)
 8005990:	4604      	mov	r4, r0
 8005992:	4608      	mov	r0, r1
 8005994:	4611      	mov	r1, r2
 8005996:	2200      	movs	r2, #0
 8005998:	602a      	str	r2, [r5, #0]
 800599a:	461a      	mov	r2, r3
 800599c:	f7fb fd13 	bl	80013c6 <_read>
 80059a0:	1c43      	adds	r3, r0, #1
 80059a2:	d102      	bne.n	80059aa <_read_r+0x1e>
 80059a4:	682b      	ldr	r3, [r5, #0]
 80059a6:	b103      	cbz	r3, 80059aa <_read_r+0x1e>
 80059a8:	6023      	str	r3, [r4, #0]
 80059aa:	bd38      	pop	{r3, r4, r5, pc}
 80059ac:	20004b90 	.word	0x20004b90

080059b0 <_write_r>:
 80059b0:	b538      	push	{r3, r4, r5, lr}
 80059b2:	4d07      	ldr	r5, [pc, #28]	@ (80059d0 <_write_r+0x20>)
 80059b4:	4604      	mov	r4, r0
 80059b6:	4608      	mov	r0, r1
 80059b8:	4611      	mov	r1, r2
 80059ba:	2200      	movs	r2, #0
 80059bc:	602a      	str	r2, [r5, #0]
 80059be:	461a      	mov	r2, r3
 80059c0:	f7fb fd1e 	bl	8001400 <_write>
 80059c4:	1c43      	adds	r3, r0, #1
 80059c6:	d102      	bne.n	80059ce <_write_r+0x1e>
 80059c8:	682b      	ldr	r3, [r5, #0]
 80059ca:	b103      	cbz	r3, 80059ce <_write_r+0x1e>
 80059cc:	6023      	str	r3, [r4, #0]
 80059ce:	bd38      	pop	{r3, r4, r5, pc}
 80059d0:	20004b90 	.word	0x20004b90

080059d4 <__errno>:
 80059d4:	4b01      	ldr	r3, [pc, #4]	@ (80059dc <__errno+0x8>)
 80059d6:	6818      	ldr	r0, [r3, #0]
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	20000034 	.word	0x20000034

080059e0 <__libc_init_array>:
 80059e0:	b570      	push	{r4, r5, r6, lr}
 80059e2:	4d0d      	ldr	r5, [pc, #52]	@ (8005a18 <__libc_init_array+0x38>)
 80059e4:	4c0d      	ldr	r4, [pc, #52]	@ (8005a1c <__libc_init_array+0x3c>)
 80059e6:	1b64      	subs	r4, r4, r5
 80059e8:	10a4      	asrs	r4, r4, #2
 80059ea:	2600      	movs	r6, #0
 80059ec:	42a6      	cmp	r6, r4
 80059ee:	d109      	bne.n	8005a04 <__libc_init_array+0x24>
 80059f0:	4d0b      	ldr	r5, [pc, #44]	@ (8005a20 <__libc_init_array+0x40>)
 80059f2:	4c0c      	ldr	r4, [pc, #48]	@ (8005a24 <__libc_init_array+0x44>)
 80059f4:	f000 ff9a 	bl	800692c <_init>
 80059f8:	1b64      	subs	r4, r4, r5
 80059fa:	10a4      	asrs	r4, r4, #2
 80059fc:	2600      	movs	r6, #0
 80059fe:	42a6      	cmp	r6, r4
 8005a00:	d105      	bne.n	8005a0e <__libc_init_array+0x2e>
 8005a02:	bd70      	pop	{r4, r5, r6, pc}
 8005a04:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a08:	4798      	blx	r3
 8005a0a:	3601      	adds	r6, #1
 8005a0c:	e7ee      	b.n	80059ec <__libc_init_array+0xc>
 8005a0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a12:	4798      	blx	r3
 8005a14:	3601      	adds	r6, #1
 8005a16:	e7f2      	b.n	80059fe <__libc_init_array+0x1e>
 8005a18:	08007214 	.word	0x08007214
 8005a1c:	08007214 	.word	0x08007214
 8005a20:	08007214 	.word	0x08007214
 8005a24:	08007218 	.word	0x08007218

08005a28 <__retarget_lock_init_recursive>:
 8005a28:	4770      	bx	lr

08005a2a <__retarget_lock_acquire_recursive>:
 8005a2a:	4770      	bx	lr

08005a2c <__retarget_lock_release_recursive>:
 8005a2c:	4770      	bx	lr

08005a2e <strcpy>:
 8005a2e:	4603      	mov	r3, r0
 8005a30:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a34:	f803 2b01 	strb.w	r2, [r3], #1
 8005a38:	2a00      	cmp	r2, #0
 8005a3a:	d1f9      	bne.n	8005a30 <strcpy+0x2>
 8005a3c:	4770      	bx	lr

08005a3e <memcpy>:
 8005a3e:	440a      	add	r2, r1
 8005a40:	4291      	cmp	r1, r2
 8005a42:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a46:	d100      	bne.n	8005a4a <memcpy+0xc>
 8005a48:	4770      	bx	lr
 8005a4a:	b510      	push	{r4, lr}
 8005a4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a54:	4291      	cmp	r1, r2
 8005a56:	d1f9      	bne.n	8005a4c <memcpy+0xe>
 8005a58:	bd10      	pop	{r4, pc}
	...

08005a5c <__assert_func>:
 8005a5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005a5e:	4614      	mov	r4, r2
 8005a60:	461a      	mov	r2, r3
 8005a62:	4b09      	ldr	r3, [pc, #36]	@ (8005a88 <__assert_func+0x2c>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4605      	mov	r5, r0
 8005a68:	68d8      	ldr	r0, [r3, #12]
 8005a6a:	b954      	cbnz	r4, 8005a82 <__assert_func+0x26>
 8005a6c:	4b07      	ldr	r3, [pc, #28]	@ (8005a8c <__assert_func+0x30>)
 8005a6e:	461c      	mov	r4, r3
 8005a70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005a74:	9100      	str	r1, [sp, #0]
 8005a76:	462b      	mov	r3, r5
 8005a78:	4905      	ldr	r1, [pc, #20]	@ (8005a90 <__assert_func+0x34>)
 8005a7a:	f000 fde1 	bl	8006640 <fiprintf>
 8005a7e:	f000 fed3 	bl	8006828 <abort>
 8005a82:	4b04      	ldr	r3, [pc, #16]	@ (8005a94 <__assert_func+0x38>)
 8005a84:	e7f4      	b.n	8005a70 <__assert_func+0x14>
 8005a86:	bf00      	nop
 8005a88:	20000034 	.word	0x20000034
 8005a8c:	080071d5 	.word	0x080071d5
 8005a90:	080071a7 	.word	0x080071a7
 8005a94:	0800719a 	.word	0x0800719a

08005a98 <_free_r>:
 8005a98:	b538      	push	{r3, r4, r5, lr}
 8005a9a:	4605      	mov	r5, r0
 8005a9c:	2900      	cmp	r1, #0
 8005a9e:	d041      	beq.n	8005b24 <_free_r+0x8c>
 8005aa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005aa4:	1f0c      	subs	r4, r1, #4
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	bfb8      	it	lt
 8005aaa:	18e4      	addlt	r4, r4, r3
 8005aac:	f000 f8e8 	bl	8005c80 <__malloc_lock>
 8005ab0:	4a1d      	ldr	r2, [pc, #116]	@ (8005b28 <_free_r+0x90>)
 8005ab2:	6813      	ldr	r3, [r2, #0]
 8005ab4:	b933      	cbnz	r3, 8005ac4 <_free_r+0x2c>
 8005ab6:	6063      	str	r3, [r4, #4]
 8005ab8:	6014      	str	r4, [r2, #0]
 8005aba:	4628      	mov	r0, r5
 8005abc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ac0:	f000 b8e4 	b.w	8005c8c <__malloc_unlock>
 8005ac4:	42a3      	cmp	r3, r4
 8005ac6:	d908      	bls.n	8005ada <_free_r+0x42>
 8005ac8:	6820      	ldr	r0, [r4, #0]
 8005aca:	1821      	adds	r1, r4, r0
 8005acc:	428b      	cmp	r3, r1
 8005ace:	bf01      	itttt	eq
 8005ad0:	6819      	ldreq	r1, [r3, #0]
 8005ad2:	685b      	ldreq	r3, [r3, #4]
 8005ad4:	1809      	addeq	r1, r1, r0
 8005ad6:	6021      	streq	r1, [r4, #0]
 8005ad8:	e7ed      	b.n	8005ab6 <_free_r+0x1e>
 8005ada:	461a      	mov	r2, r3
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	b10b      	cbz	r3, 8005ae4 <_free_r+0x4c>
 8005ae0:	42a3      	cmp	r3, r4
 8005ae2:	d9fa      	bls.n	8005ada <_free_r+0x42>
 8005ae4:	6811      	ldr	r1, [r2, #0]
 8005ae6:	1850      	adds	r0, r2, r1
 8005ae8:	42a0      	cmp	r0, r4
 8005aea:	d10b      	bne.n	8005b04 <_free_r+0x6c>
 8005aec:	6820      	ldr	r0, [r4, #0]
 8005aee:	4401      	add	r1, r0
 8005af0:	1850      	adds	r0, r2, r1
 8005af2:	4283      	cmp	r3, r0
 8005af4:	6011      	str	r1, [r2, #0]
 8005af6:	d1e0      	bne.n	8005aba <_free_r+0x22>
 8005af8:	6818      	ldr	r0, [r3, #0]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	6053      	str	r3, [r2, #4]
 8005afe:	4408      	add	r0, r1
 8005b00:	6010      	str	r0, [r2, #0]
 8005b02:	e7da      	b.n	8005aba <_free_r+0x22>
 8005b04:	d902      	bls.n	8005b0c <_free_r+0x74>
 8005b06:	230c      	movs	r3, #12
 8005b08:	602b      	str	r3, [r5, #0]
 8005b0a:	e7d6      	b.n	8005aba <_free_r+0x22>
 8005b0c:	6820      	ldr	r0, [r4, #0]
 8005b0e:	1821      	adds	r1, r4, r0
 8005b10:	428b      	cmp	r3, r1
 8005b12:	bf04      	itt	eq
 8005b14:	6819      	ldreq	r1, [r3, #0]
 8005b16:	685b      	ldreq	r3, [r3, #4]
 8005b18:	6063      	str	r3, [r4, #4]
 8005b1a:	bf04      	itt	eq
 8005b1c:	1809      	addeq	r1, r1, r0
 8005b1e:	6021      	streq	r1, [r4, #0]
 8005b20:	6054      	str	r4, [r2, #4]
 8005b22:	e7ca      	b.n	8005aba <_free_r+0x22>
 8005b24:	bd38      	pop	{r3, r4, r5, pc}
 8005b26:	bf00      	nop
 8005b28:	20004b9c 	.word	0x20004b9c

08005b2c <malloc>:
 8005b2c:	4b02      	ldr	r3, [pc, #8]	@ (8005b38 <malloc+0xc>)
 8005b2e:	4601      	mov	r1, r0
 8005b30:	6818      	ldr	r0, [r3, #0]
 8005b32:	f000 b825 	b.w	8005b80 <_malloc_r>
 8005b36:	bf00      	nop
 8005b38:	20000034 	.word	0x20000034

08005b3c <sbrk_aligned>:
 8005b3c:	b570      	push	{r4, r5, r6, lr}
 8005b3e:	4e0f      	ldr	r6, [pc, #60]	@ (8005b7c <sbrk_aligned+0x40>)
 8005b40:	460c      	mov	r4, r1
 8005b42:	6831      	ldr	r1, [r6, #0]
 8005b44:	4605      	mov	r5, r0
 8005b46:	b911      	cbnz	r1, 8005b4e <sbrk_aligned+0x12>
 8005b48:	f000 fe5e 	bl	8006808 <_sbrk_r>
 8005b4c:	6030      	str	r0, [r6, #0]
 8005b4e:	4621      	mov	r1, r4
 8005b50:	4628      	mov	r0, r5
 8005b52:	f000 fe59 	bl	8006808 <_sbrk_r>
 8005b56:	1c43      	adds	r3, r0, #1
 8005b58:	d103      	bne.n	8005b62 <sbrk_aligned+0x26>
 8005b5a:	f04f 34ff 	mov.w	r4, #4294967295
 8005b5e:	4620      	mov	r0, r4
 8005b60:	bd70      	pop	{r4, r5, r6, pc}
 8005b62:	1cc4      	adds	r4, r0, #3
 8005b64:	f024 0403 	bic.w	r4, r4, #3
 8005b68:	42a0      	cmp	r0, r4
 8005b6a:	d0f8      	beq.n	8005b5e <sbrk_aligned+0x22>
 8005b6c:	1a21      	subs	r1, r4, r0
 8005b6e:	4628      	mov	r0, r5
 8005b70:	f000 fe4a 	bl	8006808 <_sbrk_r>
 8005b74:	3001      	adds	r0, #1
 8005b76:	d1f2      	bne.n	8005b5e <sbrk_aligned+0x22>
 8005b78:	e7ef      	b.n	8005b5a <sbrk_aligned+0x1e>
 8005b7a:	bf00      	nop
 8005b7c:	20004b98 	.word	0x20004b98

08005b80 <_malloc_r>:
 8005b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b84:	1ccd      	adds	r5, r1, #3
 8005b86:	f025 0503 	bic.w	r5, r5, #3
 8005b8a:	3508      	adds	r5, #8
 8005b8c:	2d0c      	cmp	r5, #12
 8005b8e:	bf38      	it	cc
 8005b90:	250c      	movcc	r5, #12
 8005b92:	2d00      	cmp	r5, #0
 8005b94:	4606      	mov	r6, r0
 8005b96:	db01      	blt.n	8005b9c <_malloc_r+0x1c>
 8005b98:	42a9      	cmp	r1, r5
 8005b9a:	d904      	bls.n	8005ba6 <_malloc_r+0x26>
 8005b9c:	230c      	movs	r3, #12
 8005b9e:	6033      	str	r3, [r6, #0]
 8005ba0:	2000      	movs	r0, #0
 8005ba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ba6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005c7c <_malloc_r+0xfc>
 8005baa:	f000 f869 	bl	8005c80 <__malloc_lock>
 8005bae:	f8d8 3000 	ldr.w	r3, [r8]
 8005bb2:	461c      	mov	r4, r3
 8005bb4:	bb44      	cbnz	r4, 8005c08 <_malloc_r+0x88>
 8005bb6:	4629      	mov	r1, r5
 8005bb8:	4630      	mov	r0, r6
 8005bba:	f7ff ffbf 	bl	8005b3c <sbrk_aligned>
 8005bbe:	1c43      	adds	r3, r0, #1
 8005bc0:	4604      	mov	r4, r0
 8005bc2:	d158      	bne.n	8005c76 <_malloc_r+0xf6>
 8005bc4:	f8d8 4000 	ldr.w	r4, [r8]
 8005bc8:	4627      	mov	r7, r4
 8005bca:	2f00      	cmp	r7, #0
 8005bcc:	d143      	bne.n	8005c56 <_malloc_r+0xd6>
 8005bce:	2c00      	cmp	r4, #0
 8005bd0:	d04b      	beq.n	8005c6a <_malloc_r+0xea>
 8005bd2:	6823      	ldr	r3, [r4, #0]
 8005bd4:	4639      	mov	r1, r7
 8005bd6:	4630      	mov	r0, r6
 8005bd8:	eb04 0903 	add.w	r9, r4, r3
 8005bdc:	f000 fe14 	bl	8006808 <_sbrk_r>
 8005be0:	4581      	cmp	r9, r0
 8005be2:	d142      	bne.n	8005c6a <_malloc_r+0xea>
 8005be4:	6821      	ldr	r1, [r4, #0]
 8005be6:	1a6d      	subs	r5, r5, r1
 8005be8:	4629      	mov	r1, r5
 8005bea:	4630      	mov	r0, r6
 8005bec:	f7ff ffa6 	bl	8005b3c <sbrk_aligned>
 8005bf0:	3001      	adds	r0, #1
 8005bf2:	d03a      	beq.n	8005c6a <_malloc_r+0xea>
 8005bf4:	6823      	ldr	r3, [r4, #0]
 8005bf6:	442b      	add	r3, r5
 8005bf8:	6023      	str	r3, [r4, #0]
 8005bfa:	f8d8 3000 	ldr.w	r3, [r8]
 8005bfe:	685a      	ldr	r2, [r3, #4]
 8005c00:	bb62      	cbnz	r2, 8005c5c <_malloc_r+0xdc>
 8005c02:	f8c8 7000 	str.w	r7, [r8]
 8005c06:	e00f      	b.n	8005c28 <_malloc_r+0xa8>
 8005c08:	6822      	ldr	r2, [r4, #0]
 8005c0a:	1b52      	subs	r2, r2, r5
 8005c0c:	d420      	bmi.n	8005c50 <_malloc_r+0xd0>
 8005c0e:	2a0b      	cmp	r2, #11
 8005c10:	d917      	bls.n	8005c42 <_malloc_r+0xc2>
 8005c12:	1961      	adds	r1, r4, r5
 8005c14:	42a3      	cmp	r3, r4
 8005c16:	6025      	str	r5, [r4, #0]
 8005c18:	bf18      	it	ne
 8005c1a:	6059      	strne	r1, [r3, #4]
 8005c1c:	6863      	ldr	r3, [r4, #4]
 8005c1e:	bf08      	it	eq
 8005c20:	f8c8 1000 	streq.w	r1, [r8]
 8005c24:	5162      	str	r2, [r4, r5]
 8005c26:	604b      	str	r3, [r1, #4]
 8005c28:	4630      	mov	r0, r6
 8005c2a:	f000 f82f 	bl	8005c8c <__malloc_unlock>
 8005c2e:	f104 000b 	add.w	r0, r4, #11
 8005c32:	1d23      	adds	r3, r4, #4
 8005c34:	f020 0007 	bic.w	r0, r0, #7
 8005c38:	1ac2      	subs	r2, r0, r3
 8005c3a:	bf1c      	itt	ne
 8005c3c:	1a1b      	subne	r3, r3, r0
 8005c3e:	50a3      	strne	r3, [r4, r2]
 8005c40:	e7af      	b.n	8005ba2 <_malloc_r+0x22>
 8005c42:	6862      	ldr	r2, [r4, #4]
 8005c44:	42a3      	cmp	r3, r4
 8005c46:	bf0c      	ite	eq
 8005c48:	f8c8 2000 	streq.w	r2, [r8]
 8005c4c:	605a      	strne	r2, [r3, #4]
 8005c4e:	e7eb      	b.n	8005c28 <_malloc_r+0xa8>
 8005c50:	4623      	mov	r3, r4
 8005c52:	6864      	ldr	r4, [r4, #4]
 8005c54:	e7ae      	b.n	8005bb4 <_malloc_r+0x34>
 8005c56:	463c      	mov	r4, r7
 8005c58:	687f      	ldr	r7, [r7, #4]
 8005c5a:	e7b6      	b.n	8005bca <_malloc_r+0x4a>
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	42a3      	cmp	r3, r4
 8005c62:	d1fb      	bne.n	8005c5c <_malloc_r+0xdc>
 8005c64:	2300      	movs	r3, #0
 8005c66:	6053      	str	r3, [r2, #4]
 8005c68:	e7de      	b.n	8005c28 <_malloc_r+0xa8>
 8005c6a:	230c      	movs	r3, #12
 8005c6c:	6033      	str	r3, [r6, #0]
 8005c6e:	4630      	mov	r0, r6
 8005c70:	f000 f80c 	bl	8005c8c <__malloc_unlock>
 8005c74:	e794      	b.n	8005ba0 <_malloc_r+0x20>
 8005c76:	6005      	str	r5, [r0, #0]
 8005c78:	e7d6      	b.n	8005c28 <_malloc_r+0xa8>
 8005c7a:	bf00      	nop
 8005c7c:	20004b9c 	.word	0x20004b9c

08005c80 <__malloc_lock>:
 8005c80:	4801      	ldr	r0, [pc, #4]	@ (8005c88 <__malloc_lock+0x8>)
 8005c82:	f7ff bed2 	b.w	8005a2a <__retarget_lock_acquire_recursive>
 8005c86:	bf00      	nop
 8005c88:	20004b94 	.word	0x20004b94

08005c8c <__malloc_unlock>:
 8005c8c:	4801      	ldr	r0, [pc, #4]	@ (8005c94 <__malloc_unlock+0x8>)
 8005c8e:	f7ff becd 	b.w	8005a2c <__retarget_lock_release_recursive>
 8005c92:	bf00      	nop
 8005c94:	20004b94 	.word	0x20004b94

08005c98 <__ssputs_r>:
 8005c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c9c:	688e      	ldr	r6, [r1, #8]
 8005c9e:	461f      	mov	r7, r3
 8005ca0:	42be      	cmp	r6, r7
 8005ca2:	680b      	ldr	r3, [r1, #0]
 8005ca4:	4682      	mov	sl, r0
 8005ca6:	460c      	mov	r4, r1
 8005ca8:	4690      	mov	r8, r2
 8005caa:	d82d      	bhi.n	8005d08 <__ssputs_r+0x70>
 8005cac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005cb0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005cb4:	d026      	beq.n	8005d04 <__ssputs_r+0x6c>
 8005cb6:	6965      	ldr	r5, [r4, #20]
 8005cb8:	6909      	ldr	r1, [r1, #16]
 8005cba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005cbe:	eba3 0901 	sub.w	r9, r3, r1
 8005cc2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005cc6:	1c7b      	adds	r3, r7, #1
 8005cc8:	444b      	add	r3, r9
 8005cca:	106d      	asrs	r5, r5, #1
 8005ccc:	429d      	cmp	r5, r3
 8005cce:	bf38      	it	cc
 8005cd0:	461d      	movcc	r5, r3
 8005cd2:	0553      	lsls	r3, r2, #21
 8005cd4:	d527      	bpl.n	8005d26 <__ssputs_r+0x8e>
 8005cd6:	4629      	mov	r1, r5
 8005cd8:	f7ff ff52 	bl	8005b80 <_malloc_r>
 8005cdc:	4606      	mov	r6, r0
 8005cde:	b360      	cbz	r0, 8005d3a <__ssputs_r+0xa2>
 8005ce0:	6921      	ldr	r1, [r4, #16]
 8005ce2:	464a      	mov	r2, r9
 8005ce4:	f7ff feab 	bl	8005a3e <memcpy>
 8005ce8:	89a3      	ldrh	r3, [r4, #12]
 8005cea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005cee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cf2:	81a3      	strh	r3, [r4, #12]
 8005cf4:	6126      	str	r6, [r4, #16]
 8005cf6:	6165      	str	r5, [r4, #20]
 8005cf8:	444e      	add	r6, r9
 8005cfa:	eba5 0509 	sub.w	r5, r5, r9
 8005cfe:	6026      	str	r6, [r4, #0]
 8005d00:	60a5      	str	r5, [r4, #8]
 8005d02:	463e      	mov	r6, r7
 8005d04:	42be      	cmp	r6, r7
 8005d06:	d900      	bls.n	8005d0a <__ssputs_r+0x72>
 8005d08:	463e      	mov	r6, r7
 8005d0a:	6820      	ldr	r0, [r4, #0]
 8005d0c:	4632      	mov	r2, r6
 8005d0e:	4641      	mov	r1, r8
 8005d10:	f000 fd3e 	bl	8006790 <memmove>
 8005d14:	68a3      	ldr	r3, [r4, #8]
 8005d16:	1b9b      	subs	r3, r3, r6
 8005d18:	60a3      	str	r3, [r4, #8]
 8005d1a:	6823      	ldr	r3, [r4, #0]
 8005d1c:	4433      	add	r3, r6
 8005d1e:	6023      	str	r3, [r4, #0]
 8005d20:	2000      	movs	r0, #0
 8005d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d26:	462a      	mov	r2, r5
 8005d28:	f000 fd85 	bl	8006836 <_realloc_r>
 8005d2c:	4606      	mov	r6, r0
 8005d2e:	2800      	cmp	r0, #0
 8005d30:	d1e0      	bne.n	8005cf4 <__ssputs_r+0x5c>
 8005d32:	6921      	ldr	r1, [r4, #16]
 8005d34:	4650      	mov	r0, sl
 8005d36:	f7ff feaf 	bl	8005a98 <_free_r>
 8005d3a:	230c      	movs	r3, #12
 8005d3c:	f8ca 3000 	str.w	r3, [sl]
 8005d40:	89a3      	ldrh	r3, [r4, #12]
 8005d42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d46:	81a3      	strh	r3, [r4, #12]
 8005d48:	f04f 30ff 	mov.w	r0, #4294967295
 8005d4c:	e7e9      	b.n	8005d22 <__ssputs_r+0x8a>
	...

08005d50 <_svfiprintf_r>:
 8005d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d54:	4698      	mov	r8, r3
 8005d56:	898b      	ldrh	r3, [r1, #12]
 8005d58:	061b      	lsls	r3, r3, #24
 8005d5a:	b09d      	sub	sp, #116	@ 0x74
 8005d5c:	4607      	mov	r7, r0
 8005d5e:	460d      	mov	r5, r1
 8005d60:	4614      	mov	r4, r2
 8005d62:	d510      	bpl.n	8005d86 <_svfiprintf_r+0x36>
 8005d64:	690b      	ldr	r3, [r1, #16]
 8005d66:	b973      	cbnz	r3, 8005d86 <_svfiprintf_r+0x36>
 8005d68:	2140      	movs	r1, #64	@ 0x40
 8005d6a:	f7ff ff09 	bl	8005b80 <_malloc_r>
 8005d6e:	6028      	str	r0, [r5, #0]
 8005d70:	6128      	str	r0, [r5, #16]
 8005d72:	b930      	cbnz	r0, 8005d82 <_svfiprintf_r+0x32>
 8005d74:	230c      	movs	r3, #12
 8005d76:	603b      	str	r3, [r7, #0]
 8005d78:	f04f 30ff 	mov.w	r0, #4294967295
 8005d7c:	b01d      	add	sp, #116	@ 0x74
 8005d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d82:	2340      	movs	r3, #64	@ 0x40
 8005d84:	616b      	str	r3, [r5, #20]
 8005d86:	2300      	movs	r3, #0
 8005d88:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d8a:	2320      	movs	r3, #32
 8005d8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005d90:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d94:	2330      	movs	r3, #48	@ 0x30
 8005d96:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005f34 <_svfiprintf_r+0x1e4>
 8005d9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005d9e:	f04f 0901 	mov.w	r9, #1
 8005da2:	4623      	mov	r3, r4
 8005da4:	469a      	mov	sl, r3
 8005da6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005daa:	b10a      	cbz	r2, 8005db0 <_svfiprintf_r+0x60>
 8005dac:	2a25      	cmp	r2, #37	@ 0x25
 8005dae:	d1f9      	bne.n	8005da4 <_svfiprintf_r+0x54>
 8005db0:	ebba 0b04 	subs.w	fp, sl, r4
 8005db4:	d00b      	beq.n	8005dce <_svfiprintf_r+0x7e>
 8005db6:	465b      	mov	r3, fp
 8005db8:	4622      	mov	r2, r4
 8005dba:	4629      	mov	r1, r5
 8005dbc:	4638      	mov	r0, r7
 8005dbe:	f7ff ff6b 	bl	8005c98 <__ssputs_r>
 8005dc2:	3001      	adds	r0, #1
 8005dc4:	f000 80a7 	beq.w	8005f16 <_svfiprintf_r+0x1c6>
 8005dc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dca:	445a      	add	r2, fp
 8005dcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8005dce:	f89a 3000 	ldrb.w	r3, [sl]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 809f 	beq.w	8005f16 <_svfiprintf_r+0x1c6>
 8005dd8:	2300      	movs	r3, #0
 8005dda:	f04f 32ff 	mov.w	r2, #4294967295
 8005dde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005de2:	f10a 0a01 	add.w	sl, sl, #1
 8005de6:	9304      	str	r3, [sp, #16]
 8005de8:	9307      	str	r3, [sp, #28]
 8005dea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005dee:	931a      	str	r3, [sp, #104]	@ 0x68
 8005df0:	4654      	mov	r4, sl
 8005df2:	2205      	movs	r2, #5
 8005df4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005df8:	484e      	ldr	r0, [pc, #312]	@ (8005f34 <_svfiprintf_r+0x1e4>)
 8005dfa:	f7fa fa09 	bl	8000210 <memchr>
 8005dfe:	9a04      	ldr	r2, [sp, #16]
 8005e00:	b9d8      	cbnz	r0, 8005e3a <_svfiprintf_r+0xea>
 8005e02:	06d0      	lsls	r0, r2, #27
 8005e04:	bf44      	itt	mi
 8005e06:	2320      	movmi	r3, #32
 8005e08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e0c:	0711      	lsls	r1, r2, #28
 8005e0e:	bf44      	itt	mi
 8005e10:	232b      	movmi	r3, #43	@ 0x2b
 8005e12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e16:	f89a 3000 	ldrb.w	r3, [sl]
 8005e1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e1c:	d015      	beq.n	8005e4a <_svfiprintf_r+0xfa>
 8005e1e:	9a07      	ldr	r2, [sp, #28]
 8005e20:	4654      	mov	r4, sl
 8005e22:	2000      	movs	r0, #0
 8005e24:	f04f 0c0a 	mov.w	ip, #10
 8005e28:	4621      	mov	r1, r4
 8005e2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e2e:	3b30      	subs	r3, #48	@ 0x30
 8005e30:	2b09      	cmp	r3, #9
 8005e32:	d94b      	bls.n	8005ecc <_svfiprintf_r+0x17c>
 8005e34:	b1b0      	cbz	r0, 8005e64 <_svfiprintf_r+0x114>
 8005e36:	9207      	str	r2, [sp, #28]
 8005e38:	e014      	b.n	8005e64 <_svfiprintf_r+0x114>
 8005e3a:	eba0 0308 	sub.w	r3, r0, r8
 8005e3e:	fa09 f303 	lsl.w	r3, r9, r3
 8005e42:	4313      	orrs	r3, r2
 8005e44:	9304      	str	r3, [sp, #16]
 8005e46:	46a2      	mov	sl, r4
 8005e48:	e7d2      	b.n	8005df0 <_svfiprintf_r+0xa0>
 8005e4a:	9b03      	ldr	r3, [sp, #12]
 8005e4c:	1d19      	adds	r1, r3, #4
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	9103      	str	r1, [sp, #12]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	bfbb      	ittet	lt
 8005e56:	425b      	neglt	r3, r3
 8005e58:	f042 0202 	orrlt.w	r2, r2, #2
 8005e5c:	9307      	strge	r3, [sp, #28]
 8005e5e:	9307      	strlt	r3, [sp, #28]
 8005e60:	bfb8      	it	lt
 8005e62:	9204      	strlt	r2, [sp, #16]
 8005e64:	7823      	ldrb	r3, [r4, #0]
 8005e66:	2b2e      	cmp	r3, #46	@ 0x2e
 8005e68:	d10a      	bne.n	8005e80 <_svfiprintf_r+0x130>
 8005e6a:	7863      	ldrb	r3, [r4, #1]
 8005e6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e6e:	d132      	bne.n	8005ed6 <_svfiprintf_r+0x186>
 8005e70:	9b03      	ldr	r3, [sp, #12]
 8005e72:	1d1a      	adds	r2, r3, #4
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	9203      	str	r2, [sp, #12]
 8005e78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005e7c:	3402      	adds	r4, #2
 8005e7e:	9305      	str	r3, [sp, #20]
 8005e80:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005f44 <_svfiprintf_r+0x1f4>
 8005e84:	7821      	ldrb	r1, [r4, #0]
 8005e86:	2203      	movs	r2, #3
 8005e88:	4650      	mov	r0, sl
 8005e8a:	f7fa f9c1 	bl	8000210 <memchr>
 8005e8e:	b138      	cbz	r0, 8005ea0 <_svfiprintf_r+0x150>
 8005e90:	9b04      	ldr	r3, [sp, #16]
 8005e92:	eba0 000a 	sub.w	r0, r0, sl
 8005e96:	2240      	movs	r2, #64	@ 0x40
 8005e98:	4082      	lsls	r2, r0
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	3401      	adds	r4, #1
 8005e9e:	9304      	str	r3, [sp, #16]
 8005ea0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ea4:	4824      	ldr	r0, [pc, #144]	@ (8005f38 <_svfiprintf_r+0x1e8>)
 8005ea6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005eaa:	2206      	movs	r2, #6
 8005eac:	f7fa f9b0 	bl	8000210 <memchr>
 8005eb0:	2800      	cmp	r0, #0
 8005eb2:	d036      	beq.n	8005f22 <_svfiprintf_r+0x1d2>
 8005eb4:	4b21      	ldr	r3, [pc, #132]	@ (8005f3c <_svfiprintf_r+0x1ec>)
 8005eb6:	bb1b      	cbnz	r3, 8005f00 <_svfiprintf_r+0x1b0>
 8005eb8:	9b03      	ldr	r3, [sp, #12]
 8005eba:	3307      	adds	r3, #7
 8005ebc:	f023 0307 	bic.w	r3, r3, #7
 8005ec0:	3308      	adds	r3, #8
 8005ec2:	9303      	str	r3, [sp, #12]
 8005ec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ec6:	4433      	add	r3, r6
 8005ec8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005eca:	e76a      	b.n	8005da2 <_svfiprintf_r+0x52>
 8005ecc:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ed0:	460c      	mov	r4, r1
 8005ed2:	2001      	movs	r0, #1
 8005ed4:	e7a8      	b.n	8005e28 <_svfiprintf_r+0xd8>
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	3401      	adds	r4, #1
 8005eda:	9305      	str	r3, [sp, #20]
 8005edc:	4619      	mov	r1, r3
 8005ede:	f04f 0c0a 	mov.w	ip, #10
 8005ee2:	4620      	mov	r0, r4
 8005ee4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ee8:	3a30      	subs	r2, #48	@ 0x30
 8005eea:	2a09      	cmp	r2, #9
 8005eec:	d903      	bls.n	8005ef6 <_svfiprintf_r+0x1a6>
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d0c6      	beq.n	8005e80 <_svfiprintf_r+0x130>
 8005ef2:	9105      	str	r1, [sp, #20]
 8005ef4:	e7c4      	b.n	8005e80 <_svfiprintf_r+0x130>
 8005ef6:	fb0c 2101 	mla	r1, ip, r1, r2
 8005efa:	4604      	mov	r4, r0
 8005efc:	2301      	movs	r3, #1
 8005efe:	e7f0      	b.n	8005ee2 <_svfiprintf_r+0x192>
 8005f00:	ab03      	add	r3, sp, #12
 8005f02:	9300      	str	r3, [sp, #0]
 8005f04:	462a      	mov	r2, r5
 8005f06:	4b0e      	ldr	r3, [pc, #56]	@ (8005f40 <_svfiprintf_r+0x1f0>)
 8005f08:	a904      	add	r1, sp, #16
 8005f0a:	4638      	mov	r0, r7
 8005f0c:	f3af 8000 	nop.w
 8005f10:	1c42      	adds	r2, r0, #1
 8005f12:	4606      	mov	r6, r0
 8005f14:	d1d6      	bne.n	8005ec4 <_svfiprintf_r+0x174>
 8005f16:	89ab      	ldrh	r3, [r5, #12]
 8005f18:	065b      	lsls	r3, r3, #25
 8005f1a:	f53f af2d 	bmi.w	8005d78 <_svfiprintf_r+0x28>
 8005f1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f20:	e72c      	b.n	8005d7c <_svfiprintf_r+0x2c>
 8005f22:	ab03      	add	r3, sp, #12
 8005f24:	9300      	str	r3, [sp, #0]
 8005f26:	462a      	mov	r2, r5
 8005f28:	4b05      	ldr	r3, [pc, #20]	@ (8005f40 <_svfiprintf_r+0x1f0>)
 8005f2a:	a904      	add	r1, sp, #16
 8005f2c:	4638      	mov	r0, r7
 8005f2e:	f000 f9bb 	bl	80062a8 <_printf_i>
 8005f32:	e7ed      	b.n	8005f10 <_svfiprintf_r+0x1c0>
 8005f34:	080071d6 	.word	0x080071d6
 8005f38:	080071e0 	.word	0x080071e0
 8005f3c:	00000000 	.word	0x00000000
 8005f40:	08005c99 	.word	0x08005c99
 8005f44:	080071dc 	.word	0x080071dc

08005f48 <__sfputc_r>:
 8005f48:	6893      	ldr	r3, [r2, #8]
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	b410      	push	{r4}
 8005f50:	6093      	str	r3, [r2, #8]
 8005f52:	da08      	bge.n	8005f66 <__sfputc_r+0x1e>
 8005f54:	6994      	ldr	r4, [r2, #24]
 8005f56:	42a3      	cmp	r3, r4
 8005f58:	db01      	blt.n	8005f5e <__sfputc_r+0x16>
 8005f5a:	290a      	cmp	r1, #10
 8005f5c:	d103      	bne.n	8005f66 <__sfputc_r+0x1e>
 8005f5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f62:	f7ff bb6c 	b.w	800563e <__swbuf_r>
 8005f66:	6813      	ldr	r3, [r2, #0]
 8005f68:	1c58      	adds	r0, r3, #1
 8005f6a:	6010      	str	r0, [r2, #0]
 8005f6c:	7019      	strb	r1, [r3, #0]
 8005f6e:	4608      	mov	r0, r1
 8005f70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f74:	4770      	bx	lr

08005f76 <__sfputs_r>:
 8005f76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f78:	4606      	mov	r6, r0
 8005f7a:	460f      	mov	r7, r1
 8005f7c:	4614      	mov	r4, r2
 8005f7e:	18d5      	adds	r5, r2, r3
 8005f80:	42ac      	cmp	r4, r5
 8005f82:	d101      	bne.n	8005f88 <__sfputs_r+0x12>
 8005f84:	2000      	movs	r0, #0
 8005f86:	e007      	b.n	8005f98 <__sfputs_r+0x22>
 8005f88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f8c:	463a      	mov	r2, r7
 8005f8e:	4630      	mov	r0, r6
 8005f90:	f7ff ffda 	bl	8005f48 <__sfputc_r>
 8005f94:	1c43      	adds	r3, r0, #1
 8005f96:	d1f3      	bne.n	8005f80 <__sfputs_r+0xa>
 8005f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f9c <_vfiprintf_r>:
 8005f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fa0:	460d      	mov	r5, r1
 8005fa2:	b09d      	sub	sp, #116	@ 0x74
 8005fa4:	4614      	mov	r4, r2
 8005fa6:	4698      	mov	r8, r3
 8005fa8:	4606      	mov	r6, r0
 8005faa:	b118      	cbz	r0, 8005fb4 <_vfiprintf_r+0x18>
 8005fac:	6a03      	ldr	r3, [r0, #32]
 8005fae:	b90b      	cbnz	r3, 8005fb4 <_vfiprintf_r+0x18>
 8005fb0:	f7ff fa34 	bl	800541c <__sinit>
 8005fb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005fb6:	07d9      	lsls	r1, r3, #31
 8005fb8:	d405      	bmi.n	8005fc6 <_vfiprintf_r+0x2a>
 8005fba:	89ab      	ldrh	r3, [r5, #12]
 8005fbc:	059a      	lsls	r2, r3, #22
 8005fbe:	d402      	bmi.n	8005fc6 <_vfiprintf_r+0x2a>
 8005fc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005fc2:	f7ff fd32 	bl	8005a2a <__retarget_lock_acquire_recursive>
 8005fc6:	89ab      	ldrh	r3, [r5, #12]
 8005fc8:	071b      	lsls	r3, r3, #28
 8005fca:	d501      	bpl.n	8005fd0 <_vfiprintf_r+0x34>
 8005fcc:	692b      	ldr	r3, [r5, #16]
 8005fce:	b99b      	cbnz	r3, 8005ff8 <_vfiprintf_r+0x5c>
 8005fd0:	4629      	mov	r1, r5
 8005fd2:	4630      	mov	r0, r6
 8005fd4:	f7ff fb72 	bl	80056bc <__swsetup_r>
 8005fd8:	b170      	cbz	r0, 8005ff8 <_vfiprintf_r+0x5c>
 8005fda:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005fdc:	07dc      	lsls	r4, r3, #31
 8005fde:	d504      	bpl.n	8005fea <_vfiprintf_r+0x4e>
 8005fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fe4:	b01d      	add	sp, #116	@ 0x74
 8005fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fea:	89ab      	ldrh	r3, [r5, #12]
 8005fec:	0598      	lsls	r0, r3, #22
 8005fee:	d4f7      	bmi.n	8005fe0 <_vfiprintf_r+0x44>
 8005ff0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005ff2:	f7ff fd1b 	bl	8005a2c <__retarget_lock_release_recursive>
 8005ff6:	e7f3      	b.n	8005fe0 <_vfiprintf_r+0x44>
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ffc:	2320      	movs	r3, #32
 8005ffe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006002:	f8cd 800c 	str.w	r8, [sp, #12]
 8006006:	2330      	movs	r3, #48	@ 0x30
 8006008:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80061b8 <_vfiprintf_r+0x21c>
 800600c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006010:	f04f 0901 	mov.w	r9, #1
 8006014:	4623      	mov	r3, r4
 8006016:	469a      	mov	sl, r3
 8006018:	f813 2b01 	ldrb.w	r2, [r3], #1
 800601c:	b10a      	cbz	r2, 8006022 <_vfiprintf_r+0x86>
 800601e:	2a25      	cmp	r2, #37	@ 0x25
 8006020:	d1f9      	bne.n	8006016 <_vfiprintf_r+0x7a>
 8006022:	ebba 0b04 	subs.w	fp, sl, r4
 8006026:	d00b      	beq.n	8006040 <_vfiprintf_r+0xa4>
 8006028:	465b      	mov	r3, fp
 800602a:	4622      	mov	r2, r4
 800602c:	4629      	mov	r1, r5
 800602e:	4630      	mov	r0, r6
 8006030:	f7ff ffa1 	bl	8005f76 <__sfputs_r>
 8006034:	3001      	adds	r0, #1
 8006036:	f000 80a7 	beq.w	8006188 <_vfiprintf_r+0x1ec>
 800603a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800603c:	445a      	add	r2, fp
 800603e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006040:	f89a 3000 	ldrb.w	r3, [sl]
 8006044:	2b00      	cmp	r3, #0
 8006046:	f000 809f 	beq.w	8006188 <_vfiprintf_r+0x1ec>
 800604a:	2300      	movs	r3, #0
 800604c:	f04f 32ff 	mov.w	r2, #4294967295
 8006050:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006054:	f10a 0a01 	add.w	sl, sl, #1
 8006058:	9304      	str	r3, [sp, #16]
 800605a:	9307      	str	r3, [sp, #28]
 800605c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006060:	931a      	str	r3, [sp, #104]	@ 0x68
 8006062:	4654      	mov	r4, sl
 8006064:	2205      	movs	r2, #5
 8006066:	f814 1b01 	ldrb.w	r1, [r4], #1
 800606a:	4853      	ldr	r0, [pc, #332]	@ (80061b8 <_vfiprintf_r+0x21c>)
 800606c:	f7fa f8d0 	bl	8000210 <memchr>
 8006070:	9a04      	ldr	r2, [sp, #16]
 8006072:	b9d8      	cbnz	r0, 80060ac <_vfiprintf_r+0x110>
 8006074:	06d1      	lsls	r1, r2, #27
 8006076:	bf44      	itt	mi
 8006078:	2320      	movmi	r3, #32
 800607a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800607e:	0713      	lsls	r3, r2, #28
 8006080:	bf44      	itt	mi
 8006082:	232b      	movmi	r3, #43	@ 0x2b
 8006084:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006088:	f89a 3000 	ldrb.w	r3, [sl]
 800608c:	2b2a      	cmp	r3, #42	@ 0x2a
 800608e:	d015      	beq.n	80060bc <_vfiprintf_r+0x120>
 8006090:	9a07      	ldr	r2, [sp, #28]
 8006092:	4654      	mov	r4, sl
 8006094:	2000      	movs	r0, #0
 8006096:	f04f 0c0a 	mov.w	ip, #10
 800609a:	4621      	mov	r1, r4
 800609c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060a0:	3b30      	subs	r3, #48	@ 0x30
 80060a2:	2b09      	cmp	r3, #9
 80060a4:	d94b      	bls.n	800613e <_vfiprintf_r+0x1a2>
 80060a6:	b1b0      	cbz	r0, 80060d6 <_vfiprintf_r+0x13a>
 80060a8:	9207      	str	r2, [sp, #28]
 80060aa:	e014      	b.n	80060d6 <_vfiprintf_r+0x13a>
 80060ac:	eba0 0308 	sub.w	r3, r0, r8
 80060b0:	fa09 f303 	lsl.w	r3, r9, r3
 80060b4:	4313      	orrs	r3, r2
 80060b6:	9304      	str	r3, [sp, #16]
 80060b8:	46a2      	mov	sl, r4
 80060ba:	e7d2      	b.n	8006062 <_vfiprintf_r+0xc6>
 80060bc:	9b03      	ldr	r3, [sp, #12]
 80060be:	1d19      	adds	r1, r3, #4
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	9103      	str	r1, [sp, #12]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	bfbb      	ittet	lt
 80060c8:	425b      	neglt	r3, r3
 80060ca:	f042 0202 	orrlt.w	r2, r2, #2
 80060ce:	9307      	strge	r3, [sp, #28]
 80060d0:	9307      	strlt	r3, [sp, #28]
 80060d2:	bfb8      	it	lt
 80060d4:	9204      	strlt	r2, [sp, #16]
 80060d6:	7823      	ldrb	r3, [r4, #0]
 80060d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80060da:	d10a      	bne.n	80060f2 <_vfiprintf_r+0x156>
 80060dc:	7863      	ldrb	r3, [r4, #1]
 80060de:	2b2a      	cmp	r3, #42	@ 0x2a
 80060e0:	d132      	bne.n	8006148 <_vfiprintf_r+0x1ac>
 80060e2:	9b03      	ldr	r3, [sp, #12]
 80060e4:	1d1a      	adds	r2, r3, #4
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	9203      	str	r2, [sp, #12]
 80060ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80060ee:	3402      	adds	r4, #2
 80060f0:	9305      	str	r3, [sp, #20]
 80060f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80061c8 <_vfiprintf_r+0x22c>
 80060f6:	7821      	ldrb	r1, [r4, #0]
 80060f8:	2203      	movs	r2, #3
 80060fa:	4650      	mov	r0, sl
 80060fc:	f7fa f888 	bl	8000210 <memchr>
 8006100:	b138      	cbz	r0, 8006112 <_vfiprintf_r+0x176>
 8006102:	9b04      	ldr	r3, [sp, #16]
 8006104:	eba0 000a 	sub.w	r0, r0, sl
 8006108:	2240      	movs	r2, #64	@ 0x40
 800610a:	4082      	lsls	r2, r0
 800610c:	4313      	orrs	r3, r2
 800610e:	3401      	adds	r4, #1
 8006110:	9304      	str	r3, [sp, #16]
 8006112:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006116:	4829      	ldr	r0, [pc, #164]	@ (80061bc <_vfiprintf_r+0x220>)
 8006118:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800611c:	2206      	movs	r2, #6
 800611e:	f7fa f877 	bl	8000210 <memchr>
 8006122:	2800      	cmp	r0, #0
 8006124:	d03f      	beq.n	80061a6 <_vfiprintf_r+0x20a>
 8006126:	4b26      	ldr	r3, [pc, #152]	@ (80061c0 <_vfiprintf_r+0x224>)
 8006128:	bb1b      	cbnz	r3, 8006172 <_vfiprintf_r+0x1d6>
 800612a:	9b03      	ldr	r3, [sp, #12]
 800612c:	3307      	adds	r3, #7
 800612e:	f023 0307 	bic.w	r3, r3, #7
 8006132:	3308      	adds	r3, #8
 8006134:	9303      	str	r3, [sp, #12]
 8006136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006138:	443b      	add	r3, r7
 800613a:	9309      	str	r3, [sp, #36]	@ 0x24
 800613c:	e76a      	b.n	8006014 <_vfiprintf_r+0x78>
 800613e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006142:	460c      	mov	r4, r1
 8006144:	2001      	movs	r0, #1
 8006146:	e7a8      	b.n	800609a <_vfiprintf_r+0xfe>
 8006148:	2300      	movs	r3, #0
 800614a:	3401      	adds	r4, #1
 800614c:	9305      	str	r3, [sp, #20]
 800614e:	4619      	mov	r1, r3
 8006150:	f04f 0c0a 	mov.w	ip, #10
 8006154:	4620      	mov	r0, r4
 8006156:	f810 2b01 	ldrb.w	r2, [r0], #1
 800615a:	3a30      	subs	r2, #48	@ 0x30
 800615c:	2a09      	cmp	r2, #9
 800615e:	d903      	bls.n	8006168 <_vfiprintf_r+0x1cc>
 8006160:	2b00      	cmp	r3, #0
 8006162:	d0c6      	beq.n	80060f2 <_vfiprintf_r+0x156>
 8006164:	9105      	str	r1, [sp, #20]
 8006166:	e7c4      	b.n	80060f2 <_vfiprintf_r+0x156>
 8006168:	fb0c 2101 	mla	r1, ip, r1, r2
 800616c:	4604      	mov	r4, r0
 800616e:	2301      	movs	r3, #1
 8006170:	e7f0      	b.n	8006154 <_vfiprintf_r+0x1b8>
 8006172:	ab03      	add	r3, sp, #12
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	462a      	mov	r2, r5
 8006178:	4b12      	ldr	r3, [pc, #72]	@ (80061c4 <_vfiprintf_r+0x228>)
 800617a:	a904      	add	r1, sp, #16
 800617c:	4630      	mov	r0, r6
 800617e:	f3af 8000 	nop.w
 8006182:	4607      	mov	r7, r0
 8006184:	1c78      	adds	r0, r7, #1
 8006186:	d1d6      	bne.n	8006136 <_vfiprintf_r+0x19a>
 8006188:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800618a:	07d9      	lsls	r1, r3, #31
 800618c:	d405      	bmi.n	800619a <_vfiprintf_r+0x1fe>
 800618e:	89ab      	ldrh	r3, [r5, #12]
 8006190:	059a      	lsls	r2, r3, #22
 8006192:	d402      	bmi.n	800619a <_vfiprintf_r+0x1fe>
 8006194:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006196:	f7ff fc49 	bl	8005a2c <__retarget_lock_release_recursive>
 800619a:	89ab      	ldrh	r3, [r5, #12]
 800619c:	065b      	lsls	r3, r3, #25
 800619e:	f53f af1f 	bmi.w	8005fe0 <_vfiprintf_r+0x44>
 80061a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80061a4:	e71e      	b.n	8005fe4 <_vfiprintf_r+0x48>
 80061a6:	ab03      	add	r3, sp, #12
 80061a8:	9300      	str	r3, [sp, #0]
 80061aa:	462a      	mov	r2, r5
 80061ac:	4b05      	ldr	r3, [pc, #20]	@ (80061c4 <_vfiprintf_r+0x228>)
 80061ae:	a904      	add	r1, sp, #16
 80061b0:	4630      	mov	r0, r6
 80061b2:	f000 f879 	bl	80062a8 <_printf_i>
 80061b6:	e7e4      	b.n	8006182 <_vfiprintf_r+0x1e6>
 80061b8:	080071d6 	.word	0x080071d6
 80061bc:	080071e0 	.word	0x080071e0
 80061c0:	00000000 	.word	0x00000000
 80061c4:	08005f77 	.word	0x08005f77
 80061c8:	080071dc 	.word	0x080071dc

080061cc <_printf_common>:
 80061cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061d0:	4616      	mov	r6, r2
 80061d2:	4698      	mov	r8, r3
 80061d4:	688a      	ldr	r2, [r1, #8]
 80061d6:	690b      	ldr	r3, [r1, #16]
 80061d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80061dc:	4293      	cmp	r3, r2
 80061de:	bfb8      	it	lt
 80061e0:	4613      	movlt	r3, r2
 80061e2:	6033      	str	r3, [r6, #0]
 80061e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80061e8:	4607      	mov	r7, r0
 80061ea:	460c      	mov	r4, r1
 80061ec:	b10a      	cbz	r2, 80061f2 <_printf_common+0x26>
 80061ee:	3301      	adds	r3, #1
 80061f0:	6033      	str	r3, [r6, #0]
 80061f2:	6823      	ldr	r3, [r4, #0]
 80061f4:	0699      	lsls	r1, r3, #26
 80061f6:	bf42      	ittt	mi
 80061f8:	6833      	ldrmi	r3, [r6, #0]
 80061fa:	3302      	addmi	r3, #2
 80061fc:	6033      	strmi	r3, [r6, #0]
 80061fe:	6825      	ldr	r5, [r4, #0]
 8006200:	f015 0506 	ands.w	r5, r5, #6
 8006204:	d106      	bne.n	8006214 <_printf_common+0x48>
 8006206:	f104 0a19 	add.w	sl, r4, #25
 800620a:	68e3      	ldr	r3, [r4, #12]
 800620c:	6832      	ldr	r2, [r6, #0]
 800620e:	1a9b      	subs	r3, r3, r2
 8006210:	42ab      	cmp	r3, r5
 8006212:	dc26      	bgt.n	8006262 <_printf_common+0x96>
 8006214:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006218:	6822      	ldr	r2, [r4, #0]
 800621a:	3b00      	subs	r3, #0
 800621c:	bf18      	it	ne
 800621e:	2301      	movne	r3, #1
 8006220:	0692      	lsls	r2, r2, #26
 8006222:	d42b      	bmi.n	800627c <_printf_common+0xb0>
 8006224:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006228:	4641      	mov	r1, r8
 800622a:	4638      	mov	r0, r7
 800622c:	47c8      	blx	r9
 800622e:	3001      	adds	r0, #1
 8006230:	d01e      	beq.n	8006270 <_printf_common+0xa4>
 8006232:	6823      	ldr	r3, [r4, #0]
 8006234:	6922      	ldr	r2, [r4, #16]
 8006236:	f003 0306 	and.w	r3, r3, #6
 800623a:	2b04      	cmp	r3, #4
 800623c:	bf02      	ittt	eq
 800623e:	68e5      	ldreq	r5, [r4, #12]
 8006240:	6833      	ldreq	r3, [r6, #0]
 8006242:	1aed      	subeq	r5, r5, r3
 8006244:	68a3      	ldr	r3, [r4, #8]
 8006246:	bf0c      	ite	eq
 8006248:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800624c:	2500      	movne	r5, #0
 800624e:	4293      	cmp	r3, r2
 8006250:	bfc4      	itt	gt
 8006252:	1a9b      	subgt	r3, r3, r2
 8006254:	18ed      	addgt	r5, r5, r3
 8006256:	2600      	movs	r6, #0
 8006258:	341a      	adds	r4, #26
 800625a:	42b5      	cmp	r5, r6
 800625c:	d11a      	bne.n	8006294 <_printf_common+0xc8>
 800625e:	2000      	movs	r0, #0
 8006260:	e008      	b.n	8006274 <_printf_common+0xa8>
 8006262:	2301      	movs	r3, #1
 8006264:	4652      	mov	r2, sl
 8006266:	4641      	mov	r1, r8
 8006268:	4638      	mov	r0, r7
 800626a:	47c8      	blx	r9
 800626c:	3001      	adds	r0, #1
 800626e:	d103      	bne.n	8006278 <_printf_common+0xac>
 8006270:	f04f 30ff 	mov.w	r0, #4294967295
 8006274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006278:	3501      	adds	r5, #1
 800627a:	e7c6      	b.n	800620a <_printf_common+0x3e>
 800627c:	18e1      	adds	r1, r4, r3
 800627e:	1c5a      	adds	r2, r3, #1
 8006280:	2030      	movs	r0, #48	@ 0x30
 8006282:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006286:	4422      	add	r2, r4
 8006288:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800628c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006290:	3302      	adds	r3, #2
 8006292:	e7c7      	b.n	8006224 <_printf_common+0x58>
 8006294:	2301      	movs	r3, #1
 8006296:	4622      	mov	r2, r4
 8006298:	4641      	mov	r1, r8
 800629a:	4638      	mov	r0, r7
 800629c:	47c8      	blx	r9
 800629e:	3001      	adds	r0, #1
 80062a0:	d0e6      	beq.n	8006270 <_printf_common+0xa4>
 80062a2:	3601      	adds	r6, #1
 80062a4:	e7d9      	b.n	800625a <_printf_common+0x8e>
	...

080062a8 <_printf_i>:
 80062a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062ac:	7e0f      	ldrb	r7, [r1, #24]
 80062ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062b0:	2f78      	cmp	r7, #120	@ 0x78
 80062b2:	4691      	mov	r9, r2
 80062b4:	4680      	mov	r8, r0
 80062b6:	460c      	mov	r4, r1
 80062b8:	469a      	mov	sl, r3
 80062ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062be:	d807      	bhi.n	80062d0 <_printf_i+0x28>
 80062c0:	2f62      	cmp	r7, #98	@ 0x62
 80062c2:	d80a      	bhi.n	80062da <_printf_i+0x32>
 80062c4:	2f00      	cmp	r7, #0
 80062c6:	f000 80d2 	beq.w	800646e <_printf_i+0x1c6>
 80062ca:	2f58      	cmp	r7, #88	@ 0x58
 80062cc:	f000 80b9 	beq.w	8006442 <_printf_i+0x19a>
 80062d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80062d8:	e03a      	b.n	8006350 <_printf_i+0xa8>
 80062da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80062de:	2b15      	cmp	r3, #21
 80062e0:	d8f6      	bhi.n	80062d0 <_printf_i+0x28>
 80062e2:	a101      	add	r1, pc, #4	@ (adr r1, 80062e8 <_printf_i+0x40>)
 80062e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062e8:	08006341 	.word	0x08006341
 80062ec:	08006355 	.word	0x08006355
 80062f0:	080062d1 	.word	0x080062d1
 80062f4:	080062d1 	.word	0x080062d1
 80062f8:	080062d1 	.word	0x080062d1
 80062fc:	080062d1 	.word	0x080062d1
 8006300:	08006355 	.word	0x08006355
 8006304:	080062d1 	.word	0x080062d1
 8006308:	080062d1 	.word	0x080062d1
 800630c:	080062d1 	.word	0x080062d1
 8006310:	080062d1 	.word	0x080062d1
 8006314:	08006455 	.word	0x08006455
 8006318:	0800637f 	.word	0x0800637f
 800631c:	0800640f 	.word	0x0800640f
 8006320:	080062d1 	.word	0x080062d1
 8006324:	080062d1 	.word	0x080062d1
 8006328:	08006477 	.word	0x08006477
 800632c:	080062d1 	.word	0x080062d1
 8006330:	0800637f 	.word	0x0800637f
 8006334:	080062d1 	.word	0x080062d1
 8006338:	080062d1 	.word	0x080062d1
 800633c:	08006417 	.word	0x08006417
 8006340:	6833      	ldr	r3, [r6, #0]
 8006342:	1d1a      	adds	r2, r3, #4
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	6032      	str	r2, [r6, #0]
 8006348:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800634c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006350:	2301      	movs	r3, #1
 8006352:	e09d      	b.n	8006490 <_printf_i+0x1e8>
 8006354:	6833      	ldr	r3, [r6, #0]
 8006356:	6820      	ldr	r0, [r4, #0]
 8006358:	1d19      	adds	r1, r3, #4
 800635a:	6031      	str	r1, [r6, #0]
 800635c:	0606      	lsls	r6, r0, #24
 800635e:	d501      	bpl.n	8006364 <_printf_i+0xbc>
 8006360:	681d      	ldr	r5, [r3, #0]
 8006362:	e003      	b.n	800636c <_printf_i+0xc4>
 8006364:	0645      	lsls	r5, r0, #25
 8006366:	d5fb      	bpl.n	8006360 <_printf_i+0xb8>
 8006368:	f9b3 5000 	ldrsh.w	r5, [r3]
 800636c:	2d00      	cmp	r5, #0
 800636e:	da03      	bge.n	8006378 <_printf_i+0xd0>
 8006370:	232d      	movs	r3, #45	@ 0x2d
 8006372:	426d      	negs	r5, r5
 8006374:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006378:	4859      	ldr	r0, [pc, #356]	@ (80064e0 <_printf_i+0x238>)
 800637a:	230a      	movs	r3, #10
 800637c:	e011      	b.n	80063a2 <_printf_i+0xfa>
 800637e:	6821      	ldr	r1, [r4, #0]
 8006380:	6833      	ldr	r3, [r6, #0]
 8006382:	0608      	lsls	r0, r1, #24
 8006384:	f853 5b04 	ldr.w	r5, [r3], #4
 8006388:	d402      	bmi.n	8006390 <_printf_i+0xe8>
 800638a:	0649      	lsls	r1, r1, #25
 800638c:	bf48      	it	mi
 800638e:	b2ad      	uxthmi	r5, r5
 8006390:	2f6f      	cmp	r7, #111	@ 0x6f
 8006392:	4853      	ldr	r0, [pc, #332]	@ (80064e0 <_printf_i+0x238>)
 8006394:	6033      	str	r3, [r6, #0]
 8006396:	bf14      	ite	ne
 8006398:	230a      	movne	r3, #10
 800639a:	2308      	moveq	r3, #8
 800639c:	2100      	movs	r1, #0
 800639e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063a2:	6866      	ldr	r6, [r4, #4]
 80063a4:	60a6      	str	r6, [r4, #8]
 80063a6:	2e00      	cmp	r6, #0
 80063a8:	bfa2      	ittt	ge
 80063aa:	6821      	ldrge	r1, [r4, #0]
 80063ac:	f021 0104 	bicge.w	r1, r1, #4
 80063b0:	6021      	strge	r1, [r4, #0]
 80063b2:	b90d      	cbnz	r5, 80063b8 <_printf_i+0x110>
 80063b4:	2e00      	cmp	r6, #0
 80063b6:	d04b      	beq.n	8006450 <_printf_i+0x1a8>
 80063b8:	4616      	mov	r6, r2
 80063ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80063be:	fb03 5711 	mls	r7, r3, r1, r5
 80063c2:	5dc7      	ldrb	r7, [r0, r7]
 80063c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80063c8:	462f      	mov	r7, r5
 80063ca:	42bb      	cmp	r3, r7
 80063cc:	460d      	mov	r5, r1
 80063ce:	d9f4      	bls.n	80063ba <_printf_i+0x112>
 80063d0:	2b08      	cmp	r3, #8
 80063d2:	d10b      	bne.n	80063ec <_printf_i+0x144>
 80063d4:	6823      	ldr	r3, [r4, #0]
 80063d6:	07df      	lsls	r7, r3, #31
 80063d8:	d508      	bpl.n	80063ec <_printf_i+0x144>
 80063da:	6923      	ldr	r3, [r4, #16]
 80063dc:	6861      	ldr	r1, [r4, #4]
 80063de:	4299      	cmp	r1, r3
 80063e0:	bfde      	ittt	le
 80063e2:	2330      	movle	r3, #48	@ 0x30
 80063e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80063e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80063ec:	1b92      	subs	r2, r2, r6
 80063ee:	6122      	str	r2, [r4, #16]
 80063f0:	f8cd a000 	str.w	sl, [sp]
 80063f4:	464b      	mov	r3, r9
 80063f6:	aa03      	add	r2, sp, #12
 80063f8:	4621      	mov	r1, r4
 80063fa:	4640      	mov	r0, r8
 80063fc:	f7ff fee6 	bl	80061cc <_printf_common>
 8006400:	3001      	adds	r0, #1
 8006402:	d14a      	bne.n	800649a <_printf_i+0x1f2>
 8006404:	f04f 30ff 	mov.w	r0, #4294967295
 8006408:	b004      	add	sp, #16
 800640a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800640e:	6823      	ldr	r3, [r4, #0]
 8006410:	f043 0320 	orr.w	r3, r3, #32
 8006414:	6023      	str	r3, [r4, #0]
 8006416:	4833      	ldr	r0, [pc, #204]	@ (80064e4 <_printf_i+0x23c>)
 8006418:	2778      	movs	r7, #120	@ 0x78
 800641a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800641e:	6823      	ldr	r3, [r4, #0]
 8006420:	6831      	ldr	r1, [r6, #0]
 8006422:	061f      	lsls	r7, r3, #24
 8006424:	f851 5b04 	ldr.w	r5, [r1], #4
 8006428:	d402      	bmi.n	8006430 <_printf_i+0x188>
 800642a:	065f      	lsls	r7, r3, #25
 800642c:	bf48      	it	mi
 800642e:	b2ad      	uxthmi	r5, r5
 8006430:	6031      	str	r1, [r6, #0]
 8006432:	07d9      	lsls	r1, r3, #31
 8006434:	bf44      	itt	mi
 8006436:	f043 0320 	orrmi.w	r3, r3, #32
 800643a:	6023      	strmi	r3, [r4, #0]
 800643c:	b11d      	cbz	r5, 8006446 <_printf_i+0x19e>
 800643e:	2310      	movs	r3, #16
 8006440:	e7ac      	b.n	800639c <_printf_i+0xf4>
 8006442:	4827      	ldr	r0, [pc, #156]	@ (80064e0 <_printf_i+0x238>)
 8006444:	e7e9      	b.n	800641a <_printf_i+0x172>
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	f023 0320 	bic.w	r3, r3, #32
 800644c:	6023      	str	r3, [r4, #0]
 800644e:	e7f6      	b.n	800643e <_printf_i+0x196>
 8006450:	4616      	mov	r6, r2
 8006452:	e7bd      	b.n	80063d0 <_printf_i+0x128>
 8006454:	6833      	ldr	r3, [r6, #0]
 8006456:	6825      	ldr	r5, [r4, #0]
 8006458:	6961      	ldr	r1, [r4, #20]
 800645a:	1d18      	adds	r0, r3, #4
 800645c:	6030      	str	r0, [r6, #0]
 800645e:	062e      	lsls	r6, r5, #24
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	d501      	bpl.n	8006468 <_printf_i+0x1c0>
 8006464:	6019      	str	r1, [r3, #0]
 8006466:	e002      	b.n	800646e <_printf_i+0x1c6>
 8006468:	0668      	lsls	r0, r5, #25
 800646a:	d5fb      	bpl.n	8006464 <_printf_i+0x1bc>
 800646c:	8019      	strh	r1, [r3, #0]
 800646e:	2300      	movs	r3, #0
 8006470:	6123      	str	r3, [r4, #16]
 8006472:	4616      	mov	r6, r2
 8006474:	e7bc      	b.n	80063f0 <_printf_i+0x148>
 8006476:	6833      	ldr	r3, [r6, #0]
 8006478:	1d1a      	adds	r2, r3, #4
 800647a:	6032      	str	r2, [r6, #0]
 800647c:	681e      	ldr	r6, [r3, #0]
 800647e:	6862      	ldr	r2, [r4, #4]
 8006480:	2100      	movs	r1, #0
 8006482:	4630      	mov	r0, r6
 8006484:	f7f9 fec4 	bl	8000210 <memchr>
 8006488:	b108      	cbz	r0, 800648e <_printf_i+0x1e6>
 800648a:	1b80      	subs	r0, r0, r6
 800648c:	6060      	str	r0, [r4, #4]
 800648e:	6863      	ldr	r3, [r4, #4]
 8006490:	6123      	str	r3, [r4, #16]
 8006492:	2300      	movs	r3, #0
 8006494:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006498:	e7aa      	b.n	80063f0 <_printf_i+0x148>
 800649a:	6923      	ldr	r3, [r4, #16]
 800649c:	4632      	mov	r2, r6
 800649e:	4649      	mov	r1, r9
 80064a0:	4640      	mov	r0, r8
 80064a2:	47d0      	blx	sl
 80064a4:	3001      	adds	r0, #1
 80064a6:	d0ad      	beq.n	8006404 <_printf_i+0x15c>
 80064a8:	6823      	ldr	r3, [r4, #0]
 80064aa:	079b      	lsls	r3, r3, #30
 80064ac:	d413      	bmi.n	80064d6 <_printf_i+0x22e>
 80064ae:	68e0      	ldr	r0, [r4, #12]
 80064b0:	9b03      	ldr	r3, [sp, #12]
 80064b2:	4298      	cmp	r0, r3
 80064b4:	bfb8      	it	lt
 80064b6:	4618      	movlt	r0, r3
 80064b8:	e7a6      	b.n	8006408 <_printf_i+0x160>
 80064ba:	2301      	movs	r3, #1
 80064bc:	4632      	mov	r2, r6
 80064be:	4649      	mov	r1, r9
 80064c0:	4640      	mov	r0, r8
 80064c2:	47d0      	blx	sl
 80064c4:	3001      	adds	r0, #1
 80064c6:	d09d      	beq.n	8006404 <_printf_i+0x15c>
 80064c8:	3501      	adds	r5, #1
 80064ca:	68e3      	ldr	r3, [r4, #12]
 80064cc:	9903      	ldr	r1, [sp, #12]
 80064ce:	1a5b      	subs	r3, r3, r1
 80064d0:	42ab      	cmp	r3, r5
 80064d2:	dcf2      	bgt.n	80064ba <_printf_i+0x212>
 80064d4:	e7eb      	b.n	80064ae <_printf_i+0x206>
 80064d6:	2500      	movs	r5, #0
 80064d8:	f104 0619 	add.w	r6, r4, #25
 80064dc:	e7f5      	b.n	80064ca <_printf_i+0x222>
 80064de:	bf00      	nop
 80064e0:	080071e7 	.word	0x080071e7
 80064e4:	080071f8 	.word	0x080071f8

080064e8 <__sflush_r>:
 80064e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80064ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064f0:	0716      	lsls	r6, r2, #28
 80064f2:	4605      	mov	r5, r0
 80064f4:	460c      	mov	r4, r1
 80064f6:	d454      	bmi.n	80065a2 <__sflush_r+0xba>
 80064f8:	684b      	ldr	r3, [r1, #4]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	dc02      	bgt.n	8006504 <__sflush_r+0x1c>
 80064fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006500:	2b00      	cmp	r3, #0
 8006502:	dd48      	ble.n	8006596 <__sflush_r+0xae>
 8006504:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006506:	2e00      	cmp	r6, #0
 8006508:	d045      	beq.n	8006596 <__sflush_r+0xae>
 800650a:	2300      	movs	r3, #0
 800650c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006510:	682f      	ldr	r7, [r5, #0]
 8006512:	6a21      	ldr	r1, [r4, #32]
 8006514:	602b      	str	r3, [r5, #0]
 8006516:	d030      	beq.n	800657a <__sflush_r+0x92>
 8006518:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800651a:	89a3      	ldrh	r3, [r4, #12]
 800651c:	0759      	lsls	r1, r3, #29
 800651e:	d505      	bpl.n	800652c <__sflush_r+0x44>
 8006520:	6863      	ldr	r3, [r4, #4]
 8006522:	1ad2      	subs	r2, r2, r3
 8006524:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006526:	b10b      	cbz	r3, 800652c <__sflush_r+0x44>
 8006528:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800652a:	1ad2      	subs	r2, r2, r3
 800652c:	2300      	movs	r3, #0
 800652e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006530:	6a21      	ldr	r1, [r4, #32]
 8006532:	4628      	mov	r0, r5
 8006534:	47b0      	blx	r6
 8006536:	1c43      	adds	r3, r0, #1
 8006538:	89a3      	ldrh	r3, [r4, #12]
 800653a:	d106      	bne.n	800654a <__sflush_r+0x62>
 800653c:	6829      	ldr	r1, [r5, #0]
 800653e:	291d      	cmp	r1, #29
 8006540:	d82b      	bhi.n	800659a <__sflush_r+0xb2>
 8006542:	4a2a      	ldr	r2, [pc, #168]	@ (80065ec <__sflush_r+0x104>)
 8006544:	410a      	asrs	r2, r1
 8006546:	07d6      	lsls	r6, r2, #31
 8006548:	d427      	bmi.n	800659a <__sflush_r+0xb2>
 800654a:	2200      	movs	r2, #0
 800654c:	6062      	str	r2, [r4, #4]
 800654e:	04d9      	lsls	r1, r3, #19
 8006550:	6922      	ldr	r2, [r4, #16]
 8006552:	6022      	str	r2, [r4, #0]
 8006554:	d504      	bpl.n	8006560 <__sflush_r+0x78>
 8006556:	1c42      	adds	r2, r0, #1
 8006558:	d101      	bne.n	800655e <__sflush_r+0x76>
 800655a:	682b      	ldr	r3, [r5, #0]
 800655c:	b903      	cbnz	r3, 8006560 <__sflush_r+0x78>
 800655e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006560:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006562:	602f      	str	r7, [r5, #0]
 8006564:	b1b9      	cbz	r1, 8006596 <__sflush_r+0xae>
 8006566:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800656a:	4299      	cmp	r1, r3
 800656c:	d002      	beq.n	8006574 <__sflush_r+0x8c>
 800656e:	4628      	mov	r0, r5
 8006570:	f7ff fa92 	bl	8005a98 <_free_r>
 8006574:	2300      	movs	r3, #0
 8006576:	6363      	str	r3, [r4, #52]	@ 0x34
 8006578:	e00d      	b.n	8006596 <__sflush_r+0xae>
 800657a:	2301      	movs	r3, #1
 800657c:	4628      	mov	r0, r5
 800657e:	47b0      	blx	r6
 8006580:	4602      	mov	r2, r0
 8006582:	1c50      	adds	r0, r2, #1
 8006584:	d1c9      	bne.n	800651a <__sflush_r+0x32>
 8006586:	682b      	ldr	r3, [r5, #0]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d0c6      	beq.n	800651a <__sflush_r+0x32>
 800658c:	2b1d      	cmp	r3, #29
 800658e:	d001      	beq.n	8006594 <__sflush_r+0xac>
 8006590:	2b16      	cmp	r3, #22
 8006592:	d11e      	bne.n	80065d2 <__sflush_r+0xea>
 8006594:	602f      	str	r7, [r5, #0]
 8006596:	2000      	movs	r0, #0
 8006598:	e022      	b.n	80065e0 <__sflush_r+0xf8>
 800659a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800659e:	b21b      	sxth	r3, r3
 80065a0:	e01b      	b.n	80065da <__sflush_r+0xf2>
 80065a2:	690f      	ldr	r7, [r1, #16]
 80065a4:	2f00      	cmp	r7, #0
 80065a6:	d0f6      	beq.n	8006596 <__sflush_r+0xae>
 80065a8:	0793      	lsls	r3, r2, #30
 80065aa:	680e      	ldr	r6, [r1, #0]
 80065ac:	bf08      	it	eq
 80065ae:	694b      	ldreq	r3, [r1, #20]
 80065b0:	600f      	str	r7, [r1, #0]
 80065b2:	bf18      	it	ne
 80065b4:	2300      	movne	r3, #0
 80065b6:	eba6 0807 	sub.w	r8, r6, r7
 80065ba:	608b      	str	r3, [r1, #8]
 80065bc:	f1b8 0f00 	cmp.w	r8, #0
 80065c0:	dde9      	ble.n	8006596 <__sflush_r+0xae>
 80065c2:	6a21      	ldr	r1, [r4, #32]
 80065c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80065c6:	4643      	mov	r3, r8
 80065c8:	463a      	mov	r2, r7
 80065ca:	4628      	mov	r0, r5
 80065cc:	47b0      	blx	r6
 80065ce:	2800      	cmp	r0, #0
 80065d0:	dc08      	bgt.n	80065e4 <__sflush_r+0xfc>
 80065d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065da:	81a3      	strh	r3, [r4, #12]
 80065dc:	f04f 30ff 	mov.w	r0, #4294967295
 80065e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065e4:	4407      	add	r7, r0
 80065e6:	eba8 0800 	sub.w	r8, r8, r0
 80065ea:	e7e7      	b.n	80065bc <__sflush_r+0xd4>
 80065ec:	dfbffffe 	.word	0xdfbffffe

080065f0 <_fflush_r>:
 80065f0:	b538      	push	{r3, r4, r5, lr}
 80065f2:	690b      	ldr	r3, [r1, #16]
 80065f4:	4605      	mov	r5, r0
 80065f6:	460c      	mov	r4, r1
 80065f8:	b913      	cbnz	r3, 8006600 <_fflush_r+0x10>
 80065fa:	2500      	movs	r5, #0
 80065fc:	4628      	mov	r0, r5
 80065fe:	bd38      	pop	{r3, r4, r5, pc}
 8006600:	b118      	cbz	r0, 800660a <_fflush_r+0x1a>
 8006602:	6a03      	ldr	r3, [r0, #32]
 8006604:	b90b      	cbnz	r3, 800660a <_fflush_r+0x1a>
 8006606:	f7fe ff09 	bl	800541c <__sinit>
 800660a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d0f3      	beq.n	80065fa <_fflush_r+0xa>
 8006612:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006614:	07d0      	lsls	r0, r2, #31
 8006616:	d404      	bmi.n	8006622 <_fflush_r+0x32>
 8006618:	0599      	lsls	r1, r3, #22
 800661a:	d402      	bmi.n	8006622 <_fflush_r+0x32>
 800661c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800661e:	f7ff fa04 	bl	8005a2a <__retarget_lock_acquire_recursive>
 8006622:	4628      	mov	r0, r5
 8006624:	4621      	mov	r1, r4
 8006626:	f7ff ff5f 	bl	80064e8 <__sflush_r>
 800662a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800662c:	07da      	lsls	r2, r3, #31
 800662e:	4605      	mov	r5, r0
 8006630:	d4e4      	bmi.n	80065fc <_fflush_r+0xc>
 8006632:	89a3      	ldrh	r3, [r4, #12]
 8006634:	059b      	lsls	r3, r3, #22
 8006636:	d4e1      	bmi.n	80065fc <_fflush_r+0xc>
 8006638:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800663a:	f7ff f9f7 	bl	8005a2c <__retarget_lock_release_recursive>
 800663e:	e7dd      	b.n	80065fc <_fflush_r+0xc>

08006640 <fiprintf>:
 8006640:	b40e      	push	{r1, r2, r3}
 8006642:	b503      	push	{r0, r1, lr}
 8006644:	4601      	mov	r1, r0
 8006646:	ab03      	add	r3, sp, #12
 8006648:	4805      	ldr	r0, [pc, #20]	@ (8006660 <fiprintf+0x20>)
 800664a:	f853 2b04 	ldr.w	r2, [r3], #4
 800664e:	6800      	ldr	r0, [r0, #0]
 8006650:	9301      	str	r3, [sp, #4]
 8006652:	f7ff fca3 	bl	8005f9c <_vfiprintf_r>
 8006656:	b002      	add	sp, #8
 8006658:	f85d eb04 	ldr.w	lr, [sp], #4
 800665c:	b003      	add	sp, #12
 800665e:	4770      	bx	lr
 8006660:	20000034 	.word	0x20000034

08006664 <__swhatbuf_r>:
 8006664:	b570      	push	{r4, r5, r6, lr}
 8006666:	460c      	mov	r4, r1
 8006668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800666c:	2900      	cmp	r1, #0
 800666e:	b096      	sub	sp, #88	@ 0x58
 8006670:	4615      	mov	r5, r2
 8006672:	461e      	mov	r6, r3
 8006674:	da0d      	bge.n	8006692 <__swhatbuf_r+0x2e>
 8006676:	89a3      	ldrh	r3, [r4, #12]
 8006678:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800667c:	f04f 0100 	mov.w	r1, #0
 8006680:	bf14      	ite	ne
 8006682:	2340      	movne	r3, #64	@ 0x40
 8006684:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006688:	2000      	movs	r0, #0
 800668a:	6031      	str	r1, [r6, #0]
 800668c:	602b      	str	r3, [r5, #0]
 800668e:	b016      	add	sp, #88	@ 0x58
 8006690:	bd70      	pop	{r4, r5, r6, pc}
 8006692:	466a      	mov	r2, sp
 8006694:	f000 f896 	bl	80067c4 <_fstat_r>
 8006698:	2800      	cmp	r0, #0
 800669a:	dbec      	blt.n	8006676 <__swhatbuf_r+0x12>
 800669c:	9901      	ldr	r1, [sp, #4]
 800669e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80066a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80066a6:	4259      	negs	r1, r3
 80066a8:	4159      	adcs	r1, r3
 80066aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80066ae:	e7eb      	b.n	8006688 <__swhatbuf_r+0x24>

080066b0 <__smakebuf_r>:
 80066b0:	898b      	ldrh	r3, [r1, #12]
 80066b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066b4:	079d      	lsls	r5, r3, #30
 80066b6:	4606      	mov	r6, r0
 80066b8:	460c      	mov	r4, r1
 80066ba:	d507      	bpl.n	80066cc <__smakebuf_r+0x1c>
 80066bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80066c0:	6023      	str	r3, [r4, #0]
 80066c2:	6123      	str	r3, [r4, #16]
 80066c4:	2301      	movs	r3, #1
 80066c6:	6163      	str	r3, [r4, #20]
 80066c8:	b003      	add	sp, #12
 80066ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066cc:	ab01      	add	r3, sp, #4
 80066ce:	466a      	mov	r2, sp
 80066d0:	f7ff ffc8 	bl	8006664 <__swhatbuf_r>
 80066d4:	9f00      	ldr	r7, [sp, #0]
 80066d6:	4605      	mov	r5, r0
 80066d8:	4639      	mov	r1, r7
 80066da:	4630      	mov	r0, r6
 80066dc:	f7ff fa50 	bl	8005b80 <_malloc_r>
 80066e0:	b948      	cbnz	r0, 80066f6 <__smakebuf_r+0x46>
 80066e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066e6:	059a      	lsls	r2, r3, #22
 80066e8:	d4ee      	bmi.n	80066c8 <__smakebuf_r+0x18>
 80066ea:	f023 0303 	bic.w	r3, r3, #3
 80066ee:	f043 0302 	orr.w	r3, r3, #2
 80066f2:	81a3      	strh	r3, [r4, #12]
 80066f4:	e7e2      	b.n	80066bc <__smakebuf_r+0xc>
 80066f6:	89a3      	ldrh	r3, [r4, #12]
 80066f8:	6020      	str	r0, [r4, #0]
 80066fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066fe:	81a3      	strh	r3, [r4, #12]
 8006700:	9b01      	ldr	r3, [sp, #4]
 8006702:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006706:	b15b      	cbz	r3, 8006720 <__smakebuf_r+0x70>
 8006708:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800670c:	4630      	mov	r0, r6
 800670e:	f000 f86b 	bl	80067e8 <_isatty_r>
 8006712:	b128      	cbz	r0, 8006720 <__smakebuf_r+0x70>
 8006714:	89a3      	ldrh	r3, [r4, #12]
 8006716:	f023 0303 	bic.w	r3, r3, #3
 800671a:	f043 0301 	orr.w	r3, r3, #1
 800671e:	81a3      	strh	r3, [r4, #12]
 8006720:	89a3      	ldrh	r3, [r4, #12]
 8006722:	431d      	orrs	r5, r3
 8006724:	81a5      	strh	r5, [r4, #12]
 8006726:	e7cf      	b.n	80066c8 <__smakebuf_r+0x18>

08006728 <_putc_r>:
 8006728:	b570      	push	{r4, r5, r6, lr}
 800672a:	460d      	mov	r5, r1
 800672c:	4614      	mov	r4, r2
 800672e:	4606      	mov	r6, r0
 8006730:	b118      	cbz	r0, 800673a <_putc_r+0x12>
 8006732:	6a03      	ldr	r3, [r0, #32]
 8006734:	b90b      	cbnz	r3, 800673a <_putc_r+0x12>
 8006736:	f7fe fe71 	bl	800541c <__sinit>
 800673a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800673c:	07d8      	lsls	r0, r3, #31
 800673e:	d405      	bmi.n	800674c <_putc_r+0x24>
 8006740:	89a3      	ldrh	r3, [r4, #12]
 8006742:	0599      	lsls	r1, r3, #22
 8006744:	d402      	bmi.n	800674c <_putc_r+0x24>
 8006746:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006748:	f7ff f96f 	bl	8005a2a <__retarget_lock_acquire_recursive>
 800674c:	68a3      	ldr	r3, [r4, #8]
 800674e:	3b01      	subs	r3, #1
 8006750:	2b00      	cmp	r3, #0
 8006752:	60a3      	str	r3, [r4, #8]
 8006754:	da05      	bge.n	8006762 <_putc_r+0x3a>
 8006756:	69a2      	ldr	r2, [r4, #24]
 8006758:	4293      	cmp	r3, r2
 800675a:	db12      	blt.n	8006782 <_putc_r+0x5a>
 800675c:	b2eb      	uxtb	r3, r5
 800675e:	2b0a      	cmp	r3, #10
 8006760:	d00f      	beq.n	8006782 <_putc_r+0x5a>
 8006762:	6823      	ldr	r3, [r4, #0]
 8006764:	1c5a      	adds	r2, r3, #1
 8006766:	6022      	str	r2, [r4, #0]
 8006768:	701d      	strb	r5, [r3, #0]
 800676a:	b2ed      	uxtb	r5, r5
 800676c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800676e:	07da      	lsls	r2, r3, #31
 8006770:	d405      	bmi.n	800677e <_putc_r+0x56>
 8006772:	89a3      	ldrh	r3, [r4, #12]
 8006774:	059b      	lsls	r3, r3, #22
 8006776:	d402      	bmi.n	800677e <_putc_r+0x56>
 8006778:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800677a:	f7ff f957 	bl	8005a2c <__retarget_lock_release_recursive>
 800677e:	4628      	mov	r0, r5
 8006780:	bd70      	pop	{r4, r5, r6, pc}
 8006782:	4629      	mov	r1, r5
 8006784:	4622      	mov	r2, r4
 8006786:	4630      	mov	r0, r6
 8006788:	f7fe ff59 	bl	800563e <__swbuf_r>
 800678c:	4605      	mov	r5, r0
 800678e:	e7ed      	b.n	800676c <_putc_r+0x44>

08006790 <memmove>:
 8006790:	4288      	cmp	r0, r1
 8006792:	b510      	push	{r4, lr}
 8006794:	eb01 0402 	add.w	r4, r1, r2
 8006798:	d902      	bls.n	80067a0 <memmove+0x10>
 800679a:	4284      	cmp	r4, r0
 800679c:	4623      	mov	r3, r4
 800679e:	d807      	bhi.n	80067b0 <memmove+0x20>
 80067a0:	1e43      	subs	r3, r0, #1
 80067a2:	42a1      	cmp	r1, r4
 80067a4:	d008      	beq.n	80067b8 <memmove+0x28>
 80067a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80067aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80067ae:	e7f8      	b.n	80067a2 <memmove+0x12>
 80067b0:	4402      	add	r2, r0
 80067b2:	4601      	mov	r1, r0
 80067b4:	428a      	cmp	r2, r1
 80067b6:	d100      	bne.n	80067ba <memmove+0x2a>
 80067b8:	bd10      	pop	{r4, pc}
 80067ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80067c2:	e7f7      	b.n	80067b4 <memmove+0x24>

080067c4 <_fstat_r>:
 80067c4:	b538      	push	{r3, r4, r5, lr}
 80067c6:	4d07      	ldr	r5, [pc, #28]	@ (80067e4 <_fstat_r+0x20>)
 80067c8:	2300      	movs	r3, #0
 80067ca:	4604      	mov	r4, r0
 80067cc:	4608      	mov	r0, r1
 80067ce:	4611      	mov	r1, r2
 80067d0:	602b      	str	r3, [r5, #0]
 80067d2:	f7fa fe3d 	bl	8001450 <_fstat>
 80067d6:	1c43      	adds	r3, r0, #1
 80067d8:	d102      	bne.n	80067e0 <_fstat_r+0x1c>
 80067da:	682b      	ldr	r3, [r5, #0]
 80067dc:	b103      	cbz	r3, 80067e0 <_fstat_r+0x1c>
 80067de:	6023      	str	r3, [r4, #0]
 80067e0:	bd38      	pop	{r3, r4, r5, pc}
 80067e2:	bf00      	nop
 80067e4:	20004b90 	.word	0x20004b90

080067e8 <_isatty_r>:
 80067e8:	b538      	push	{r3, r4, r5, lr}
 80067ea:	4d06      	ldr	r5, [pc, #24]	@ (8006804 <_isatty_r+0x1c>)
 80067ec:	2300      	movs	r3, #0
 80067ee:	4604      	mov	r4, r0
 80067f0:	4608      	mov	r0, r1
 80067f2:	602b      	str	r3, [r5, #0]
 80067f4:	f7fa fe3c 	bl	8001470 <_isatty>
 80067f8:	1c43      	adds	r3, r0, #1
 80067fa:	d102      	bne.n	8006802 <_isatty_r+0x1a>
 80067fc:	682b      	ldr	r3, [r5, #0]
 80067fe:	b103      	cbz	r3, 8006802 <_isatty_r+0x1a>
 8006800:	6023      	str	r3, [r4, #0]
 8006802:	bd38      	pop	{r3, r4, r5, pc}
 8006804:	20004b90 	.word	0x20004b90

08006808 <_sbrk_r>:
 8006808:	b538      	push	{r3, r4, r5, lr}
 800680a:	4d06      	ldr	r5, [pc, #24]	@ (8006824 <_sbrk_r+0x1c>)
 800680c:	2300      	movs	r3, #0
 800680e:	4604      	mov	r4, r0
 8006810:	4608      	mov	r0, r1
 8006812:	602b      	str	r3, [r5, #0]
 8006814:	f7fa fe44 	bl	80014a0 <_sbrk>
 8006818:	1c43      	adds	r3, r0, #1
 800681a:	d102      	bne.n	8006822 <_sbrk_r+0x1a>
 800681c:	682b      	ldr	r3, [r5, #0]
 800681e:	b103      	cbz	r3, 8006822 <_sbrk_r+0x1a>
 8006820:	6023      	str	r3, [r4, #0]
 8006822:	bd38      	pop	{r3, r4, r5, pc}
 8006824:	20004b90 	.word	0x20004b90

08006828 <abort>:
 8006828:	b508      	push	{r3, lr}
 800682a:	2006      	movs	r0, #6
 800682c:	f000 f85a 	bl	80068e4 <raise>
 8006830:	2001      	movs	r0, #1
 8006832:	f7fa fdbd 	bl	80013b0 <_exit>

08006836 <_realloc_r>:
 8006836:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800683a:	4680      	mov	r8, r0
 800683c:	4615      	mov	r5, r2
 800683e:	460c      	mov	r4, r1
 8006840:	b921      	cbnz	r1, 800684c <_realloc_r+0x16>
 8006842:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006846:	4611      	mov	r1, r2
 8006848:	f7ff b99a 	b.w	8005b80 <_malloc_r>
 800684c:	b92a      	cbnz	r2, 800685a <_realloc_r+0x24>
 800684e:	f7ff f923 	bl	8005a98 <_free_r>
 8006852:	2400      	movs	r4, #0
 8006854:	4620      	mov	r0, r4
 8006856:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800685a:	f000 f85f 	bl	800691c <_malloc_usable_size_r>
 800685e:	4285      	cmp	r5, r0
 8006860:	4606      	mov	r6, r0
 8006862:	d802      	bhi.n	800686a <_realloc_r+0x34>
 8006864:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006868:	d8f4      	bhi.n	8006854 <_realloc_r+0x1e>
 800686a:	4629      	mov	r1, r5
 800686c:	4640      	mov	r0, r8
 800686e:	f7ff f987 	bl	8005b80 <_malloc_r>
 8006872:	4607      	mov	r7, r0
 8006874:	2800      	cmp	r0, #0
 8006876:	d0ec      	beq.n	8006852 <_realloc_r+0x1c>
 8006878:	42b5      	cmp	r5, r6
 800687a:	462a      	mov	r2, r5
 800687c:	4621      	mov	r1, r4
 800687e:	bf28      	it	cs
 8006880:	4632      	movcs	r2, r6
 8006882:	f7ff f8dc 	bl	8005a3e <memcpy>
 8006886:	4621      	mov	r1, r4
 8006888:	4640      	mov	r0, r8
 800688a:	f7ff f905 	bl	8005a98 <_free_r>
 800688e:	463c      	mov	r4, r7
 8006890:	e7e0      	b.n	8006854 <_realloc_r+0x1e>

08006892 <_raise_r>:
 8006892:	291f      	cmp	r1, #31
 8006894:	b538      	push	{r3, r4, r5, lr}
 8006896:	4605      	mov	r5, r0
 8006898:	460c      	mov	r4, r1
 800689a:	d904      	bls.n	80068a6 <_raise_r+0x14>
 800689c:	2316      	movs	r3, #22
 800689e:	6003      	str	r3, [r0, #0]
 80068a0:	f04f 30ff 	mov.w	r0, #4294967295
 80068a4:	bd38      	pop	{r3, r4, r5, pc}
 80068a6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80068a8:	b112      	cbz	r2, 80068b0 <_raise_r+0x1e>
 80068aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80068ae:	b94b      	cbnz	r3, 80068c4 <_raise_r+0x32>
 80068b0:	4628      	mov	r0, r5
 80068b2:	f000 f831 	bl	8006918 <_getpid_r>
 80068b6:	4622      	mov	r2, r4
 80068b8:	4601      	mov	r1, r0
 80068ba:	4628      	mov	r0, r5
 80068bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068c0:	f000 b818 	b.w	80068f4 <_kill_r>
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d00a      	beq.n	80068de <_raise_r+0x4c>
 80068c8:	1c59      	adds	r1, r3, #1
 80068ca:	d103      	bne.n	80068d4 <_raise_r+0x42>
 80068cc:	2316      	movs	r3, #22
 80068ce:	6003      	str	r3, [r0, #0]
 80068d0:	2001      	movs	r0, #1
 80068d2:	e7e7      	b.n	80068a4 <_raise_r+0x12>
 80068d4:	2100      	movs	r1, #0
 80068d6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80068da:	4620      	mov	r0, r4
 80068dc:	4798      	blx	r3
 80068de:	2000      	movs	r0, #0
 80068e0:	e7e0      	b.n	80068a4 <_raise_r+0x12>
	...

080068e4 <raise>:
 80068e4:	4b02      	ldr	r3, [pc, #8]	@ (80068f0 <raise+0xc>)
 80068e6:	4601      	mov	r1, r0
 80068e8:	6818      	ldr	r0, [r3, #0]
 80068ea:	f7ff bfd2 	b.w	8006892 <_raise_r>
 80068ee:	bf00      	nop
 80068f0:	20000034 	.word	0x20000034

080068f4 <_kill_r>:
 80068f4:	b538      	push	{r3, r4, r5, lr}
 80068f6:	4d07      	ldr	r5, [pc, #28]	@ (8006914 <_kill_r+0x20>)
 80068f8:	2300      	movs	r3, #0
 80068fa:	4604      	mov	r4, r0
 80068fc:	4608      	mov	r0, r1
 80068fe:	4611      	mov	r1, r2
 8006900:	602b      	str	r3, [r5, #0]
 8006902:	f7fa fd45 	bl	8001390 <_kill>
 8006906:	1c43      	adds	r3, r0, #1
 8006908:	d102      	bne.n	8006910 <_kill_r+0x1c>
 800690a:	682b      	ldr	r3, [r5, #0]
 800690c:	b103      	cbz	r3, 8006910 <_kill_r+0x1c>
 800690e:	6023      	str	r3, [r4, #0]
 8006910:	bd38      	pop	{r3, r4, r5, pc}
 8006912:	bf00      	nop
 8006914:	20004b90 	.word	0x20004b90

08006918 <_getpid_r>:
 8006918:	f7fa bd32 	b.w	8001380 <_getpid>

0800691c <_malloc_usable_size_r>:
 800691c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006920:	1f18      	subs	r0, r3, #4
 8006922:	2b00      	cmp	r3, #0
 8006924:	bfbc      	itt	lt
 8006926:	580b      	ldrlt	r3, [r1, r0]
 8006928:	18c0      	addlt	r0, r0, r3
 800692a:	4770      	bx	lr

0800692c <_init>:
 800692c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800692e:	bf00      	nop
 8006930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006932:	bc08      	pop	{r3}
 8006934:	469e      	mov	lr, r3
 8006936:	4770      	bx	lr

08006938 <_fini>:
 8006938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800693a:	bf00      	nop
 800693c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800693e:	bc08      	pop	{r3}
 8006940:	469e      	mov	lr, r3
 8006942:	4770      	bx	lr
