[
  {
    "name": "吳昭正",
    "email": "ccwu@ntut.edu.tw",
    "latestUpdate": "2025-09-08 11:07:39",
    "objective": "布林代數與邏輯閘，組合邏輯，算術演算邏輯，同步循序邏輯，演繹狀態機，非同步循序邏輯。",
    "schedule": "Week 1(9/9、11). Introduction \nWeek 2(9/16、18). Number systems、Holiday\nWeek 3(9/23、25). Boolean Algebra (I) \nWeek 4(9/30、10/2). Boolean Algebra (II) & Applications of Boolean algebra minterm and maxterm expansions (I)\nWeek 5(10/7、9). Holiday; Applications of Boolean algebra minterm and maxterm expansions (II)\nWeek 6(10/14、16). Karnaugh Maps (I)\nWeek 7(10/21、23). Karnaugh Maps (II)\nWeek 8(10/28、30). Quine-McClusky Method \nWeek 9(11/6). Midterm Exam\nWeek 10(11/11、13). Leave for a conference\nWeek 11(11/18、20). Multi-Level Gate Circuits NAND and NOR Gates\nWeek 12(11/25、27). Combinational Circuit Design and Simulation Using Gates\nWeek 13(12/2、4). Multiplexers, Decoders, and Programmable Logic Devices\nWeek 14(12/9、11). Latches and Flip-Flops\nWeek 15(12/16、18). Registers and Counters\nWeek 16(12/23、25). State Machines (I)\nWeek 17(12/30、1/1). State Machines (II)\nWeek 18(1/8). Final Exam",
    "scorePolicy": "Homework exams: 30%\nCircuit Design: 10%\nMidterm: 30%\nFinal exam: 30%\nAttendance: -1% for each absence recorded\nBonus (if available): 10%\nTotal: 110%",
    "materials": "Fundamentals of Logic Design Enhanced, 7th Edition, by Charles H. Roth, Jr. , Larry L. Kinney , Eugene B. John, Pearson FT Press, 2020",
    "consultation": "約課後時間進行諮詢",
    "課程對應SDGs指標": "無（None）",
    "課程是否導入AI": "● 無（None）",
    "remarks": "",
    "foreignLanguageTextbooks": true
  }
]
