INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studia/Magisterka/1_semestr/sdup/lab/2_3/cordic_acc/cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_microblaze_0_0/sim/mb_design_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_microblaze_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studia/Magisterka/1_semestr/sdup/lab/2_3/cordic_acc/cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_0_0/sim/mb_design_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studia/Magisterka/1_semestr/sdup/lab/2_3/cordic_acc/cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_1_0/sim/mb_design_axi_gpio_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_axi_gpio_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studia/Magisterka/1_semestr/sdup/lab/2_3/cordic_acc/cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_2_0/sim/mb_design_axi_gpio_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_axi_gpio_2_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studia/Magisterka/1_semestr/sdup/lab/2_3/cordic_acc/cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_dlmb_v10_0/sim/mb_design_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studia/Magisterka/1_semestr/sdup/lab/2_3/cordic_acc/cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_ilmb_v10_0/sim/mb_design_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_ilmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studia/Magisterka/1_semestr/sdup/lab/2_3/cordic_acc/cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_dlmb_bram_if_cntlr_0/sim/mb_design_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studia/Magisterka/1_semestr/sdup/lab/2_3/cordic_acc/cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_ilmb_bram_if_cntlr_0/sim/mb_design_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studia/Magisterka/1_semestr/sdup/lab/2_3/cordic_acc/cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_mdm_1_0/sim/mb_design_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_mdm_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studia/Magisterka/1_semestr/sdup/lab/2_3/cordic_acc/cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/sim/mb_design_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_rst_clk_wiz_1_100M_0'
