{"sha": "ca192950181ba57a9ab7c5d6aa388afa8723806c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Y2ExOTI5NTAxODFiYTU3YTlhYjdjNWQ2YWEzODhhZmE4NzIzODA2Yw==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1994-07-12T20:19:56Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1994-07-12T20:19:56Z"}, "message": "(ashlsi3, lshrsi3, ashrsi3): Only output low-order five bits for\n!TARGET_POWER case.\n\nFrom-SVN: r7751", "tree": {"sha": "048e2f7bec2f5cf79d21ffb93e84eac6dee575c2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/048e2f7bec2f5cf79d21ffb93e84eac6dee575c2"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/ca192950181ba57a9ab7c5d6aa388afa8723806c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ca192950181ba57a9ab7c5d6aa388afa8723806c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ca192950181ba57a9ab7c5d6aa388afa8723806c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ca192950181ba57a9ab7c5d6aa388afa8723806c/comments", "author": null, "committer": null, "parents": [{"sha": "59f25cf9abe5988f38516f6e62855eb2e894d910", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/59f25cf9abe5988f38516f6e62855eb2e894d910", "html_url": "https://github.com/Rust-GCC/gccrs/commit/59f25cf9abe5988f38516f6e62855eb2e894d910"}], "stats": {"total": 18, "additions": 9, "deletions": 9}, "files": [{"sha": "9915670b1f180a403640af656d7e3214a7a44034", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 9, "deletions": 9, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ca192950181ba57a9ab7c5d6aa388afa8723806c/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ca192950181ba57a9ab7c5d6aa388afa8723806c/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=ca192950181ba57a9ab7c5d6aa388afa8723806c", "patch": "@@ -2115,7 +2115,7 @@\n \t(ashift:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t   (match_operand:SI 2 \"reg_or_cint_operand\" \"ri\")))]\n   \"! TARGET_POWER\"\n-  \"slw%I2 %0,%1,%2\"\n+  \"slw%I2 %0,%1,%h2\"\n   [(set_attr \"length\" \"8\")])\n \n (define_insn \"\"\n@@ -2138,7 +2138,7 @@\n \t\t    (const_int 0)))\n    (clobber (match_scratch:SI 3 \"=r\"))]\n   \"! TARGET_POWER\"\n-  \"slw%I2. %3,%1,%2\"\n+  \"slw%I2. %3,%1,%h2\"\n   [(set_attr \"type\" \"delayed_compare\")])\n \n (define_insn \"\"\n@@ -2163,7 +2163,7 @@\n    (set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(ashift:SI (match_dup 1) (match_dup 2)))]\n   \"! TARGET_POWER\"\n-  \"slw%I2. %0,%1,%2\"\n+  \"slw%I2. %0,%1,%h2\"\n   [(set_attr \"type\" \"delayed_compare\")])\n \n (define_insn \"\"\n@@ -2230,7 +2230,7 @@\n \t(lshiftrt:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t     (match_operand:SI 2 \"reg_or_cint_operand\" \"ri\")))]\n   \"! TARGET_POWER\"\n-  \"srw%I2 %0,%1,%2\")\n+  \"srw%I2 %0,%1,%h2\")\n \n (define_insn \"\"\n   [(set (match_operand:CC 0 \"cc_reg_operand\" \"=x,x\")\n@@ -2252,7 +2252,7 @@\n \t\t    (const_int 0)))\n    (clobber (match_scratch:SI 3 \"=r\"))]\n   \"! TARGET_POWER\"\n-  \"srw%I2. %3,%1,%2\"\n+  \"srw%I2. %3,%1,%h2\"\n   [(set_attr \"type\" \"delayed_compare\")])\n \n (define_insn \"\"\n@@ -2277,7 +2277,7 @@\n    (set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(lshiftrt:SI (match_dup 1) (match_dup 2)))]\n   \"! TARGET_POWER\"\n-  \"srw%I2. %0,%1,%2\"\n+  \"srw%I2. %0,%1,%h2\"\n   [(set_attr \"type\" \"delayed_compare\")])\n \n (define_insn \"\"\n@@ -2442,7 +2442,7 @@\n \t(ashiftrt:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r\")\n \t\t     (match_operand:SI 2 \"reg_or_cint_operand\" \"ri\")))]\n   \"! TARGET_POWER\"\n-  \"sraw%I2 %0,%1,%2\")\n+  \"sraw%I2 %0,%1,%h2\")\n \n (define_insn \"\"\n   [(set (match_operand:CC 0 \"cc_reg_operand\" \"=x,x\")\n@@ -2464,7 +2464,7 @@\n \t\t    (const_int 0)))\n    (clobber (match_scratch:SI 3 \"=r\"))]\n   \"! TARGET_POWER\"\n-  \"sraw%I2. %3,%1,%2\"\n+  \"sraw%I2. %3,%1,%h2\"\n   [(set_attr \"type\" \"delayed_compare\")])\n \n (define_insn \"\"\n@@ -2489,7 +2489,7 @@\n    (set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(ashiftrt:SI (match_dup 1) (match_dup 2)))]\n   \"! TARGET_POWER\"\n-  \"sraw%I2. %0,%1,%2\"\n+  \"sraw%I2. %0,%1,%h2\"\n   [(set_attr \"type\" \"delayed_compare\")])\n \f\n ;; Floating-point insns, excluding normal data motion."}]}