Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_11-39-07/42-openroad-repairantennas/1-diodeinsertion/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022801    0.000675    0.122721 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003378    0.020702    0.162093    0.284814 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.020702    0.000131    0.284945 v fanout70/A (sg13g2_buf_2)
     5    0.027223    0.053891    0.095861    0.380806 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.053966    0.001424    0.382230 v _199_/A (sg13g2_xnor2_1)
     2    0.010150    0.071102    0.101644    0.483874 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.071105    0.000559    0.484433 v _200_/B (sg13g2_xor2_1)
     1    0.002568    0.026400    0.066050    0.550483 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.026400    0.000090    0.550573 v _296_/D (sg13g2_dfrbpq_1)
                                              0.550573   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022801    0.000675    0.122721 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.322721   clock uncertainty
                                  0.000000    0.322721   clock reconvergence pessimism
                                 -0.035828    0.286893   library hold time
                                              0.286893   data required time
---------------------------------------------------------------------------------------------
                                              0.286893   data required time
                                             -0.550573   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263680   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013451    0.049581    0.186444    0.308988 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.049586    0.000501    0.309489 v fanout63/A (sg13g2_buf_8)
     6    0.033740    0.028329    0.088780    0.398269 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.028519    0.002413    0.400682 v _206_/A (sg13g2_xnor2_1)
     2    0.010454    0.071918    0.092544    0.493226 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.071945    0.000384    0.493611 v _208_/A (sg13g2_xor2_1)
     1    0.002528    0.026514    0.070954    0.564565 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026514    0.000093    0.564657 v _298_/D (sg13g2_dfrbpq_1)
                                              0.564657   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.322544   clock uncertainty
                                  0.000000    0.322544   clock reconvergence pessimism
                                 -0.035865    0.286679   library hold time
                                              0.286679   data required time
---------------------------------------------------------------------------------------------
                                              0.286679   data required time
                                             -0.564657   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277978   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023512    0.001092    0.123670 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.007943    0.042239    0.178739    0.302409 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.042244    0.000449    0.302859 ^ _127_/A (sg13g2_inv_1)
     1    0.006976    0.031141    0.041641    0.344499 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.031157    0.000570    0.345069 v output3/A (sg13g2_buf_2)
     1    0.052048    0.088801    0.132713    0.477782 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.088950    0.002635    0.480417 v signB (out)
                                              0.480417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.480417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280417   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000479    0.122525 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008905    0.036151    0.175463    0.297988 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036152    0.000251    0.298239 v fanout68/A (sg13g2_buf_2)
     6    0.027826    0.055340    0.103560    0.401799 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.055472    0.002033    0.403832 v _202_/A (sg13g2_xor2_1)
     2    0.010629    0.048560    0.100170    0.504002 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.048562    0.000384    0.504387 v _204_/A (sg13g2_xor2_1)
     1    0.002706    0.026823    0.062852    0.567239 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.026823    0.000099    0.567338 v _297_/D (sg13g2_dfrbpq_1)
                                              0.567338   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000479    0.122525 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.322525   clock uncertainty
                                  0.000000    0.322525   clock reconvergence pessimism
                                 -0.035963    0.286563   library hold time
                                              0.286563   data required time
---------------------------------------------------------------------------------------------
                                              0.286563   data required time
                                             -0.567338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280775   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013451    0.049581    0.186444    0.308988 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.049586    0.000501    0.309489 v fanout63/A (sg13g2_buf_8)
     6    0.033740    0.028329    0.088780    0.398269 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.028500    0.002308    0.400577 v _205_/A (sg13g2_nand2_1)
     1    0.005774    0.033961    0.039487    0.440064 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.033982    0.000412    0.440476 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.007074    0.053546    0.061205    0.501680 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.053549    0.000304    0.501984 v _211_/A (sg13g2_xnor2_1)
     1    0.002534    0.030538    0.068066    0.570050 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.030538    0.000094    0.570144 v _299_/D (sg13g2_dfrbpq_1)
                                              0.570144   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.322546   clock uncertainty
                                  0.000000    0.322546   clock reconvergence pessimism
                                 -0.037140    0.285407   library hold time
                                              0.285407   data required time
---------------------------------------------------------------------------------------------
                                              0.285407   data required time
                                             -0.570144   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284737   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013679    0.050267    0.186974    0.309521 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050273    0.000564    0.310085 v fanout59/A (sg13g2_buf_8)
     8    0.034969    0.028706    0.088987    0.399072 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029424    0.003877    0.402949 v _182_/B (sg13g2_nand2_1)
     1    0.004781    0.033798    0.041115    0.444064 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.033799    0.000357    0.444421 ^ _217_/A (sg13g2_nor3_1)
     1    0.004873    0.030935    0.043165    0.487586 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.030935    0.000198    0.487784 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003192    0.044376    0.078647    0.566431 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.044376    0.000127    0.566558 ^ _219_/A (sg13g2_inv_1)
     1    0.002366    0.018807    0.030097    0.596655 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018807    0.000167    0.596822 v _301_/D (sg13g2_dfrbpq_1)
                                              0.596822   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    0.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.323084   clock uncertainty
                                  0.000000    0.323084   clock reconvergence pessimism
                                 -0.033276    0.289807   library hold time
                                              0.289807   data required time
---------------------------------------------------------------------------------------------
                                              0.289807   data required time
                                             -0.596822   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307015   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023513    0.001123    0.123701 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009108    0.036749    0.176285    0.299986 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036752    0.000379    0.300366 v fanout72/A (sg13g2_buf_8)
     8    0.040685    0.030126    0.084777    0.385143 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030582    0.002402    0.387545 v fanout71/A (sg13g2_buf_8)
     8    0.035877    0.028397    0.080363    0.467908 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028444    0.000947    0.468854 v _195_/A (sg13g2_xor2_1)
     2    0.010829    0.048906    0.089671    0.558525 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.048914    0.000621    0.559146 v _196_/B (sg13g2_xor2_1)
     1    0.004568    0.031991    0.066306    0.625452 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.031991    0.000314    0.625766 v _295_/D (sg13g2_dfrbpq_1)
                                              0.625766   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023513    0.001123    0.123701 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.323701   clock uncertainty
                                  0.000000    0.323701   clock reconvergence pessimism
                                 -0.037452    0.286250   library hold time
                                              0.286250   data required time
---------------------------------------------------------------------------------------------
                                              0.286250   data required time
                                             -0.625766   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339516   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032307    0.003552    0.413701 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004080    0.040305    0.051765    0.465466 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.040306    0.000298    0.465764 v output15/A (sg13g2_buf_2)
     1    0.052678    0.089320    0.138427    0.604191 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089404    0.001810    0.606001 v sine_out[1] (out)
                                              0.606001   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.606001   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406001   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000591    0.319161 ^ fanout58/A (sg13g2_buf_2)
     7    0.027204    0.065576    0.118516    0.437677 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.065584    0.000767    0.438444 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004417    0.029483    0.044724    0.483168 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.029484    0.000310    0.483477 v output16/A (sg13g2_buf_2)
     1    0.052964    0.090297    0.132035    0.615512 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.090554    0.003951    0.619463 v sine_out[20] (out)
                                              0.619463   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.619463   data arrival time
---------------------------------------------------------------------------------------------
                                              0.419463   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000591    0.319161 ^ fanout58/A (sg13g2_buf_2)
     7    0.027204    0.065576    0.118516    0.437677 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.065584    0.000761    0.438438 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.005386    0.032040    0.047578    0.486016 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.032045    0.000382    0.486398 v output11/A (sg13g2_buf_2)
     1    0.052085    0.088373    0.133908    0.620306 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088407    0.001626    0.621932 v sine_out[16] (out)
                                              0.621932   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.621932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.421932   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000591    0.319161 ^ fanout58/A (sg13g2_buf_2)
     7    0.027204    0.065576    0.118516    0.437677 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.065603    0.001260    0.438937 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.005099    0.034643    0.051313    0.490251 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.034644    0.000369    0.490619 v output12/A (sg13g2_buf_2)
     1    0.052533    0.089063    0.135572    0.626191 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.089143    0.001762    0.627952 v sine_out[17] (out)
                                              0.627952   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.627952   data arrival time
---------------------------------------------------------------------------------------------
                                              0.427952   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000591    0.319161 ^ fanout58/A (sg13g2_buf_2)
     7    0.027204    0.065576    0.118516    0.437677 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.065602    0.001231    0.438908 ^ _167_/A (sg13g2_nor2_1)
     1    0.005693    0.031395    0.054205    0.493113 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.031402    0.000432    0.493544 v output19/A (sg13g2_buf_2)
     1    0.052784    0.090037    0.132792    0.626337 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.090288    0.003894    0.630231 v sine_out[23] (out)
                                              0.630231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.630231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.430231   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000591    0.319161 ^ fanout58/A (sg13g2_buf_2)
     7    0.027204    0.065576    0.118516    0.437677 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.065594    0.001063    0.438740 ^ _160_/A (sg13g2_nor2_1)
     1    0.006347    0.031994    0.056078    0.494818 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.032016    0.000411    0.495229 v output14/A (sg13g2_buf_2)
     1    0.052118    0.088423    0.133926    0.629155 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088457    0.001635    0.630790 v sine_out[19] (out)
                                              0.630790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.630790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.430790   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000591    0.319161 ^ fanout58/A (sg13g2_buf_2)
     7    0.027204    0.065576    0.118516    0.437677 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.065588    0.000911    0.438588 ^ _281_/A (sg13g2_nor2_1)
     1    0.006909    0.033273    0.057473    0.496061 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.033311    0.000889    0.496950 v output35/A (sg13g2_buf_2)
     1    0.052290    0.088690    0.134708    0.631657 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088766    0.001687    0.633345 v sine_out[8] (out)
                                              0.633345   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.633345   data arrival time
---------------------------------------------------------------------------------------------
                                              0.433345   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000479    0.122525 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.009080    0.046518    0.181700    0.304225 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046518    0.000257    0.304482 ^ fanout68/A (sg13g2_buf_2)
     6    0.028164    0.067492    0.109619    0.414101 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.067716    0.003144    0.417245 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004965    0.046292    0.080907    0.498152 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.046295    0.000355    0.498506 v output29/A (sg13g2_buf_2)
     1    0.053363    0.090390    0.141937    0.640444 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.090486    0.002021    0.642465 v sine_out[32] (out)
                                              0.642465   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.642465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442465   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013825    0.064743    0.195385    0.317929 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.064746    0.000516    0.318446 ^ fanout63/A (sg13g2_buf_8)
     6    0.034263    0.031372    0.090719    0.409164 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031402    0.001136    0.410300 ^ fanout62/A (sg13g2_buf_8)
     8    0.031336    0.028629    0.073430    0.483730 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028727    0.001759    0.485489 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.003651    0.021309    0.054620    0.540109 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.021310    0.000261    0.540369 v output13/A (sg13g2_buf_2)
     1    0.052131    0.088367    0.128776    0.669145 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088441    0.001640    0.670785 v sine_out[18] (out)
                                              0.670785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.670785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470785   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032362    0.003738    0.413886 ^ _130_/B (sg13g2_nor2_1)
     2    0.010836    0.041936    0.049821    0.463707 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041959    0.000806    0.464513 v _284_/A (sg13g2_and2_1)
     1    0.004365    0.024430    0.074788    0.539301 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.024431    0.000318    0.539619 v output7/A (sg13g2_buf_2)
     1    0.052152    0.088421    0.130301    0.669919 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.088494    0.001645    0.671564 v sine_out[12] (out)
                                              0.671564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.671564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.471564   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013825    0.064743    0.195385    0.317929 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.064746    0.000516    0.318446 ^ fanout63/A (sg13g2_buf_8)
     6    0.034263    0.031372    0.090719    0.409164 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031458    0.001700    0.410864 ^ _135_/A (sg13g2_nor2_1)
     1    0.003233    0.023174    0.034914    0.445778 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.023174    0.000130    0.445908 v _174_/A (sg13g2_nand2_1)
     1    0.004801    0.029262    0.034914    0.480823 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.029274    0.000363    0.481185 ^ _175_/B (sg13g2_nand2_1)
     1    0.004813    0.038769    0.054452    0.535638 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.038771    0.000318    0.535956 v output22/A (sg13g2_buf_2)
     1    0.052850    0.090189    0.136412    0.672368 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.090442    0.003912    0.676279 v sine_out[26] (out)
                                              0.676279   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.676279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.476279   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023513    0.001123    0.123701 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009394    0.047706    0.182942    0.306643 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047708    0.000392    0.307035 ^ fanout72/A (sg13g2_buf_8)
     8    0.042042    0.033901    0.085133    0.392168 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.034412    0.002479    0.394647 ^ fanout71/A (sg13g2_buf_8)
     8    0.037258    0.031329    0.076987    0.471634 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031640    0.002388    0.474022 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004844    0.048077    0.067278    0.541300 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.048078    0.000341    0.541641 v output28/A (sg13g2_buf_2)
     1    0.053250    0.090232    0.142691    0.684332 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.090326    0.001988    0.686320 v sine_out[31] (out)
                                              0.686320   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.686320   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486320   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013825    0.064743    0.195385    0.317929 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.064746    0.000516    0.318446 ^ fanout63/A (sg13g2_buf_8)
     6    0.034263    0.031372    0.090719    0.409164 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031402    0.001136    0.410300 ^ fanout62/A (sg13g2_buf_8)
     8    0.031336    0.028629    0.073430    0.483730 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028706    0.001584    0.485314 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.004426    0.039308    0.064432    0.549745 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.039311    0.000317    0.550062 v output23/A (sg13g2_buf_2)
     1    0.052927    0.090314    0.136703    0.686765 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090573    0.003965    0.690730 v sine_out[27] (out)
                                              0.690730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.690730   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490730   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013825    0.064743    0.195385    0.317929 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.064746    0.000516    0.318446 ^ fanout63/A (sg13g2_buf_8)
     6    0.034263    0.031372    0.090719    0.409164 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031485    0.001913    0.411077 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003672    0.021144    0.031943    0.443020 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021144    0.000145    0.443165 v _179_/B (sg13g2_nand2_1)
     2    0.009270    0.049216    0.050766    0.493931 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.049230    0.000651    0.494582 ^ _180_/B (sg13g2_nand2_1)
     1    0.004247    0.037712    0.058867    0.553448 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037712    0.000169    0.553617 v output24/A (sg13g2_buf_2)
     1    0.052697    0.089330    0.137196    0.690812 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.089414    0.001814    0.692627 v sine_out[28] (out)
                                              0.692627   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.692627   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492627   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032044    0.002548    0.412697 ^ _255_/A (sg13g2_nor4_1)
     1    0.003634    0.032898    0.042096    0.454793 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032898    0.000142    0.454935 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006021    0.074236    0.074307    0.529241 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.074273    0.000781    0.530022 ^ output4/A (sg13g2_buf_2)
     1    0.054206    0.117243    0.161276    0.691298 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.117480    0.004314    0.695613 ^ sine_out[0] (out)
                                              0.695613   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.695613   data arrival time
---------------------------------------------------------------------------------------------
                                              0.495613   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032267    0.003417    0.413565 ^ _143_/A (sg13g2_nor2_1)
     2    0.009293    0.040045    0.049935    0.463500 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.040056    0.000534    0.464035 v _147_/A (sg13g2_nand2_1)
     2    0.010969    0.055976    0.058929    0.522964 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.056039    0.001511    0.524475 ^ _275_/B (sg13g2_nor2_1)
     1    0.004290    0.025798    0.041445    0.565919 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.025798    0.000168    0.566087 v output30/A (sg13g2_buf_2)
     1    0.052778    0.089369    0.131526    0.697613 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.089455    0.001839    0.699453 v sine_out[3] (out)
                                              0.699453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.699453   data arrival time
---------------------------------------------------------------------------------------------
                                              0.499453   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032362    0.003738    0.413886 ^ _130_/B (sg13g2_nor2_1)
     2    0.010836    0.041936    0.049821    0.463707 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041962    0.000845    0.464552 v _136_/B (sg13g2_nand2b_2)
     4    0.018084    0.048661    0.052568    0.517120 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.048703    0.001146    0.518267 ^ _279_/A (sg13g2_nor2_1)
     1    0.004474    0.029786    0.044357    0.562624 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.029788    0.000478    0.563102 v output34/A (sg13g2_buf_2)
     1    0.053477    0.091077    0.132658    0.695760 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.091353    0.004112    0.699873 v sine_out[7] (out)
                                              0.699873   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.699873   data arrival time
---------------------------------------------------------------------------------------------
                                              0.499873   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013451    0.049581    0.186444    0.308988 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.049586    0.000501    0.309489 v fanout63/A (sg13g2_buf_8)
     6    0.033740    0.028329    0.088780    0.398269 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.028407    0.001670    0.399939 v _150_/A (sg13g2_and2_1)
     3    0.011503    0.044611    0.086644    0.486583 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.044616    0.000501    0.487084 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003403    0.036187    0.069830    0.556914 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.036187    0.000134    0.557048 ^ output18/A (sg13g2_buf_2)
     1    0.052152    0.112529    0.141333    0.698381 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.112565    0.001646    0.700026 ^ sine_out[22] (out)
                                              0.700026   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.700026   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500026   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032362    0.003738    0.413886 ^ _130_/B (sg13g2_nor2_1)
     2    0.010836    0.041936    0.049821    0.463707 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041962    0.000845    0.464552 v _136_/B (sg13g2_nand2b_2)
     4    0.018084    0.048661    0.052568    0.517120 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.048702    0.001129    0.518249 ^ _277_/A (sg13g2_nor2_1)
     1    0.005618    0.032788    0.047407    0.565656 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.032790    0.000388    0.566044 v output32/A (sg13g2_buf_2)
     1    0.052608    0.089776    0.133341    0.699385 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.090016    0.003809    0.703194 v sine_out[5] (out)
                                              0.703194   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.703194   data arrival time
---------------------------------------------------------------------------------------------
                                              0.503194   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032362    0.003738    0.413886 ^ _130_/B (sg13g2_nor2_1)
     2    0.010836    0.041936    0.049821    0.463707 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041962    0.000845    0.464552 v _136_/B (sg13g2_nand2b_2)
     4    0.018084    0.048661    0.052568    0.517120 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.048702    0.001123    0.518244 ^ _276_/A (sg13g2_nor2_1)
     1    0.005518    0.032527    0.047143    0.565387 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.032528    0.000387    0.565773 v output31/A (sg13g2_buf_2)
     1    0.053008    0.090380    0.133584    0.699358 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.090636    0.003936    0.703294 v sine_out[4] (out)
                                              0.703294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.703294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.503294   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013451    0.049581    0.186444    0.308988 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.049586    0.000501    0.309489 v fanout63/A (sg13g2_buf_8)
     6    0.033740    0.028329    0.088780    0.398269 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.028407    0.001670    0.399939 v _150_/A (sg13g2_and2_1)
     3    0.011503    0.044611    0.086644    0.486583 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.044612    0.000337    0.486921 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004087    0.039953    0.073859    0.560780 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.039954    0.000302    0.561082 ^ output17/A (sg13g2_buf_2)
     1    0.052098    0.112397    0.143125    0.704207 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.112469    0.001631    0.705838 ^ sine_out[21] (out)
                                              0.705838   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.705838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505838   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032362    0.003738    0.413886 ^ _130_/B (sg13g2_nor2_1)
     2    0.010836    0.041936    0.049821    0.463707 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041962    0.000845    0.464552 v _136_/B (sg13g2_nand2b_2)
     4    0.018084    0.048661    0.052568    0.517120 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.048697    0.001058    0.518179 ^ _278_/A (sg13g2_nor2_1)
     1    0.006784    0.035918    0.050462    0.568640 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.035925    0.000462    0.569103 v output33/A (sg13g2_buf_2)
     1    0.052785    0.090066    0.135022    0.704125 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.090312    0.003861    0.707986 v sine_out[6] (out)
                                              0.707986   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.707986   data arrival time
---------------------------------------------------------------------------------------------
                                              0.507986   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000479    0.122525 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.009080    0.046518    0.181700    0.304225 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046523    0.000489    0.304714 ^ fanout66/A (sg13g2_buf_2)
     6    0.031295    0.073724    0.113978    0.418692 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.074060    0.004036    0.422728 ^ fanout64/A (sg13g2_buf_8)
     8    0.038817    0.033746    0.097079    0.519808 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.033776    0.001302    0.521109 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003387    0.034970    0.055494    0.576603 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.034970    0.000130    0.576733 v output5/A (sg13g2_buf_2)
     1    0.052199    0.088564    0.135422    0.712155 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088600    0.001661    0.713816 v sine_out[10] (out)
                                              0.713816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.713816   data arrival time
---------------------------------------------------------------------------------------------
                                              0.513816   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032267    0.003417    0.413565 ^ _143_/A (sg13g2_nor2_1)
     2    0.009293    0.040045    0.049935    0.463500 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.040048    0.000282    0.463782 v _144_/B (sg13g2_nand2_1)
     2    0.008714    0.047550    0.057008    0.520790 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047557    0.000453    0.521244 ^ _212_/B (sg13g2_nor2_1)
     2    0.010224    0.042411    0.054642    0.575885 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.042415    0.000292    0.576177 v output26/A (sg13g2_buf_2)
     1    0.052268    0.088720    0.139077    0.715254 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.088756    0.001680    0.716934 v sine_out[2] (out)
                                              0.716934   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.716934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516934   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032267    0.003417    0.413565 ^ _143_/A (sg13g2_nor2_1)
     2    0.009293    0.040045    0.049935    0.463500 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.040048    0.000282    0.463782 v _144_/B (sg13g2_nand2_1)
     2    0.008714    0.047550    0.057008    0.520790 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047553    0.000283    0.521073 ^ _145_/B (sg13g2_nand2_1)
     1    0.005069    0.042057    0.061799    0.582872 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.042060    0.000376    0.583248 v output9/A (sg13g2_buf_2)
     1    0.052983    0.090411    0.138160    0.721408 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.090665    0.003928    0.725336 v sine_out[14] (out)
                                              0.725336   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.725336   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525336   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000962    0.123541 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001824    0.020108    0.161064    0.284604 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020108    0.000070    0.284674 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010126    0.060204    0.377335    0.662009 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.060204    0.000450    0.662459 ^ fanout77/A (sg13g2_buf_8)
     7    0.044577    0.035742    0.092018    0.754478 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.036092    0.002612    0.757089 ^ _128_/A (sg13g2_inv_2)
     5    0.024161    0.045336    0.050896    0.807985 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045349    0.000654    0.808639 v _293_/D (sg13g2_dfrbpq_1)
                                              0.808639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000962    0.123541 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.323541   clock uncertainty
                                  0.000000    0.323541   clock reconvergence pessimism
                                 -0.041686    0.281854   library hold time
                                              0.281854   data required time
---------------------------------------------------------------------------------------------
                                              0.281854   data required time
                                             -0.808639   data arrival time
---------------------------------------------------------------------------------------------
                                              0.526785   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000962    0.123541 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001824    0.020108    0.161064    0.284604 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020108    0.000070    0.284674 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010126    0.060204    0.377335    0.662009 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.060204    0.000450    0.662459 ^ fanout77/A (sg13g2_buf_8)
     7    0.044577    0.035742    0.092018    0.754478 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.036064    0.002484    0.756962 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002598    0.031412    0.061767    0.818728 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.031412    0.000167    0.818895 v _294_/D (sg13g2_dfrbpq_1)
                                              0.818895   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.323514   clock uncertainty
                                  0.000000    0.323514   clock reconvergence pessimism
                                 -0.037269    0.286245   library hold time
                                              0.286245   data required time
---------------------------------------------------------------------------------------------
                                              0.286245   data required time
                                             -0.818895   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532651   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032358    0.003724    0.413872 ^ _131_/B (sg13g2_or2_1)
     6    0.025879    0.110817    0.130095    0.543967 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.110840    0.001327    0.545293 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003314    0.034786    0.053527    0.598821 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.034786    0.000130    0.598950 v output36/A (sg13g2_buf_2)
     1    0.052781    0.090057    0.134433    0.733383 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.090306    0.003886    0.737269 v sine_out[9] (out)
                                              0.737269   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.737269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537269   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032358    0.003724    0.413872 ^ _131_/B (sg13g2_or2_1)
     6    0.025879    0.110817    0.130095    0.543967 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.110839    0.001282    0.545249 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003853    0.036159    0.055436    0.600685 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.036159    0.000270    0.600955 v output8/A (sg13g2_buf_2)
     1    0.052111    0.088440    0.135915    0.736870 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088475    0.001634    0.738504 v sine_out[13] (out)
                                              0.738504   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.738504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.538504   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032358    0.003724    0.413872 ^ _131_/B (sg13g2_or2_1)
     6    0.025879    0.110817    0.130095    0.543967 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.110838    0.001265    0.545232 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003897    0.036273    0.055592    0.600824 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.036273    0.000280    0.601104 v output6/A (sg13g2_buf_2)
     1    0.052813    0.090116    0.135168    0.736273 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.090368    0.003904    0.740176 v sine_out[11] (out)
                                              0.740176   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.740176   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540176   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032267    0.003417    0.413565 ^ _143_/A (sg13g2_nor2_1)
     2    0.009293    0.040045    0.049935    0.463500 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.040056    0.000534    0.464035 v _147_/A (sg13g2_nand2_1)
     2    0.010969    0.055976    0.058929    0.522964 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.056039    0.001514    0.524478 ^ _149_/B (sg13g2_nand2_1)
     1    0.007092    0.053555    0.073440    0.597918 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.053577    0.000869    0.598787 v output10/A (sg13g2_buf_2)
     1    0.052119    0.088574    0.144320    0.743107 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088608    0.001636    0.744743 v sine_out[15] (out)
                                              0.744743   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.744743   data arrival time
---------------------------------------------------------------------------------------------
                                              0.544743   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023513    0.001123    0.123701 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009394    0.047706    0.182942    0.306643 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047708    0.000392    0.307035 ^ fanout72/A (sg13g2_buf_8)
     8    0.042042    0.033901    0.085133    0.392168 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.034412    0.002479    0.394647 ^ fanout71/A (sg13g2_buf_8)
     8    0.037258    0.031329    0.076987    0.471634 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031671    0.002541    0.474176 ^ _140_/B (sg13g2_nor2_2)
     5    0.020919    0.041362    0.049919    0.524095 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.041382    0.000496    0.524590 v _169_/A (sg13g2_nand2_1)
     1    0.005107    0.034035    0.041642    0.566232 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.034042    0.000371    0.566603 ^ _170_/B (sg13g2_nand2_1)
     1    0.005007    0.040294    0.056909    0.623512 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.040296    0.000332    0.623844 v output20/A (sg13g2_buf_2)
     1    0.052274    0.088714    0.138059    0.761903 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.088751    0.001683    0.763586 v sine_out[24] (out)
                                              0.763586   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.763586   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563586   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013825    0.064743    0.195385    0.317929 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.064746    0.000516    0.318446 ^ fanout63/A (sg13g2_buf_8)
     6    0.034263    0.031372    0.090719    0.409164 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031402    0.001136    0.410300 ^ fanout62/A (sg13g2_buf_8)
     8    0.031336    0.028629    0.073430    0.483730 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028724    0.001739    0.485469 ^ _168_/A (sg13g2_nor2_1)
     2    0.007680    0.034758    0.044496    0.529965 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.034782    0.000462    0.530426 v _171_/B (sg13g2_nand2_1)
     1    0.004518    0.033904    0.042353    0.572779 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.033904    0.000183    0.572962 ^ _172_/B (sg13g2_nand2_1)
     1    0.005223    0.041405    0.057771    0.630733 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.041407    0.000353    0.631086 v output21/A (sg13g2_buf_2)
     1    0.052782    0.090104    0.137625    0.768711 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.090354    0.003887    0.772598 v sine_out[25] (out)
                                              0.772598   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.772598   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572598   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013451    0.049581    0.186444    0.308988 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.049586    0.000501    0.309489 v fanout63/A (sg13g2_buf_8)
     6    0.033740    0.028329    0.088780    0.398269 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.028353    0.001115    0.399384 v fanout62/A (sg13g2_buf_8)
     8    0.031223    0.026818    0.077838    0.477222 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026827    0.000843    0.478065 v _181_/A (sg13g2_and2_1)
     4    0.015823    0.057728    0.096395    0.574459 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.057741    0.000827    0.575286 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004451    0.047566    0.056397    0.631683 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.047566    0.000301    0.631984 ^ output25/A (sg13g2_buf_2)
     1    0.053155    0.115193    0.146765    0.778749 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.115399    0.003984    0.782733 ^ sine_out[29] (out)
                                              0.782733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.782733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.582733   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013451    0.049581    0.186444    0.308988 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.049586    0.000501    0.309489 v fanout63/A (sg13g2_buf_8)
     6    0.033740    0.028329    0.088780    0.398269 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.028353    0.001115    0.399384 v fanout62/A (sg13g2_buf_8)
     8    0.031223    0.026818    0.077838    0.477222 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026827    0.000843    0.478065 v _181_/A (sg13g2_and2_1)
     4    0.015823    0.057728    0.096395    0.574459 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.057745    0.000945    0.575404 v _186_/B1 (sg13g2_a21oi_1)
     1    0.005957    0.055660    0.063475    0.638879 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.055663    0.000439    0.639318 ^ output27/A (sg13g2_buf_2)
     1    0.054035    0.117009    0.151828    0.791146 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.117242    0.004265    0.795412 ^ sine_out[30] (out)
                                              0.795412   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.795412   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595412   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023512    0.001092    0.123670 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.007914    0.033230    0.173395    0.297065 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.033234    0.000380    0.297445 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.005031    0.042159    0.380975    0.678420 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.042159    0.000369    0.678789 v output2/A (sg13g2_buf_2)
     1    0.051429    0.087930    0.137452    0.816241 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.088063    0.002439    0.818680 v sign (out)
                                              0.818680   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.818680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618680   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000581    0.319151 ^ fanout59/A (sg13g2_buf_8)
     8    0.035361    0.031716    0.090997    0.410148 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.032267    0.003417    0.413565 ^ _143_/A (sg13g2_nor2_1)
     2    0.009293    0.040045    0.049935    0.463500 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.040048    0.000282    0.463782 v _144_/B (sg13g2_nand2_1)
     2    0.008714    0.047550    0.057008    0.520790 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047557    0.000453    0.521244 ^ _212_/B (sg13g2_nor2_1)
     2    0.010224    0.042411    0.054642    0.575885 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.042430    0.000704    0.576589 v _213_/C (sg13g2_nand3_1)
     2    0.011021    0.057332    0.071179    0.647769 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.057337    0.000413    0.648181 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003348    0.035508    0.065035    0.713216 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.035508    0.000204    0.713420 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001990    0.034177    0.371726    1.085146 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.034177    0.000075    1.085220 v _300_/D (sg13g2_dfrbpq_1)
                                              1.085220   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023512    0.001092    0.123670 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.323670   clock uncertainty
                                  0.000000    0.323670   clock reconvergence pessimism
                                 -0.038145    0.285526   library hold time
                                              0.285526   data required time
---------------------------------------------------------------------------------------------
                                              0.285526   data required time
                                             -1.085220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799694   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207773    0.000489    1.114069 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008264    0.085655    0.136728    1.250798 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085655    0.000253    1.251051 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004381    0.082451    0.115435    1.366485 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.082451    0.000316    1.366801 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003995    0.053363    0.077388    1.444189 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053364    0.000160    1.444348 v _273_/A (sg13g2_nor2_1)
     1    0.003849    0.057533    0.069519    1.513867 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.057534    0.000153    1.514020 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004080    0.055718    0.065695    1.579715 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.055719    0.000298    1.580013 v output15/A (sg13g2_buf_2)
     1    0.052678    0.089428    0.145858    1.725871 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089470    0.001810    1.727681 v sine_out[1] (out)
                                              1.727681   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.727681   data arrival time
---------------------------------------------------------------------------------------------
                                              2.072319   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207773    0.000489    1.114069 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008264    0.085655    0.136728    1.250798 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085655    0.000266    1.251064 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003404    0.078291    0.101259    1.352323 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.078291    0.000129    1.352452 ^ _239_/B (sg13g2_and3_1)
     1    0.003343    0.033568    0.130497    1.482950 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033568    0.000134    1.483084 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005933    0.077136    0.075168    1.558252 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.077138    0.000765    1.559017 v output4/A (sg13g2_buf_2)
     1    0.054206    0.092465    0.156223    1.715240 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.092806    0.004307    1.719547 v sine_out[0] (out)
                                              1.719547   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.719547   data arrival time
---------------------------------------------------------------------------------------------
                                              2.080453   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207780    0.001145    1.114725 ^ _185_/B (sg13g2_nor2_2)
     5    0.017408    0.073104    0.101932    1.216657 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.073106    0.000432    1.217089 v _189_/A2 (sg13g2_o21ai_1)
     1    0.005053    0.090641    0.108288    1.325377 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.090641    0.000363    1.325740 ^ output29/A (sg13g2_buf_2)
     1    0.053363    0.115071    0.169669    1.495409 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.115164    0.002022    1.497431 ^ sine_out[32] (out)
                                              1.497431   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.497431   data arrival time
---------------------------------------------------------------------------------------------
                                              2.302568   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207780    0.001145    1.114725 ^ _185_/B (sg13g2_nor2_2)
     5    0.017408    0.073104    0.101932    1.216657 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.073106    0.000438    1.217095 v _186_/A2 (sg13g2_a21oi_1)
     1    0.005957    0.079089    0.104368    1.321463 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.079089    0.000439    1.321902 ^ output27/A (sg13g2_buf_2)
     1    0.054035    0.116916    0.163440    1.485343 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.117149    0.004265    1.489608 ^ sine_out[30] (out)
                                              1.489608   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.489608   data arrival time
---------------------------------------------------------------------------------------------
                                              2.310392   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207780    0.001127    1.114707 ^ _147_/B (sg13g2_nand2_1)
     2    0.010586    0.091862    0.132553    1.247260 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.091926    0.001446    1.248706 v _275_/B (sg13g2_nor2_1)
     1    0.004378    0.066205    0.078629    1.327334 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.066205    0.000172    1.327507 ^ output30/A (sg13g2_buf_2)
     1    0.052778    0.113832    0.156903    1.484410 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.113915    0.001840    1.486250 ^ sine_out[3] (out)
                                              1.486250   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.486250   data arrival time
---------------------------------------------------------------------------------------------
                                              2.313750   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207780    0.001127    1.114707 ^ _147_/B (sg13g2_nand2_1)
     2    0.010586    0.091862    0.132553    1.247260 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.091926    0.001447    1.248707 v _149_/B (sg13g2_nand2_1)
     1    0.007179    0.053881    0.072528    1.321235 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.053922    0.000886    1.322121 ^ output10/A (sg13g2_buf_2)
     1    0.052119    0.112485    0.150050    1.472171 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112558    0.001636    1.473807 ^ sine_out[15] (out)
                                              1.473807   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.473807   data arrival time
---------------------------------------------------------------------------------------------
                                              2.326193   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207780    0.001145    1.114725 ^ _185_/B (sg13g2_nor2_2)
     5    0.017408    0.073104    0.101932    1.216657 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.073106    0.000427    1.217084 v _278_/B (sg13g2_nor2_1)
     1    0.006872    0.080602    0.088245    1.305329 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.080633    0.000472    1.305800 ^ output33/A (sg13g2_buf_2)
     1    0.052785    0.114414    0.162687    1.468487 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.114610    0.003867    1.472354 ^ sine_out[6] (out)
                                              1.472354   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.472354   data arrival time
---------------------------------------------------------------------------------------------
                                              2.327646   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027834    0.002213    0.922535 v _141_/A (sg13g2_or2_1)
     3    0.011821    0.052603    0.127168    1.049702 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.052603    0.000313    1.050015 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008656    0.119739    0.125964    1.175979 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.119740    0.000541    1.176520 ^ _174_/B (sg13g2_nand2_1)
     1    0.004565    0.047836    0.081422    1.257942 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.047839    0.000342    1.258284 v _175_/B (sg13g2_nand2_1)
     1    0.004900    0.037831    0.048291    1.306575 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.037831    0.000326    1.306901 ^ output22/A (sg13g2_buf_2)
     1    0.052850    0.114547    0.141545    1.448446 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114747    0.003917    1.452363 ^ sine_out[26] (out)
                                              1.452363   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.452363   data arrival time
---------------------------------------------------------------------------------------------
                                              2.347637   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027650    0.001751    0.826356 ^ fanout73/A (sg13g2_buf_8)
     8    0.034591    0.029796    0.072540    0.898896 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030107    0.002344    0.901240 ^ _137_/B (sg13g2_nand3_1)
     5    0.019581    0.179486    0.169837    1.071077 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179492    0.000920    1.071997 v _138_/B (sg13g2_nor2_1)
     2    0.009181    0.114075    0.132163    1.204160 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.114076    0.000293    1.204453 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003853    0.052173    0.090247    1.294700 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.052174    0.000270    1.294971 v output8/A (sg13g2_buf_2)
     1    0.052111    0.088552    0.143635    1.438606 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088587    0.001634    1.440240 v sine_out[13] (out)
                                              1.440240   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.440240   data arrival time
---------------------------------------------------------------------------------------------
                                              2.359760   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105113    0.001315    1.028542 ^ _152_/B (sg13g2_nor2_2)
     4    0.016479    0.050698    0.073753    1.102296 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.050719    0.000958    1.103254 v _155_/B1 (sg13g2_a221oi_1)
     1    0.005186    0.131943    0.144080    1.247334 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.131943    0.000377    1.247711 ^ output12/A (sg13g2_buf_2)
     1    0.052533    0.113850    0.183371    1.431082 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.113880    0.001763    1.432844 ^ sine_out[17] (out)
                                              1.432844   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.432844   data arrival time
---------------------------------------------------------------------------------------------
                                              2.367155   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207780    0.001108    1.114689 ^ _171_/A (sg13g2_nand2_1)
     1    0.004282    0.066694    0.090607    1.205296 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.066694    0.000172    1.205468 v _172_/B (sg13g2_nand2_1)
     1    0.005311    0.042902    0.056608    1.262075 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.042903    0.000362    1.262437 ^ output21/A (sg13g2_buf_2)
     1    0.052782    0.114424    0.143972    1.406410 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.114622    0.003892    1.410302 ^ sine_out[25] (out)
                                              1.410302   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.410302   data arrival time
---------------------------------------------------------------------------------------------
                                              2.389698   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105103    0.001017    1.028244 ^ _144_/A (sg13g2_nand2_1)
     2    0.008331    0.070567    0.091840    1.120084 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070568    0.000434    1.120518 v _212_/B (sg13g2_nor2_1)
     2    0.010554    0.108142    0.110406    1.230924 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.108143    0.000301    1.231225 ^ output26/A (sg13g2_buf_2)
     1    0.052268    0.113056    0.175143    1.406368 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.113082    0.001681    1.408048 ^ sine_out[2] (out)
                                              1.408048   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.408048   data arrival time
---------------------------------------------------------------------------------------------
                                              2.391952   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027650    0.001751    0.826356 ^ fanout73/A (sg13g2_buf_8)
     8    0.034591    0.029796    0.072540    0.898896 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030107    0.002344    0.901240 ^ _137_/B (sg13g2_nand3_1)
     5    0.019581    0.179486    0.169837    1.071077 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179492    0.000920    1.071997 v _138_/B (sg13g2_nor2_1)
     2    0.009181    0.114075    0.132163    1.204160 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.114077    0.000415    1.204575 ^ _279_/B (sg13g2_nor2_1)
     1    0.004474    0.038161    0.058289    1.262864 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.038163    0.000479    1.263342 v output34/A (sg13g2_buf_2)
     1    0.053477    0.091136    0.136697    1.400039 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.091412    0.004112    1.404152 v sine_out[7] (out)
                                              1.404152   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.404152   data arrival time
---------------------------------------------------------------------------------------------
                                              2.395848   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027650    0.001751    0.826356 ^ fanout73/A (sg13g2_buf_8)
     8    0.034591    0.029796    0.072540    0.898896 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030107    0.002344    0.901240 ^ _137_/B (sg13g2_nand3_1)
     5    0.019581    0.179486    0.169837    1.071077 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179494    0.000993    1.072070 v _156_/B (sg13g2_nand2b_1)
     2    0.009291    0.078483    0.104870    1.176939 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.078487    0.000654    1.177593 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.003651    0.047043    0.077736    1.255330 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.047043    0.000261    1.255591 v output13/A (sg13g2_buf_2)
     1    0.052131    0.088547    0.141181    1.396772 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088582    0.001640    1.398412 v sine_out[18] (out)
                                              1.398412   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.398412   data arrival time
---------------------------------------------------------------------------------------------
                                              2.401588   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027650    0.001751    0.826356 ^ fanout73/A (sg13g2_buf_8)
     8    0.034591    0.029796    0.072540    0.898896 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030107    0.002344    0.901240 ^ _137_/B (sg13g2_nand3_1)
     5    0.019581    0.179486    0.169837    1.071077 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179494    0.000993    1.072070 v _156_/B (sg13g2_nand2b_1)
     2    0.009291    0.078483    0.104870    1.176939 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.078487    0.000660    1.177599 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004426    0.045659    0.072876    1.250475 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.045659    0.000317    1.250792 v output23/A (sg13g2_buf_2)
     1    0.052927    0.090359    0.139765    1.390556 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090618    0.003965    1.394521 v sine_out[27] (out)
                                              1.394521   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.394521   data arrival time
---------------------------------------------------------------------------------------------
                                              2.405479   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027850    0.002293    0.922615 v _158_/B (sg13g2_nor2_1)
     3    0.014889    0.137164    0.120586    1.043201 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.137170    0.000780    1.043982 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.004391    0.061144    0.099032    1.143014 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.061144    0.000321    1.143335 v _160_/B (sg13g2_nor2_1)
     1    0.006434    0.075426    0.081547    1.224882 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.075454    0.000420    1.225302 ^ output14/A (sg13g2_buf_2)
     1    0.052118    0.112557    0.160682    1.385984 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112630    0.001636    1.387620 ^ sine_out[19] (out)
                                              1.387620   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.387620   data arrival time
---------------------------------------------------------------------------------------------
                                              2.412380   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027643    0.001688    0.826294 ^ _132_/A (sg13g2_nand2_2)
     4    0.017314    0.062349    0.066484    0.892778 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062357    0.000555    0.893334 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019811    0.223840    0.209828    1.103162 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.223851    0.001314    1.104476 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004363    0.078667    0.115484    1.219960 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.078667    0.000293    1.220253 v output25/A (sg13g2_buf_2)
     1    0.053155    0.090889    0.155977    1.376230 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.091188    0.003978    1.380208 v sine_out[29] (out)
                                              1.380208   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.380208   data arrival time
---------------------------------------------------------------------------------------------
                                              2.419791   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027643    0.001688    0.826294 ^ _132_/A (sg13g2_nand2_2)
     4    0.017314    0.062349    0.066484    0.892778 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062357    0.000555    0.893334 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019811    0.223840    0.209828    1.103162 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.223850    0.001284    1.104445 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003999    0.067172    0.116589    1.221035 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.067175    0.000294    1.221329 v output17/A (sg13g2_buf_2)
     1    0.052098    0.088638    0.150854    1.372183 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088672    0.001630    1.373814 v sine_out[21] (out)
                                              1.373814   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.373814   data arrival time
---------------------------------------------------------------------------------------------
                                              2.426186   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027643    0.001688    0.826294 ^ _132_/A (sg13g2_nand2_2)
     4    0.017314    0.062349    0.066484    0.892778 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062357    0.000555    0.893334 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019811    0.223840    0.209828    1.103162 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.223842    0.000629    1.103791 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003387    0.064255    0.113210    1.217000 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.064255    0.000130    1.217130 v output5/A (sg13g2_buf_2)
     1    0.052199    0.088769    0.149540    1.366670 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088804    0.001661    1.368331 v sine_out[10] (out)
                                              1.368331   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.368331   data arrival time
---------------------------------------------------------------------------------------------
                                              2.431669   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027650    0.001751    0.826356 ^ fanout73/A (sg13g2_buf_8)
     8    0.034591    0.029796    0.072540    0.898896 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030107    0.002344    0.901240 ^ _137_/B (sg13g2_nand3_1)
     5    0.019581    0.179486    0.169837    1.071077 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179493    0.000983    1.072060 v _166_/A (sg13g2_nor2_1)
     1    0.003672    0.065676    0.097337    1.169396 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.065676    0.000147    1.169543 ^ _167_/B (sg13g2_nor2_1)
     1    0.005693    0.036168    0.048588    1.218131 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.036169    0.000432    1.218563 v output19/A (sg13g2_buf_2)
     1    0.052784    0.090071    0.135091    1.353654 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.090322    0.003894    1.357548 v sine_out[23] (out)
                                              1.357548   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.357548   data arrival time
---------------------------------------------------------------------------------------------
                                              2.442452   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105113    0.001315    1.028542 ^ _152_/B (sg13g2_nor2_2)
     4    0.016479    0.050698    0.073753    1.102296 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.050701    0.000440    1.102735 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003985    0.069670    0.084262    1.186997 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.069670    0.000288    1.187285 ^ output6/A (sg13g2_buf_2)
     1    0.052813    0.114435    0.157260    1.344545 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.114634    0.003910    1.348455 ^ sine_out[11] (out)
                                              1.348455   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.348455   data arrival time
---------------------------------------------------------------------------------------------
                                              2.451545   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105113    0.001315    1.028542 ^ _152_/B (sg13g2_nor2_2)
     4    0.016479    0.050698    0.073753    1.102296 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.050719    0.000948    1.103243 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003403    0.056644    0.080842    1.184086 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.056644    0.000134    1.184220 ^ output18/A (sg13g2_buf_2)
     1    0.052152    0.112560    0.151435    1.335654 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.112633    0.001646    1.337300 ^ sine_out[22] (out)
                                              1.337300   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.337300   data arrival time
---------------------------------------------------------------------------------------------
                                              2.462700   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105113    0.001315    1.028542 ^ _152_/B (sg13g2_nor2_2)
     4    0.016479    0.050698    0.073753    1.102296 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.050712    0.000794    1.103089 v _277_/B (sg13g2_nor2_1)
     1    0.005705    0.068254    0.073609    1.176698 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.068255    0.000396    1.177095 ^ output32/A (sg13g2_buf_2)
     1    0.052608    0.114018    0.156354    1.333448 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.114209    0.003815    1.337263 ^ sine_out[5] (out)
                                              1.337263   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.337263   data arrival time
---------------------------------------------------------------------------------------------
                                              2.462737   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027643    0.001688    0.826294 ^ _132_/A (sg13g2_nand2_2)
     4    0.017314    0.062349    0.066484    0.892778 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062357    0.000555    0.893334 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019811    0.223840    0.209828    1.103162 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.223847    0.001076    1.104237 ^ _276_/B (sg13g2_nor2_1)
     1    0.005518    0.057791    0.081502    1.185739 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.057801    0.000387    1.186126 v output31/A (sg13g2_buf_2)
     1    0.053008    0.090519    0.145772    1.331898 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.090814    0.003936    1.335834 v sine_out[4] (out)
                                              1.335834   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.335834   data arrival time
---------------------------------------------------------------------------------------------
                                              2.464166   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105103    0.001017    1.028244 ^ _144_/A (sg13g2_nand2_1)
     2    0.008331    0.070567    0.091840    1.120084 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070567    0.000268    1.120352 v _145_/B (sg13g2_nand2_1)
     1    0.005157    0.043939    0.057524    1.177876 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043940    0.000384    1.178261 ^ output9/A (sg13g2_buf_2)
     1    0.052983    0.114832    0.144761    1.323022 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.115033    0.003934    1.326955 ^ sine_out[14] (out)
                                              1.326955   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.326955   data arrival time
---------------------------------------------------------------------------------------------
                                              2.473044   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105092    0.000514    1.027741 ^ _169_/A (sg13g2_nand2_1)
     1    0.004871    0.053332    0.074127    1.101869 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.053333    0.000349    1.102218 v _170_/B (sg13g2_nand2_1)
     1    0.005095    0.039586    0.050936    1.153154 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.039587    0.000340    1.153495 ^ output20/A (sg13g2_buf_2)
     1    0.052274    0.112745    0.143156    1.296651 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.112820    0.001684    1.298335 ^ sine_out[24] (out)
                                              1.298335   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.298335   data arrival time
---------------------------------------------------------------------------------------------
                                              2.501665   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028100    0.001107    0.763748 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003908    0.059339    0.075483    0.839231 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.059340    0.000156    0.839387 ^ _179_/B (sg13g2_nand2_1)
     2    0.008887    0.068134    0.082609    0.921996 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.068143    0.000630    0.922625 v _281_/B (sg13g2_nor2_1)
     1    0.006996    0.080802    0.087165    1.009790 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.080819    0.000906    1.010696 ^ output35/A (sg13g2_buf_2)
     1    0.052290    0.112915    0.163539    1.174235 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.112991    0.001688    1.175923 ^ sine_out[8] (out)
                                              1.175923   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.175923   data arrival time
---------------------------------------------------------------------------------------------
                                              2.624077   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028100    0.001107    0.763748 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003908    0.059339    0.075483    0.839231 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.059340    0.000156    0.839387 ^ _179_/B (sg13g2_nand2_1)
     2    0.008887    0.068134    0.082609    0.921996 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.068143    0.000620    0.922616 v _180_/B (sg13g2_nand2_1)
     1    0.004334    0.039840    0.053938    0.976554 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.039840    0.000173    0.976727 ^ output24/A (sg13g2_buf_2)
     1    0.052697    0.113623    0.143786    1.120513 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.113665    0.001815    1.122328 ^ sine_out[28] (out)
                                              1.122328   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.122328   data arrival time
---------------------------------------------------------------------------------------------
                                              2.677672   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000591    0.319161 ^ fanout58/A (sg13g2_buf_2)
     7    0.027204    0.065576    0.118516    0.437677 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.065602    0.001244    0.438921 ^ fanout57/A (sg13g2_buf_1)
     4    0.024553    0.106068    0.138032    0.576953 ^ fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.106133    0.001425    0.578378 ^ _181_/B (sg13g2_and2_1)
     4    0.016465    0.078230    0.151950    0.730328 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.078240    0.000896    0.731223 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004844    0.051170    0.065044    0.796267 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.051172    0.000341    0.796608 v output28/A (sg13g2_buf_2)
     1    0.053250    0.090253    0.144183    0.940792 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.090305    0.001988    0.942779 v sine_out[31] (out)
                                              0.942779   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.942779   data arrival time
---------------------------------------------------------------------------------------------
                                              2.857221   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013451    0.049581    0.186444    0.308988 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.049587    0.000565    0.309553 v fanout61/A (sg13g2_buf_2)
     5    0.027930    0.055603    0.110378    0.419931 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.055812    0.002644    0.422575 v fanout60/A (sg13g2_buf_8)
     8    0.031315    0.027747    0.091096    0.513672 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027772    0.001445    0.515117 v _131_/A (sg13g2_or2_1)
     6    0.025148    0.090047    0.164234    0.679351 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.090066    0.001286    0.680637 v _280_/B1 (sg13g2_a21oi_1)
     1    0.003402    0.065567    0.084277    0.764914 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.065567    0.000133    0.765047 ^ output36/A (sg13g2_buf_2)
     1    0.052781    0.114358    0.155206    0.920253 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.114556    0.003892    0.924144 ^ sine_out[9] (out)
                                              0.924144   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.924144   data arrival time
---------------------------------------------------------------------------------------------
                                              2.875856   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022801    0.000675    0.122721 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003378    0.020702    0.162093    0.284814 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.020702    0.000131    0.284945 v fanout70/A (sg13g2_buf_2)
     5    0.027223    0.053891    0.095861    0.380806 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.054068    0.002388    0.383194 v fanout69/A (sg13g2_buf_8)
     8    0.035331    0.028981    0.091367    0.474562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.029196    0.002267    0.476829 v _125_/A (sg13g2_inv_2)
     3    0.020072    0.048092    0.048763    0.525592 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048105    0.000666    0.526258 ^ _161_/A (sg13g2_nand2_1)
     3    0.013950    0.092133    0.096731    0.622988 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.092169    0.000828    0.623816 v _162_/A2 (sg13g2_a21oi_1)
     1    0.004505    0.068066    0.102749    0.726565 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.068066    0.000318    0.726883 ^ output16/A (sg13g2_buf_2)
     1    0.052964    0.114732    0.156651    0.883534 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.114936    0.003957    0.887491 ^ sine_out[20] (out)
                                              0.887491   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.887491   data arrival time
---------------------------------------------------------------------------------------------
                                              2.912509   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013451    0.049581    0.186444    0.308988 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.049587    0.000565    0.309553 v fanout61/A (sg13g2_buf_2)
     5    0.027930    0.055603    0.110378    0.419931 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.055812    0.002644    0.422575 v fanout60/A (sg13g2_buf_8)
     8    0.031315    0.027747    0.091096    0.513672 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027765    0.001241    0.514912 v _130_/A (sg13g2_nor2_1)
     2    0.011025    0.106499    0.103236    0.618148 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.106508    0.000820    0.618968 ^ _284_/A (sg13g2_and2_1)
     1    0.004452    0.033828    0.111863    0.730831 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.033835    0.000326    0.731157 ^ output7/A (sg13g2_buf_2)
     1    0.052152    0.112522    0.140171    0.871328 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112558    0.001646    0.872974 ^ sine_out[12] (out)
                                              0.872974   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.872974   data arrival time
---------------------------------------------------------------------------------------------
                                              2.927026   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000479    0.122525 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008905    0.036151    0.175463    0.297988 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036152    0.000251    0.298239 v fanout68/A (sg13g2_buf_2)
     6    0.027826    0.055340    0.103560    0.401799 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.055565    0.002742    0.404541 v _142_/A (sg13g2_or2_1)
     7    0.030894    0.107181    0.188192    0.592733 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.107191    0.001089    0.593822 v _148_/A2 (sg13g2_a21oi_1)
     1    0.005473    0.076628    0.112888    0.706710 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.076629    0.000391    0.707101 ^ output11/A (sg13g2_buf_2)
     1    0.052085    0.112494    0.161221    0.868322 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112567    0.001627    0.869949 ^ sine_out[16] (out)
                                              0.869949   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.869949   data arrival time
---------------------------------------------------------------------------------------------
                                              2.930051   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105103    0.001017    1.028244 ^ _144_/A (sg13g2_nand2_1)
     2    0.008331    0.070567    0.091840    1.120084 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070568    0.000434    1.120518 v _212_/B (sg13g2_nor2_1)
     2    0.010554    0.108142    0.110406    1.230924 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.108149    0.000740    1.231664 ^ _213_/C (sg13g2_nand3_1)
     2    0.010798    0.112643    0.147456    1.379119 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.112643    0.000407    1.379526 v _214_/B (sg13g2_xnor2_1)
     1    0.003348    0.042565    0.118070    1.497596 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.042565    0.000204    1.497799 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001990    0.034177    0.375629    1.873429 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.034177    0.000075    1.873503 v _300_/D (sg13g2_dfrbpq_1)
                                              1.873503   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    5.057328 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065250    5.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023512    0.001092    5.123671 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923670   clock uncertainty
                                  0.000000    4.923670   clock reconvergence pessimism
                                 -0.116835    4.806835   library setup time
                                              4.806835   data required time
---------------------------------------------------------------------------------------------
                                              4.806835   data required time
                                             -1.873503   data arrival time
---------------------------------------------------------------------------------------------
                                              2.933332   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023512    0.001092    0.123670 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.007943    0.042239    0.178739    0.302409 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.042242    0.000380    0.302790 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.005118    0.041498    0.371574    0.674364 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.041498    0.000377    0.674741 ^ output2/A (sg13g2_buf_2)
     1    0.051429    0.111542    0.142372    0.817113 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.111621    0.002441    0.819554 ^ sign (out)
                                              0.819554   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.819554   data arrival time
---------------------------------------------------------------------------------------------
                                              2.980446   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    0.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.005435    0.026234    0.167367    0.290451 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026234    0.000355    0.290806 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009525    0.055745    0.392655    0.683461 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055745    0.000413    0.683874 v fanout54/A (sg13g2_buf_8)
     8    0.038363    0.030010    0.093342    0.777216 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030220    0.001998    0.779215 v _191_/B (sg13g2_xnor2_1)
     2    0.011048    0.081602    0.117576    0.896791 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081605    0.000344    0.897135 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011436    0.147590    0.157703    1.054838 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147598    0.000829    1.055666 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011081    0.099281    0.134411    1.190077 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099282    0.000498    1.190575 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011259    0.145743    0.169373    1.359949 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.145748    0.000664    1.360612 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010278    0.089079    0.130381    1.490994 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.089122    0.000715    1.491709 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007140    0.110298    0.129777    1.621486 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.110299    0.000307    1.621793 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002514    0.062028    0.112320    1.734113 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.062028    0.000093    1.734205 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.734205   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    5.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    5.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    5.122547 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.922546   clock uncertainty
                                  0.000000    4.922546   clock reconvergence pessimism
                                 -0.125975    4.796571   library setup time
                                              4.796571   data required time
---------------------------------------------------------------------------------------------
                                              4.796571   data required time
                                             -1.734205   data arrival time
---------------------------------------------------------------------------------------------
                                              3.062366   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    0.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.005435    0.026234    0.167367    0.290451 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026234    0.000355    0.290806 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009525    0.055745    0.392655    0.683461 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055745    0.000413    0.683874 v fanout54/A (sg13g2_buf_8)
     8    0.038363    0.030010    0.093342    0.777216 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030220    0.001998    0.779215 v _191_/B (sg13g2_xnor2_1)
     2    0.011048    0.081602    0.117576    0.896791 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081605    0.000344    0.897135 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011436    0.147590    0.157703    1.054838 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147598    0.000829    1.055666 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011081    0.099281    0.134411    1.190077 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099282    0.000498    1.190575 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011259    0.145743    0.169373    1.359949 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.145748    0.000664    1.360612 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010278    0.089079    0.130381    1.490994 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.089123    0.000754    1.491747 v _208_/B (sg13g2_xor2_1)
     1    0.002528    0.052974    0.113415    1.605162 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.052974    0.000093    1.605255 v _298_/D (sg13g2_dfrbpq_1)
                                              1.605255   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    5.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    5.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000497    5.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.922544   clock uncertainty
                                  0.000000    4.922544   clock reconvergence pessimism
                                 -0.123789    4.798755   library setup time
                                              4.798755   data required time
---------------------------------------------------------------------------------------------
                                              4.798755   data required time
                                             -1.605255   data arrival time
---------------------------------------------------------------------------------------------
                                              3.193500   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    0.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.005435    0.026234    0.167367    0.290451 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026234    0.000355    0.290806 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009525    0.055745    0.392655    0.683461 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055745    0.000413    0.683874 v fanout54/A (sg13g2_buf_8)
     8    0.038363    0.030010    0.093342    0.777216 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030220    0.001998    0.779215 v _191_/B (sg13g2_xnor2_1)
     2    0.011048    0.081602    0.117576    0.896791 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081605    0.000344    0.897135 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011436    0.147590    0.157703    1.054838 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147598    0.000829    1.055666 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011081    0.099281    0.134411    1.190077 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099282    0.000498    1.190575 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011259    0.145743    0.169373    1.359949 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.145749    0.000740    1.360689 ^ _204_/B (sg13g2_xor2_1)
     1    0.002686    0.056917    0.129516    1.490205 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.056917    0.000098    1.490303 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.490303   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    5.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    5.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000479    5.122525 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.922525   clock uncertainty
                                  0.000000    4.922525   clock reconvergence pessimism
                                 -0.124315    4.798211   library setup time
                                              4.798211   data required time
---------------------------------------------------------------------------------------------
                                              4.798211   data required time
                                             -1.490303   data arrival time
---------------------------------------------------------------------------------------------
                                              3.307907   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023512    0.001092    0.123670 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.007914    0.033230    0.173395    0.297065 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.033236    0.000442    0.297508 v _127_/A (sg13g2_inv_1)
     1    0.007063    0.038031    0.042499    0.340007 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.038045    0.000579    0.340586 ^ output3/A (sg13g2_buf_2)
     1    0.052048    0.112796    0.141387    0.481973 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.112887    0.002637    0.484610 ^ signB (out)
                                              0.484610   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.484610   data arrival time
---------------------------------------------------------------------------------------------
                                              3.315390   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105103    0.001017    1.028244 ^ _144_/A (sg13g2_nand2_1)
     2    0.008331    0.070567    0.091840    1.120084 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070568    0.000434    1.120518 v _212_/B (sg13g2_nor2_1)
     2    0.010554    0.108142    0.110406    1.230924 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.108149    0.000740    1.231664 ^ _213_/C (sg13g2_nand3_1)
     2    0.010798    0.112643    0.147456    1.379119 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.112643    0.000302    1.379422 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003192    0.069293    0.062553    1.441974 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.069293    0.000127    1.442101 ^ _219_/A (sg13g2_inv_1)
     1    0.002366    0.023497    0.036931    1.479033 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023497    0.000167    1.479200 v _301_/D (sg13g2_dfrbpq_1)
                                              1.479200   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    5.057328 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065250    5.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    5.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923084   clock uncertainty
                                  0.000000    4.923084   clock reconvergence pessimism
                                 -0.112991    4.810092   library setup time
                                              4.810092   data required time
---------------------------------------------------------------------------------------------
                                              4.810092   data required time
                                             -1.479200   data arrival time
---------------------------------------------------------------------------------------------
                                              3.330893   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    0.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.005435    0.026234    0.167367    0.290451 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026234    0.000355    0.290806 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009525    0.055745    0.392655    0.683461 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055745    0.000413    0.683874 v fanout54/A (sg13g2_buf_8)
     8    0.038363    0.030010    0.093342    0.777216 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030220    0.001998    0.779215 v _191_/B (sg13g2_xnor2_1)
     2    0.011048    0.081602    0.117576    0.896791 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081605    0.000344    0.897135 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011436    0.147590    0.157703    1.054838 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147598    0.000829    1.055666 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011081    0.099281    0.134411    1.190077 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099281    0.000382    1.190459 v _200_/A (sg13g2_xor2_1)
     1    0.002568    0.053602    0.121623    1.312082 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.053602    0.000090    1.312173 v _296_/D (sg13g2_dfrbpq_1)
                                              1.312173   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    5.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    5.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022801    0.000675    5.122721 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.922721   clock uncertainty
                                  0.000000    4.922721   clock reconvergence pessimism
                                 -0.124015    4.798707   library setup time
                                              4.798707   data required time
---------------------------------------------------------------------------------------------
                                              4.798707   data required time
                                             -1.312173   data arrival time
---------------------------------------------------------------------------------------------
                                              3.486534   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    0.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.005435    0.026234    0.167367    0.290451 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026234    0.000355    0.290806 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009525    0.055745    0.392655    0.683461 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055745    0.000413    0.683874 v fanout54/A (sg13g2_buf_8)
     8    0.038363    0.030010    0.093342    0.777216 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030220    0.001998    0.779215 v _191_/B (sg13g2_xnor2_1)
     2    0.011048    0.081602    0.117576    0.896791 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081605    0.000344    0.897135 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011436    0.147590    0.157703    1.054838 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147598    0.000871    1.055709 ^ _196_/A (sg13g2_xor2_1)
     1    0.004548    0.073895    0.146039    1.201747 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.073895    0.000312    1.202059 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.202059   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    5.057328 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065250    5.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023513    0.001123    5.123701 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923701   clock uncertainty
                                  0.000000    4.923701   clock reconvergence pessimism
                                 -0.129723    4.793978   library setup time
                                              4.793978   data required time
---------------------------------------------------------------------------------------------
                                              4.793978   data required time
                                             -1.202059   data arrival time
---------------------------------------------------------------------------------------------
                                              3.591919   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    0.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.005435    0.026234    0.167367    0.290451 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026234    0.000355    0.290806 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009525    0.055745    0.392655    0.683461 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055745    0.000413    0.683874 v fanout54/A (sg13g2_buf_8)
     8    0.038363    0.030010    0.093342    0.777216 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030220    0.001998    0.779215 v _191_/B (sg13g2_xnor2_1)
     2    0.011465    0.120820    0.113807    0.893022 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.120825    0.000605    0.893627 ^ _192_/B (sg13g2_xnor2_1)
     1    0.002577    0.068144    0.111819    1.005445 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.068144    0.000165    1.005611 ^ _294_/D (sg13g2_dfrbpq_1)
                                              1.005611   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    5.057328 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065250    5.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    5.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923514   clock uncertainty
                                  0.000000    4.923514   clock reconvergence pessimism
                                 -0.127857    4.795658   library setup time
                                              4.795658   data required time
---------------------------------------------------------------------------------------------
                                              4.795658   data required time
                                             -1.005611   data arrival time
---------------------------------------------------------------------------------------------
                                              3.790047   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000962    0.123541 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001861    0.016797    0.158745    0.282286 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.016797    0.000072    0.282358 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.056762    0.388517    0.670875 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056762    0.000437    0.671311 v fanout77/A (sg13g2_buf_8)
     7    0.043403    0.031606    0.095128    0.766439 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032189    0.002535    0.768974 v _128_/A (sg13g2_inv_2)
     5    0.024398    0.057186    0.056117    0.825091 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.057197    0.000658    0.825749 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.825749   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    5.057328 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065250    5.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000963    5.123541 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923541   clock uncertainty
                                  0.000000    4.923541   clock reconvergence pessimism
                                 -0.124301    4.799240   library setup time
                                              4.799240   data required time
---------------------------------------------------------------------------------------------
                                              4.799240   data required time
                                             -0.825749   data arrival time
---------------------------------------------------------------------------------------------
                                              3.973491   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207773    0.000489    1.114069 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008264    0.085655    0.136728    1.250798 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085655    0.000253    1.251051 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004381    0.082451    0.115435    1.366485 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.082451    0.000316    1.366801 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003995    0.053363    0.077388    1.444189 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053364    0.000160    1.444348 v _273_/A (sg13g2_nor2_1)
     1    0.003849    0.057533    0.069519    1.513867 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.057534    0.000153    1.514020 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004080    0.055718    0.065695    1.579715 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.055719    0.000298    1.580013 v output15/A (sg13g2_buf_2)
     1    0.052678    0.089428    0.145858    1.725871 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089470    0.001810    1.727681 v sine_out[1] (out)
                                              1.727681   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.727681   data arrival time
---------------------------------------------------------------------------------------------
                                              2.072319   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.422570e-05 0.000000e+00 4.413533e-09 9.423012e-05  59.5%
Combinational        6.052128e-07 1.527155e-06 4.187752e-08 2.174246e-06   1.4%
Clock                4.463093e-05 1.740106e-05 2.141074e-09 6.203413e-05  39.2%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.394618e-04 1.892821e-05 4.843212e-08 1.584385e-04 100.0%
                            88.0%        11.9%         0.0%
Writing metric power__internal__total: 0.00013946183025836945
Writing metric power__switching__total: 1.8928214558400214e-5
Writing metric power__leakage__total: 4.843212408900399e-8
Writing metric power__total: 0.00015843847359064966

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.2011453144312677
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.122525 source latency _297_/CLK ^
-0.123670 target latency _300_/CLK ^
-0.200000 clock uncertainty
0.000000 CRPR
--------------
-0.201145 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.20117615087664878
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.123701 source latency _295_/CLK ^
-0.122525 target latency _297_/CLK ^
0.200000 clock uncertainty
0.000000 CRPR
--------------
0.201176 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.26367994645172155
nom_typ_1p20V_25C: 0.26367994645172155
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.0723192637355963
nom_typ_1p20V_25C: 2.0723192637355963
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.263680
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 2.933332
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.122525         network latency _297_/CLK
        0.123701 network latency _295_/CLK
---------------
0.122525 0.123701 latency
        0.001176 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.134453         network latency _297_/CLK
        0.135409 network latency _295_/CLK
---------------
0.134453 0.135409 latency
        0.000956 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.07 fmax = 483.87
%OL_END_REPORT
