TimeQuest Timing Analyzer report for main
Tue Oct 22 02:20:45 2013
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clock'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'clock'
 31. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'clock'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'clock'
 47. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'clock'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; main                                             ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; main.sdc      ; OK     ; Tue Oct 22 02:19:02 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clock                                                ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clock }                                                ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clock  ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 10.44 MHz ; 10.44 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.626 ; 0.000         ;
; clock                                                ; 11.926 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.025 ; -1.687        ;
; clock                                                ; 6.905  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clock                                                ; 9.529   ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.220 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+---------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node       ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.626  ; rx              ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 6.097      ;
; 11.626  ; rx              ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 6.097      ;
; 11.626  ; rx              ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 6.097      ;
; 11.626  ; rx              ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 6.097      ;
; 11.663  ; rx              ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 6.060      ;
; 11.750  ; rx              ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 5.971      ;
; 11.750  ; rx              ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 5.971      ;
; 11.750  ; rx              ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 5.971      ;
; 11.750  ; rx              ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 5.971      ;
; 11.750  ; rx              ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 5.971      ;
; 11.750  ; rx              ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 5.971      ;
; 11.750  ; rx              ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 5.971      ;
; 11.750  ; rx              ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 5.971      ;
; 11.856  ; rx              ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 5.869      ;
; 11.856  ; rx              ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 5.869      ;
; 11.856  ; rx              ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 5.869      ;
; 11.856  ; rx              ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 5.869      ;
; 11.856  ; rx              ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 5.869      ;
; 12.318  ; rx              ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 5.407      ;
; 12.668  ; rx              ; uartcom:u|data_recin_reg   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 5.055      ;
; 13.386  ; rx              ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 4.339      ;
; 904.219 ; code:c|y_reg[0] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.491     ; 95.288     ;
; 904.849 ; code:c|y_reg[1] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.477     ; 94.672     ;
; 906.320 ; code:c|y_reg[1] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.463     ; 93.215     ;
; 906.357 ; code:c|y_reg[0] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.477     ; 93.164     ;
; 907.617 ; code:c|y_reg[1] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.518     ; 91.863     ;
; 908.601 ; code:c|x_reg[2] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.476     ; 90.921     ;
; 908.803 ; code:c|x_reg[0] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.476     ; 90.719     ;
; 908.868 ; code:c|x_reg[1] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.476     ; 90.654     ;
; 908.959 ; code:c|x_reg[3] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.476     ; 90.563     ;
; 909.229 ; code:c|y_reg[0] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.486     ; 90.283     ;
; 909.248 ; code:c|y_reg[1] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.472     ; 90.278     ;
; 909.392 ; code:c|y_reg[0] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.532     ; 90.074     ;
; 909.482 ; code:c|x_reg[2] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.462     ; 90.054     ;
; 909.521 ; code:c|y_reg[2] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.492     ; 89.985     ;
; 909.684 ; code:c|x_reg[0] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.462     ; 89.852     ;
; 909.699 ; code:c|x_reg[1] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.462     ; 89.837     ;
; 909.835 ; code:c|x_reg[3] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.462     ; 89.701     ;
; 909.913 ; code:c|y_reg[4] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.492     ; 89.593     ;
; 910.441 ; code:c|y_reg[3] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.492     ; 89.065     ;
; 910.657 ; code:c|x_reg[2] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.517     ; 88.824     ;
; 910.859 ; code:c|x_reg[0] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.517     ; 88.622     ;
; 910.905 ; code:c|y_reg[0] ; code:c|P[2][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.480     ; 88.613     ;
; 910.924 ; code:c|x_reg[1] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.517     ; 88.557     ;
; 911.007 ; code:c|y_reg[1] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.497     ; 88.494     ;
; 911.015 ; code:c|x_reg[3] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.517     ; 88.466     ;
; 911.049 ; code:c|y_reg[2] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.478     ; 88.471     ;
; 911.421 ; code:c|y_reg[0] ; code:c|P[2][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.443     ; 88.134     ;
; 911.535 ; code:c|y_reg[1] ; code:c|P[2][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.466     ; 87.997     ;
; 911.594 ; code:c|y_reg[0] ; code:c|P[3][16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.514     ; 87.890     ;
; 911.683 ; code:c|x_reg[4] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.476     ; 87.839     ;
; 911.816 ; code:c|y_reg[1] ; code:c|P[6][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.470     ; 87.712     ;
; 911.827 ; code:c|y_reg[3] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.478     ; 87.693     ;
; 911.897 ; code:c|y_reg[0] ; code:c|P[3][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.482     ; 87.619     ;
; 912.000 ; code:c|y_reg[0] ; code:c|P[6][15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.491     ; 87.507     ;
; 912.051 ; code:c|y_reg[4] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.478     ; 87.469     ;
; 912.051 ; code:c|y_reg[1] ; code:c|P[2][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.429     ; 87.518     ;
; 912.059 ; code:c|y_reg[0] ; code:c|P[5][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.529     ; 87.410     ;
; 912.092 ; code:c|y_reg[1] ; code:c|P[6][15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.477     ; 87.429     ;
; 912.180 ; code:c|y_reg[0] ; code:c|P[6][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.484     ; 87.334     ;
; 912.206 ; code:c|y_reg[1] ; code:c|P[3][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.468     ; 87.324     ;
; 912.252 ; code:c|y_reg[0] ; code:c|P[6][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.487     ; 87.259     ;
; 912.488 ; code:c|y_reg[1] ; code:c|P[7][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.487     ; 87.023     ;
; 912.527 ; code:c|y_reg[1] ; code:c|P[3][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.468     ; 87.003     ;
; 912.680 ; code:c|y_reg[0] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.511     ; 86.807     ;
; 912.689 ; code:c|y_reg[1] ; code:c|P[5][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.515     ; 86.794     ;
; 912.803 ; code:c|x_reg[4] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.462     ; 86.733     ;
; 912.826 ; code:c|y_reg[0] ; code:c|P[3][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.482     ; 86.690     ;
; 912.882 ; code:c|y_reg[1] ; code:c|P[6][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.473     ; 86.643     ;
; 912.918 ; code:c|y_reg[1] ; code:c|P[3][16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.500     ; 86.580     ;
; 912.928 ; code:c|x_reg[2] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.471     ; 86.599     ;
; 913.087 ; code:c|y_reg[1] ; code:c|P[4][27]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.509     ; 86.402     ;
; 913.098 ; code:c|x_reg[0] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.471     ; 86.429     ;
; 913.105 ; code:c|x_reg[1] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.471     ; 86.422     ;
; 913.241 ; code:c|x_reg[3] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.471     ; 86.286     ;
; 913.619 ; code:c|y_reg[0] ; code:c|P[0][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.485     ; 85.894     ;
; 913.652 ; code:c|y_reg[1] ; code:c|P[0][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.471     ; 85.875     ;
; 913.696 ; code:c|y_reg[0] ; code:c|P[4][7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.509     ; 85.793     ;
; 913.710 ; code:c|y_reg[0] ; code:c|P[5][34]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.484     ; 85.804     ;
; 913.813 ; code:c|y_reg[0] ; code:c|P[4][16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.498     ; 85.687     ;
; 913.825 ; code:c|y_reg[0] ; code:c|P[3][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.483     ; 85.690     ;
; 913.958 ; code:c|y_reg[1] ; code:c|P[2][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.458     ; 85.582     ;
; 914.087 ; code:c|x_reg[2] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.496     ; 85.415     ;
; 914.100 ; code:c|x_reg[4] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.517     ; 85.381     ;
; 914.116 ; code:c|y_reg[1] ; code:c|P[5][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.518     ; 85.364     ;
; 914.180 ; code:c|y_reg[0] ; code:c|P[7][7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.487     ; 85.331     ;
; 914.263 ; code:c|y_reg[0] ; code:c|P[7][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.501     ; 85.234     ;
; 914.284 ; code:c|y_reg[4] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.487     ; 85.227     ;
; 914.289 ; code:c|x_reg[0] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.496     ; 85.213     ;
; 914.327 ; code:c|y_reg[2] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.487     ; 85.184     ;
; 914.340 ; code:c|y_reg[1] ; code:c|P[5][34]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.470     ; 85.188     ;
; 914.354 ; code:c|x_reg[1] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.496     ; 85.148     ;
; 914.369 ; code:c|y_reg[1] ; code:c|P[8][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.473     ; 85.156     ;
; 914.431 ; code:c|y_reg[1] ; code:c|P[7][15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.477     ; 85.090     ;
; 914.445 ; code:c|x_reg[3] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.496     ; 85.057     ;
; 914.452 ; code:c|y_reg[1] ; code:c|P[4][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.497     ; 85.049     ;
; 914.486 ; code:c|y_reg[1] ; code:c|P[5][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.509     ; 85.003     ;
; 914.732 ; code:c|y_reg[0] ; code:c|P[8][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.487     ; 84.779     ;
; 914.735 ; code:c|y_reg[1] ; code:c|P[4][7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.495     ; 84.768     ;
; 914.751 ; code:c|y_reg[0] ; code:c|P[7][11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.492     ; 84.755     ;
+---------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                              ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 11.926 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.275     ; 5.709      ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.025 ; code:c|rotate[1]              ; code:c|rotate[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|rotate[2]              ; code:c|rotate[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|rotate[0]              ; code:c|rotate[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|rotate[6]              ; code:c|rotate[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|rotate[3]              ; code:c|rotate[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|rotate[5]              ; code:c|rotate[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|rotate[4]              ; code:c|rotate[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.024 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|data_ch_reg        ; intercon:i|data_ch_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|y_reg[4]               ; code:c|y_reg[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|y_reg[3]               ; code:c|y_reg[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[13]            ; code:c|formnex[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[13]               ; code:c|form[13]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[15]               ; code:c|form[15]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[15]            ; code:c|formnex[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[8]             ; code:c|formnex[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[8]                ; code:c|form[8]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[14]            ; code:c|formnex[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[14]               ; code:c|form[14]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[3]             ; code:c|formnex[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[3]                ; code:c|form[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[11]            ; code:c|formnex[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[11]               ; code:c|form[11]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[12]            ; code:c|formnex[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[12]               ; code:c|form[12]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[9]             ; code:c|formnex[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[9]                ; code:c|form[9]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[10]               ; code:c|form[10]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[10]            ; code:c|formnex[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[5]             ; code:c|formnex[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[5]                ; code:c|form[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[4]                ; code:c|form[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[4]             ; code:c|formnex[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[6]                ; code:c|form[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[6]             ; code:c|formnex[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[2]                ; code:c|form[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[2]             ; code:c|formnex[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[7]                ; code:c|form[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[7]             ; code:c|formnex[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[0]                ; code:c|form[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|formnex[1]             ; code:c|formnex[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[1]                ; code:c|form[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|load_code_reg      ; intercon:i|load_code_reg      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_reg[4]        ; intercon:i|data_reg[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg.read1     ; uartcom:u|state_reg.read1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg.start1    ; uartcom:u|state_reg.start1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|round_reg[1]       ; intercon:i|round_reg[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_rec_reg       ; intercon:i|data_rec_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; code:c|data_code_ch_reg       ; code:c|data_code_ch_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; code:c|M_reg[3][11]           ; code:c|M_reg[3][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; code:c|M_reg[2][11]           ; code:c|M_reg[2][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; code:c|M_reg[2][8]            ; code:c|M_reg[2][8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; code:c|M_reg[3][8]            ; code:c|M_reg[3][8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.022 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.669      ;
; -0.022 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.669      ;
; -0.022 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.669      ;
; -0.022 ; code:c|x_reg[4]               ; code:c|x_reg[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.669      ;
; -0.022 ; code:c|x_reg[2]               ; code:c|x_reg[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.669      ;
; -0.020 ; code:c|load_reg               ; code:c|load_reg               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 0.669      ;
; -0.018 ; code:c|state_reg[0]           ; code:c|state_reg[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.674      ;
; -0.017 ; code:c|x_reg[0]               ; code:c|x_reg[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.674      ;
; 0.173  ; intercon:i|data_reg[29]       ; intercon:i|doutuart_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.867      ;
; 0.176  ; intercon:i|doutdec_reg[5]     ; intercon:i|doutdec_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.866      ;
; 0.182  ; intercon:i|data_reg[22]       ; intercon:i|doutuart_reg[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.875      ;
; 0.185  ; uartcom:u|state_reg1.idle1    ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 0.874      ;
; 0.203  ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.893      ;
; 0.214  ; intercon:i|doutdec_reg[21]    ; intercon:i|doutdec_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.905      ;
; 0.218  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.909      ;
; 0.220  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.911      ;
; 0.220  ; uartcom:u|cnt_reg1[3]         ; uartcom:u|cnt_reg1[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.911      ;
; 0.220  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.911      ;
; 0.220  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.911      ;
; 0.220  ; intercon:i|doutdec_reg[23]    ; intercon:i|doutdec_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.911      ;
; 0.221  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.912      ;
; 0.221  ; intercon:i|doutdec_reg[6]     ; intercon:i|doutdec_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.911      ;
; 0.222  ; code:c|form[1]                ; code:c|formnex[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.915      ;
; 0.223  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.914      ;
; 0.223  ; intercon:i|doutdec_reg[3]     ; intercon:i|doutdec_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.913      ;
; 0.224  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.915      ;
; 0.225  ; intercon:i|doutdec_reg[4]     ; intercon:i|doutdec_reg[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.915      ;
; 0.228  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.228  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.228  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.228  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.229  ; uartcom:u|cnt_reg1[4]         ; uartcom:u|cnt_reg1[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.920      ;
; 0.229  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.922      ;
; 0.230  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.922      ;
; 0.230  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.922      ;
; 0.230  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.922      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                              ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 6.905 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.212      ; 5.177      ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.529  ; 9.529        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.529  ; 9.529        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.887  ; 9.887        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.074 ; 10.074       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                        ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------+
; 499.220 ; 499.440      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|y_reg[2]         ;
; 499.220 ; 499.440      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|y_reg[3]         ;
; 499.220 ; 499.440      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|y_reg[4]         ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][0]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][13]     ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][1]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][4]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][6]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][0]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][15]     ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][1]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][3]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][9]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][12]     ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][1]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][6]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][0]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][1]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][6]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][9]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][10]     ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][3]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][4]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][7]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][9]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][35]        ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][17]        ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][28]        ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][31]        ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][32]         ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][29]         ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|data_code_ch_reg ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[16]     ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[54]     ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[0]          ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[1]          ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[2]          ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[3]          ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[6]          ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[1]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[2]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[4]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[5]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[7]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[0][17]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[0][18]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[0][32]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][17]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][32]      ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][17]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][30]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][31]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[2][14]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[2][20]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[2][23]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[2][29]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[2][32]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[3][0]        ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[3][13]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[3][1]        ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[3][22]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[3][27]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[3][28]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[3][32]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][11]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][15]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][16]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][17]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][21]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][29]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][30]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][31]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][8]        ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][11]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][12]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][13]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][14]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][17]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][18]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][23]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][29]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][2]        ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][30]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][31]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][8]        ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[6][26]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[6][32]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[6][8]        ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[7][14]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[7][15]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[7][8]        ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[8][15]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[8][32]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[8][8]        ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[9][14]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[9][30]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[9][31]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[9][32]       ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|rotate[0]        ;
; 499.221 ; 499.441      ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|rotate[1]        ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 5.895 ; 6.314 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -3.302 ; -3.708 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 5.984 ; 5.565 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 5.385 ; 4.965 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 11.25 MHz ; 11.25 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.447 ; 0.000         ;
; clock                                                ; 12.460 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.026 ; -1.761        ;
; clock                                                ; 6.362  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clock                                                ; 9.541   ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.281 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node       ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.447  ; rx              ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 5.401      ;
; 12.447  ; rx              ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 5.401      ;
; 12.447  ; rx              ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 5.401      ;
; 12.447  ; rx              ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 5.401      ;
; 12.449  ; rx              ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 5.399      ;
; 12.563  ; rx              ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.283      ;
; 12.563  ; rx              ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.283      ;
; 12.563  ; rx              ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.283      ;
; 12.563  ; rx              ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.283      ;
; 12.563  ; rx              ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.283      ;
; 12.563  ; rx              ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.283      ;
; 12.563  ; rx              ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.283      ;
; 12.563  ; rx              ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.283      ;
; 12.652  ; rx              ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 5.198      ;
; 12.652  ; rx              ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 5.198      ;
; 12.652  ; rx              ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 5.198      ;
; 12.652  ; rx              ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 5.198      ;
; 12.652  ; rx              ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 5.198      ;
; 13.060  ; rx              ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 4.790      ;
; 13.408  ; rx              ; uartcom:u|data_recin_reg   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 4.440      ;
; 14.045  ; rx              ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 3.805      ;
; 911.106 ; code:c|y_reg[0] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.434     ; 88.459     ;
; 911.653 ; code:c|y_reg[1] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.420     ; 87.926     ;
; 912.539 ; code:c|y_reg[1] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.407     ; 87.053     ;
; 913.043 ; code:c|y_reg[0] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.421     ; 86.535     ;
; 913.864 ; code:c|y_reg[1] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.465     ; 85.670     ;
; 914.724 ; code:c|x_reg[2] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.419     ; 84.856     ;
; 914.907 ; code:c|x_reg[0] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.419     ; 84.673     ;
; 914.951 ; code:c|x_reg[1] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.419     ; 84.629     ;
; 915.033 ; code:c|x_reg[3] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.419     ; 84.547     ;
; 915.540 ; code:c|y_reg[0] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.479     ; 83.980     ;
; 915.595 ; code:c|x_reg[2] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.406     ; 83.998     ;
; 915.619 ; code:c|y_reg[1] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.415     ; 83.965     ;
; 915.749 ; code:c|y_reg[0] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.429     ; 83.821     ;
; 915.778 ; code:c|x_reg[0] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.406     ; 83.815     ;
; 915.822 ; code:c|x_reg[1] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.406     ; 83.771     ;
; 915.904 ; code:c|x_reg[3] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.406     ; 83.689     ;
; 915.933 ; code:c|y_reg[2] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.434     ; 83.632     ;
; 916.214 ; code:c|y_reg[4] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.434     ; 83.351     ;
; 916.655 ; code:c|y_reg[3] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.434     ; 82.910     ;
; 916.814 ; code:c|x_reg[2] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.464     ; 82.721     ;
; 916.850 ; code:c|y_reg[1] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.442     ; 82.707     ;
; 916.997 ; code:c|x_reg[0] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.464     ; 82.538     ;
; 917.041 ; code:c|x_reg[1] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.464     ; 82.494     ;
; 917.123 ; code:c|x_reg[3] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.464     ; 82.412     ;
; 917.250 ; code:c|y_reg[2] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.421     ; 82.328     ;
; 917.427 ; code:c|y_reg[0] ; code:c|P[2][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.424     ; 82.148     ;
; 917.824 ; code:c|x_reg[4] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.419     ; 81.756     ;
; 917.831 ; code:c|y_reg[0] ; code:c|P[6][15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.434     ; 81.734     ;
; 917.871 ; code:c|y_reg[1] ; code:c|P[2][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.410     ; 81.718     ;
; 917.881 ; code:c|y_reg[0] ; code:c|P[3][16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.460     ; 81.658     ;
; 917.897 ; code:c|y_reg[1] ; code:c|P[6][15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.420     ; 81.682     ;
; 917.914 ; code:c|y_reg[3] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.421     ; 81.664     ;
; 917.997 ; code:c|y_reg[0] ; code:c|P[2][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.389     ; 81.613     ;
; 918.003 ; code:c|y_reg[1] ; code:c|P[6][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.414     ; 81.582     ;
; 918.027 ; code:c|y_reg[1] ; code:c|P[3][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.412     ; 81.560     ;
; 918.097 ; code:c|y_reg[1] ; code:c|P[2][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.375     ; 81.527     ;
; 918.100 ; code:c|y_reg[0] ; code:c|P[6][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.428     ; 81.471     ;
; 918.151 ; code:c|y_reg[4] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.421     ; 81.427     ;
; 918.325 ; code:c|y_reg[0] ; code:c|P[3][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.426     ; 81.248     ;
; 918.388 ; code:c|y_reg[1] ; code:c|P[7][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.432     ; 81.179     ;
; 918.472 ; code:c|y_reg[0] ; code:c|P[5][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.474     ; 81.053     ;
; 918.526 ; code:c|y_reg[0] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.456     ; 81.017     ;
; 918.558 ; code:c|y_reg[0] ; code:c|P[6][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.430     ; 81.011     ;
; 918.648 ; code:c|y_reg[0] ; code:c|P[3][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.426     ; 80.925     ;
; 918.720 ; code:c|x_reg[4] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.406     ; 80.873     ;
; 918.763 ; code:c|y_reg[1] ; code:c|P[4][27]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 80.782     ;
; 918.872 ; code:c|y_reg[1] ; code:c|P[3][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.412     ; 80.715     ;
; 918.947 ; code:c|y_reg[1] ; code:c|P[5][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.460     ; 80.592     ;
; 918.977 ; code:c|x_reg[2] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.414     ; 80.608     ;
; 919.059 ; code:c|y_reg[1] ; code:c|P[6][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.416     ; 80.524     ;
; 919.117 ; code:c|x_reg[0] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.414     ; 80.468     ;
; 919.135 ; code:c|y_reg[1] ; code:c|P[3][16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.446     ; 80.418     ;
; 919.194 ; code:c|x_reg[1] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.414     ; 80.391     ;
; 919.302 ; code:c|x_reg[3] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.414     ; 80.283     ;
; 919.764 ; code:c|y_reg[0] ; code:c|P[4][7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 79.781     ;
; 919.788 ; code:c|x_reg[2] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.441     ; 79.770     ;
; 919.827 ; code:c|y_reg[1] ; code:c|P[5][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.465     ; 79.707     ;
; 919.884 ; code:c|y_reg[0] ; code:c|P[3][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.430     ; 79.685     ;
; 919.888 ; code:c|y_reg[0] ; code:c|P[4][16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.443     ; 79.668     ;
; 919.963 ; code:c|y_reg[1] ; code:c|P[0][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.417     ; 79.619     ;
; 919.971 ; code:c|x_reg[0] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.441     ; 79.587     ;
; 920.004 ; code:c|x_reg[4] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.464     ; 79.531     ;
; 920.015 ; code:c|x_reg[1] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.441     ; 79.543     ;
; 920.064 ; code:c|y_reg[0] ; code:c|P[7][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.446     ; 79.489     ;
; 920.071 ; code:c|y_reg[1] ; code:c|P[8][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.416     ; 79.512     ;
; 920.085 ; code:c|y_reg[0] ; code:c|P[5][34]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.428     ; 79.486     ;
; 920.088 ; code:c|y_reg[1] ; code:c|P[2][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.403     ; 79.508     ;
; 920.097 ; code:c|x_reg[3] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.441     ; 79.461     ;
; 920.186 ; code:c|y_reg[0] ; code:c|P[0][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.431     ; 79.382     ;
; 920.194 ; code:c|y_reg[1] ; code:c|P[5][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 79.351     ;
; 920.222 ; code:c|y_reg[4] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.429     ; 79.348     ;
; 920.235 ; code:c|y_reg[1] ; code:c|P[7][15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.420     ; 79.344     ;
; 920.339 ; code:c|y_reg[2] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.429     ; 79.231     ;
; 920.381 ; code:c|y_reg[0] ; code:c|P[7][7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.431     ; 79.187     ;
; 920.401 ; code:c|y_reg[0] ; code:c|P[8][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.430     ; 79.168     ;
; 920.437 ; code:c|y_reg[1] ; code:c|P[4][7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.440     ; 79.122     ;
; 920.439 ; code:c|y_reg[0] ; code:c|P[4][27]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.468     ; 79.092     ;
; 920.512 ; code:c|y_reg[2] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.479     ; 79.008     ;
; 920.546 ; code:c|y_reg[1] ; code:c|P[4][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.442     ; 79.011     ;
+---------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                               ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 12.460 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.345     ; 5.105      ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.026 ; code:c|form[3]                ; code:c|form[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[6]                ; code:c|form[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|form[2]                ; code:c|form[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.025 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[4]        ; intercon:i|data_reg[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|state_reg.read1     ; uartcom:u|state_reg.read1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|state_reg.start1    ; uartcom:u|state_reg.start1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_ch_reg        ; intercon:i|data_ch_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_rec_reg       ; intercon:i|data_rec_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|data_code_ch_reg       ; code:c|data_code_ch_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|rotate[1]              ; code:c|rotate[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|rotate[2]              ; code:c|rotate[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|rotate[0]              ; code:c|rotate[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[13]            ; code:c|formnex[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[13]               ; code:c|form[13]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[3][11]           ; code:c|M_reg[3][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[2][11]           ; code:c|M_reg[2][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[2][8]            ; code:c|M_reg[2][8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|rotate[6]              ; code:c|rotate[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[15]               ; code:c|form[15]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[15]            ; code:c|formnex[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[8]             ; code:c|formnex[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[8]                ; code:c|form[8]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|rotate[3]              ; code:c|rotate[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|rotate[5]              ; code:c|rotate[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|rotate[4]              ; code:c|rotate[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[3][8]            ; code:c|M_reg[3][8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[14]            ; code:c|formnex[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[14]               ; code:c|form[14]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[3]             ; code:c|formnex[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[11]            ; code:c|formnex[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[11]               ; code:c|form[11]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[12]            ; code:c|formnex[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[12]               ; code:c|form[12]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[9]             ; code:c|formnex[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[9]                ; code:c|form[9]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[10]               ; code:c|form[10]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[10]            ; code:c|formnex[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[5]             ; code:c|formnex[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[5]                ; code:c|form[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[4]                ; code:c|form[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[4]             ; code:c|formnex[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[6]             ; code:c|formnex[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[2]             ; code:c|formnex[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[7]                ; code:c|form[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[7]             ; code:c|formnex[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[0]                ; code:c|form[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[1]             ; code:c|formnex[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[1]                ; code:c|form[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.024 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|load_code_reg      ; intercon:i|load_code_reg      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|round_reg[1]       ; intercon:i|round_reg[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; code:c|x_reg[4]               ; code:c|x_reg[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; code:c|y_reg[4]               ; code:c|y_reg[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; code:c|x_reg[2]               ; code:c|x_reg[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; code:c|y_reg[3]               ; code:c|y_reg[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.021 ; code:c|load_reg               ; code:c|load_reg               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 0.597      ;
; -0.014 ; code:c|state_reg[0]           ; code:c|state_reg[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.608      ;
; -0.013 ; code:c|x_reg[0]               ; code:c|x_reg[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.608      ;
; 0.171  ; intercon:i|doutdec_reg[5]     ; intercon:i|doutdec_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 0.791      ;
; 0.177  ; intercon:i|data_reg[29]       ; intercon:i|doutuart_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 0.801      ;
; 0.178  ; intercon:i|data_reg[22]       ; intercon:i|doutuart_reg[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.801      ;
; 0.186  ; uartcom:u|state_reg1.idle1    ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.805      ;
; 0.203  ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.822      ;
; 0.210  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.831      ;
; 0.210  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.831      ;
; 0.211  ; intercon:i|doutdec_reg[6]     ; intercon:i|doutdec_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 0.831      ;
; 0.212  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.833      ;
; 0.212  ; uartcom:u|cnt_reg1[3]         ; uartcom:u|cnt_reg1[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.833      ;
; 0.212  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.833      ;
; 0.212  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.833      ;
; 0.212  ; intercon:i|doutdec_reg[21]    ; intercon:i|doutdec_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 0.832      ;
; 0.213  ; code:c|form[1]                ; code:c|formnex[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.835      ;
; 0.214  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.835      ;
; 0.215  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.836      ;
; 0.215  ; intercon:i|doutdec_reg[3]     ; intercon:i|doutdec_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 0.835      ;
; 0.216  ; intercon:i|doutdec_reg[23]    ; intercon:i|doutdec_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 0.836      ;
; 0.217  ; uartcom:u|cnt_reg1[4]         ; uartcom:u|cnt_reg1[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.838      ;
; 0.217  ; intercon:i|doutdec_reg[4]     ; intercon:i|doutdec_reg[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 0.837      ;
; 0.219  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.219  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.219  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.220  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.221  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.842      ;
; 0.221  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.842      ;
; 0.221  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.842      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                               ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 6.362 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.086      ; 4.508      ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.541  ; 9.541        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.541  ; 9.541        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.765  ; 9.765        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.942  ; 9.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.942  ; 9.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.078 ; 10.078       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                      ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target               ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------+
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][9]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][12]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][13]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][15]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][16]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][1]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][4]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][6]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][0]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][10]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][11]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][12]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][15]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][1]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][7]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][8]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][9]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][10]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][11]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][15]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][3]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][6]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][8]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][9]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][0]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][12]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][13]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][1]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][3]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][6]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][3]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][4]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][6]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][9]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][23]      ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][19]      ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][32]      ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][20]      ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][31]      ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[100] ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[102] ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[12]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[13]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[22]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[27]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[28]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[37]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[55]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[75]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[7]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[82]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[96]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[99]  ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[9]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[10]      ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[11]      ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[12]      ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[13]      ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[14]      ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[15]      ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[2]       ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[3]       ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[6]       ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[8]       ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[9]       ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[0][0]     ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[0][1]     ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[0][32]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][22]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][32]   ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[11][0]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[11][1]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][32]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[2][20]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[2][32]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[3][0]     ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[3][1]     ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[3][22]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[3][32]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][16]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][32]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][8]     ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][32]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[6][14]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[7][32]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[8][14]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[8][22]    ;
; 499.281 ; 499.499      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[9][21]    ;
; 499.282 ; 499.500      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][10]  ;
; 499.282 ; 499.500      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][12]  ;
; 499.282 ; 499.500      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][13]  ;
; 499.282 ; 499.500      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][16]  ;
; 499.282 ; 499.500      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][1]   ;
; 499.282 ; 499.500      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][3]   ;
; 499.282 ; 499.500      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][4]   ;
; 499.282 ; 499.500      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][6]   ;
; 499.282 ; 499.500      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][7]   ;
; 499.282 ; 499.500      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][0]   ;
; 499.282 ; 499.500      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][10]  ;
; 499.282 ; 499.500      ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][3]   ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 5.185 ; 5.493 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -2.812 ; -3.136 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 5.450 ; 4.971 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 4.900 ; 4.422 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.204 ; 0.000         ;
; clock                                                ; 14.370 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056 ; -3.954        ;
; clock                                                ; 4.909  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clock                                                ; 9.247   ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.520 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node       ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.204  ; rx              ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.261     ; 3.482      ;
; 14.204  ; rx              ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.261     ; 3.482      ;
; 14.204  ; rx              ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.261     ; 3.482      ;
; 14.204  ; rx              ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.261     ; 3.482      ;
; 14.259  ; rx              ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.261     ; 3.427      ;
; 14.261  ; rx              ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.423      ;
; 14.261  ; rx              ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.423      ;
; 14.261  ; rx              ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.423      ;
; 14.261  ; rx              ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.423      ;
; 14.261  ; rx              ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.423      ;
; 14.261  ; rx              ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.423      ;
; 14.261  ; rx              ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.423      ;
; 14.261  ; rx              ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.423      ;
; 14.313  ; rx              ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 3.375      ;
; 14.313  ; rx              ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 3.375      ;
; 14.313  ; rx              ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 3.375      ;
; 14.313  ; rx              ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 3.375      ;
; 14.313  ; rx              ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 3.375      ;
; 14.550  ; rx              ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 3.138      ;
; 14.686  ; rx              ; uartcom:u|data_recin_reg   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.261     ; 3.000      ;
; 15.047  ; rx              ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 2.641      ;
; 950.280 ; code:c|y_reg[1] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.243     ; 49.464     ;
; 950.317 ; code:c|y_reg[0] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.261     ; 49.409     ;
; 950.905 ; code:c|y_reg[1] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.221     ; 48.861     ;
; 951.392 ; code:c|y_reg[1] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.290     ; 48.305     ;
; 951.518 ; code:c|y_reg[0] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.239     ; 48.230     ;
; 951.991 ; code:c|x_reg[2] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.243     ; 47.753     ;
; 952.086 ; code:c|x_reg[1] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.243     ; 47.658     ;
; 952.091 ; code:c|x_reg[0] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.243     ; 47.653     ;
; 952.140 ; code:c|x_reg[3] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.243     ; 47.604     ;
; 952.337 ; code:c|y_reg[0] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.308     ; 47.342     ;
; 952.607 ; code:c|y_reg[1] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.238     ; 47.142     ;
; 952.632 ; code:c|y_reg[0] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.256     ; 47.099     ;
; 952.839 ; code:c|x_reg[2] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.221     ; 46.927     ;
; 952.934 ; code:c|x_reg[1] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.221     ; 46.832     ;
; 952.939 ; code:c|x_reg[0] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.221     ; 46.827     ;
; 952.988 ; code:c|x_reg[3] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.221     ; 46.778     ;
; 953.072 ; code:c|y_reg[2] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.262     ; 46.653     ;
; 953.189 ; code:c|y_reg[4] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.262     ; 46.536     ;
; 953.377 ; code:c|x_reg[2] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.290     ; 46.320     ;
; 953.472 ; code:c|x_reg[1] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.290     ; 46.225     ;
; 953.477 ; code:c|x_reg[0] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.290     ; 46.220     ;
; 953.488 ; code:c|y_reg[1] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.262     ; 46.237     ;
; 953.492 ; code:c|y_reg[3] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.262     ; 46.233     ;
; 953.526 ; code:c|x_reg[3] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.290     ; 46.171     ;
; 953.538 ; code:c|y_reg[2] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.240     ; 46.209     ;
; 953.807 ; code:c|x_reg[4] ; code:c|P[6][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.243     ; 45.937     ;
; 953.958 ; code:c|y_reg[3] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.240     ; 45.789     ;
; 953.968 ; code:c|y_reg[0] ; code:c|P[6][15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.261     ; 45.758     ;
; 953.973 ; code:c|y_reg[0] ; code:c|P[3][16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.288     ; 45.726     ;
; 953.981 ; code:c|y_reg[1] ; code:c|P[2][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.201     ; 45.805     ;
; 953.999 ; code:c|y_reg[1] ; code:c|P[2][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.234     ; 45.754     ;
; 954.049 ; code:c|y_reg[0] ; code:c|P[5][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.295     ; 45.643     ;
; 954.049 ; code:c|y_reg[0] ; code:c|P[6][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.253     ; 45.685     ;
; 954.049 ; code:c|y_reg[0] ; code:c|P[2][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.252     ; 45.686     ;
; 954.099 ; code:c|y_reg[0] ; code:c|P[2][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.219     ; 45.669     ;
; 954.116 ; code:c|y_reg[0] ; code:c|P[3][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.255     ; 45.616     ;
; 954.127 ; code:c|y_reg[1] ; code:c|P[6][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.235     ; 45.625     ;
; 954.170 ; code:c|y_reg[1] ; code:c|P[6][15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.243     ; 45.574     ;
; 954.285 ; code:c|y_reg[4] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.240     ; 45.462     ;
; 954.300 ; code:c|y_reg[1] ; code:c|P[3][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.237     ; 45.450     ;
; 954.352 ; code:c|y_reg[1] ; code:c|P[7][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.254     ; 45.381     ;
; 954.369 ; code:c|y_reg[1] ; code:c|P[5][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.277     ; 45.341     ;
; 954.433 ; code:c|y_reg[0] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.280     ; 45.274     ;
; 954.436 ; code:c|y_reg[1] ; code:c|P[3][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.237     ; 45.314     ;
; 954.491 ; code:c|y_reg[0] ; code:c|P[3][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.255     ; 45.241     ;
; 954.592 ; code:c|y_reg[0] ; code:c|P[6][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.251     ; 45.144     ;
; 954.643 ; code:c|x_reg[2] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.238     ; 45.106     ;
; 954.655 ; code:c|x_reg[4] ; code:c|P[6][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.221     ; 45.111     ;
; 954.769 ; code:c|x_reg[0] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.238     ; 44.980     ;
; 954.788 ; code:c|y_reg[1] ; code:c|P[4][27]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.274     ; 44.925     ;
; 954.792 ; code:c|y_reg[1] ; code:c|P[6][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.233     ; 44.962     ;
; 954.796 ; code:c|x_reg[1] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.238     ; 44.953     ;
; 954.828 ; code:c|x_reg[3] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.238     ; 44.921     ;
; 955.012 ; code:c|y_reg[0] ; code:c|P[3][19]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.260     ; 44.715     ;
; 955.080 ; code:c|y_reg[0] ; code:c|P[4][16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.268     ; 44.639     ;
; 955.092 ; code:c|y_reg[1] ; code:c|P[3][16]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.270     ; 44.625     ;
; 955.135 ; code:c|y_reg[1] ; code:c|P[2][21]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.223     ; 44.629     ;
; 955.161 ; code:c|y_reg[1] ; code:c|P[5][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.274     ; 44.552     ;
; 955.174 ; code:c|y_reg[0] ; code:c|P[4][7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.278     ; 44.535     ;
; 955.193 ; code:c|x_reg[4] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.290     ; 44.504     ;
; 955.247 ; code:c|y_reg[1] ; code:c|P[7][15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.243     ; 44.497     ;
; 955.265 ; code:c|y_reg[2] ; code:c|P[5][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.309     ; 44.413     ;
; 955.276 ; code:c|y_reg[1] ; code:c|P[5][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.290     ; 44.421     ;
; 955.297 ; code:c|y_reg[0] ; code:c|P[7][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.272     ; 44.418     ;
; 955.306 ; code:c|x_reg[2] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.262     ; 44.419     ;
; 955.357 ; code:c|y_reg[1] ; code:c|P[8][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.233     ; 44.397     ;
; 955.362 ; code:c|y_reg[0] ; code:c|P[7][7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.257     ; 44.368     ;
; 955.375 ; code:c|y_reg[2] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.257     ; 44.355     ;
; 955.401 ; code:c|x_reg[1] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.262     ; 44.324     ;
; 955.406 ; code:c|x_reg[0] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.262     ; 44.319     ;
; 955.416 ; code:c|y_reg[4] ; code:c|P[6][9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.257     ; 44.314     ;
; 955.428 ; code:c|y_reg[1] ; code:c|P[6][11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.233     ; 44.326     ;
; 955.446 ; code:c|y_reg[0] ; code:c|P[5][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.292     ; 44.249     ;
; 955.455 ; code:c|x_reg[3] ; code:c|P[4][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.262     ; 44.270     ;
; 955.460 ; code:c|y_reg[1] ; code:c|P[9][18]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.266     ; 44.261     ;
; 955.478 ; code:c|y_reg[0] ; code:c|P[8][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.251     ; 44.258     ;
; 955.494 ; code:c|y_reg[0] ; code:c|P[5][34]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.249     ; 44.244     ;
; 955.495 ; code:c|y_reg[1] ; code:c|P[0][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.243     ; 44.249     ;
; 955.503 ; code:c|y_reg[0] ; code:c|P[7][11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.257     ; 44.227     ;
+---------+-----------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                               ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 14.370 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.026     ; 3.514      ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.056 ; code:c|rotate[1]              ; code:c|rotate[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|rotate[2]              ; code:c|rotate[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|rotate[0]              ; code:c|rotate[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[13]            ; code:c|formnex[13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|rotate[6]              ; code:c|rotate[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[15]            ; code:c|formnex[15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[8]             ; code:c|formnex[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|rotate[3]              ; code:c|rotate[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|rotate[5]              ; code:c|rotate[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|rotate[4]              ; code:c|rotate[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[14]            ; code:c|formnex[14]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[3]             ; code:c|formnex[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[11]            ; code:c|formnex[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[12]            ; code:c|formnex[12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[9]             ; code:c|formnex[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[10]            ; code:c|formnex[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[5]             ; code:c|formnex[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[4]             ; code:c|formnex[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[6]             ; code:c|formnex[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|form[7]                ; code:c|form[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|formnex[7]             ; code:c|formnex[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.055 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_reg[4]        ; intercon:i|data_reg[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg.read1     ; uartcom:u|state_reg.read1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg.start1    ; uartcom:u|state_reg.start1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_ch_reg        ; intercon:i|data_ch_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|round_reg[1]       ; intercon:i|round_reg[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_rec_reg       ; intercon:i|data_rec_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|data_code_ch_reg       ; code:c|data_code_ch_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|y_reg[4]               ; code:c|y_reg[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|y_reg[3]               ; code:c|y_reg[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[13]               ; code:c|form[13]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|M_reg[3][11]           ; code:c|M_reg[3][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|M_reg[2][11]           ; code:c|M_reg[2][11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|M_reg[2][8]            ; code:c|M_reg[2][8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[15]               ; code:c|form[15]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[8]                ; code:c|form[8]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|M_reg[3][8]            ; code:c|M_reg[3][8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[14]               ; code:c|form[14]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[3]                ; code:c|form[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[11]               ; code:c|form[11]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[12]               ; code:c|form[12]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[9]                ; code:c|form[9]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[10]               ; code:c|form[10]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[5]                ; code:c|form[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[4]                ; code:c|form[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[6]                ; code:c|form[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[2]                ; code:c|form[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|formnex[2]             ; code:c|formnex[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[0]                ; code:c|form[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|formnex[1]             ; code:c|formnex[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; code:c|form[1]                ; code:c|form[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.054 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; intercon:i|load_code_reg      ; intercon:i|load_code_reg      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; code:c|x_reg[4]               ; code:c|x_reg[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; code:c|x_reg[2]               ; code:c|x_reg[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.052 ; code:c|load_reg               ; code:c|load_reg               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.307      ;
; -0.048 ; code:c|state_reg[0]           ; code:c|state_reg[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.314      ;
; -0.047 ; code:c|x_reg[0]               ; code:c|x_reg[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.314      ;
; 0.023  ; intercon:i|data_reg[29]       ; intercon:i|doutuart_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.387      ;
; 0.024  ; intercon:i|data_reg[22]       ; intercon:i|doutuart_reg[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.387      ;
; 0.028  ; intercon:i|doutdec_reg[5]     ; intercon:i|doutdec_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.388      ;
; 0.040  ; intercon:i|doutdec_reg[21]    ; intercon:i|doutdec_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.402      ;
; 0.040  ; uartcom:u|state_reg1.idle1    ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.399      ;
; 0.042  ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.402      ;
; 0.044  ; intercon:i|doutdec_reg[23]    ; intercon:i|doutdec_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.406      ;
; 0.054  ; code:c|form[1]                ; code:c|formnex[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.416      ;
; 0.057  ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.420      ;
; 0.058  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.419      ;
; 0.058  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.419      ;
; 0.058  ; uartcom:u|cnt_reg1[3]         ; uartcom:u|cnt_reg1[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.419      ;
; 0.058  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.419      ;
; 0.058  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.419      ;
; 0.058  ; intercon:i|doutdec_reg[6]     ; intercon:i|doutdec_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.418      ;
; 0.058  ; code:c|state_reg[0]           ; code:c|data_code_ch_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.420      ;
; 0.059  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.420      ;
; 0.059  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.420      ;
; 0.060  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.421      ;
; 0.060  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.423      ;
; 0.061  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.424      ;
; 0.061  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.424      ;
; 0.061  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.424      ;
; 0.062  ; uartcom:u|i_reg1[31]          ; uartcom:u|i_reg1[31]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.424      ;
; 0.062  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[6]           ; uartcom:u|i_reg1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[7]           ; uartcom:u|i_reg1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; intercon:i|doutdec_reg[3]     ; intercon:i|doutdec_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.422      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                               ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 4.909 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.233      ; 3.202      ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.247  ; 9.247        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.247  ; 9.247        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.446 ; 10.446       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.446 ; 10.446       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                         ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------+
; 499.520 ; 499.736      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][29]      ;
; 499.520 ; 499.736      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][11]       ;
; 499.520 ; 499.736      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][35]       ;
; 499.520 ; 499.736      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[9][29]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][17]         ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][22]         ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][24]         ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[3]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[6]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[0][32]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][0]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][1]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][2]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][32]      ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[11][32]      ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][0]        ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][1]        ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][2]        ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][32]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[2][0]        ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[2][1]        ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[2][2]        ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[3][2]        ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][32]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][32]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[6][26]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[6][32]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[7][20]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[7][32]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[8][32]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[8][8]        ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[9][0]        ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[9][1]        ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[9][30]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[9][31]       ;
; 499.521 ; 499.737      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[9][32]       ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][10]     ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][7]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][0]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][13]     ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][4]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][6]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][9]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][10]     ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][16]     ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][1]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][3]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][7]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][8]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][10]     ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][11]     ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][12]     ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][16]     ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][1]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][8]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][0]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][1]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][6]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][9]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][10]     ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][7]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][21]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][24]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][21]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][33]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][16]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][21]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][26]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][34]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][35]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][10]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][1]          ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][20]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][23]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][25]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][26]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][28]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][29]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][34]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][8]          ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][11]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][10]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][13]         ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][1]          ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][8]          ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|data_code_ch_reg ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[16]     ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[54]     ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[0]          ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[1]          ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[2]          ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[3]          ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[4]          ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[5]          ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[6]          ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[7]          ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[10]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[12]      ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[1]       ;
; 499.522 ; 499.738      ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|formnex[2]       ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 3.012 ; 3.736 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -1.736 ; -2.464 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 3.540 ; 3.285 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 3.225 ; 2.969 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                      ; 11.626 ; -0.056 ; N/A      ; N/A     ; 9.247               ;
;  clock                                                ; 11.926 ; 4.909  ; N/A      ; N/A     ; 9.247               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.626 ; -0.056 ; N/A      ; N/A     ; 499.220             ;
; Design-wide TNS                                       ; 0.0    ; -3.954 ; 0.0      ; 0.0     ; 0.0                 ;
;  clock                                                ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; -3.954 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 5.895 ; 6.314 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -1.736 ; -2.464 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 5.984 ; 5.565 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 3.225 ; 2.969 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; tx            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rx                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock                                                ; 1          ; 0        ; 0        ; 0        ;
; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 31         ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1448977585 ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock                                                ; 1          ; 0        ; 0        ; 0        ;
; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 31         ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1448977585 ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Tue Oct 22 02:18:39 2013
Info: Command: quartus_sta main -c main
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'main.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 11.626
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    11.626         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    11.926         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.025
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.025        -1.687 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     6.905         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.529
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.529         0.000 clock 
    Info:   499.220         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Worst-case setup slack is 12.447
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    12.447         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    12.460         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.026
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.026        -1.761 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     6.362         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.541
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.541         0.000 clock 
    Info:   499.281         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Worst-case setup slack is 14.204
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    14.204         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    14.370         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.056
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.056        -3.954 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     4.909         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.247
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.247         0.000 clock 
    Info:   499.520         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is fully constrained for setup requirements
Info: Design is fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 783 megabytes
    Info: Processing ended: Tue Oct 22 02:20:45 2013
    Info: Elapsed time: 00:02:06
    Info: Total CPU time (on all processors): 00:01:49


