module mux_4_1(in, sel, out);
	input logic [3:0] in;
	input logic [1:0];
	output logic out;
	
	wire[5:0] w;
	
	not not1 (w[0], sel[0]);
	not not2 (w[1], sel[1]);
	and and1 (w[2], in[0], w[0], w[1]);
	and and2 (w[3], in[1], sel[0], w[1]);
	and and3 (w[4], in[2], w[0], sel[1]);
	and and4 (w[5], in[3], sel[0], sel[1]);
endmodule