(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-10-14T03:17:49Z")
 (DESIGN "Final Code")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.1 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Final Code")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Right\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Right\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Left\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Left\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M1\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_L.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_F.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Grip\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\M2_Direction\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\M1_Direction\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M2\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_R.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_F\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Lift\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT Grip_Servo\(0\).pad_out Grip_Servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Lift_Servo\(0\).pad_out Lift_Servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_Backward\(0\).pad_out M1_Backward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_Forward\(0\).pad_out M1_Forward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_Backward\(0\).pad_out M2_Backward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_Forward\(0\).pad_out M2_Forward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODIN11_0.q MODIN11_0.main_5 (3.075:3.075:3.075))
    (INTERCONNECT MODIN11_0.q MODIN11_1.main_5 (2.930:2.930:2.930))
    (INTERCONNECT MODIN11_0.q \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_5 (3.076:3.076:3.076))
    (INTERCONNECT MODIN11_1.q MODIN11_0.main_4 (2.881:2.881:2.881))
    (INTERCONNECT MODIN11_1.q MODIN11_1.main_4 (2.869:2.869:2.869))
    (INTERCONNECT MODIN11_1.q \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_4 (2.886:2.886:2.886))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN11_0.main_7 (2.953:2.953:2.953))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN11_1.main_7 (2.936:2.936:2.936))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_7 (2.958:2.958:2.958))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN11_0.main_6 (2.957:2.957:2.957))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN11_1.main_6 (2.942:2.942:2.942))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_6 (2.964:2.964:2.964))
    (INTERCONNECT MODIN8_0.q MODIN8_0.main_5 (2.966:2.966:2.966))
    (INTERCONNECT MODIN8_0.q MODIN8_1.main_5 (3.101:3.101:3.101))
    (INTERCONNECT MODIN8_0.q \\Timer_ULTRASONIC_F\:TimerUDB\:capt_int_temp\\.main_5 (3.113:3.113:3.113))
    (INTERCONNECT MODIN8_1.q MODIN8_0.main_4 (3.248:3.248:3.248))
    (INTERCONNECT MODIN8_1.q MODIN8_1.main_4 (3.285:3.285:3.285))
    (INTERCONNECT MODIN8_1.q \\Timer_ULTRASONIC_F\:TimerUDB\:capt_int_temp\\.main_4 (3.269:3.269:3.269))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_0.main_7 (2.979:2.979:2.979))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_1.main_7 (3.123:3.123:3.123))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_ULTRASONIC_F\:TimerUDB\:capt_int_temp\\.main_7 (3.113:3.113:3.113))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_0.main_6 (2.947:2.947:2.947))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_1.main_6 (2.948:2.948:2.948))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_ULTRASONIC_F\:TimerUDB\:capt_int_temp\\.main_6 (2.931:2.931:2.931))
    (INTERCONNECT Trigger_F\(0\).fb MODIN8_0.main_1 (9.044:9.044:9.044))
    (INTERCONNECT Trigger_F\(0\).fb MODIN8_1.main_1 (8.502:8.502:8.502))
    (INTERCONNECT Trigger_F\(0\).fb \\Timer_ULTRASONIC_F\:TimerUDB\:capt_int_temp\\.main_1 (8.112:8.112:8.112))
    (INTERCONNECT Trigger_F\(0\).fb \\Timer_ULTRASONIC_F\:TimerUDB\:rstSts\:stsreg\\.reset (8.132:8.132:8.132))
    (INTERCONNECT Trigger_F\(0\).fb \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (8.506:8.506:8.506))
    (INTERCONNECT Trigger_F\(0\).fb \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (8.505:8.505:8.505))
    (INTERCONNECT Trigger_F\(0\).fb \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.main_1 (8.517:8.517:8.517))
    (INTERCONNECT Trigger_F\(0\).fb \\Timer_ULTRASONIC_F\:TimerUDB\:trig_disable\\.main_0 (8.517:8.517:8.517))
    (INTERCONNECT Echo_F\(0\).fb MODIN8_0.main_0 (6.744:6.744:6.744))
    (INTERCONNECT Echo_F\(0\).fb MODIN8_1.main_0 (7.677:7.677:7.677))
    (INTERCONNECT Echo_F\(0\).fb \\Timer_ULTRASONIC_F\:TimerUDB\:capt_fifo_load\\.main_0 (7.123:7.123:7.123))
    (INTERCONNECT Echo_F\(0\).fb \\Timer_ULTRASONIC_F\:TimerUDB\:capt_int_temp\\.main_0 (7.123:7.123:7.123))
    (INTERCONNECT Echo_F\(0\).fb \\Timer_ULTRASONIC_F\:TimerUDB\:capture_last\\.main_0 (6.744:6.744:6.744))
    (INTERCONNECT Echo_F\(0\).fb \\Timer_ULTRASONIC_F\:TimerUDB\:run_mode\\.main_0 (8.075:8.075:8.075))
    (INTERCONNECT Echo_F\(0\).fb \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.main_0 (8.075:8.075:8.075))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN11_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN11_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN8_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN8_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_F\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_F.interrupt (5.428:5.428:5.428))
    (INTERCONNECT Trigger_L\(0\).fb MODIN11_0.main_1 (9.422:9.422:9.422))
    (INTERCONNECT Trigger_L\(0\).fb MODIN11_1.main_1 (9.406:9.406:9.406))
    (INTERCONNECT Trigger_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_1 (8.099:8.099:8.099))
    (INTERCONNECT Trigger_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.reset (6.405:6.405:6.405))
    (INTERCONNECT Trigger_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (7.353:7.353:7.353))
    (INTERCONNECT Trigger_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (8.727:8.727:8.727))
    (INTERCONNECT Trigger_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_1 (7.348:7.348:7.348))
    (INTERCONNECT Trigger_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.main_0 (7.348:7.348:7.348))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_L.interrupt (5.489:5.489:5.489))
    (INTERCONNECT Echo_L\(0\).fb MODIN11_0.main_0 (6.523:6.523:6.523))
    (INTERCONNECT Echo_L\(0\).fb MODIN11_1.main_0 (6.531:6.531:6.531))
    (INTERCONNECT Echo_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:capt_fifo_load\\.main_0 (6.522:6.522:6.522))
    (INTERCONNECT Echo_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_0 (6.522:6.522:6.522))
    (INTERCONNECT Echo_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:capture_last\\.main_0 (6.523:6.523:6.523))
    (INTERCONNECT Echo_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:run_mode\\.main_0 (6.232:6.232:6.232))
    (INTERCONNECT Echo_L\(0\).fb \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_0 (6.232:6.232:6.232))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_0 (7.915:7.915:7.915))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_0 (5.825:5.825:5.825))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_0 (6.923:6.923:6.923))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.reset (6.609:6.609:6.609))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (5.853:5.853:5.853))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (7.896:7.896:7.896))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_0 (6.906:6.906:6.906))
    (INTERCONNECT Trigger_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.main_0 (6.906:6.906:6.906))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_R.interrupt (7.056:7.056:7.056))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:capt_fifo_load\\.main_0 (8.120:8.120:8.120))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_1 (8.120:8.120:8.120))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:capture_last\\.main_0 (8.121:8.121:8.121))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_1 (8.121:8.121:8.121))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_1 (9.205:9.205:9.205))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:run_mode\\.main_0 (9.192:9.192:9.192))
    (INTERCONNECT Echo_R\(0\).fb \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_1 (9.192:9.192:9.192))
    (INTERCONNECT Net_2686.q Grip_Servo\(0\).pin_input (8.004:8.004:8.004))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_2686.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_2730.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Grip\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Lift\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_2730.q Lift_Servo\(0\).pin_input (6.335:6.335:6.335))
    (INTERCONNECT Net_469.q Net_722.main_0 (2.225:2.225:2.225))
    (INTERCONNECT Net_469.q Net_723.main_0 (2.225:2.225:2.225))
    (INTERCONNECT \\M1_Direction\:Sync\:ctrl_reg\\.control_0 Net_722.main_1 (2.251:2.251:2.251))
    (INTERCONNECT \\M1_Direction\:Sync\:ctrl_reg\\.control_0 Net_723.main_1 (2.251:2.251:2.251))
    (INTERCONNECT Net_482.q Net_724.main_1 (2.285:2.285:2.285))
    (INTERCONNECT Net_482.q Net_725.main_1 (2.285:2.285:2.285))
    (INTERCONNECT \\M2_Direction\:Sync\:ctrl_reg\\.control_0 Net_724.main_0 (3.701:3.701:3.701))
    (INTERCONNECT \\M2_Direction\:Sync\:ctrl_reg\\.control_0 Net_725.main_0 (3.701:3.701:3.701))
    (INTERCONNECT Phase_LA\(0\).fb \\QuadDec_Left\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.580:5.580:5.580))
    (INTERCONNECT Phase_LB\(0\).fb \\QuadDec_Left\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.969:5.969:5.969))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_469.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_482.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M1\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_M2\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Left\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_Right\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_722.q M1_Backward\(0\).pin_input (5.415:5.415:5.415))
    (INTERCONNECT Net_723.q M1_Forward\(0\).pin_input (5.457:5.457:5.457))
    (INTERCONNECT Net_724.q M2_Backward\(0\).pin_input (5.775:5.775:5.775))
    (INTERCONNECT Net_725.q M2_Forward\(0\).pin_input (5.722:5.722:5.722))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:Stsreg\\.interrupt \\QuadDec_Left\:isr\\.interrupt (7.770:7.770:7.770))
    (INTERCONNECT Phase_RA\(0\).fb \\QuadDec_Right\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.550:6.550:6.550))
    (INTERCONNECT Phase_RB\(0\).fb \\QuadDec_Right\:bQuadDec\:quad_B_delayed_0\\.main_0 (6.767:6.767:6.767))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:Stsreg\\.interrupt \\QuadDec_Right\:isr\\.interrupt (7.894:7.894:7.894))
    (INTERCONNECT \\ADC\:DEC\\.interrupt \\ADC\:IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_965.q Tx_1\(0\).pin_input (6.238:6.238:6.238))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_0\\.main_0 (5.276:5.276:5.276))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_1\\.main_0 (5.276:5.276:5.276))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_last\\.main_0 (5.276:5.276:5.276))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_postpoll\\.main_0 (5.276:5.276:5.276))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_0\\.main_0 (5.988:5.988:5.988))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_2\\.main_0 (5.999:5.999:5.999))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_status_3\\.main_0 (5.999:5.999:5.999))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC\:DSM\\.extclk_cp_udb (9.060:9.060:9.060))
    (INTERCONNECT \\ADC\:DSM\\.dec_clock \\ADC\:DEC\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_0 \\ADC\:DEC\\.mod_dat_0 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_1 \\ADC\:DEC\\.mod_dat_1 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_2 \\ADC\:DEC\\.mod_dat_2 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_3 \\ADC\:DEC\\.mod_dat_3 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DEC\\.modrst \\ADC\:DSM\\.reset_dec (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_2686.main_1 (2.607:2.607:2.607))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Grip\:PWMUDB\:prevCompare1\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Grip\:PWMUDB\:status_0\\.main_1 (2.593:2.593:2.593))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Grip\:PWMUDB\:runmode_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:prevCompare1\\.q \\PWM_Grip\:PWMUDB\:status_0\\.main_0 (2.285:2.285:2.285))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:runmode_enable\\.q Net_2686.main_0 (3.518:3.518:3.518))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:runmode_enable\\.q \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.959:3.959:3.959))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:runmode_enable\\.q \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (4.521:4.521:4.521))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:runmode_enable\\.q \\PWM_Grip\:PWMUDB\:status_2\\.main_0 (3.518:3.518:3.518))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:status_0\\.q \\PWM_Grip\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:status_2\\.q \\PWM_Grip\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Grip\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.893:2.893:2.893))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.890:2.890:2.890))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Grip\:PWMUDB\:status_2\\.main_1 (2.905:2.905:2.905))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_2730.main_1 (3.110:3.110:3.110))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Lift\:PWMUDB\:prevCompare1\\.main_0 (3.110:3.110:3.110))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Lift\:PWMUDB\:status_0\\.main_1 (3.101:3.101:3.101))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Lift\:PWMUDB\:runmode_enable\\.main_0 (2.893:2.893:2.893))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:prevCompare1\\.q \\PWM_Lift\:PWMUDB\:status_0\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:runmode_enable\\.q Net_2730.main_0 (4.757:4.757:4.757))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:runmode_enable\\.q \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.818:3.818:3.818))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:runmode_enable\\.q \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.822:3.822:3.822))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:runmode_enable\\.q \\PWM_Lift\:PWMUDB\:status_2\\.main_0 (4.757:4.757:4.757))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:status_0\\.q \\PWM_Lift\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:status_2\\.q \\PWM_Lift\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.322:2.322:2.322))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Lift\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.902:2.902:2.902))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.932:2.932:2.932))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.933:2.933:2.933))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Lift\:PWMUDB\:status_2\\.main_1 (3.590:3.590:3.590))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_469.main_1 (2.690:2.690:2.690))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_M1\:PWMUDB\:prevCompare1\\.main_0 (2.688:2.688:2.688))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_M1\:PWMUDB\:status_0\\.main_1 (2.688:2.688:2.688))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_M1\:PWMUDB\:runmode_enable\\.main_0 (2.328:2.328:2.328))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:prevCompare1\\.q \\PWM_M1\:PWMUDB\:status_0\\.main_0 (2.244:2.244:2.244))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:runmode_enable\\.q Net_469.main_0 (4.441:4.441:4.441))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:runmode_enable\\.q \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.921:3.921:3.921))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:runmode_enable\\.q \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.527:3.527:3.527))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:runmode_enable\\.q \\PWM_M1\:PWMUDB\:status_2\\.main_0 (4.441:4.441:4.441))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:status_0\\.q \\PWM_M1\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.242:2.242:2.242))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:status_2\\.q \\PWM_M1\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.240:2.240:2.240))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_M1\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.245:2.245:2.245))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.975:2.975:2.975))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.845:2.845:2.845))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M1\:PWMUDB\:status_2\\.main_1 (2.981:2.981:2.981))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_482.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_M2\:PWMUDB\:prevCompare1\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_M2\:PWMUDB\:status_0\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_M2\:PWMUDB\:runmode_enable\\.main_0 (2.941:2.941:2.941))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:prevCompare1\\.q \\PWM_M2\:PWMUDB\:status_0\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:runmode_enable\\.q Net_482.main_0 (7.553:7.553:7.553))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:runmode_enable\\.q \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (7.958:7.958:7.958))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:runmode_enable\\.q \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (8.499:8.499:8.499))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:runmode_enable\\.q \\PWM_M2\:PWMUDB\:status_2\\.main_0 (7.553:7.553:7.553))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:status_0\\.q \\PWM_M2\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:status_2\\.q \\PWM_M2\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_M2\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.094:3.094:3.094))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (3.095:3.095:3.095))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M2\:PWMUDB\:status_2\\.main_1 (2.973:2.973:2.973))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_Left\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.771:2.771:2.771))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.785:2.785:2.785))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:reload\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Left\:Net_1275\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.288:2.288:2.288))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.620:2.620:2.620))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Left\:Net_530\\.main_2 (3.388:3.388:3.388))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Left\:Net_611\\.main_2 (3.388:3.388:3.388))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.814:2.814:2.814))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.799:2.799:2.799))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (4.190:4.190:4.190))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:reload\\.main_1 (3.936:3.936:3.936))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.505:4.505:4.505))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:status_3\\.main_0 (3.530:3.530:3.530))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (3.530:3.530:3.530))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Left\:Net_1275\\.main_0 (3.936:3.936:3.936))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.326:2.326:2.326))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\QuadDec_Left\:Net_1203\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.900:3.900:3.900))
    (INTERCONNECT \\QuadDec_Left\:Net_1203\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.900:3.900:3.900))
    (INTERCONNECT \\QuadDec_Left\:Net_1203\\.q \\QuadDec_Left\:Net_1203_split\\.main_1 (3.127:3.127:3.127))
    (INTERCONNECT \\QuadDec_Left\:Net_1203_split\\.q \\QuadDec_Left\:Net_1203\\.main_5 (2.889:2.889:2.889))
    (INTERCONNECT \\QuadDec_Left\:Net_1251\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.505:4.505:4.505))
    (INTERCONNECT \\QuadDec_Left\:Net_1251\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (5.218:5.218:5.218))
    (INTERCONNECT \\QuadDec_Left\:Net_1251\\.q \\QuadDec_Left\:Net_1251\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_Left\:Net_1251\\.q \\QuadDec_Left\:Net_1251_split\\.main_0 (4.661:4.661:4.661))
    (INTERCONNECT \\QuadDec_Left\:Net_1251\\.q \\QuadDec_Left\:Net_530\\.main_1 (5.840:5.840:5.840))
    (INTERCONNECT \\QuadDec_Left\:Net_1251\\.q \\QuadDec_Left\:Net_611\\.main_1 (5.840:5.840:5.840))
    (INTERCONNECT \\QuadDec_Left\:Net_1251_split\\.q \\QuadDec_Left\:Net_1251\\.main_7 (2.920:2.920:2.920))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:reload\\.main_0 (6.348:6.348:6.348))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (6.399:6.399:6.399))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:Net_1203_split\\.main_0 (5.121:5.121:5.121))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:Net_1251\\.main_1 (7.304:7.304:7.304))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:Net_1251_split\\.main_1 (6.376:6.376:6.376))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:Net_1260\\.main_0 (4.023:4.023:4.023))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:bQuadDec\:Stsreg\\.status_2 (6.530:6.530:6.530))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:bQuadDec\:error\\.main_0 (7.304:7.304:7.304))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:bQuadDec\:state_0\\.main_0 (8.219:8.219:8.219))
    (INTERCONNECT \\QuadDec_Left\:Net_1260\\.q \\QuadDec_Left\:bQuadDec\:state_1\\.main_0 (8.219:8.219:8.219))
    (INTERCONNECT \\QuadDec_Left\:Net_1275\\.q \\QuadDec_Left\:Net_530\\.main_0 (2.912:2.912:2.912))
    (INTERCONNECT \\QuadDec_Left\:Net_1275\\.q \\QuadDec_Left\:Net_611\\.main_0 (2.912:2.912:2.912))
    (INTERCONNECT \\QuadDec_Left\:Net_530\\.q \\QuadDec_Left\:bQuadDec\:Stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\QuadDec_Left\:Net_611\\.q \\QuadDec_Left\:bQuadDec\:Stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:Net_1203\\.main_2 (6.163:6.163:6.163))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:Net_1203_split\\.main_4 (5.276:5.276:5.276))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:Net_1251\\.main_4 (2.317:2.317:2.317))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:Net_1251_split\\.main_4 (3.222:3.222:3.222))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:Net_1260\\.main_1 (6.163:6.163:6.163))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:bQuadDec\:Stsreg\\.status_3 (6.631:6.631:6.631))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:bQuadDec\:error\\.main_3 (2.317:2.317:2.317))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:bQuadDec\:state_0\\.main_3 (3.234:3.234:3.234))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:error\\.q \\QuadDec_Left\:bQuadDec\:state_1\\.main_3 (3.234:3.234:3.234))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_Left\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.236:2.236:2.236))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.main_0 (2.236:2.236:2.236))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_Left\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.685:2.685:2.685))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.main_1 (2.701:2.701:2.701))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.main_2 (2.240:2.240:2.240))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:Net_1203\\.main_0 (2.531:2.531:2.531))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:Net_1203_split\\.main_2 (3.432:3.432:3.432))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:Net_1251\\.main_2 (5.997:5.997:5.997))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:Net_1251_split\\.main_2 (4.665:4.665:4.665))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:bQuadDec\:error\\.main_1 (5.997:5.997:5.997))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.main_3 (2.531:2.531:2.531))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:bQuadDec\:state_0\\.main_1 (6.910:6.910:6.910))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Left\:bQuadDec\:state_1\\.main_1 (6.910:6.910:6.910))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_Left\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.873:2.873:2.873))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.main_0 (2.873:2.873:2.873))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_Left\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.525:2.525:2.525))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.main_1 (2.526:2.526:2.526))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.main_2 (2.225:2.225:2.225))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:Net_1203\\.main_1 (2.523:2.523:2.523))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:Net_1203_split\\.main_3 (3.416:3.416:3.416))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:Net_1251\\.main_3 (5.259:5.259:5.259))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:Net_1251_split\\.main_3 (4.344:4.344:4.344))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:bQuadDec\:error\\.main_2 (5.259:5.259:5.259))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.main_3 (2.518:2.518:2.518))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:bQuadDec\:state_0\\.main_2 (6.174:6.174:6.174))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Left\:bQuadDec\:state_1\\.main_2 (6.174:6.174:6.174))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:Net_1203\\.main_4 (5.962:5.962:5.962))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:Net_1203_split\\.main_6 (5.073:5.073:5.073))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:Net_1251\\.main_6 (3.225:3.225:3.225))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:Net_1251_split\\.main_6 (4.144:4.144:4.144))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:Net_1260\\.main_3 (5.962:5.962:5.962))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:bQuadDec\:error\\.main_5 (3.225:3.225:3.225))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:bQuadDec\:state_0\\.main_5 (2.318:2.318:2.318))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_0\\.q \\QuadDec_Left\:bQuadDec\:state_1\\.main_5 (2.318:2.318:2.318))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:Net_1203\\.main_3 (7.002:7.002:7.002))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:Net_1203_split\\.main_5 (5.707:5.707:5.707))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:Net_1251\\.main_5 (3.214:3.214:3.214))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:Net_1251_split\\.main_5 (4.133:4.133:4.133))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:Net_1260\\.main_2 (7.002:7.002:7.002))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:bQuadDec\:error\\.main_4 (3.214:3.214:3.214))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:bQuadDec\:state_0\\.main_4 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_Left\:bQuadDec\:state_1\\.q \\QuadDec_Left\:bQuadDec\:state_1\\.main_4 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (5.865:5.865:5.865))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:status_0\\.main_0 (5.807:5.807:5.807))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_Right\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.333:2.333:2.333))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.241:3.241:3.241))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.223:3.223:3.223))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.905:2.905:2.905))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:reload\\.main_2 (2.905:2.905:2.905))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.905:2.905:2.905))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Right\:Net_1275\\.main_1 (2.905:2.905:2.905))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.285:2.285:2.285))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:status_0\\.main_1 (3.207:3.207:3.207))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Right\:Net_530\\.main_2 (3.243:3.243:3.243))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Right\:Net_611\\.main_2 (3.243:3.243:3.243))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.242:3.242:3.242))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (3.233:3.233:3.233))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (4.401:4.401:4.401))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:reload\\.main_1 (5.735:5.735:5.735))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (8.499:8.499:8.499))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.530:4.530:4.530))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.530:4.530:4.530))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Right\:Net_1275\\.main_0 (5.735:5.735:5.735))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.314:2.314:2.314))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (4.194:4.194:4.194))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.922:2.922:2.922))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.921:2.921:2.921))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_Right\:Net_1203\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.228:3.228:3.228))
    (INTERCONNECT \\QuadDec_Right\:Net_1203\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.228:3.228:3.228))
    (INTERCONNECT \\QuadDec_Right\:Net_1203\\.q \\QuadDec_Right\:Net_1203_split\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\QuadDec_Right\:Net_1203_split\\.q \\QuadDec_Right\:Net_1203\\.main_5 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_Right\:Net_1251\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.631:4.631:4.631))
    (INTERCONNECT \\QuadDec_Right\:Net_1251\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (4.635:4.635:4.635))
    (INTERCONNECT \\QuadDec_Right\:Net_1251\\.q \\QuadDec_Right\:Net_1251\\.main_0 (2.795:2.795:2.795))
    (INTERCONNECT \\QuadDec_Right\:Net_1251\\.q \\QuadDec_Right\:Net_1251_split\\.main_0 (2.807:2.807:2.807))
    (INTERCONNECT \\QuadDec_Right\:Net_1251\\.q \\QuadDec_Right\:Net_530\\.main_1 (2.795:2.795:2.795))
    (INTERCONNECT \\QuadDec_Right\:Net_1251\\.q \\QuadDec_Right\:Net_611\\.main_1 (2.795:2.795:2.795))
    (INTERCONNECT \\QuadDec_Right\:Net_1251_split\\.q \\QuadDec_Right\:Net_1251\\.main_7 (2.288:2.288:2.288))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:reload\\.main_0 (9.627:9.627:9.627))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (9.589:9.589:9.589))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:Net_1203_split\\.main_0 (8.687:8.687:8.687))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:Net_1251\\.main_1 (8.675:8.675:8.675))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:Net_1251_split\\.main_1 (8.632:8.632:8.632))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:Net_1260\\.main_0 (3.437:3.437:3.437))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:bQuadDec\:Stsreg\\.status_2 (8.845:8.845:8.845))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:bQuadDec\:error\\.main_0 (5.098:5.098:5.098))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:bQuadDec\:state_0\\.main_0 (3.437:3.437:3.437))
    (INTERCONNECT \\QuadDec_Right\:Net_1260\\.q \\QuadDec_Right\:bQuadDec\:state_1\\.main_0 (8.834:8.834:8.834))
    (INTERCONNECT \\QuadDec_Right\:Net_1275\\.q \\QuadDec_Right\:Net_530\\.main_0 (2.915:2.915:2.915))
    (INTERCONNECT \\QuadDec_Right\:Net_1275\\.q \\QuadDec_Right\:Net_611\\.main_0 (2.915:2.915:2.915))
    (INTERCONNECT \\QuadDec_Right\:Net_530\\.q \\QuadDec_Right\:bQuadDec\:Stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\QuadDec_Right\:Net_611\\.q \\QuadDec_Right\:bQuadDec\:Stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:Net_1203\\.main_2 (9.989:9.989:9.989))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:Net_1203_split\\.main_4 (9.012:9.012:9.012))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:Net_1251\\.main_4 (9.989:9.989:9.989))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:Net_1251_split\\.main_4 (9.421:9.421:9.421))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:Net_1260\\.main_1 (5.422:5.422:5.422))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:bQuadDec\:Stsreg\\.status_3 (8.216:8.216:8.216))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:bQuadDec\:error\\.main_3 (3.777:3.777:3.777))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:bQuadDec\:state_0\\.main_3 (5.422:5.422:5.422))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:error\\.q \\QuadDec_Right\:bQuadDec\:state_1\\.main_3 (9.031:9.031:9.031))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_Right\:bQuadDec\:quad_A_delayed_1\\.main_0 (6.260:6.260:6.260))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.main_0 (6.260:6.260:6.260))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_Right\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.main_2 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:Net_1203\\.main_0 (4.408:4.408:4.408))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:Net_1203_split\\.main_2 (4.936:4.936:4.936))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:Net_1251\\.main_2 (4.408:4.408:4.408))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:Net_1251_split\\.main_2 (4.196:4.196:4.196))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:bQuadDec\:error\\.main_1 (9.414:9.414:9.414))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.main_3 (4.412:4.412:4.412))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:bQuadDec\:state_0\\.main_1 (7.755:7.755:7.755))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Right\:bQuadDec\:state_1\\.main_1 (4.412:4.412:4.412))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_Right\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.906:2.906:2.906))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.main_0 (2.906:2.906:2.906))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_Right\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.main_2 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:Net_1203\\.main_1 (7.750:7.750:7.750))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:Net_1203_split\\.main_3 (7.727:7.727:7.727))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:Net_1251\\.main_3 (7.750:7.750:7.750))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:Net_1251_split\\.main_3 (7.729:7.729:7.729))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:bQuadDec\:error\\.main_2 (5.764:5.764:5.764))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.main_3 (4.068:4.068:4.068))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:bQuadDec\:state_0\\.main_2 (4.082:4.082:4.082))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Right\:bQuadDec\:state_1\\.main_2 (7.754:7.754:7.754))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:Net_1203\\.main_4 (7.916:7.916:7.916))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:Net_1203_split\\.main_6 (7.636:7.636:7.636))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:Net_1251\\.main_6 (7.916:7.916:7.916))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:Net_1251_split\\.main_6 (7.930:7.930:7.930))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:Net_1260\\.main_3 (3.273:3.273:3.273))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:bQuadDec\:error\\.main_5 (5.334:5.334:5.334))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:bQuadDec\:state_0\\.main_5 (3.273:3.273:3.273))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_0\\.q \\QuadDec_Right\:bQuadDec\:state_1\\.main_5 (7.915:7.915:7.915))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:Net_1203\\.main_3 (4.744:4.744:4.744))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:Net_1203_split\\.main_5 (4.743:4.743:4.743))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:Net_1251\\.main_5 (4.744:4.744:4.744))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:Net_1251_split\\.main_5 (5.353:5.353:5.353))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:Net_1260\\.main_2 (8.298:8.298:8.298))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:bQuadDec\:error\\.main_4 (9.821:9.821:9.821))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:bQuadDec\:state_0\\.main_4 (8.298:8.298:8.298))
    (INTERCONNECT \\QuadDec_Right\:bQuadDec\:state_1\\.q \\QuadDec_Right\:bQuadDec\:state_1\\.main_4 (5.912:5.912:5.912))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.839:3.839:3.839))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (4.400:4.400:4.400))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:capt_int_temp\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:capture_last\\.q MODIN8_0.main_2 (2.952:2.952:2.952))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:capture_last\\.q MODIN8_1.main_2 (3.084:3.084:3.084))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:capt_fifo_load\\.main_1 (3.084:3.084:3.084))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:capt_int_temp\\.main_2 (3.084:3.084:3.084))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_F\:TimerUDB\:run_mode\\.main_1 (2.952:2.952:2.952))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.main_2 (2.952:2.952:2.952))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.074:3.074:3.074))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.922:2.922:2.922))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F\:TimerUDB\:status_tc\\.main_1 (3.091:3.091:3.091))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.main_5 (3.091:3.091:3.091))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_F\:TimerUDB\:trig_disable\\.main_3 (3.091:3.091:3.091))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:status_tc\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.main_4 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:trig_disable\\.main_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_ULTRASONIC_F\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.928:2.928:2.928))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_ULTRASONIC_F\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:status_tc\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:rstSts\:stsreg\\.status_0 (4.534:4.534:4.534))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.q MODIN8_0.main_3 (6.404:6.404:6.404))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.q MODIN8_1.main_3 (5.392:5.392:5.392))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:capt_fifo_load\\.main_2 (5.844:5.844:5.844))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:capt_int_temp\\.main_3 (5.844:5.844:5.844))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (5.364:5.364:5.364))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (5.364:5.364:5.364))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.main_3 (5.383:5.383:5.383))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:trig_disable\\.main_1 (5.383:5.383:5.383))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:timer_enable\\.main_6 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_F\:TimerUDB\:trig_disable\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.799:2.799:2.799))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.813:2.813:2.813))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.906:2.906:2.906))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capture_last\\.q MODIN11_0.main_2 (4.484:4.484:4.484))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capture_last\\.q MODIN11_1.main_2 (3.925:3.925:3.925))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:capt_fifo_load\\.main_1 (3.492:3.492:3.492))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_2 (3.492:3.492:3.492))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_L\:TimerUDB\:run_mode\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_2 (2.301:2.301:2.301))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.887:2.887:2.887))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.884:2.884:2.884))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_L\:TimerUDB\:status_tc\\.main_1 (2.892:2.892:2.892))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_5 (2.892:2.892:2.892))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.main_3 (2.892:2.892:2.892))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:status_tc\\.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_4 (2.291:2.291:2.291))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.main_2 (2.291:2.291:2.291))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.911:2.911:2.911))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.912:2.912:2.912))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:status_tc\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.909:2.909:2.909))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q MODIN11_0.main_3 (4.664:4.664:4.664))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q MODIN11_1.main_3 (5.644:5.644:5.644))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:capt_fifo_load\\.main_2 (5.087:5.087:5.087))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:capt_int_temp\\.main_3 (5.087:5.087:5.087))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.184:4.184:4.184))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.118:4.118:4.118))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_3 (4.182:4.182:4.182))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.main_1 (4.182:4.182:4.182))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:timer_enable\\.main_6 (2.304:2.304:2.304))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_L\:TimerUDB\:trig_disable\\.main_4 (2.304:2.304:2.304))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.814:2.814:2.814))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capt_fifo_load\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.799:2.799:2.799))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.323:2.323:2.323))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:capt_fifo_load\\.main_1 (2.619:2.619:2.619))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_4 (2.619:2.619:2.619))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_4 (2.623:2.623:2.623))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:capture_last\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_4 (3.532:3.532:3.532))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_3 (4.199:4.199:4.199))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_3 (4.757:4.757:4.757))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_3 (2.312:2.312:2.312))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_2 (3.565:3.565:3.565))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_2 (3.435:3.435:3.435))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_2 (2.636:2.636:2.636))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_R\:TimerUDB\:run_mode\\.main_1 (2.326:2.326:2.326))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_2 (2.326:2.326:2.326))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_7 (3.135:3.135:3.135))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_7 (3.123:3.123:3.123))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_7 (6.431:6.431:6.431))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_6 (4.182:4.182:4.182))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_6 (4.732:4.732:4.732))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_6 (2.300:2.300:2.300))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.109:3.109:3.109))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.100:3.100:3.100))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_R\:TimerUDB\:status_tc\\.main_1 (3.856:3.856:3.856))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_5 (4.000:4.000:4.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.main_3 (4.000:4.000:4.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:status_tc\\.main_0 (2.810:2.810:2.810))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_4 (2.791:2.791:2.791))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:run_mode\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.main_2 (2.791:2.791:2.791))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:status_tc\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.942:5.942:5.942))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:capt_fifo_load\\.main_2 (5.005:5.005:5.005))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:capt_int_temp\\.main_5 (5.005:5.005:5.005))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_0\\.main_5 (5.561:5.561:5.561))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:int_capt_count_1\\.main_5 (2.787:2.787:2.787))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.541:4.541:4.541))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.541:4.541:4.541))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_3 (2.790:2.790:2.790))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.main_1 (2.790:2.790:2.790))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:timer_enable\\.main_6 (2.314:2.314:2.314))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.q \\Timer_ULTRASONIC_R\:TimerUDB\:trig_disable\\.main_4 (2.314:2.314:2.314))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.924:2.924:2.924))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_3 (3.037:3.037:3.037))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_4 (3.037:3.037:3.037))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_2 (3.037:3.037:3.037))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_state_0\\.main_10 (6.827:6.827:6.827))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_status_3\\.main_7 (5.466:5.466:5.466))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_3 (2.531:2.531:2.531))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_1 (2.531:2.531:2.531))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_state_0\\.main_9 (4.773:4.773:4.773))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_status_3\\.main_6 (4.207:4.207:4.207))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (5.405:5.405:5.405))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_3 (5.405:5.405:5.405))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_3 (4.015:4.015:4.015))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (5.405:5.405:5.405))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_3 (4.015:4.015:4.015))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.893:4.893:4.893))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (3.578:3.578:3.578))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_2 (2.550:2.550:2.550))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_2 (2.550:2.550:2.550))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (4.024:4.024:4.024))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_1 (2.544:2.544:2.544))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_1 (2.544:2.544:2.544))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (4.021:4.021:4.021))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_load_fifo\\.main_7 (3.726:3.726:3.726))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_8 (3.726:3.726:3.726))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_2\\.main_8 (4.286:4.286:4.286))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (3.726:3.726:3.726))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_load_fifo\\.main_6 (2.998:2.998:2.998))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_7 (2.998:2.998:2.998))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_2\\.main_7 (3.011:3.011:3.011))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (2.998:2.998:2.998))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_load_fifo\\.main_5 (2.979:2.979:2.979))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_6 (2.979:2.979:2.979))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_2\\.main_6 (3.002:3.002:3.002))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (2.979:2.979:2.979))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (2.862:2.862:2.862))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (5.078:5.078:5.078))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (5.063:5.063:5.063))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_9 (2.846:2.846:2.846))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (6.911:6.911:6.911))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.369:5.369:5.369))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.245:2.245:2.245))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (3.505:3.505:3.505))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_1 (3.505:3.505:3.505))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_2 (3.505:3.505:3.505))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_2 (3.515:3.515:3.515))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (3.505:3.505:3.505))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (3.515:3.515:3.515))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_2 (3.515:3.515:3.515))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.078:5.078:5.078))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (2.582:2.582:2.582))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (2.582:2.582:2.582))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_5 (2.582:2.582:2.582))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_5 (2.576:2.576:2.576))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (2.582:2.582:2.582))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (2.576:2.576:2.576))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_5 (2.576:2.576:2.576))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (2.588:2.588:2.588))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (2.588:2.588:2.588))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_4 (2.588:2.588:2.588))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_4 (2.597:2.597:2.597))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (2.588:2.588:2.588))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (2.597:2.597:2.597))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_4 (2.597:2.597:2.597))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (4.388:4.388:4.388))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (6.946:6.946:6.946))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (2.310:2.310:2.310))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (2.308:2.308:2.308))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_5 (2.538:2.538:2.538))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_5 (2.538:2.538:2.538))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_5 (2.538:2.538:2.538))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_6 (2.534:2.534:2.534))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (3.246:3.246:3.246))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (6.328:6.328:6.328))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (5.785:5.785:5.785))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_2 (5.372:5.372:5.372))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_2 (5.372:5.372:5.372))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_2 (5.372:5.372:5.372))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (5.785:5.785:5.785))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_1\\.main_4 (4.541:4.541:4.541))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_2\\.main_4 (4.541:4.541:4.541))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn\\.main_5 (4.550:4.550:4.550))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (5.298:5.298:5.298))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_load_fifo\\.main_0 (5.298:5.298:5.298))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_0\\.main_1 (5.298:5.298:5.298))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_2\\.main_1 (6.534:6.534:6.534))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_3\\.main_0 (5.298:5.298:5.298))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (6.534:6.534:6.534))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_3\\.main_1 (6.534:6.534:6.534))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.578:6.578:6.578))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (4.354:4.354:4.354))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_3 (2.691:2.691:2.691))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (2.686:2.686:2.686))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (5.062:5.062:5.062))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (4.469:4.469:4.469))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn\\.main_3 (2.248:2.248:2.248))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (5.136:5.136:5.136))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.634:3.634:3.634))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (3.754:3.754:3.754))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_1 (3.760:3.760:3.760))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_1 (3.760:3.760:3.760))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_1 (3.760:3.760:3.760))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (3.754:3.754:3.754))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn\\.main_2 (3.618:3.618:3.618))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (4.843:4.843:4.843))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.481:3.481:3.481))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (3.452:3.452:3.452))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_0 (3.459:3.459:3.459))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_0 (3.459:3.459:3.459))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_0 (3.459:3.459:3.459))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (3.452:3.452:3.452))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (3.479:3.479:3.479))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (4.794:4.794:4.794))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (3.161:3.161:3.161))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_4 (3.147:3.147:3.147))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_3 (3.147:3.147:3.147))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_3 (3.147:3.147:3.147))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (3.161:3.161:3.161))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_4 (3.162:3.162:3.162))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (3.611:3.611:3.611))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (2.333:2.333:2.333))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_965.main_0 (2.235:2.235:2.235))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (2.232:2.232:2.232))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\ADC\:DEC\\.ext_start (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.aclk_glb_ff_0 \\ADC\:DSM\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_Right\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_Left\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Grip\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_ULTRASONIC_F\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_ULTRASONIC_L\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_ULTRASONIC_R\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Lift\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Reset\(0\)_PAD Reset\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flag\(0\)_PAD Flag\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Buzzer\(0\)_PAD Buzzer\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Phase_RB\(0\)_PAD Phase_RB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Phase_RA\(0\)_PAD Phase_RA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Phase_LB\(0\)_PAD Phase_LB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Phase_LA\(0\)_PAD Phase_LA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_Forward\(0\).pad_out M2_Forward\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT M2_Forward\(0\)_PAD M2_Forward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_Backward\(0\).pad_out M2_Backward\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT M2_Backward\(0\)_PAD M2_Backward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_Forward\(0\).pad_out M1_Forward\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT M1_Forward\(0\)_PAD M1_Forward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_Backward\(0\).pad_out M1_Backward\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT M1_Backward\(0\)_PAD M1_Backward\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_L\(0\)_PAD Echo_L\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger_L\(0\)_PAD Trigger_L\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_F\(0\)_PAD Echo_F\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger_F\(0\)_PAD Trigger_F\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Grip_Servo\(0\).pad_out Grip_Servo\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Grip_Servo\(0\)_PAD Grip_Servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_Blue\(0\)_PAD LED_Blue\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_Green\(0\)_PAD LED_Green\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_Red\(0\)_PAD LED_Red\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger_R\(0\)_PAD Trigger_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_R\(0\)_PAD Echo_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_bumper\(0\)_PAD Left_bumper\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_bumper\(0\)_PAD Right_bumper\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Lift_Servo\(0\).pad_out Lift_Servo\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Lift_Servo\(0\)_PAD Lift_Servo\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
