
ubuntu-preinstalled/tbl:     file format elf32-littlearm


Disassembly of section .init:

00001958 <.init>:
    1958:	push	{r3, lr}
    195c:	bl	1f78 <__printf_chk@plt+0x3d0>
    1960:	pop	{r3, pc}

Disassembly of section .plt:

00001964 <__aeabi_atexit@plt-0x14>:
    1964:	push	{lr}		; (str lr, [sp, #-4]!)
    1968:	ldr	lr, [pc, #4]	; 1974 <__aeabi_atexit@plt-0x4>
    196c:	add	lr, pc, lr
    1970:	ldr	pc, [lr, #8]!
    1974:	andeq	r2, r2, r8, ror #10

00001978 <__aeabi_atexit@plt>:
    1978:			; <UNDEFINED> instruction: 0xe7fd4778
    197c:	add	ip, pc, #0, 12
    1980:	add	ip, ip, #139264	; 0x22000
    1984:	ldr	pc, [ip, #1380]!	; 0x564

00001988 <free@plt>:
    1988:			; <UNDEFINED> instruction: 0xe7fd4778
    198c:	add	ip, pc, #0, 12
    1990:	add	ip, ip, #139264	; 0x22000
    1994:	ldr	pc, [ip, #1368]!	; 0x558

00001998 <strncmp@plt>:
    1998:	add	ip, pc, #0, 12
    199c:	add	ip, ip, #139264	; 0x22000
    19a0:	ldr	pc, [ip, #1360]!	; 0x550

000019a4 <exit@plt>:
    19a4:	add	ip, pc, #0, 12
    19a8:	add	ip, ip, #139264	; 0x22000
    19ac:	ldr	pc, [ip, #1352]!	; 0x548

000019b0 <strerror@plt>:
    19b0:	add	ip, pc, #0, 12
    19b4:	add	ip, ip, #139264	; 0x22000
    19b8:	ldr	pc, [ip, #1344]!	; 0x540

000019bc <puts@plt>:
    19bc:	add	ip, pc, #0, 12
    19c0:	add	ip, ip, #139264	; 0x22000
    19c4:	ldr	pc, [ip, #1336]!	; 0x538

000019c8 <_Znaj@plt>:
    19c8:			; <UNDEFINED> instruction: 0xe7fd4778
    19cc:	add	ip, pc, #0, 12
    19d0:	add	ip, ip, #139264	; 0x22000
    19d4:	ldr	pc, [ip, #1324]!	; 0x52c

000019d8 <abort@plt>:
    19d8:	add	ip, pc, #0, 12
    19dc:	add	ip, ip, #139264	; 0x22000
    19e0:	ldr	pc, [ip, #1316]!	; 0x524

000019e4 <__ctype_toupper_loc@plt>:
    19e4:	add	ip, pc, #0, 12
    19e8:	add	ip, ip, #139264	; 0x22000
    19ec:	ldr	pc, [ip, #1308]!	; 0x51c

000019f0 <setbuf@plt>:
    19f0:	add	ip, pc, #0, 12
    19f4:	add	ip, ip, #139264	; 0x22000
    19f8:	ldr	pc, [ip, #1300]!	; 0x514

000019fc <realloc@plt>:
    19fc:	add	ip, pc, #0, 12
    1a00:	add	ip, ip, #139264	; 0x22000
    1a04:	ldr	pc, [ip, #1292]!	; 0x50c

00001a08 <ungetc@plt>:
    1a08:	add	ip, pc, #0, 12
    1a0c:	add	ip, ip, #139264	; 0x22000
    1a10:	ldr	pc, [ip, #1284]!	; 0x504

00001a14 <__stack_chk_fail@plt>:
    1a14:	add	ip, pc, #0, 12
    1a18:	add	ip, ip, #139264	; 0x22000
    1a1c:	ldr	pc, [ip, #1276]!	; 0x4fc

00001a20 <__cxa_end_cleanup@plt>:
    1a20:	add	ip, pc, #0, 12
    1a24:	add	ip, ip, #139264	; 0x22000
    1a28:	ldr	pc, [ip, #1268]!	; 0x4f4

00001a2c <putc@plt>:
    1a2c:			; <UNDEFINED> instruction: 0xe7fd4778
    1a30:	add	ip, pc, #0, 12
    1a34:	add	ip, ip, #139264	; 0x22000
    1a38:	ldr	pc, [ip, #1256]!	; 0x4e8

00001a3c <getc@plt>:
    1a3c:	add	ip, pc, #0, 12
    1a40:	add	ip, ip, #139264	; 0x22000
    1a44:	ldr	pc, [ip, #1248]!	; 0x4e0

00001a48 <_ZdaPv@plt>:
    1a48:	add	ip, pc, #0, 12
    1a4c:	add	ip, ip, #139264	; 0x22000
    1a50:	ldr	pc, [ip, #1240]!	; 0x4d8

00001a54 <__ctype_b_loc@plt>:
    1a54:	add	ip, pc, #0, 12
    1a58:	add	ip, ip, #139264	; 0x22000
    1a5c:	ldr	pc, [ip, #1232]!	; 0x4d0

00001a60 <ferror@plt>:
    1a60:	add	ip, pc, #0, 12
    1a64:	add	ip, ip, #139264	; 0x22000
    1a68:	ldr	pc, [ip, #1224]!	; 0x4c8

00001a6c <fputc@plt>:
    1a6c:	add	ip, pc, #0, 12
    1a70:	add	ip, ip, #139264	; 0x22000
    1a74:	ldr	pc, [ip, #1216]!	; 0x4c0

00001a78 <fwrite@plt>:
    1a78:			; <UNDEFINED> instruction: 0xe7fd4778
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #139264	; 0x22000
    1a84:	ldr	pc, [ip, #1204]!	; 0x4b4

00001a88 <memcpy@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #139264	; 0x22000
    1a90:	ldr	pc, [ip, #1196]!	; 0x4ac

00001a94 <malloc@plt>:
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #139264	; 0x22000
    1a9c:	ldr	pc, [ip, #1188]!	; 0x4a4

00001aa0 <strlen@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #139264	; 0x22000
    1aa8:	ldr	pc, [ip, #1180]!	; 0x49c

00001aac <__snprintf_chk@plt>:
    1aac:	add	ip, pc, #0, 12
    1ab0:	add	ip, ip, #139264	; 0x22000
    1ab4:	ldr	pc, [ip, #1172]!	; 0x494

00001ab8 <fclose@plt>:
    1ab8:	add	ip, pc, #0, 12
    1abc:	add	ip, ip, #139264	; 0x22000
    1ac0:	ldr	pc, [ip, #1164]!	; 0x48c

00001ac4 <write@plt>:
    1ac4:			; <UNDEFINED> instruction: 0xe7fd4778
    1ac8:	add	ip, pc, #0, 12
    1acc:	add	ip, ip, #139264	; 0x22000
    1ad0:	ldr	pc, [ip, #1152]!	; 0x480

00001ad4 <__gxx_personality_v0@plt>:
    1ad4:	add	ip, pc, #0, 12
    1ad8:	add	ip, ip, #139264	; 0x22000
    1adc:	ldr	pc, [ip, #1144]!	; 0x478

00001ae0 <_exit@plt>:
    1ae0:	add	ip, pc, #0, 12
    1ae4:	add	ip, ip, #139264	; 0x22000
    1ae8:	ldr	pc, [ip, #1136]!	; 0x470

00001aec <strcmp@plt>:
    1aec:	add	ip, pc, #0, 12
    1af0:	add	ip, ip, #139264	; 0x22000
    1af4:	ldr	pc, [ip, #1128]!	; 0x468

00001af8 <__errno_location@plt>:
    1af8:	add	ip, pc, #0, 12
    1afc:	add	ip, ip, #139264	; 0x22000
    1b00:	ldr	pc, [ip, #1120]!	; 0x460

00001b04 <memchr@plt>:
    1b04:	add	ip, pc, #0, 12
    1b08:	add	ip, ip, #139264	; 0x22000
    1b0c:	ldr	pc, [ip, #1112]!	; 0x458

00001b10 <sscanf@plt>:
    1b10:	add	ip, pc, #0, 12
    1b14:	add	ip, ip, #139264	; 0x22000
    1b18:	ldr	pc, [ip, #1104]!	; 0x450

00001b1c <fflush@plt>:
    1b1c:			; <UNDEFINED> instruction: 0xe7fd4778
    1b20:	add	ip, pc, #0, 12
    1b24:	add	ip, ip, #139264	; 0x22000
    1b28:	ldr	pc, [ip, #1092]!	; 0x444

00001b2c <fopen64@plt>:
    1b2c:	add	ip, pc, #0, 12
    1b30:	add	ip, ip, #139264	; 0x22000
    1b34:	ldr	pc, [ip, #1084]!	; 0x43c

00001b38 <memcmp@plt>:
    1b38:	add	ip, pc, #0, 12
    1b3c:	add	ip, ip, #139264	; 0x22000
    1b40:	ldr	pc, [ip, #1076]!	; 0x434

00001b44 <__sprintf_chk@plt>:
    1b44:	add	ip, pc, #0, 12
    1b48:	add	ip, ip, #139264	; 0x22000
    1b4c:	ldr	pc, [ip, #1068]!	; 0x42c

00001b50 <__ctype_tolower_loc@plt>:
    1b50:	add	ip, pc, #0, 12
    1b54:	add	ip, ip, #139264	; 0x22000
    1b58:	ldr	pc, [ip, #1060]!	; 0x424

00001b5c <fputs@plt>:
    1b5c:			; <UNDEFINED> instruction: 0xe7fd4778
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #139264	; 0x22000
    1b68:	ldr	pc, [ip, #1048]!	; 0x418

00001b6c <getenv@plt>:
    1b6c:	add	ip, pc, #0, 12
    1b70:	add	ip, ip, #139264	; 0x22000
    1b74:	ldr	pc, [ip, #1040]!	; 0x410

00001b78 <__libc_start_main@plt>:
    1b78:	add	ip, pc, #0, 12
    1b7c:	add	ip, ip, #139264	; 0x22000
    1b80:	ldr	pc, [ip, #1032]!	; 0x408

00001b84 <__gmon_start__@plt>:
    1b84:	add	ip, pc, #0, 12
    1b88:	add	ip, ip, #139264	; 0x22000
    1b8c:	ldr	pc, [ip, #1024]!	; 0x400

00001b90 <strchr@plt>:
    1b90:	add	ip, pc, #0, 12
    1b94:	add	ip, ip, #139264	; 0x22000
    1b98:	ldr	pc, [ip, #1016]!	; 0x3f8

00001b9c <__cxa_finalize@plt>:
    1b9c:	add	ip, pc, #0, 12
    1ba0:	add	ip, ip, #139264	; 0x22000
    1ba4:	ldr	pc, [ip, #1008]!	; 0x3f0

00001ba8 <__printf_chk@plt>:
    1ba8:	add	ip, pc, #0, 12
    1bac:	add	ip, ip, #139264	; 0x22000
    1bb0:	ldr	pc, [ip, #1000]!	; 0x3e8

Disassembly of section .text:

00001bb4 <_Znwj@@Base-0xc094>:
    1bb4:	svcmi	0x00f0e92d
    1bb8:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    1bbc:	strmi	r8, [r5], -r2, lsl #22
    1bc0:	bmi	fe514214 <_ZdlPv@@Base+0xfe506584>
    1bc4:	mrcmi	4, 4, r4, cr4, cr9, {3}
    1bc8:	blmi	fe52de0c <_ZdlPv@@Base+0xfe52017c>
    1bcc:	ldrbtmi	r5, [lr], #-2186	; 0xfffff776
    1bd0:	ldmdavs	r2, {r0, r1, r4, r7, r8, r9, sl, fp, lr}
    1bd4:			; <UNDEFINED> instruction: 0xf04f920d
    1bd8:	stmdavs	r2!, {r9}
    1bdc:			; <UNDEFINED> instruction: 0xf8564991
    1be0:	ldrbtmi	r8, [r9], #-3
    1be4:	subge	pc, r0, #14614528	; 0xdf0000
    1be8:	subls	pc, r0, #14614528	; 0xdf0000
    1bec:	andcs	pc, r0, r8, asr #17
    1bf0:	ldmibpl	r3!, {r1, r3, r4, r5, r6, r7, sl, lr}^
    1bf4:			; <UNDEFINED> instruction: 0xf8df44f9
    1bf8:	ldmdavs	r8, {r3, r4, r5, r9, ip, sp, pc}
    1bfc:	movwls	r4, #13563	; 0x34fb
    1c00:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
    1c04:	ldrbmi	r2, [r3], -r0, lsl #14
    1c08:	strtmi	r4, [r1], -sl, asr #12
    1c0c:	strls	r4, [r0, -r8, lsr #12]
    1c10:	cdp2	0, 13, cr15, cr12, cr11, {0}
    1c14:	eorle	r1, lr, r3, asr #24
    1c18:	rscsle	r2, r4, r4, asr r8
    1c1c:	ldmdacs	r6!, {r4, r8, sl, fp, ip, lr, pc}^
    1c20:			; <UNDEFINED> instruction: 0xf5b0d01e
    1c24:	tstle	r5, r0, lsl #31
    1c28:	stmibmi	r3, {r1, r7, r8, r9, fp, lr}
    1c2c:	ldrdcs	pc, [r0], -r8
    1c30:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    1c34:			; <UNDEFINED> instruction: 0xf00c6818
    1c38:	andcs	pc, r0, r1, ror #22
    1c3c:	mrc	7, 5, APSR_nzcv, cr2, cr15, {7}
    1c40:			; <UNDEFINED> instruction: 0xf000283f
    1c44:	stmdacs	r3, {r0, r1, r4, r6, r7, pc}^
    1c48:	blmi	1f36060 <_ZdlPv@@Base+0x1f283d0>
    1c4c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1c50:	bfi	r6, sl, #0, #24
    1c54:	vmin.s8	q10, q0, <illegal reg q4.5>
    1c58:			; <UNDEFINED> instruction: 0xf00a603e
    1c5c:	ldrb	pc, [r1, pc, lsl #28]	; <UNPREDICTABLE>
    1c60:	andcs	r4, r1, r7, ror fp
    1c64:	ldmpl	r3!, {r0, r1, r2, r4, r5, r6, r8, fp, lr}^
    1c68:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    1c6c:	svc	0x009cf7ff
    1c70:			; <UNDEFINED> instruction: 0xf7ff2000
    1c74:	ldmdami	r4!, {r3, r4, r7, r9, sl, fp, sp, lr, pc}^
    1c78:			; <UNDEFINED> instruction: 0xf7ff4478
    1c7c:	blmi	1cfd704 <_ZdlPv@@Base+0x1cefa74>
    1c80:	ldmdavs	pc, {r0, r1, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    1c84:	ble	1a12748 <_ZdlPv@@Base+0x1a04ab8>
    1c88:			; <UNDEFINED> instruction: 0xf8df4b71
    1c8c:			; <UNDEFINED> instruction: 0xf8dfa1c8
    1c90:	ldrbtmi	fp, [fp], #-456	; 0xfffffe38
    1c94:	ldrbtmi	r4, [fp], #1274	; 0x4fa
    1c98:	bcc	43d4c0 <_ZdlPv@@Base+0x42f830>
    1c9c:	blmi	1bf9d40 <_ZdlPv@@Base+0x1bec0b0>
    1ca0:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    1ca4:	eorne	pc, r7, r4, asr r8	; <UNPREDICTABLE>
    1ca8:	strbmi	r2, [r8], -r1, lsl #4
    1cac:			; <UNDEFINED> instruction: 0x601a58f3
    1cb0:			; <UNDEFINED> instruction: 0xf85af00c
    1cb4:	andcc	lr, r9, #3620864	; 0x374000
    1cb8:	ble	125270c <_ZdlPv@@Base+0x1244a7c>
    1cbc:	mrrcne	10, 0, r9, r9, cr8	; <UNPREDICTABLE>
    1cc0:	tstls	r9, r8, asr #12
    1cc4:	ldrbpl	r2, [r1], #256	; 0x100
    1cc8:			; <UNDEFINED> instruction: 0xffaef00b
    1ccc:	ldrbmi	r4, [r9], -r4, ror #22
    1cd0:	andcs	r9, r1, r8, lsl #20
    1cd4:			; <UNDEFINED> instruction: 0x601a58f3
    1cd8:	svc	0x0066f7ff
    1cdc:			; <UNDEFINED> instruction: 0xf0024640
    1ce0:			; <UNDEFINED> instruction: 0x4648fe9f
    1ce4:			; <UNDEFINED> instruction: 0xf886f00c
    1ce8:	adcsmi	r3, sp, #262144	; 0x40000
    1cec:			; <UNDEFINED> instruction: 0xf854d047
    1cf0:			; <UNDEFINED> instruction: 0xf8988027
    1cf4:	blcs	b4dcfc <_ZdlPv@@Base+0xb4006c>
    1cf8:			; <UNDEFINED> instruction: 0xf898d103
    1cfc:	blcs	dd08 <_ZdlPv@@Base+0x78>
    1d00:			; <UNDEFINED> instruction: 0xf7ffd056
    1d04:	movwcs	lr, #3834	; 0xefa
    1d08:	pkhtbmi	r4, r1, r1, asr #12
    1d0c:			; <UNDEFINED> instruction: 0xf8c94640
    1d10:			; <UNDEFINED> instruction: 0xf7ff3000
    1d14:	strmi	lr, [r0], ip, lsl #30
    1d18:	bicle	r2, r0, r0, lsl #16
    1d1c:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    1d20:	eorne	pc, r7, r4, asr r8	; <UNPREDICTABLE>
    1d24:			; <UNDEFINED> instruction: 0xf00a4640
    1d28:			; <UNDEFINED> instruction: 0xf8d9ffb1
    1d2c:			; <UNDEFINED> instruction: 0xf7ff0000
    1d30:	bge	23d638 <_ZdlPv@@Base+0x22f9a8>
    1d34:	strmi	r9, [r1], -r3, lsl #4
    1d38:			; <UNDEFINED> instruction: 0xf00a4610
    1d3c:	blmi	1281be0 <_ZdlPv@@Base+0x1273f50>
    1d40:	beq	43d5a8 <_ZdlPv@@Base+0x42f918>
    1d44:	bls	d3650 <_ZdlPv@@Base+0xc59c0>
    1d48:			; <UNDEFINED> instruction: 0xf00b58f3
    1d4c:	strb	pc, [fp, sp, ror #18]	; <UNPREDICTABLE>
    1d50:			; <UNDEFINED> instruction: 0xf00c4648
    1d54:	blls	280030 <_ZdlPv@@Base+0x2723a0>
    1d58:	stmdbmi	r1, {r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    1d5c:	blmi	fcad68 <_ZdlPv@@Base+0xfbd0d8>
    1d60:	ldmdapl	r1!, {r0, r6, r9, fp, lr}^
    1d64:	stmdami	r1, {r1, r3, r4, r5, r6, sl, lr}^
    1d68:	ldrbtmi	r6, [r8], #-10
    1d6c:			; <UNDEFINED> instruction: 0x601c58f3
    1d70:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1d74:	ldmpl	r3!, {r1, r2, r3, r4, r5, r8, r9, fp, lr}^
    1d78:			; <UNDEFINED> instruction: 0xf0026818
    1d7c:	blmi	b816c8 <_ZdlPv@@Base+0xb73a38>
    1d80:	stmdavs	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
    1d84:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1d88:	stmdavs	r0!, {r3, r4, r5, r8, r9, fp, ip, sp, pc}
    1d8c:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1d90:	blle	88bd98 <_ZdlPv@@Base+0x87e108>
    1d94:	blmi	7d4678 <_ZdlPv@@Base+0x7c69e8>
    1d98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1d9c:	blls	35be0c <_ZdlPv@@Base+0x34e17c>
    1da0:	qsuble	r4, sl, lr
    1da4:	andlt	r2, pc, r0
    1da8:	blhi	bd0a4 <_ZdlPv@@Base+0xaf414>
    1dac:	svchi	0x00f0e8bd
    1db0:			; <UNDEFINED> instruction: 0xf04f492b
    1db4:	blmi	a44dc0 <_ZdlPv@@Base+0xa37130>
    1db8:	ldmdapl	r1!, {r0, r1, r2, r3, r5, r9, fp, lr}^
    1dbc:	stmdami	pc!, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    1dc0:	ldrbtmi	r6, [r8], #-10
    1dc4:			; <UNDEFINED> instruction: 0xf8c358f3
    1dc8:			; <UNDEFINED> instruction: 0xf7ffc000
    1dcc:	blmi	a3d5b4 <_ZdlPv@@Base+0xa2f924>
    1dd0:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    1dd4:	cdp2	0, 2, cr15, cr4, cr2, {0}
    1dd8:	blmi	8bbbf8 <_ZdlPv@@Base+0x8adf68>
    1ddc:	ldmpl	r3!, {r3, r5, fp, lr}^
    1de0:			; <UNDEFINED> instruction: 0x461a4478
    1de4:			; <UNDEFINED> instruction: 0xf00b4619
    1de8:	bfc	pc, #18, #2	; <UNPREDICTABLE>
    1dec:	stmdbmi	r5!, {r0, r1, r8, r9, fp, ip, pc}
    1df0:	ldrdcs	pc, [r0], -r8
    1df4:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
    1df8:	blx	fe03de30 <_ZdlPv@@Base+0xfe0301a0>
    1dfc:			; <UNDEFINED> instruction: 0xf7ff2001
    1e00:			; <UNDEFINED> instruction: 0xf7ffedd2
    1e04:	strbmi	lr, [r8], -r8, lsl #28
    1e08:			; <UNDEFINED> instruction: 0xfff4f00b
    1e0c:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1e10:	andeq	r2, r2, r4, lsl r3
    1e14:	andeq	r0, r0, r4, asr #1
    1e18:	andeq	r2, r2, sl, lsl #6
    1e1c:	ldrdeq	r0, [r0], -ip
    1e20:	andeq	r0, r0, r8, ror #1
    1e24:	andeq	r2, r2, sl, asr #8
    1e28:			; <UNDEFINED> instruction: 0x00021ab0
    1e2c:	andeq	lr, r0, r4, asr #6
    1e30:	andeq	sp, r0, r0, lsl fp
    1e34:	andeq	r0, r0, r8, lsl #2
    1e38:	andeq	lr, r0, sl, lsr #6
    1e3c:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    1e40:	andeq	r0, r0, r0, ror #1
    1e44:	ldrdeq	lr, [r0], -r8
    1e48:	andeq	lr, r0, r4, lsl #6
    1e4c:	andeq	r0, r0, r0, lsr #2
    1e50:	andeq	lr, r0, r2, asr #6
    1e54:	ldrdeq	sp, [r0], -r4
    1e58:	andeq	lr, r0, r2, asr r3
    1e5c:	ldrdeq	r0, [r0], -r8
    1e60:	strdeq	r0, [r0], -ip
    1e64:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1e68:	andeq	lr, r0, r4, ror #4
    1e6c:	andeq	lr, r0, r2, ror #4
    1e70:	andeq	r0, r0, r0, asr #1
    1e74:	andeq	r2, r2, r0, asr #2
    1e78:	andeq	lr, r0, ip, lsl #4
    1e7c:	andeq	lr, r0, sl, lsl #4
    1e80:	andeq	lr, r0, r4, lsl r2
    1e84:	andeq	lr, r0, r6, ror #2
    1e88:	cfstr32mi	mvfx11, [r5], {16}
    1e8c:	cfstrsne	mvf4, [r0, #-496]!	; 0xfffffe10
    1e90:	cdp2	0, 14, cr15, cr12, cr10, {0}
    1e94:	andeq	pc, r8, r4, lsl #2
    1e98:			; <UNDEFINED> instruction: 0x4010e8bd
    1e9c:	stcllt	0, cr15, [ip, #-40]!	; 0xffffffd8
    1ea0:	muleq	r2, r4, r1
    1ea4:	cfstr32mi	mvfx11, [sp], {112}	; 0x70
    1ea8:	ldrbtmi	r4, [ip], #-3341	; 0xfffff2f3
    1eac:	ldreq	pc, [r0], -r4, lsl #2
    1eb0:	addsvc	pc, sl, r4, lsl #10
    1eb4:	cdp2	0, 13, cr15, cr10, cr10, {0}
    1eb8:	addsvc	pc, ip, r4, lsl #10
    1ebc:	ldc2l	0, cr15, [ip, #-40]	; 0xffffffd8
    1ec0:			; <UNDEFINED> instruction: 0xf00b4630
    1ec4:	blmi	201b80 <_ZdlPv@@Base+0x1f3ef0>
    1ec8:	bmi	1d30c4 <_ZdlPv@@Base+0x1c5434>
    1ecc:	stmiapl	r9!, {r4, r5, r9, sl, lr}^
    1ed0:	pop	{r1, r3, r4, r5, r6, sl, lr}
    1ed4:			; <UNDEFINED> instruction: 0xf7ff4070
    1ed8:	svclt	0x0000bd4f
    1edc:	andeq	r4, r2, r2, lsl #3
    1ee0:	andeq	r2, r2, r0, lsl r0
    1ee4:	andeq	r0, r0, ip, asr #1
    1ee8:	andeq	r2, r2, r0, lsr r1
    1eec:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    1ef0:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    1ef4:	stcllt	0, cr15, [lr], #40	; 0x28
    1ef8:	svclt	0x00004770
    1efc:	andeq	r4, r2, sl, ror r2
    1f00:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    1f04:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    1f08:	stcllt	0, cr15, [r6, #-40]	; 0xffffffd8
    1f0c:	svclt	0x00004770
    1f10:	andeq	r4, r2, sl, ror #8
    1f14:	andcs	r4, r0, #2048	; 0x800
    1f18:	andsvs	r4, sl, fp, ror r4
    1f1c:	svclt	0x00004770
    1f20:	andeq	r4, r2, ip, asr pc
    1f24:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    1f28:	cdplt	0, 10, cr15, cr0, cr10, {0}
    1f2c:			; <UNDEFINED> instruction: 0x00024fbe
    1f30:	bleq	3e074 <_ZdlPv@@Base+0x303e4>
    1f34:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1f38:	strbtmi	fp, [sl], -r2, lsl #24
    1f3c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1f40:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1f44:	ldrmi	sl, [sl], #776	; 0x308
    1f48:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1f4c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1f50:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1f54:			; <UNDEFINED> instruction: 0xf85a4b06
    1f58:	stmdami	r6, {r0, r1, ip, sp}
    1f5c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1f60:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1f64:	ldc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1f68:	andeq	r1, r2, r4, ror pc
    1f6c:	andeq	r0, r0, r0, lsl r1
    1f70:	andeq	r0, r0, r0, lsl #2
    1f74:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1f78:	ldr	r3, [pc, #20]	; 1f94 <__printf_chk@plt+0x3ec>
    1f7c:	ldr	r2, [pc, #20]	; 1f98 <__printf_chk@plt+0x3f0>
    1f80:	add	r3, pc, r3
    1f84:	ldr	r2, [r3, r2]
    1f88:	cmp	r2, #0
    1f8c:	bxeq	lr
    1f90:	b	1b84 <__gmon_start__@plt>
    1f94:	andeq	r1, r2, r4, asr pc
    1f98:	andeq	r0, r0, r4, lsl r1
    1f9c:	blmi	1d3fbc <_ZdlPv@@Base+0x1c632c>
    1fa0:	bmi	1d3188 <_ZdlPv@@Base+0x1c54f8>
    1fa4:	addmi	r4, r3, #2063597568	; 0x7b000000
    1fa8:	andle	r4, r3, sl, ror r4
    1fac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1fb0:	ldrmi	fp, [r8, -r3, lsl #2]
    1fb4:	svclt	0x00004770
    1fb8:	andeq	r2, r2, ip, ror r0
    1fbc:	andeq	r2, r2, r8, ror r0
    1fc0:	andeq	r1, r2, r0, lsr pc
    1fc4:	andeq	r0, r0, ip, lsl #2
    1fc8:	stmdbmi	r9, {r3, fp, lr}
    1fcc:	bmi	2531b4 <_ZdlPv@@Base+0x245524>
    1fd0:	bne	2531bc <_ZdlPv@@Base+0x24552c>
    1fd4:	svceq	0x00cb447a
    1fd8:			; <UNDEFINED> instruction: 0x01a1eb03
    1fdc:	andle	r1, r3, r9, asr #32
    1fe0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1fe4:	ldrmi	fp, [r8, -r3, lsl #2]
    1fe8:	svclt	0x00004770
    1fec:	andeq	r2, r2, r0, asr r0
    1ff0:	andeq	r2, r2, ip, asr #32
    1ff4:	andeq	r1, r2, r4, lsl #30
    1ff8:	andeq	r0, r0, r8, lsl r1
    1ffc:	blmi	2af424 <_ZdlPv@@Base+0x2a1794>
    2000:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2004:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2008:	blmi	2705bc <_ZdlPv@@Base+0x26292c>
    200c:	ldrdlt	r5, [r3, -r3]!
    2010:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2014:			; <UNDEFINED> instruction: 0xf7ff6818
    2018:			; <UNDEFINED> instruction: 0xf7ffedc2
    201c:	blmi	1c1f20 <_ZdlPv@@Base+0x1b4290>
    2020:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2024:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2028:	andeq	r2, r2, sl, lsl r0
    202c:	ldrdeq	r1, [r2], -r4
    2030:	andeq	r0, r0, ip, lsl r1
    2034:	andeq	r1, r2, lr, ror #31
    2038:	strdeq	r1, [r2], -sl
    203c:	svclt	0x0000e7c4
    2040:			; <UNDEFINED> instruction: 0x4604b510
    2044:	movwcs	r6, #1
    2048:	rsbvs	r3, r3, r8
    204c:	cdp2	0, 6, cr15, cr8, cr11, {0}
    2050:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    2054:			; <UNDEFINED> instruction: 0x4604b570
    2058:			; <UNDEFINED> instruction: 0x460d4e14
    205c:			; <UNDEFINED> instruction: 0xb1b9447e
    2060:	andcc	lr, r3, #208, 18	; 0x340000
    2064:	ble	352ab8 <_ZdlPv@@Base+0x344e28>
    2068:	stccs	8, cr6, [sl, #-648]	; 0xfffffd78
    206c:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
    2070:	ldrbpl	r6, [r5], #225	; 0xe1
    2074:	ldcllt	0, cr13, [r0, #-0]
    2078:	ldmpl	r2!, {r0, r2, r3, r8, r9, fp, lr}^
    207c:	blcc	5c0d0 <_ZdlPv@@Base+0x4e440>
    2080:	ldcllt	0, cr6, [r0, #-76]!	; 0xffffffb4
    2084:	andeq	pc, r8, r4, lsl #2
    2088:			; <UNDEFINED> instruction: 0xff1af00b
    208c:	strb	r6, [fp, r3, ror #17]!
    2090:	eorscs	r4, r2, r8, lsl #18
    2094:			; <UNDEFINED> instruction: 0xf00a4479
    2098:	ldmib	r4, {r0, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    209c:	addsmi	r3, r3, #805306368	; 0x30000000
    20a0:	stmiavs	r2!, {r4, r5, r6, r7, r9, fp, ip, lr, pc}
    20a4:	rscvs	r1, r1, r9, asr ip
    20a8:	cfldrdlt	mvd5, [r0, #-852]!	; 0xfffffcac
    20ac:	andeq	r1, r2, ip, ror lr
    20b0:	ldrdeq	r0, [r0], -r8
    20b4:	andeq	sp, r0, r8, ror r6
    20b8:	mvnsmi	lr, sp, lsr #18
    20bc:	stmiavs	r5, {r2, r9, sl, lr}^
    20c0:	ldrbtmi	r4, [lr], #-3685	; 0xfffff19b
    20c4:	svcmi	0x0065b975
    20c8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    20cc:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    20d0:	ldmle	sp!, {r1, r3, r8, r9, fp, sp}^
    20d4:			; <UNDEFINED> instruction: 0xf003e8df
    20d8:	cmppl	r9, r9, lsl pc
    20dc:	stmdbmi	r5, {r0, r2, r4, r6, r8, lr}^
    20e0:	andseq	r1, r4, sp, asr #8
    20e4:	ldrble	r3, [ip], #-3329	; 0xfffff2ff
    20e8:	strtmi	r4, [r9], -r0, lsr #12
    20ec:	svccc	0x0008f850
    20f0:			; <UNDEFINED> instruction: 0xf00c5d5d
    20f4:	stccs	8, cr15, [sl, #-28]	; 0xffffffe4
    20f8:	strtmi	sp, [r8], -fp, asr #32
    20fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2100:	ldrbcc	pc, [pc, #79]!	; 2157 <__printf_chk@plt+0x5af>	; <UNPREDICTABLE>
    2104:	pop	{r3, r5, r9, sl, lr}
    2108:	stmdavs	r0!, {r4, r5, r6, r7, r8, pc}
    210c:	ldc	7, cr15, [r6], {255}	; 0xff
    2110:	strmi	r2, [r5], -lr, lsr #16
    2114:	mcrrne	0, 6, sp, r1, cr10
    2118:	stmdacs	sl, {r0, r1, r5, r6, ip, lr, pc}
    211c:			; <UNDEFINED> instruction: 0xf8c4d039
    2120:	stccs	0, cr8, [r0, #-16]
    2124:	blmi	13b68d0 <_ZdlPv@@Base+0x13a8c40>
    2128:	ldmpl	r3!, {r3, r4, r5, r9, sl, lr}^
    212c:			; <UNDEFINED> instruction: 0x4619461a
    2130:			; <UNDEFINED> instruction: 0xff2af00a
    2134:	stmdavs	r0!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    2138:	stc	7, cr15, [r0], {255}	; 0xff
    213c:			; <UNDEFINED> instruction: 0x4605285c
    2140:	stclne	0, cr13, [fp], #-212	; 0xffffff2c
    2144:	stccs	0, cr13, [sl, #-308]	; 0xfffffecc
    2148:	blmi	11b68fc <_ZdlPv@@Base+0x11a8c6c>
    214c:	rsbvs	r2, r2, r0, lsl #4
    2150:	ldmdavs	r3, {r1, r4, r5, r6, r7, fp, ip, lr}
    2154:	andsvs	r3, r3, r1, lsl #6
    2158:	movwcs	lr, #26575	; 0x67cf
    215c:	rsbvs	r2, r3, sl, lsr #10
    2160:	movwcs	lr, #30667	; 0x77cb
    2164:	rsbvs	r2, r3, r8, lsr #10
    2168:	movwcs	lr, #34759	; 0x87c7
    216c:	rsbvs	r2, r3, r3, lsr r5
    2170:	movwcs	lr, #6083	; 0x17c3
    2174:	rsbvs	r2, r3, r1, ror #10
    2178:	movwcs	lr, #18367	; 0x47bf
    217c:	rsbvs	r2, r3, r4, asr r5
    2180:	movwcs	lr, #6075	; 0x17bb
    2184:	rsbvs	r2, r3, r5, asr #10
    2188:	movwcs	lr, #6071	; 0x17b7
    218c:	rsbvs	r2, r3, r4, asr r5
    2190:	blmi	d3c064 <_ZdlPv@@Base+0xd2e3d4>
    2194:	ldmpl	r2!, {r3, r5, r9, sl, lr}^
    2198:	movwcc	r6, #6163	; 0x1813
    219c:	pop	{r0, r1, r4, sp, lr}
    21a0:	ldmdbmi	r1!, {r4, r5, r6, r7, r8, pc}
    21a4:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    21a8:	blx	1a3e1da <_ZdlPv@@Base+0x1a3054a>
    21ac:	stmdavs	r0!, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    21b0:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    21b4:	andle	r2, pc, sl, lsl #16
    21b8:	andle	r2, r5, r1, ror #16
    21bc:	addsle	r1, ip, r2, asr #24
    21c0:			; <UNDEFINED> instruction: 0xf7ff6821
    21c4:	ldr	lr, [r8, r2, lsr #24]
    21c8:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    21cc:	blcs	1c240 <_ZdlPv@@Base+0xe5b0>
    21d0:	movwcs	sp, #20726	; 0x50f6
    21d4:	ldr	r6, [r0, r3, rrx]
    21d8:			; <UNDEFINED> instruction: 0xf7ff6820
    21dc:			; <UNDEFINED> instruction: 0x4605ec30
    21e0:	movwcs	lr, #42927	; 0xa7af
    21e4:	ldrbcc	pc, [pc, #79]!	; 223b <__printf_chk@plt+0x693>	; <UNPREDICTABLE>
    21e8:	str	r6, [r6, r3, rrx]
    21ec:			; <UNDEFINED> instruction: 0xf7ff6820
    21f0:	ldmdacs	r4, {r1, r2, r5, sl, fp, sp, lr, pc}^
    21f4:	tstle	r4, r3, lsl #12
    21f8:			; <UNDEFINED> instruction: 0xf7ff6820
    21fc:	stmdacs	r5, {r5, sl, fp, sp, lr, pc}^
    2200:			; <UNDEFINED> instruction: 0xd1204603
    2204:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    2208:	stmdblt	fp!, {r0, r1, r3, r4, fp, sp, lr}
    220c:			; <UNDEFINED> instruction: 0xf7ff6820
    2210:	mcrrne	12, 1, lr, r7, cr6
    2214:	tstle	ip, r6, lsl #12
    2218:			; <UNDEFINED> instruction: 0xf04f2309
    221c:	strdvs	r3, [r3], #-95	; 0xffffffa1	; <UNPREDICTABLE>
    2220:	movwcc	lr, #5995	; 0x176b
    2224:	stmdavs	r1!, {r1, ip, lr, pc}
    2228:	bl	ffbc022c <_ZdlPv@@Base+0xffbb259c>
    222c:	rsbvs	r2, r3, r1, lsl #6
    2230:	stmdavs	r1!, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}
    2234:	bl	ffa40238 <_ZdlPv@@Base+0xffa325a8>
    2238:	rscle	r2, sp, r0, lsr #28
    223c:	rscle	r2, fp, sl, lsl #28
    2240:	rsbvs	r2, r3, r3, lsl #6
    2244:	movwcc	lr, #5977	; 0x1759
    2248:	stmdavs	r1!, {r1, ip, lr, pc}
    224c:	bl	ff740250 <_ZdlPv@@Base+0xff7325c0>
    2250:	rsbvs	r2, r3, r2, lsl #6
    2254:	svclt	0x0000e751
    2258:	andeq	r1, r2, r6, lsl lr
    225c:	andeq	sp, r0, r0, ror #12
    2260:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2264:	ldrdeq	r0, [r0], -r8
    2268:	andeq	sp, r0, r6, lsr #11
    226c:	andeq	r1, r2, r6, asr lr
    2270:	andeq	r1, r2, sl, lsl lr
    2274:	mrscs	r2, R8_usr
    2278:	andcs	lr, r0, #192, 18	; 0x300000
    227c:	smlabtvs	r9, r2, r6, pc	; <UNPREDICTABLE>
    2280:	ldrbmi	r6, [r0, -r1, lsl #1]!
    2284:	ldrtlt	r4, [r0], #-2572	; 0xfffff5f4
    2288:	cfstrsmi	mvf4, [ip], {122}	; 0x7a
    228c:	ldmdbpl	r2, {r0, r1, fp, ip, sp, lr}
    2290:	ldclpl	8, cr7, [r5], {12}
    2294:	adcmi	r5, r5, #20, 26	; 0x500
    2298:	cmplt	r3, r8, lsl #2
    229c:	svccc	0x0001f810
    22a0:	svcpl	0x0001f811
    22a4:	ldclpl	12, cr5, [r5, #-848]	; 0xfffffcb0
    22a8:	rscsle	r4, r6, r5, lsr #5
    22ac:	ldclt	0, cr2, [r0], #-0
    22b0:	andcs	r4, r1, r0, ror r7
    22b4:			; <UNDEFINED> instruction: 0x4770bc30
    22b8:	andeq	r1, r2, r0, asr ip
    22bc:	andeq	r0, r0, r8, asr #1
    22c0:	usatcs	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    22c4:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    22c8:	push	{r1, r3, r4, r5, r6, sl, lr}
    22cc:			; <UNDEFINED> instruction: 0x46804ff0
    22d0:	ldrdlt	r5, [pc], r3
    22d4:	svcge	0x0005200c
    22d8:	movwls	r6, #55323	; 0xd81b
    22dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    22e0:	ldc2	0, cr15, [r2], #44	; 0x2c
    22e4:			; <UNDEFINED> instruction: 0x96d4f8df
    22e8:	movwcs	r2, #1280	; 0x500
    22ec:	movwvs	pc, #38594	; 0x96c2	; <UNPREDICTABLE>
    22f0:			; <UNDEFINED> instruction: 0x460644f9
    22f4:	adcsvs	r4, r3, r8, lsr r6
    22f8:	strpl	lr, [r0, #-2502]	; 0xfffff63a
    22fc:	ldc2	0, cr15, [r0, #-44]	; 0xffffffd4
    2300:	bls	17a314 <_ZdlPv@@Base+0x16c684>
    2304:	tstls	r6, r9, asr ip
    2308:			; <UNDEFINED> instruction: 0x464054d4
    230c:	mrc2	7, 6, pc, cr4, cr15, {7}
    2310:	andsle	r1, r8, r3, asr #24
    2314:	eorsle	r2, fp, sl, lsl #16
    2318:	svclt	0x00082828
    231c:	andle	r3, r8, r1, lsl #10
    2320:	svclt	0x00082829
    2324:	ldrbcc	pc, [pc, #261]!	; 2431 <__printf_chk@plt+0x889>	; <UNPREDICTABLE>
    2328:	ldmdacs	fp!, {r0, r1, ip, lr, pc}
    232c:	stccs	15, cr11, [r0, #-32]	; 0xffffffe0
    2330:	blls	1b6450 <_ZdlPv@@Base+0x1a87c0>
    2334:	bls	1eee4c <_ZdlPv@@Base+0x1e11bc>
    2338:	sfmle	f4, 2, [r2], #616	; 0x268
    233c:			; <UNDEFINED> instruction: 0xf00b4638
    2340:	blls	1c1a44 <_ZdlPv@@Base+0x1b3db4>
    2344:			; <UNDEFINED> instruction: 0xf8dfe7dd
    2348:	stcls	6, cr5, [r6], {120}	; 0x78
    234c:	and	r4, fp, sp, ror r4
    2350:	adcmi	r9, r3, #6144	; 0x1800
    2354:	strtmi	sp, [r9], -r3, lsl #24
    2358:			; <UNDEFINED> instruction: 0xf00a2062
    235c:	blls	180da0 <_ZdlPv@@Base+0x173110>
    2360:	ldcpl	6, cr4, [r9, #-256]	; 0xffffff00
    2364:	mrc2	7, 3, pc, cr6, cr15, {7}
    2368:	ldrble	r3, [r1, #3073]!	; 0xc01
    236c:			; <UNDEFINED> instruction: 0xf00b4638
    2370:			; <UNDEFINED> instruction: 0xf8dffd41
    2374:			; <UNDEFINED> instruction: 0xf8df2650
    2378:	ldrbtmi	r3, [sl], #-1600	; 0xfffff9c0
    237c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2380:	subsmi	r9, sl, sp, lsl #22
    2384:	bichi	pc, r0, r0, asr #32
    2388:	andlt	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
    238c:	svchi	0x00f0e8bd
    2390:	strbmi	r4, [r0], -r1, lsl #12
    2394:	mrc2	7, 2, pc, cr14, cr15, {7}
    2398:			; <UNDEFINED> instruction: 0x562cf8df
    239c:	ldrbtmi	r9, [sp], #-3078	; 0xfffff3fa
    23a0:	blls	1ba3d4 <_ZdlPv@@Base+0x1ac744>
    23a4:	sfmle	f4, 4, [r3], {163}	; 0xa3
    23a8:	rsbcs	r4, r2, r9, lsr #12
    23ac:	blx	19be3dc <_ZdlPv@@Base+0x19b074c>
    23b0:	strbmi	r9, [r0], -r5, lsl #22
    23b4:			; <UNDEFINED> instruction: 0xf7ff5d19
    23b8:	stccc	14, cr15, [r1], {77}	; 0x4d
    23bc:			; <UNDEFINED> instruction: 0xe7d5d5f1
    23c0:	andcc	lr, r6, #3620864	; 0x374000
    23c4:	vqsub.u8	d20, d16, d10
    23c8:	bls	162744 <_ZdlPv@@Base+0x154ab4>
    23cc:	tstls	r6, r9, asr ip
    23d0:	ldrbpl	r2, [r1], #256	; 0x100
    23d4:	addmi	r9, fp, #6144	; 0x1800
    23d8:	stcle	0, cr13, [r5], {200}	; 0xc8
    23dc:	strbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    23e0:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    23e4:	blx	12be414 <_ZdlPv@@Base+0x12b0784>
    23e8:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    23ec:	strbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    23f0:			; <UNDEFINED> instruction: 0x8014f8dd
    23f4:	andls	r4, r1, #2046820352	; 0x7a000000
    23f8:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    23fc:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    2400:	movwls	r4, #9339	; 0x247b
    2404:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    2408:	movwls	r4, #13435	; 0x347b
    240c:	mulcc	r0, r8, r8
    2410:	stmdblt	r2, {r1, r3, r5, r6, r7, sl, fp, ip, lr}^
    2414:	adcle	r2, r9, r0, lsl #22
    2418:	mulcc	r1, r8, r8
    241c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    2420:	bcs	197d0 <_ZdlPv@@Base+0xbb40>
    2424:	blcs	36804 <_ZdlPv@@Base+0x28b74>
    2428:	strbmi	sp, [r4], -r0, lsr #1
    242c:			; <UNDEFINED> instruction: 0xf8144621
    2430:	stclpl	15, cr3, [sl], #4
    2434:	mvnsle	r2, r0, lsl #20
    2438:	svclt	0x00182b00
    243c:	svclt	0x00182b28
    2440:			; <UNDEFINED> instruction: 0xf8df7022
    2444:	svclt	0x001c259c
    2448:	stmvc	fp, {r2, r3, r7, sl, fp, ip}
    244c:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    2450:	smlawtlt	r2, sl, ip, r5
    2454:	svccc	0x0001f814
    2458:	bcs	19788 <_ZdlPv@@Base+0xbaf8>
    245c:	blcs	a36c4c <_ZdlPv@@Base+0xa28fbc>
    2460:			; <UNDEFINED> instruction: 0xf898d039
    2464:			; <UNDEFINED> instruction: 0xf04f2000
    2468:	stmdblt	sl, {r9, fp}
    246c:	strb	r4, [sp, r0, lsr #13]
    2470:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2474:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2478:	andlt	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
    247c:			; <UNDEFINED> instruction: 0x2074f893
    2480:	cmple	fp, sl, asr r5
    2484:	strbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2488:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    248c:	svccs	0x0001f811
    2490:	svcgt	0x0001f810
    2494:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
    2498:	andgt	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
    249c:	teqle	sp, r6, ror #11
    24a0:	mvnsle	r2, r0, lsl #20
    24a4:	svceq	0x0000f1ba
    24a8:	adcshi	pc, r0, r0
    24ac:	mulcc	r0, sl, r8
    24b0:			; <UNDEFINED> instruction: 0xf89ab11b
    24b4:	bcs	a4c0 <__printf_chk@plt+0x8918>
    24b8:			; <UNDEFINED> instruction: 0xf8dfd069
    24bc:			; <UNDEFINED> instruction: 0xf8df0530
    24c0:	ldrbtmi	r3, [r8], #-1328	; 0xfffffad0
    24c4:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    24c8:			; <UNDEFINED> instruction: 0x465a465b
    24cc:			; <UNDEFINED> instruction: 0xf00a4659
    24d0:	ssatmi	pc, #1, fp, asr #26	; <UNPREDICTABLE>
    24d4:	ssatmi	lr, #3, sl, lsl #15
    24d8:			; <UNDEFINED> instruction: 0xf80a2300
    24dc:	stmdavc	r3!, {r0, r8, r9, fp, ip, sp}^
    24e0:	blcs	a53e38 <_ZdlPv@@Base+0xa461a8>
    24e4:	blcs	36500 <_ZdlPv@@Base+0x28870>
    24e8:			; <UNDEFINED> instruction: 0xf814d054
    24ec:	blcs	a520f8 <_ZdlPv@@Base+0xa44468>
    24f0:	movwcs	sp, #505	; 0x1f9
    24f4:	blcc	8050c <_ZdlPv@@Base+0x7287c>
    24f8:	mulcs	r0, r8, r8
    24fc:			; <UNDEFINED> instruction: 0xd1b72a00
    2500:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2504:			; <UNDEFINED> instruction: 0xf85946a0
    2508:			; <UNDEFINED> instruction: 0xf8dfb003
    250c:	ldrbmi	r0, [fp], -r8, ror #9
    2510:			; <UNDEFINED> instruction: 0x4659465a
    2514:			; <UNDEFINED> instruction: 0xf00a4478
    2518:			; <UNDEFINED> instruction: 0xe777fd37
    251c:	mlscs	ip, r3, r8, pc	; <UNPREDICTABLE>
    2520:	cmple	sl, sl, asr r5
    2524:	ldrbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2528:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    252c:	svccs	0x0001f811
    2530:	svcgt	0x0001f810
    2534:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
    2538:	andgt	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
    253c:	teqle	ip, r6, ror #11
    2540:	mvnsle	r2, r0, lsl #20
    2544:	svceq	0x0000f1ba
    2548:			; <UNDEFINED> instruction: 0xf8dfd076
    254c:	cfldrsne	mvf1, [r2, #-704]!	; 0xfffffd40
    2550:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    2554:	b	ff740558 <_ZdlPv@@Base+0xff7328c8>
    2558:	subsle	r2, fp, r1, lsl #16
    255c:	bleq	83e998 <_ZdlPv@@Base+0x830d08>
    2560:			; <UNDEFINED> instruction: 0x46584651
    2564:	blx	fe4be596 <_ZdlPv@@Base+0xfe4b0906>
    2568:	strcc	pc, [r4], #2271	; 0x8df
    256c:			; <UNDEFINED> instruction: 0xf8df4659
    2570:			; <UNDEFINED> instruction: 0xf8590490
    2574:	ldrbtmi	fp, [r8], #-3
    2578:			; <UNDEFINED> instruction: 0x465a465b
    257c:	stc2	0, cr15, [r4, #-40]	; 0xffffffd8
    2580:	strb	r4, [r3, -r0, lsr #13]
    2584:			; <UNDEFINED> instruction: 0xf00b4638
    2588:	blls	1c17fc <_ZdlPv@@Base+0x1b3b6c>
    258c:	ssatmi	lr, #1, sp, lsl #14
    2590:			; <UNDEFINED> instruction: 0xe73b72b3
    2594:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2598:	strbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    259c:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    25a0:			; <UNDEFINED> instruction: 0x465b4478
    25a4:			; <UNDEFINED> instruction: 0x4659465a
    25a8:	stc2l	0, cr15, [lr], #40	; 0x28
    25ac:	mulcs	r0, r8, r8
    25b0:			; <UNDEFINED> instruction: 0xf47f2a00
    25b4:	ssatmi	sl, #1, sp, asr #30
    25b8:			; <UNDEFINED> instruction: 0xf893e7a7
    25bc:	ldrbmi	r2, [sl, #-100]	; 0xffffff9c
    25c0:			; <UNDEFINED> instruction: 0xf8dfd13e
    25c4:	strbmi	r0, [r1], -r4, asr #8
    25c8:			; <UNDEFINED> instruction: 0xf8114478
    25cc:			; <UNDEFINED> instruction: 0xf8102f01
    25d0:			; <UNDEFINED> instruction: 0xf813cf01
    25d4:			; <UNDEFINED> instruction: 0xf813e002
    25d8:	strbmi	ip, [r6, #12]!
    25dc:	bcs	36aa4 <_ZdlPv@@Base+0x28e14>
    25e0:			; <UNDEFINED> instruction: 0xf1bad1f3
    25e4:	subsle	r0, r5, r0, lsl #30
    25e8:	mulcc	r0, sl, r8
    25ec:	suble	r2, sp, r0, lsl #22
    25f0:	mulcs	r1, sl, r8
    25f4:	suble	r2, r9, r0, lsl #20
    25f8:	mulcs	r2, sl, r8
    25fc:	cmple	r5, r0, lsl #20
    2600:			; <UNDEFINED> instruction: 0x46a07233
    2604:	mulcc	r1, sl, r8
    2608:			; <UNDEFINED> instruction: 0xe6ff7273
    260c:	blmi	ffe14a10 <_ZdlPv@@Base+0xffe06d80>
    2610:			; <UNDEFINED> instruction: 0xe7574478
    2614:	blcs	1c7e8 <_ZdlPv@@Base+0xeb58>
    2618:	svcge	0x0028f73f
    261c:	ldmmi	ip!, {r2, r4, r5, r6, r7, r8, r9, fp, lr}^
    2620:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2624:			; <UNDEFINED> instruction: 0x465b4478
    2628:			; <UNDEFINED> instruction: 0x4659465a
    262c:	stc2	0, cr15, [ip], #40	; 0x28
    2630:	strtmi	r2, [r0], r0, lsl #6
    2634:	uxtab	r6, r9, r3
    2638:	blmi	ffb54a18 <_ZdlPv@@Base+0xffb46d88>
    263c:	smlsldx	r4, r1, r8, r4
    2640:	mlscs	r3, r3, r8, pc	; <UNPREDICTABLE>
    2644:	teqle	r9, sl, asr r5
    2648:			; <UNDEFINED> instruction: 0x464148f3
    264c:			; <UNDEFINED> instruction: 0xf8114478
    2650:			; <UNDEFINED> instruction: 0xf8102f01
    2654:			; <UNDEFINED> instruction: 0xf813cf01
    2658:			; <UNDEFINED> instruction: 0xf813e002
    265c:	strbmi	ip, [r6, #12]!
    2660:	bcs	36ad8 <_ZdlPv@@Base+0x28e48>
    2664:			; <UNDEFINED> instruction: 0xf1bad1f3
    2668:	andle	r0, r9, r0, lsl #30
    266c:	stmiami	fp!, {r5, r6, r7, r8, r9, fp, lr}^
    2670:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2674:			; <UNDEFINED> instruction: 0x465b4478
    2678:			; <UNDEFINED> instruction: 0x4659465a
    267c:	stc2	0, cr15, [r4], {10}
    2680:			; <UNDEFINED> instruction: 0x46a06833
    2684:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    2688:			; <UNDEFINED> instruction: 0xe6bf6033
    268c:	blmi	ff614a24 <_ZdlPv@@Base+0xff606d94>
    2690:			; <UNDEFINED> instruction: 0xe7174478
    2694:	blmi	ff594a28 <_ZdlPv@@Base+0xff586d98>
    2698:			; <UNDEFINED> instruction: 0xe7134478
    269c:	strbmi	r4, [r2], -r2, ror #19
    26a0:			; <UNDEFINED> instruction: 0xf8124479
    26a4:			; <UNDEFINED> instruction: 0xf8110f01
    26a8:			; <UNDEFINED> instruction: 0xf813cf01
    26ac:			; <UNDEFINED> instruction: 0xf813e000
    26b0:	strbmi	ip, [r6, #12]!
    26b4:	stmdacs	r0, {r1, r8, ip, lr, pc}
    26b8:			; <UNDEFINED> instruction: 0xe7d4d1f3
    26bc:	mlscs	r5, r3, r8, pc	; <UNPREDICTABLE>
    26c0:			; <UNDEFINED> instruction: 0xd123455a
    26c4:			; <UNDEFINED> instruction: 0x464249d9
    26c8:			; <UNDEFINED> instruction: 0xf8124479
    26cc:			; <UNDEFINED> instruction: 0xf8110f01
    26d0:			; <UNDEFINED> instruction: 0xf813cf01
    26d4:			; <UNDEFINED> instruction: 0xf813e000
    26d8:	strbmi	ip, [r6, #12]!
    26dc:	stmdacs	r0, {r1, r2, r4, r8, ip, lr, pc}
    26e0:			; <UNDEFINED> instruction: 0xf1bad1f3
    26e4:	andle	r0, r9, r0, lsl #30
    26e8:	ldmmi	r1, {r0, r6, r7, r8, r9, fp, lr}^
    26ec:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    26f0:			; <UNDEFINED> instruction: 0x465b4478
    26f4:			; <UNDEFINED> instruction: 0x4659465a
    26f8:	mcrr2	0, 0, pc, r6, cr10	; <UNPREDICTABLE>
    26fc:			; <UNDEFINED> instruction: 0x46a06833
    2700:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    2704:			; <UNDEFINED> instruction: 0xe6816033
    2708:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    270c:			; <UNDEFINED> instruction: 0xf10848c9
    2710:	ldrbtmi	r3, [r8], #-767	; 0xfffffd01
    2714:	and	r4, r3, r1, lsl r6
    2718:	svceq	0x0000f1bc
    271c:	adchi	pc, r9, r0
    2720:	svcgt	0x0001f811
    2724:	bl	8076c <_ZdlPv@@Base+0x72adc>
    2728:	andlt	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
    272c:	and	pc, lr, r3, lsl r8	; <UNPREDICTABLE>
    2730:	ldrshtle	r4, [r1], #83	; 0x53
    2734:	ldrmi	r4, [r1], -r0, asr #17
    2738:	and	r4, r3, r8, ror r4
    273c:	svceq	0x0000f1bc
    2740:	addshi	pc, r7, r0
    2744:	svcgt	0x0001f811
    2748:	bl	80790 <_ZdlPv@@Base+0x72b00>
    274c:	andlt	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
    2750:	and	pc, lr, r3, lsl r8	; <UNPREDICTABLE>
    2754:	ldrshtle	r4, [r1], #83	; 0x53
    2758:			; <UNDEFINED> instruction: 0x461148b8
    275c:	and	r4, r3, r8, ror r4
    2760:	svceq	0x0000f1bc
    2764:	addshi	pc, r7, r0
    2768:	svcgt	0x0001f811
    276c:	bl	807b4 <_ZdlPv@@Base+0x72b24>
    2770:	andlt	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
    2774:	and	pc, lr, r3, lsl r8	; <UNPREDICTABLE>
    2778:	ldrshtle	r4, [r1], #83	; 0x53
    277c:			; <UNDEFINED> instruction: 0x461148b0
    2780:	and	r4, r3, r8, ror r4
    2784:	svceq	0x0000f1bc
    2788:	addhi	pc, r5, r0
    278c:	svcgt	0x0001f811
    2790:	bl	807d8 <_ZdlPv@@Base+0x72b48>
    2794:	andlt	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
    2798:	and	pc, lr, r3, lsl r8	; <UNPREDICTABLE>
    279c:	ldrshtle	r4, [r1], #83	; 0x53
    27a0:	ldrmi	r4, [r1], -r8, lsr #17
    27a4:	and	r4, r3, r8, ror r4
    27a8:	svceq	0x0000f1bc
    27ac:	addhi	pc, r5, r0
    27b0:	svcgt	0x0001f811
    27b4:	bl	807fc <_ZdlPv@@Base+0x72b6c>
    27b8:	andlt	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
    27bc:	and	pc, lr, r3, lsl r8	; <UNPREDICTABLE>
    27c0:	ldrshtle	r4, [r1], #83	; 0x53
    27c4:	ldrmi	r4, [r1], -r0, lsr #17
    27c8:	and	r4, r3, r8, ror r4
    27cc:	svceq	0x0000f1bc
    27d0:	addhi	pc, r5, r0
    27d4:	svcgt	0x0001f811
    27d8:	bl	80820 <_ZdlPv@@Base+0x72b90>
    27dc:	andlt	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
    27e0:	and	pc, lr, r3, lsl r8	; <UNPREDICTABLE>
    27e4:	ldrshtle	r4, [r1], #83	; 0x53
    27e8:			; <UNDEFINED> instruction: 0x46114898
    27ec:	and	r4, r3, r8, ror r4
    27f0:	svceq	0x0000f1bc
    27f4:	addhi	pc, r6, r0
    27f8:	svcgt	0x0001f811
    27fc:	bl	80844 <_ZdlPv@@Base+0x72bb4>
    2800:	andlt	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
    2804:	and	pc, lr, r3, lsl r8	; <UNPREDICTABLE>
    2808:	ldrshtle	r4, [r1], #83	; 0x53
    280c:			; <UNDEFINED> instruction: 0x46114890
    2810:	and	r4, r3, r8, ror r4
    2814:	svceq	0x0000f1bc
    2818:	addhi	pc, r7, r0
    281c:	svcgt	0x0001f811
    2820:	bl	80868 <_ZdlPv@@Base+0x72bd8>
    2824:	andlt	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
    2828:	and	pc, lr, r3, lsl r8	; <UNPREDICTABLE>
    282c:	ldrshtle	r4, [r1], #83	; 0x53
    2830:	ldrmi	r4, [r1], -r8, lsl #17
    2834:			; <UNDEFINED> instruction: 0xf8114478
    2838:			; <UNDEFINED> instruction: 0xf810cf01
    283c:			; <UNDEFINED> instruction: 0xf813eb01
    2840:			; <UNDEFINED> instruction: 0xf813b00c
    2844:	ldrbmi	lr, [r3, #14]!
    2848:	addhi	pc, r2, r0, asr #32
    284c:	svceq	0x0000f1bc
    2850:			; <UNDEFINED> instruction: 0xf1bad1f1
    2854:			; <UNDEFINED> instruction: 0xf0000f00
    2858:			; <UNDEFINED> instruction: 0xf89a808f
    285c:			; <UNDEFINED> instruction: 0xb1233000
    2860:	mulcs	r1, sl, r8
    2864:			; <UNDEFINED> instruction: 0xf0002a00
    2868:	ldmdami	fp!, {r0, r2, r3, r4, r7, pc}^
    286c:	ldrbtmi	r4, [r8], #-2912	; 0xfffff4a0
    2870:			; <UNDEFINED> instruction: 0xf1bae628
    2874:	andle	r0, r8, r0, lsl #30
    2878:	stmdals	r1, {r0, r2, r3, r4, r6, r8, r9, fp, lr}
    287c:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2880:			; <UNDEFINED> instruction: 0x465a465b
    2884:			; <UNDEFINED> instruction: 0xf00a4659
    2888:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    288c:			; <UNDEFINED> instruction: 0xf04346a0
    2890:	eorsvs	r0, r3, r4, lsl #6
    2894:			; <UNDEFINED> instruction: 0xf1bae5ba
    2898:	andle	r0, r8, r0, lsl #30
    289c:	stmdals	r2, {r2, r4, r6, r8, r9, fp, lr}
    28a0:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    28a4:			; <UNDEFINED> instruction: 0x465a465b
    28a8:			; <UNDEFINED> instruction: 0xf00a4659
    28ac:	ldmdavs	r3!, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    28b0:			; <UNDEFINED> instruction: 0xf04346a0
    28b4:	eorsvs	r0, r3, r0, lsl r3
    28b8:			; <UNDEFINED> instruction: 0xf1bae5a8
    28bc:	andle	r0, r8, r0, lsl #30
    28c0:	stmdals	r3, {r0, r1, r3, r6, r8, r9, fp, lr}
    28c4:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    28c8:			; <UNDEFINED> instruction: 0x465a465b
    28cc:			; <UNDEFINED> instruction: 0xf00a4659
    28d0:	ldmdavs	r3!, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    28d4:			; <UNDEFINED> instruction: 0xf04346a0
    28d8:	eorsvs	r0, r3, r8, lsl #6
    28dc:			; <UNDEFINED> instruction: 0xf1bae596
    28e0:	andle	r0, r9, r0, lsl #30
    28e4:	ldmdami	sp, {r1, r6, r8, r9, fp, lr}^
    28e8:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    28ec:			; <UNDEFINED> instruction: 0x465b4478
    28f0:			; <UNDEFINED> instruction: 0x4659465a
    28f4:	blx	123e926 <_ZdlPv@@Base+0x1230c96>
    28f8:			; <UNDEFINED> instruction: 0x46a06833
    28fc:	nopeq	{67}	; 0x43
    2900:	str	r6, [r3, #51]	; 0x33
    2904:	svceq	0x0000f1ba
    2908:	blmi	e76934 <_ZdlPv@@Base+0xe68ca4>
    290c:			; <UNDEFINED> instruction: 0xf8594854
    2910:	ldrbtmi	fp, [r8], #-3
    2914:			; <UNDEFINED> instruction: 0x465a465b
    2918:			; <UNDEFINED> instruction: 0xf00a4659
    291c:	ldmdavs	r3!, {r0, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    2920:			; <UNDEFINED> instruction: 0xf04346a0
    2924:	eorsvs	r0, r3, r0, asr #6
    2928:			; <UNDEFINED> instruction: 0xf1bae570
    292c:	andle	r0, r9, r0, lsl #30
    2930:	stmdami	ip, {r0, r1, r2, r3, r5, r8, r9, fp, lr}^
    2934:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2938:			; <UNDEFINED> instruction: 0x465b4478
    293c:			; <UNDEFINED> instruction: 0x4659465a
    2940:	blx	8be972 <_ZdlPv@@Base+0x8b0ce2>
    2944:			; <UNDEFINED> instruction: 0x46a06833
    2948:	orreq	pc, r0, #67	; 0x43
    294c:	ldrb	r6, [sp, #-51]	; 0xffffffcd
    2950:	ldrbtmi	r4, [r9], #-2373	; 0xfffff6bb
    2954:	svceq	0x0001f812
    2958:	blgt	809a4 <_ZdlPv@@Base+0x72d14>
    295c:	and	pc, r0, r3, lsl r8	; <UNPREDICTABLE>
    2960:	andgt	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
    2964:	smlattle	fp, r6, r5, r4
    2968:	mvnsle	r2, r0, lsl #16
    296c:			; <UNDEFINED> instruction: 0x46a06833
    2970:	movwmi	pc, #67	; 0x43	; <UNPREDICTABLE>
    2974:	strb	r6, [r9, #-51]	; 0xffffffcd
    2978:	blmi	754a70 <_ZdlPv@@Base+0x746de0>
    297c:	str	r4, [r1, #1144]!	; 0x478
    2980:	bleq	83edbc <_ZdlPv@@Base+0x83112c>
    2984:	ldrbmi	r4, [r8], -r1, asr #12
    2988:			; <UNDEFINED> instruction: 0xf980f00a
    298c:			; <UNDEFINED> instruction: 0x46594b18
    2990:			; <UNDEFINED> instruction: 0xf8594837
    2994:	ldrbtmi	fp, [r8], #-3
    2998:			; <UNDEFINED> instruction: 0x465a465b
    299c:	blx	ffd3e9cc <_ZdlPv@@Base+0xffd30d3c>
    29a0:	ldr	r4, [r3, #-1696]!	; 0xfffff960
    29a4:	rscsvc	r4, r3, #160, 12	; 0xa000000
    29a8:			; <UNDEFINED> instruction: 0x4638e530
    29ac:	blx	8be9e0 <_ZdlPv@@Base+0x8b0d50>
    29b0:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29b4:	andeq	r1, r2, r0, lsl ip
    29b8:	andeq	r0, r0, r4, asr #1
    29bc:	andeq	r1, r2, r8, ror #23
    29c0:	andeq	sp, r0, r0, lsl #8
    29c4:	andeq	r1, r2, lr, asr fp
    29c8:	andeq	sp, r0, lr, lsr #7
    29cc:	andeq	sp, r0, sl, ror #6
    29d0:	strdeq	r0, [r0], -r4
    29d4:	andeq	sp, r0, ip, asr r5
    29d8:	andeq	sp, r0, ip, lsl #11
    29dc:			; <UNDEFINED> instruction: 0x0000d5bc
    29e0:	andeq	r0, r0, ip, ror #1
    29e4:	andeq	r0, r0, r8, asr #1
    29e8:	strdeq	sp, [r0], -sl
    29ec:	strdeq	sp, [r0], -r6
    29f0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    29f4:	andeq	sp, r0, r8, asr r2
    29f8:	andeq	sp, r0, r2, asr #5
    29fc:	ldrdeq	lr, [r0], -r2
    2a00:			; <UNDEFINED> instruction: 0x0000d2b6
    2a04:	andeq	sp, r0, r0, lsr #11
    2a08:	muleq	r0, r4, r2
    2a0c:	andeq	sp, r0, r8, ror r1
    2a10:	andeq	sp, r0, ip, lsl r2
    2a14:			; <UNDEFINED> instruction: 0x0000d1bc
    2a18:	andeq	sp, r0, ip, ror r2
    2a1c:	andeq	sp, r0, r4, ror #4
    2a20:	andeq	sp, r0, r4, lsl #4
    2a24:	andeq	sp, r0, ip, asr #3
    2a28:	andeq	sp, r0, r0, lsr r2
    2a2c:	andeq	sp, r0, ip, lsr r2
    2a30:	andeq	sp, r0, ip, lsl r2
    2a34:	andeq	sp, r0, r6, lsr #4
    2a38:	andeq	sp, r0, r4, lsl #4
    2a3c:	andeq	sp, r0, r8, ror #3
    2a40:	strdeq	sp, [r0], -r8
    2a44:	andeq	sp, r0, r0, ror #3
    2a48:	strdeq	sp, [r0], -r4
    2a4c:	andeq	sp, r0, r4, lsl #4
    2a50:	andeq	sp, r0, r8, lsl r2
    2a54:	andeq	sp, r0, r8, lsr #4
    2a58:	andeq	sp, r0, r2, ror r2
    2a5c:	andeq	sp, r0, r0, lsl r1
    2a60:	andeq	sp, r0, lr, lsl r1
    2a64:	andeq	sp, r0, r4, lsr r1
    2a68:	andeq	sp, r0, r6, asr #2
    2a6c:	andeq	sp, r0, ip, lsr #2
    2a70:	andeq	sp, r0, sl, lsl #3
    2a74:			; <UNDEFINED> instruction: 0xf100b538
    2a78:	strmi	r0, [r4], -r8, lsl #10
    2a7c:			; <UNDEFINED> instruction: 0xf00b4628
    2a80:			; <UNDEFINED> instruction: 0xf104f94f
    2a84:			; <UNDEFINED> instruction: 0xf00b0014
    2a88:	movwcs	pc, #2379	; 0x94b	; <UNPREDICTABLE>
    2a8c:	eorvs	r4, r3, #32, 12	; 0x2000000
    2a90:	stmib	r4, {r0, r1, r5, r7, sl, pc}^
    2a94:	ldclt	3, cr3, [r8, #-0]
    2a98:			; <UNDEFINED> instruction: 0xf00b4628
    2a9c:			; <UNDEFINED> instruction: 0xf7fef9ab
    2aa0:	svclt	0x0000efc0
    2aa4:			; <UNDEFINED> instruction: 0x4604b510
    2aa8:			; <UNDEFINED> instruction: 0xf00b3014
    2aac:			; <UNDEFINED> instruction: 0xf104f9a3
    2ab0:			; <UNDEFINED> instruction: 0xf00b0008
    2ab4:			; <UNDEFINED> instruction: 0x4620f99f
    2ab8:			; <UNDEFINED> instruction: 0xf104bd10
    2abc:			; <UNDEFINED> instruction: 0xf00b0008
    2ac0:			; <UNDEFINED> instruction: 0xf7fef999
    2ac4:	svclt	0x0000efae
    2ac8:			; <UNDEFINED> instruction: 0x4604b510
    2acc:			; <UNDEFINED> instruction: 0xffd2f7ff
    2ad0:	strtmi	r2, [r0], -r0, lsl #6
    2ad4:	lfmlt	f6, 4, [r0, #-652]	; 0xfffffd74
    2ad8:			; <UNDEFINED> instruction: 0x4604b538
    2adc:			; <UNDEFINED> instruction: 0xf7ff460d
    2ae0:	strtmi	pc, [r0], -r9, asr #31
    2ae4:	lfmlt	f6, 4, [r8, #-660]!	; 0xfffffd6c
    2ae8:			; <UNDEFINED> instruction: 0x4604b570
    2aec:	bvs	fe0d60f0 <_ZdlPv@@Base+0xfe0c8460>
    2af0:	blcs	213cec <_ZdlPv@@Base+0x20605c>
    2af4:	rscshi	pc, r3, r0, lsl #4
    2af8:			; <UNDEFINED> instruction: 0xf013e8df
    2afc:	adceq	r0, r8, r0, lsr r0
    2b00:	sbcseq	r0, r2, fp, asr #1
    2b04:	adcseq	r0, r6, pc, lsr #1
    2b08:	strheq	r0, [r4], #13
    2b0c:	blmi	1e02b38 <_ZdlPv@@Base+0x1df4ea8>
    2b10:	stmiapl	fp!, {r0, r2, r3, r4, r5, sp}^
    2b14:			; <UNDEFINED> instruction: 0xf7fe6819
    2b18:			; <UNDEFINED> instruction: 0xf9b4ef8c
    2b1c:	bllt	eceb2c <_ZdlPv@@Base+0xec0e9c>
    2b20:			; <UNDEFINED> instruction: 0x3006f9b4
    2b24:	teqle	fp, r0, lsl #22
    2b28:	blcs	1cebc <_ZdlPv@@Base+0xf22c>
    2b2c:	stmibvs	r3!, {r1, r2, r3, r6, r8, ip, lr, pc}
    2b30:	cmple	sp, r0, lsl #22
    2b34:	blcs	5d3c8 <_ZdlPv@@Base+0x4f738>
    2b38:	blcs	b6cf0 <_ZdlPv@@Base+0xa9060>
    2b3c:	blmi	1b36f58 <_ZdlPv@@Base+0x1b292c8>
    2b40:	stmiapl	fp!, {r2, r5, r6, sp}^
    2b44:			; <UNDEFINED> instruction: 0xf7fe6819
    2b48:			; <UNDEFINED> instruction: 0xf894ef74
    2b4c:	blcs	ebe4 <_ZdlPv@@Base+0xf54>
    2b50:			; <UNDEFINED> instruction: 0xf894d16a
    2b54:	blcs	ebf0 <_ZdlPv@@Base+0xf60>
    2b58:	ldfltp	f5, [r0, #-448]!	; 0xfffffe40
    2b5c:	rsbcs	r4, ip, r4, ror #22
    2b60:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2b64:	svc	0x0064f7fe
    2b68:			; <UNDEFINED> instruction: 0x3002f9b4
    2b6c:	sbcsle	r2, r7, r0, lsl #22
    2b70:	rsbscs	r4, r0, pc, asr fp
    2b74:	ldmdavs	r1!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    2b78:	svc	0x005af7fe
    2b7c:			; <UNDEFINED> instruction: 0x3000f9b4
    2b80:	vqrdmulh.s<illegal width 8>	d2, d0, d0
    2b84:	ldmdavs	r0!, {r1, r3, r4, r7, pc}
    2b88:	addshi	pc, sp, r0, asr #32
    2b8c:			; <UNDEFINED> instruction: 0xf9b44959
    2b90:	ldrbtmi	r2, [r9], #-2
    2b94:	blx	fecbebca <_ZdlPv@@Base+0xfecb0f3a>
    2b98:			; <UNDEFINED> instruction: 0x3006f9b4
    2b9c:	sbcle	r2, r3, r0, lsl #22
    2ba0:	rsbscs	r4, r6, r3, asr fp
    2ba4:	ldmdavs	r1!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    2ba8:	svc	0x0042f7fe
    2bac:			; <UNDEFINED> instruction: 0x3004f9b4
    2bb0:			; <UNDEFINED> instruction: 0xdc7c2b00
    2bb4:			; <UNDEFINED> instruction: 0xf0406830
    2bb8:	stmdbmi	pc, {r2, r3, r7, pc}^	; <UNPREDICTABLE>
    2bbc:			; <UNDEFINED> instruction: 0x2006f9b4
    2bc0:			; <UNDEFINED> instruction: 0xf00b4479
    2bc4:	stmiavs	r3!, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    2bc8:	adcsle	r2, r0, r0, lsl #22
    2bcc:	rsbcs	r4, r6, r8, asr #22
    2bd0:	ldmdavs	r1!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    2bd4:	svc	0x002cf7fe
    2bd8:			; <UNDEFINED> instruction: 0xf1046831
    2bdc:			; <UNDEFINED> instruction: 0xf00b0008
    2be0:	ldmdavs	r1!, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    2be4:			; <UNDEFINED> instruction: 0xf7fe2020
    2be8:	stmibvs	r3!, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
    2bec:	adcle	r2, r1, r0, lsl #22
    2bf0:	rsbcs	r4, sp, pc, lsr fp
    2bf4:	ldmdavs	r1!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    2bf8:	svc	0x001af7fe
    2bfc:			; <UNDEFINED> instruction: 0xf1046831
    2c00:			; <UNDEFINED> instruction: 0xf00b0014
    2c04:	ldmdavs	r1!, {r0, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    2c08:			; <UNDEFINED> instruction: 0xf7fe2020
    2c0c:	bvs	8fe85c <_ZdlPv@@Base+0x8f0bcc>
    2c10:	orrsle	r2, r2, r1, lsl #22
    2c14:	rsbscs	r4, r4, r6, lsr fp
    2c18:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2c1c:	svc	0x0008f7fe
    2c20:	mlacc	r4, r4, r8, pc	; <UNPREDICTABLE>
    2c24:	addsle	r2, r4, r0, lsl #22
    2c28:	rsbscs	r4, sl, r1, lsr fp
    2c2c:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2c30:	mrc	7, 7, APSR_nzcv, cr14, cr14, {7}
    2c34:	mlacc	r5, r4, r8, pc	; <UNPREDICTABLE>
    2c38:	addle	r2, lr, r0, lsl #22
    2c3c:	rsbscs	r4, r5, ip, lsr #22
    2c40:	pop	{r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2c44:	ldmdavs	r9, {r4, r5, r6, lr}
    2c48:	mrclt	7, 7, APSR_nzcv, cr0, cr14, {7}
    2c4c:	rsbcs	r4, r3, r8, lsr #22
    2c50:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2c54:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2c58:	blmi	97c9dc <_ZdlPv@@Base+0x96ed4c>
    2c5c:	stmiapl	fp!, {r0, r5, r6, sp}^
    2c60:			; <UNDEFINED> instruction: 0xf7fe6819
    2c64:	ldrb	lr, [r8, -r6, ror #29]
    2c68:	rsbscs	r4, r3, r1, lsr #22
    2c6c:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2c70:	mrc	7, 6, APSR_nzcv, cr14, cr14, {7}
    2c74:	blmi	7bc9c0 <_ZdlPv@@Base+0x7aed30>
    2c78:	stmiapl	fp!, {r1, r2, r3, r4, r6, sp}^
    2c7c:			; <UNDEFINED> instruction: 0xf7fe6819
    2c80:			; <UNDEFINED> instruction: 0xe74aeed8
    2c84:	subscs	r4, pc, sl, lsl fp	; <UNPREDICTABLE>
    2c88:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2c8c:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    2c90:	blmi	5fc9a4 <_ZdlPv@@Base+0x5eed14>
    2c94:	stmiapl	fp!, {r1, r4, r5, r6, sp}^
    2c98:			; <UNDEFINED> instruction: 0xf7fe6819
    2c9c:	ldr	lr, [ip, -sl, asr #29]!
    2ca0:	rsbcs	r4, lr, r3, lsl fp
    2ca4:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2ca8:	mcr	7, 6, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2cac:	ldmdavs	r1!, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    2cb0:			; <UNDEFINED> instruction: 0xf7fe202b
    2cb4:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    2cb8:	ldmdavs	r1!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    2cbc:			; <UNDEFINED> instruction: 0xf7fe202b
    2cc0:	ldmdavs	r0!, {r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    2cc4:	strmi	lr, [r1], -r2, ror #14
    2cc8:			; <UNDEFINED> instruction: 0xf7fe202d
    2ccc:	ldmdavs	r0!, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    2cd0:			; <UNDEFINED> instruction: 0x4601e75c
    2cd4:			; <UNDEFINED> instruction: 0xf7fe202d
    2cd8:	ldmdavs	r0!, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    2cdc:	stmdbmi	r7, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    2ce0:	subcs	pc, r1, r0, asr #4
    2ce4:			; <UNDEFINED> instruction: 0xf0094479
    2ce8:	ldr	pc, [r6, -r9, asr #27]
    2cec:	andeq	r1, r2, r8, ror #7
    2cf0:	andeq	r0, r0, r8, ror #1
    2cf4:			; <UNDEFINED> instruction: 0x0000cfba
    2cf8:	andeq	ip, r0, ip, lsl #31
    2cfc:	andeq	ip, r0, r8, lsr #20
    2d00:	push	{r0, r9, fp, sp}
    2d04:	svclt	0x00d84ff0
    2d08:	addlt	r2, r3, r0, lsl #6
    2d0c:	ldrbtcc	pc, [pc], #258	; 2d14 <__printf_chk@plt+0x116c>	; <UNPREDICTABLE>
    2d10:	svclt	0x00d84605
    2d14:	subvs	r4, r2, r6, lsl r6
    2d18:	stcle	0, cr6, [fp, #-4]
    2d1c:	msrmi	SPSR_, #111	; 0x6f
    2d20:	svclt	0x00b4429c
    2d24:			; <UNDEFINED> instruction: 0xf04f00a0
    2d28:			; <UNDEFINED> instruction: 0xf7fe30ff
    2d2c:	stmdavs	lr!, {r4, r6, r9, sl, fp, sp, lr, pc}^
    2d30:			; <UNDEFINED> instruction: 0x46031e74
    2d34:	adcvs	r2, fp, r0, lsl #24
    2d38:	adcshi	pc, fp, r0, asr #6
    2d3c:	orreq	lr, r4, r3, lsl #22
    2d40:	rscscc	pc, pc, #79	; 0x4f
    2d44:	blcs	140e58 <_ZdlPv@@Base+0x1331c8>
    2d48:			; <UNDEFINED> instruction: 0xd1fb4299
    2d4c:			; <UNDEFINED> instruction: 0x23aaf64a
    2d50:			; <UNDEFINED> instruction: 0x23aaf6c0
    2d54:	vqsub.s8	d4, d16, d14
    2d58:	andcs	r8, ip, r0, lsr #1
    2d5c:			; <UNDEFINED> instruction: 0xf006fb00
    2d60:			; <UNDEFINED> instruction: 0xf7fe3008
    2d64:	stccs	14, cr14, [r0], {52}	; 0x34
    2d68:	movweq	pc, #49231	; 0xc04f	; <UNPREDICTABLE>
    2d6c:	stmdaeq	r8, {r8, ip, sp, lr, pc}
    2d70:	subvs	r4, r6, r7, lsl #12
    2d74:	blle	1dad88 <_ZdlPv@@Base+0x1cd0f8>
    2d78:	strbmi	r4, [r8], -r1, asr #13
    2d7c:			; <UNDEFINED> instruction: 0xffd0f00a
    2d80:			; <UNDEFINED> instruction: 0xf1093c01
    2d84:	ldrble	r0, [r8, #2316]!	; 0x90c
    2d88:			; <UNDEFINED> instruction: 0xf8c56868
    2d8c:			; <UNDEFINED> instruction: 0xf7fe800c
    2d90:			; <UNDEFINED> instruction: 0x4603ee1e
    2d94:			; <UNDEFINED> instruction: 0x612b6868
    2d98:	mrc	7, 0, APSR_nzcv, cr8, cr14, {7}
    2d9c:	blcs	1cf50 <_ZdlPv@@Base+0xf2c0>
    2da0:	movwcs	fp, #4036	; 0xfc4
    2da4:	cmnvs	r8, sl, lsl r6
    2da8:	stmdbvs	r9!, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
    2dac:	stmdbvs	r9!, {r1, r3, r6, r7, sl, ip, lr}^
    2db0:	movwcc	r5, #5322	; 0x14ca
    2db4:	addsmi	r6, r9, #6881280	; 0x690000
    2db8:	stmdavs	r8!, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, lr, pc}
    2dbc:	msrmi	SPSR_, #111	; 0x6f
    2dc0:	svclt	0x00284298
    2dc4:	rscscc	pc, pc, pc, asr #32
    2dc8:	addeq	sp, r0, r0, lsl #4
    2dcc:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    2dd0:	blcs	1ce84 <_ZdlPv@@Base+0xf1f4>
    2dd4:	ldfles	f6, [r2, #-672]!	; 0xfffffd60
    2dd8:	beq	3ef1c <_ZdlPv@@Base+0x3128c>
    2ddc:	msrcs	CPSR_fsx, #78643200	; 0x4b00000
    2de0:	mvncs	pc, #192, 4
    2de4:			; <UNDEFINED> instruction: 0xf8d59301
    2de8:	blls	66e00 <_ZdlPv@@Base+0x59170>
    2dec:	svclt	0x00974599
    2df0:			; <UNDEFINED> instruction: 0xf04f232c
    2df4:	blx	cf1fa <_ZdlPv@@Base+0xc156a>
    2df8:	andcc	pc, r8, r9
    2dfc:	stcl	7, cr15, [r6, #1016]!	; 0x3f8
    2e00:			; <UNDEFINED> instruction: 0x0601f1b9
    2e04:	msreq	CPSR_fs, #79	; 0x4f
    2e08:	smlsdcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    2e0c:	bleq	23f214 <_ZdlPv@@Base+0x231584>
    2e10:	stmib	r0, {r7, r9, sl, lr}^
    2e14:	svclt	0x00583900
    2e18:	strle	r4, [r8], #-1628	; 0xfffff9a4
    2e1c:			; <UNDEFINED> instruction: 0xf7ff4620
    2e20:	cdpcc	14, 0, cr15, cr1, cr9, {1}
    2e24:	lfmne	f6, 2, [r3], #-668	; 0xfffffd64
    2e28:	strteq	pc, [ip], #-260	; 0xfffffefc
    2e2c:	stmibvs	sl!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2e30:			; <UNDEFINED> instruction: 0xf842682b
    2e34:			; <UNDEFINED> instruction: 0xf10ab02a
    2e38:	ldrbmi	r0, [r3, #-2561]	; 0xfffff5ff
    2e3c:			; <UNDEFINED> instruction: 0xf06fdcd3
    2e40:	addsmi	r4, r3, #96, 4
    2e44:	addseq	fp, r8, r4, lsr pc
    2e48:	rscscc	pc, pc, pc, asr #32
    2e4c:	ldc	7, cr15, [lr, #1016]!	; 0x3f8
    2e50:	blcs	1cf04 <_ZdlPv@@Base+0xf274>
    2e54:	mvnvs	r4, r0, lsl #13
    2e58:	stmdavs	sl!, {r0, r1, r3, r4, r8, sl, fp, ip, lr, pc}^
    2e5c:	ldrtmi	r2, [lr], -r0, lsl #14
    2e60:	adcseq	r1, ip, r0, asr ip
    2e64:	ldc	7, cr15, [r2, #1016]!	; 0x3f8
    2e68:	bcs	1d018 <_ZdlPv@@Base+0xf388>
    2e6c:	movwcs	fp, #4008	; 0xfa8
    2e70:	eoreq	pc, r7, r8, asr #16
    2e74:	stmibvs	sl!, {r1, r2, r8, r9, fp, ip, lr, pc}^
    2e78:	ldrbpl	r5, [r6], #2322	; 0x912
    2e7c:	stmdavs	sl!, {r0, r8, r9, ip, sp}^
    2e80:	ble	ffe138f0 <_ZdlPv@@Base+0xffe05c60>
    2e84:	strcc	r6, [r1, -fp, lsr #16]
    2e88:	sfmle	f4, 4, [r2, #-748]	; 0xfffffd14
    2e8c:			; <UNDEFINED> instruction: 0x801cf8d5
    2e90:	strtmi	lr, [r8], -r6, ror #15
    2e94:	pop	{r0, r1, ip, sp, pc}
    2e98:			; <UNDEFINED> instruction: 0xf04f8ff0
    2e9c:			; <UNDEFINED> instruction: 0xf7fe30ff
    2ea0:	movwcs	lr, #52630	; 0xcd96
    2ea4:	stmdaeq	r8, {r8, ip, sp, lr, pc}
    2ea8:	andls	r4, r1, r7, lsl #12
    2eac:	andvs	r6, r3, r6, asr #32
    2eb0:			; <UNDEFINED> instruction: 0xf64ae762
    2eb4:			; <UNDEFINED> instruction: 0xf6c023aa
    2eb8:	addsmi	r2, lr, #-1476395006	; 0xa8000002
    2ebc:			; <UNDEFINED> instruction: 0xf04fbf88
    2ec0:			; <UNDEFINED> instruction: 0xf63f30ff
    2ec4:	strb	sl, [r8, -lr, asr #30]
    2ec8:	movwcs	r1, #52020	; 0xcb34
    2ecc:	strhi	pc, [r4], #-2819	; 0xfffff4fd
    2ed0:	strbmi	r3, [r4, #-3084]	; 0xfffff3f4
    2ed4:			; <UNDEFINED> instruction: 0x4638d111
    2ed8:	ldc	7, cr15, [r6, #1016]!	; 0x3f8
    2edc:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    2ee0:	streq	lr, [r6], #-2985	; 0xfffff457
    2ee4:	blx	cbb9e <_ZdlPv@@Base+0xbdf0e>
    2ee8:	cfstrscc	mvf11, [ip], #-16
    2eec:	tstle	r9, ip, asr r5
    2ef0:			; <UNDEFINED> instruction: 0xf7fe4640
    2ef4:			; <UNDEFINED> instruction: 0xf7feedaa
    2ef8:	stccc	13, cr14, [ip], {148}	; 0x94
    2efc:			; <UNDEFINED> instruction: 0xf00a4620
    2f00:			; <UNDEFINED> instruction: 0xe7e6ff79
    2f04:	strtmi	r3, [r0], -ip, lsr #24
    2f08:	stc2l	7, cr15, [ip, #1020]	; 0x3fc
    2f0c:	svclt	0x0000e7ee
    2f10:	svcmi	0x00f0e92d
    2f14:	stmdavs	r0, {r0, r2, r9, sl, lr}
    2f18:	msrmi	SPSR_, #111	; 0x6f
    2f1c:	stmibvs	lr!, {r0, r1, r7, ip, sp, pc}^
    2f20:	strmi	r4, [fp], r8, lsl #8
    2f24:	svclt	0x00344298
    2f28:			; <UNDEFINED> instruction: 0xf04f0080
    2f2c:			; <UNDEFINED> instruction: 0xf7fe30ff
    2f30:	stmdavs	fp!, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    2f34:	svclt	0x00c22b00
    2f38:	streq	lr, [r3], #2822	; 0xb06
    2f3c:	svcne	0x00014632
    2f40:	stfles	f6, [r5, #-928]	; 0xfffffc60
    2f44:	bleq	141094 <_ZdlPv@@Base+0x133404>
    2f48:			; <UNDEFINED> instruction: 0xf8414294
    2f4c:	mvnsle	r0, r4, lsl #30
    2f50:			; <UNDEFINED> instruction: 0x4630b11e
    2f54:	ldcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2f58:			; <UNDEFINED> instruction: 0xf1bb682b
    2f5c:	ldcle	15, cr0, [sp, #-0]
    2f60:	strcs	r6, [r0], #-2154	; 0xfffff796
    2f64:	mrrcne	6, 2, r4, r0, cr6
    2f68:	stmdaeq	r3, {r2, r8, r9, fp, sp, lr, pc}
    2f6c:			; <UNDEFINED> instruction: 0xf7fe69ef
    2f70:	stmdavs	sl!, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}^
    2f74:	svclt	0x00a82a00
    2f78:			; <UNDEFINED> instruction: 0xf8472300
    2f7c:	blle	243024 <_ZdlPv@@Base+0x235394>
    2f80:	stmibvs	r9!, {r1, r3, r5, fp, sp, lr}^
    2f84:			; <UNDEFINED> instruction: 0xf8514422
    2f88:	ldrbpl	r2, [r6], #34	; 0x22
    2f8c:	stmdavs	sl!, {r0, r8, r9, ip, sp}^
    2f90:	ble	ffd53a00 <_ZdlPv@@Base+0xffd45d70>
    2f94:	stmdavs	fp!, {r0, sl, ip, sp}
    2f98:	mvnle	r4, r3, lsr #11
    2f9c:	andeq	lr, r3, fp, lsl #22
    2fa0:	msrmi	SPSR_, #111	; 0x6f
    2fa4:	stmibvs	ip!, {r3, r4, r7, r9, lr}
    2fa8:	addeq	fp, r0, r4, lsr pc
    2fac:	rscscc	pc, pc, pc, asr #32
    2fb0:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2fb4:	blcs	1d068 <_ZdlPv@@Base+0xf3d8>
    2fb8:	svcne	0x0002bfc8
    2fbc:	svclt	0x00c461a8
    2fc0:	addeq	lr, r3, r4, lsl #22
    2fc4:	stcle	6, cr4, [r5, #-140]	; 0xffffff74
    2fc8:	blne	14111c <_ZdlPv@@Base+0x13348c>
    2fcc:			; <UNDEFINED> instruction: 0xf8424298
    2fd0:	mvnsle	r1, r4, lsl #30
    2fd4:			; <UNDEFINED> instruction: 0x4620b114
    2fd8:	ldc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2fdc:	svceq	0x0000f1bb
    2fe0:			; <UNDEFINED> instruction: 0xf04fdd3b
    2fe4:			; <UNDEFINED> instruction: 0xf64b0a00
    2fe8:	vsubw.s8	q9, q0, d30
    2fec:	movwls	r2, #5096	; 0x13e8
    2ff0:	ldrdls	pc, [r4], -r5
    2ff4:	ldrmi	r9, [r9, #2817]	; 0xb01
    2ff8:			; <UNDEFINED> instruction: 0x232cbf97
    2ffc:	rscscc	pc, pc, pc, asr #32
    3000:			; <UNDEFINED> instruction: 0xf009fb03
    3004:			; <UNDEFINED> instruction: 0xf7fe3008
    3008:			; <UNDEFINED> instruction: 0xf1b9ece2
    300c:	svclt	0x00580601
    3010:			; <UNDEFINED> instruction: 0xf1002700
    3014:	strmi	r0, [r0], r8, lsl #6
    3018:			; <UNDEFINED> instruction: 0xf04f9300
    301c:	svclt	0x0058032c
    3020:	stmib	r0, {sl, fp, ip, pc}^
    3024:	strle	r3, [r8], #-2304	; 0xfffff700
    3028:			; <UNDEFINED> instruction: 0xf7ff4620
    302c:	cdpcc	13, 0, cr15, cr1, cr3, {1}
    3030:	lfmne	f6, 2, [r3], #-668	; 0xfffffd64
    3034:	strteq	pc, [ip], #-260	; 0xfffffefc
    3038:	stmdavs	fp!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    303c:	bl	dd6ec <_ZdlPv@@Base+0xcfa5c>
    3040:	stmdals	r0, {r1, r3, r8}
    3044:	beq	7f474 <_ZdlPv@@Base+0x717e4>
    3048:			; <UNDEFINED> instruction: 0xf84245d3
    304c:	bicle	r0, pc, r1, lsr #32
    3050:	eorvs	r4, fp, fp, asr r4
    3054:	pop	{r0, r1, ip, sp, pc}
    3058:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    305c:	eorvs	r4, fp, fp, asr r4
    3060:	pop	{r0, r1, ip, sp, pc}
    3064:	bls	2702c <_ZdlPv@@Base+0x1939c>
    3068:	streq	lr, [r6], #-2985	; 0xfffff457
    306c:	blx	cbd26 <_ZdlPv@@Base+0xbe096>
    3070:	cfstrscc	mvf2, [ip], #-16
    3074:	addsmi	r9, ip, #0, 22
    3078:	strbmi	sp, [r0], -r4, lsl #2
    307c:	stcl	7, cr15, [r4], #1016	; 0x3f8
    3080:	stcl	7, cr15, [lr], {254}	; 0xfe
    3084:	strtmi	r3, [r0], -ip, lsr #24
    3088:	stc2	7, cr15, [ip, #-1020]	; 0xfffffc04
    308c:	svclt	0x0000e7f2
    3090:	mvnsmi	lr, sp, lsr #18
    3094:	stmvs	r0, {r0, r2, r9, sl, lr}
    3098:			; <UNDEFINED> instruction: 0xf7feb108
    309c:	stmiavs	fp!, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}^
    30a0:			; <UNDEFINED> instruction: 0xf853b183
    30a4:	andcs	r4, ip, #4, 24	; 0x400
    30a8:	strcc	pc, [r4], #-2818	; 0xfffff4fe
    30ac:	stccc	0, cr14, [ip], {4}
    30b0:			; <UNDEFINED> instruction: 0xf00a4620
    30b4:	stmiavs	fp!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    30b8:			; <UNDEFINED> instruction: 0xd1f8429c
    30bc:	andeq	pc, r8, r4, lsr #3
    30c0:	stcl	7, cr15, [r2], {254}	; 0xfe
    30c4:	tstlt	r8, r8, lsr #18
    30c8:	ldc	7, cr15, [lr], #1016	; 0x3f8
    30cc:	tstlt	r8, r8, ror #18
    30d0:	ldc	7, cr15, [sl], #1016	; 0x3f8
    30d4:	blcs	1d188 <_ZdlPv@@Base+0xf4f8>
    30d8:	strcs	fp, [r0, -r4, asr #31]
    30dc:	stmdaeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    30e0:	eor	sp, r4, r4, lsl #24
    30e4:	strcc	r6, [r1, -fp, lsr #16]
    30e8:	sfmle	f4, 4, [r0, #-748]!	; 0xfffffd14
    30ec:	adcseq	r6, lr, fp, ror #19
    30f0:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    30f4:			; <UNDEFINED> instruction: 0xf7feb108
    30f8:	stmibvs	fp!, {r3, r5, r7, sl, fp, sp, lr, pc}
    30fc:	blcs	19770 <_ZdlPv@@Base+0xbae0>
    3100:			; <UNDEFINED> instruction: 0xf853d0f0
    3104:	blx	21611e <_ZdlPv@@Base+0x20848e>
    3108:	adcmi	r3, r3, #4, 8	; 0x4000000
    310c:	stccc	0, cr13, [ip], #-28	; 0xffffffe4
    3110:			; <UNDEFINED> instruction: 0xf7ff4620
    3114:	stmibvs	fp!, {r0, r1, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    3118:	adcmi	r5, r3, #2539520	; 0x26c000
    311c:			; <UNDEFINED> instruction: 0xf1a4d1f7
    3120:	strcc	r0, [r1, -r8]
    3124:	ldc	7, cr15, [r0], {254}	; 0xfe
    3128:	adcsmi	r6, fp, #2818048	; 0x2b0000
    312c:	stmibvs	r8!, {r1, r2, r3, r4, r6, r7, sl, fp, ip, lr, pc}^
    3130:			; <UNDEFINED> instruction: 0xf7feb108
    3134:	stmibvs	r8!, {r1, r3, r7, sl, fp, sp, lr, pc}
    3138:			; <UNDEFINED> instruction: 0xf7feb108
    313c:	strtmi	lr, [r8], -r6, lsl #25
    3140:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3144:	stmdacc	r8, {r3, r5, r6, r7, fp, sp, lr}
    3148:	ldcl	7, cr15, [lr], #-1016	; 0xfffffc08
    314c:	stcl	7, cr15, [r8], #-1016	; 0xfffffc08
    3150:	ldmibpl	r8, {r0, r1, r3, r5, r7, r8, fp, sp, lr}
    3154:			; <UNDEFINED> instruction: 0xf7fe3808
    3158:			; <UNDEFINED> instruction: 0xf7feec78
    315c:	svclt	0x0000ec62
    3160:			; <UNDEFINED> instruction: 0x4604b570
    3164:	ldrmi	r4, [r5], -lr, lsl #12
    3168:	stc2	7, cr15, [r4], {255}	; 0xff
    316c:	eorseq	pc, r0, r4, lsl #2
    3170:	strvs	lr, [sl, #-2500]	; 0xfffff63c
    3174:	ldc2l	0, cr15, [r4, #40]	; 0x28
    3178:			; <UNDEFINED> instruction: 0xf04f2300
    317c:			; <UNDEFINED> instruction: 0x462032ff
    3180:	strtvs	r6, [r3], #994	; 0x3e2
    3184:	tstcc	r0, #196, 18	; 0x310000
    3188:	tstcc	r3, #196, 18	; 0x310000
    318c:			; <UNDEFINED> instruction: 0x4620bd70
    3190:	stc2	7, cr15, [r8], {255}	; 0xff
    3194:	mcrr	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    3198:			; <UNDEFINED> instruction: 0x4604b510
    319c:			; <UNDEFINED> instruction: 0xf00a3030
    31a0:	strtmi	pc, [r0], -r9, lsr #28
    31a4:	ldc2l	7, cr15, [lr], #-1020	; 0xfffffc04
    31a8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    31ac:			; <UNDEFINED> instruction: 0xf7ff4620
    31b0:			; <UNDEFINED> instruction: 0xf7fefc79
    31b4:	svclt	0x0000ec36
    31b8:	ldrlt	fp, [r8, #-352]!	; 0xfffffea0
    31bc:	strtmi	r4, [r5], -r4, lsl #12
    31c0:	strtmi	r6, [r8], -r4, ror #21
    31c4:			; <UNDEFINED> instruction: 0xffe8f7ff
    31c8:			; <UNDEFINED> instruction: 0xf00a4628
    31cc:	stccs	13, cr15, [r0], {97}	; 0x61
    31d0:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    31d4:			; <UNDEFINED> instruction: 0x46284770
    31d8:	ldc2l	0, cr15, [sl, #-40]	; 0xffffffd8
    31dc:	stc	7, cr15, [r0], #-1016	; 0xfffffc08
    31e0:			; <UNDEFINED> instruction: 0x4604b5f8
    31e4:	svcmi	0x002f6c43
    31e8:	ldrbtmi	r2, [pc], #-2816	; 31f0 <__printf_chk@plt+0x1648>
    31ec:	blmi	bba61c <_ZdlPv@@Base+0xbac98c>
    31f0:	ldmpl	lr!, {r8, sl, sp}^
    31f4:	rsbscs	r6, ip, r1, lsr r8
    31f8:	ldc	7, cr15, [sl], {254}	; 0xfe
    31fc:	strcc	r6, [r1, #-3171]	; 0xfffff39d
    3200:	lfmle	f4, 2, [r7], #684	; 0x2ac
    3204:			; <UNDEFINED> instruction: 0xf7ff4620
    3208:	blvs	19023cc <_ZdlPv@@Base+0x18f473c>
    320c:	teqle	r4, r0, lsl #22
    3210:	bllt	16de5a4 <_ZdlPv@@Base+0x16d0914>
    3214:	ldmiblt	r3, {r0, r1, r5, r8, sl, fp, sp, lr}^
    3218:	bcs	1e1a8 <_ZdlPv@@Base+0x10518>
    321c:	blmi	8b9e3c <_ZdlPv@@Base+0x8ac1ac>
    3220:	ldmpl	lr!, {r1, r5, r8, fp, lr}^
    3224:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    3228:			; <UNDEFINED> instruction: 0xf868f00b
    322c:	blcs	1e2c0 <_ZdlPv@@Base+0x10630>
    3230:	blmi	77a660 <_ZdlPv@@Base+0x76c9d0>
    3234:	ldmpl	lr!, {r8, sl, sp}^
    3238:	rsbscs	r6, ip, r1, lsr r8
    323c:	bl	ffe4123c <_ZdlPv@@Base+0xffe335ac>
    3240:	strcc	r6, [r1, #-3107]	; 0xfffff3dd
    3244:	lfmle	f4, 2, [r7], #684	; 0x2ac
    3248:	ldmdblt	fp!, {r0, r1, r5, r7, sl, fp, sp, lr}
    324c:	blmi	5b2a34 <_ZdlPv@@Base+0x5a4da4>
    3250:	ldmpl	lr!, {r3, r4, r5, r6, sp}^
    3254:			; <UNDEFINED> instruction: 0xf7fe6831
    3258:	ldrb	lr, [sp, ip, ror #23]
    325c:	eorcs	r4, ip, r2, lsl fp
    3260:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    3264:	ldrhtmi	lr, [r8], #141	; 0x8d
    3268:	bllt	ff841268 <_ZdlPv@@Base+0xff8335d8>
    326c:	rsbcs	r4, r5, lr, lsl #22
    3270:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    3274:	bl	ff741274 <_ZdlPv@@Base+0xff7335e4>
    3278:	blmi	2fd1b0 <_ZdlPv@@Base+0x2ef520>
    327c:	ldmpl	lr!, {r0, r1, r2, r4, r5, r6, sp}^
    3280:			; <UNDEFINED> instruction: 0xf7fe6831
    3284:	ldmdavs	r1!, {r1, r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    3288:			; <UNDEFINED> instruction: 0xf7fe2028
    328c:	ldmdavs	r1!, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    3290:	eorseq	pc, r0, r4, lsl #2
    3294:			; <UNDEFINED> instruction: 0xffd4f00a
    3298:	eorcs	r6, r9, r1, lsr r8
    329c:	bl	ff24129c <_ZdlPv@@Base+0xff23360c>
    32a0:	svclt	0x0000e7b6
    32a4:	andeq	r0, r2, lr, ror #25
    32a8:	andeq	r0, r0, r8, ror #1
    32ac:	andeq	sp, r0, r0, lsl #22
    32b0:	svcmi	0x00f0e92d
    32b4:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
    32b8:	strmi	r8, [r5], -r4, lsl #22
    32bc:	blcc	1c41640 <_ZdlPv@@Base+0x1c339b0>
    32c0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    32c4:	blge	1b41648 <_ZdlPv@@Base+0x1b339b8>
    32c8:	blvc	1b4164c <_ZdlPv@@Base+0x1b339bc>
    32cc:	ldrbtmi	fp, [sl], #141	; 0x8d
    32d0:	andls	r4, r0, #2130706432	; 0x7f000000
    32d4:	blcs	1941658 <_ZdlPv@@Base+0x19339c8>
    32d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    32dc:	movwls	r6, #47131	; 0xb81b
    32e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    32e4:	mcr2	7, 7, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    32e8:	blcc	154166c <_ZdlPv@@Base+0x15339dc>
    32ec:	mcr	4, 0, r4, cr8, cr11, {3}
    32f0:			; <UNDEFINED> instruction: 0xf8df3a90
    32f4:	ldrbtmi	r3, [fp], #-2896	; 0xfffff4b0
    32f8:	bcc	43eb24 <_ZdlPv@@Base+0x430e94>
    32fc:	blcc	1241680 <_ZdlPv@@Base+0x12339f0>
    3300:	mcr	4, 0, r4, cr8, cr11, {3}
    3304:			; <UNDEFINED> instruction: 0x46043a10
    3308:			; <UNDEFINED> instruction: 0xf0001c61
    330c:			; <UNDEFINED> instruction: 0xf04f85d1
    3310:	strtmi	r0, [r0], -r0, lsl #16
    3314:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
    3318:	ldmdale	r5!, {r0, r1, r4, r5, r6, r8, r9, fp, sp}^
    331c:			; <UNDEFINED> instruction: 0xf013e8df
    3320:	rsbseq	r0, r9, r9, ror r0
    3324:	rsbseq	r0, r4, r4, ror r0
    3328:	rsbseq	r0, r4, r4, ror r0
    332c:	rsbseq	r0, r4, r4, ror r0
    3330:	rsbseq	r0, r4, r4, ror r0
    3334:	rsbseq	r0, r4, r4, ror r0
    3338:	rsbseq	r0, r4, r4, ror r0
    333c:	rsbseq	r0, r4, r4, ror r0
    3340:	rsbseq	r0, r4, r4, ror r0
    3344:	rsbseq	r0, r4, r4, ror r0
    3348:	rsbseq	r0, r4, r4, ror r0
    334c:	rsbseq	r0, r9, r4, ror r0
    3350:	rsbseq	r0, r4, r4, ror r0
    3354:	rsbseq	r0, r4, r4, ror r0
    3358:	rsbseq	r0, r4, r4, ror r0
    335c:	rsbseq	r0, r4, r4, ror r0
    3360:	rsbseq	r0, r4, r4, ror r0
    3364:	rsbseq	r0, r4, r4, ror r0
    3368:	streq	r0, [r2], #-1003	; 0xfffffc15
    336c:	rsbseq	r0, r4, r4, ror r0
    3370:	rsbseq	r0, r4, r4, ror r0
    3374:	rsbseq	r0, r4, r4, ror r0
    3378:	rsbseq	r0, r4, r4, ror r0
    337c:	rsbseq	r0, r4, r4, ror r0
    3380:	rsbseq	r0, r4, r4, ror r0
    3384:	rsbseq	r0, r4, r4, ror r0
    3388:	rsbseq	r0, r4, sp, ror #7
    338c:	rsbseq	r0, r4, r4, ror r0
    3390:			; <UNDEFINED> instruction: 0x0074009f
    3394:	rsbseq	r0, r4, r4, lsl #6
    3398:	rsbseq	r0, r4, r4, ror r0
    339c:	rsbseq	r0, r4, r4, ror r0
    33a0:	rsbseq	r0, r4, r4, ror r0
    33a4:	movweq	r0, #8308	; 0x2074
    33a8:	movweq	r0, #41076	; 0xa074
    33ac:	rsbseq	r0, r4, r4, ror r0
    33b0:	movweq	r0, #32884	; 0x8074
    33b4:	rsbseq	r0, r4, r6, lsl #6
    33b8:	rsbseq	r0, r4, r4, ror r0
    33bc:	rsbseq	r0, r4, r4, ror r0
    33c0:	rsbseq	r0, r4, r4, ror r0
    33c4:	rsbseq	r0, r4, r4, ror r0
    33c8:	movweq	r0, #49268	; 0xc074
    33cc:	rsbseq	r0, r4, fp, ror #7
    33d0:			; <UNDEFINED> instruction: 0x0074009f
    33d4:	rsbseq	r0, r4, r4, lsl #6
    33d8:	rsbseq	r0, r4, r4, ror r0
    33dc:	rsbseq	r0, r4, r4, ror r0
    33e0:	rsbseq	r0, r4, r4, ror r0
    33e4:	movweq	r0, #8308	; 0x2074
    33e8:	movweq	r0, #41076	; 0xa074
    33ec:	rsbseq	r0, r4, r4, ror r0
    33f0:	movweq	r0, #32884	; 0x8074
    33f4:	rsbseq	r0, r4, r6, lsl #6
    33f8:	rsbseq	r0, r4, r4, ror r0
    33fc:	rsbseq	r0, r4, r4, ror r0
    3400:	rsbseq	r0, r4, r4, ror r0
    3404:	movweq	r0, #57460	; 0xe074
    3408:	mulcc	sl, fp, r8
    340c:			; <UNDEFINED> instruction: 0xf0404283
    3410:	strtmi	r8, [r8], -r7, asr #7
    3414:	mrc2	7, 2, pc, cr0, cr14, {7}
    3418:			; <UNDEFINED> instruction: 0xf47f1c43
    341c:			; <UNDEFINED> instruction: 0xf8dfaf7b
    3420:	ldmpl	fp!, {r2, r3, r5, r9, fp, ip, sp}^
    3424:	beq	a417a8 <_ZdlPv@@Base+0xa33b18>
    3428:			; <UNDEFINED> instruction: 0x4619461a
    342c:			; <UNDEFINED> instruction: 0xf0094478
    3430:	strbmi	pc, [r8], -fp, lsr #27	; <UNPREDICTABLE>
    3434:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3438:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    343c:	bcs	5417c0 <_ZdlPv@@Base+0x533b30>
    3440:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3444:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3448:	blls	2dd4b8 <_ZdlPv@@Base+0x2cf828>
    344c:			; <UNDEFINED> instruction: 0xf040405a
    3450:			; <UNDEFINED> instruction: 0x46488550
    3454:	ldc	0, cr11, [sp], #52	; 0x34
    3458:	pop	{r2, r8, r9, fp, pc}
    345c:			; <UNDEFINED> instruction: 0x26048ff0
    3460:			; <UNDEFINED> instruction: 0xf7fe4628
    3464:	strmi	pc, [r4], -r9, lsr #28
    3468:			; <UNDEFINED> instruction: 0xf00a2054
    346c:	ldrtmi	pc, [r1], -sp, ror #23	; <UNPREDICTABLE>
    3470:	strmi	r4, [r6], -sl, asr #12
    3474:	mrc2	7, 3, pc, cr4, cr15, {7}
    3478:	svceq	0x0000f1b8
    347c:			; <UNDEFINED> instruction: 0xf8c6d001
    3480:			; <UNDEFINED> instruction: 0xf1a48044
    3484:	blcs	1cc40b0 <_ZdlPv@@Base+0x1cb6420>
    3488:	rscshi	pc, r1, r0, lsl #4
    348c:			; <UNDEFINED> instruction: 0xf013e8df
    3490:	strdeq	r0, [pc], #4	; <UNPREDICTABLE>
    3494:	rsceq	r0, pc, pc, ror #1
    3498:	rsceq	r0, pc, pc, ror #1
    349c:	rsceq	r0, pc, pc, ror #1
    34a0:	rsceq	r0, pc, pc, ror #1
    34a4:	rsceq	r0, pc, pc, ror #1
    34a8:	rsceq	r0, pc, pc, ror #1
    34ac:	rsceq	r0, pc, pc, ror #1
    34b0:	rsceq	r0, pc, pc, ror #1
    34b4:	rsceq	r0, pc, pc, ror #1
    34b8:	rsceq	r0, pc, pc, ror #1
    34bc:	rscseq	r0, r4, pc, ror #1
    34c0:	rsceq	r0, pc, pc, ror #1
    34c4:	rsceq	r0, pc, pc, ror #1
    34c8:	rsceq	r0, pc, pc, ror #1
    34cc:	rsceq	r0, pc, pc, ror #1
    34d0:	rsceq	r0, pc, pc, ror #1
    34d4:	rsceq	r0, pc, pc, ror #1
    34d8:	rsceq	r0, pc, pc, ror #1
    34dc:	rscseq	r0, r9, pc, ror #1
    34e0:	ldrshteq	r0, [r9], #9
    34e4:	ldrshteq	r0, [r9], #9
    34e8:	ldrshteq	r0, [r9], #9
    34ec:	ldrshteq	r0, [r9], #9
    34f0:	strdeq	r0, [pc], #9	; <UNPREDICTABLE>
    34f4:	rsceq	r0, pc, pc, ror #1
    34f8:	rsceq	r0, pc, pc, ror #1
    34fc:	rsceq	r0, pc, pc, ror #1
    3500:	smulwteq	r9, pc, r0	; <UNPREDICTABLE>
    3504:	smulwteq	r2, pc, r0	; <UNPREDICTABLE>
    3508:	rsbseq	r0, r4, r9, lsl r1
    350c:	rsceq	r0, pc, pc, ror #1
    3510:	rsceq	r0, pc, r5, lsr r1	; <UNPREDICTABLE>
    3514:	rsceq	r0, pc, pc, ror #1
    3518:	strhteq	r0, [pc], #1
    351c:	mvneq	r0, pc, ror #1
    3520:	rsceq	r0, pc, pc, ror #1
    3524:	bicseq	r0, sp, pc, ror #1
    3528:			; <UNDEFINED> instruction: 0x019301d5
    352c:	cmpeq	r9, r7, asr r1
    3530:	smlaltteq	r0, r1, pc, r0	; <UNPREDICTABLE>
    3534:	rsceq	r0, pc, pc, ror #1
    3538:	rsceq	r0, pc, pc, ror #1
    353c:	rsceq	r0, pc, pc, ror #1
    3540:	smulwteq	r9, pc, r0	; <UNPREDICTABLE>
    3544:	smulwteq	r2, pc, r0	; <UNPREDICTABLE>
    3548:	rsbseq	r0, r4, r9, lsl r1
    354c:	rsceq	r0, pc, pc, ror #1
    3550:	rsceq	r0, pc, r5, lsr r1	; <UNPREDICTABLE>
    3554:	rsceq	r0, pc, pc, ror #1
    3558:	strhteq	r0, [pc], #1
    355c:	mvneq	r0, pc, ror #1
    3560:	rsceq	r0, pc, pc, ror #1
    3564:	bicseq	r0, sp, pc, ror #1
    3568:			; <UNDEFINED> instruction: 0x019301d5
    356c:	cmpeq	r9, r7, asr r1
    3570:	smlaltteq	r0, r1, pc, r0	; <UNPREDICTABLE>
    3574:	eoreq	r0, r6, #239	; 0xef
    3578:			; <UNDEFINED> instruction: 0xf7fe4628
    357c:	stmdacs	r0!, {r0, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    3580:	stmdacs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    3584:	mcrrne	0, 15, sp, r3, cr8
    3588:	subshi	pc, pc, #0
    358c:			; <UNDEFINED> instruction: 0xf0002828
    3590:	blx	17e3da4 <_ZdlPv@@Base+0x17d6114>
    3594:			; <UNDEFINED> instruction: 0xf106f880
    3598:	strbmi	r0, [r1], -r8, lsl #18
    359c:			; <UNDEFINED> instruction: 0xf00a4648
    35a0:	strtmi	pc, [r8], -fp, ror #24
    35a4:	stc2	7, cr15, [r8, #1016]	; 0x3f8
    35a8:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    35ac:			; <UNDEFINED> instruction: 0xf81358fb
    35b0:	strmi	r3, [r4], -r8
    35b4:			; <UNDEFINED> instruction: 0xf47f2b00
    35b8:			; <UNDEFINED> instruction: 0xf1b0af64
    35bc:	svclt	0x00183fff
    35c0:			; <UNDEFINED> instruction: 0xf43f2820
    35c4:	stmdacs	r9, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    35c8:	stmdacs	lr!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    35cc:	svcge	0x0059f43f
    35d0:	suble	r2, fp, sl, lsl #16
    35d4:	sbclt	r6, r4, #15925248	; 0xf30000
    35d8:	addsmi	r6, r3, #819200	; 0xc8000
    35dc:	sbcshi	pc, r4, #128, 4
    35e0:	mrrcne	8, 11, r6, r9, cr2
    35e4:	rscsvs	r4, r1, r8, lsr #12
    35e8:			; <UNDEFINED> instruction: 0xf7fe54d4
    35ec:	strmi	pc, [r4], -r5, ror #26
    35f0:	strtmi	lr, [r8], -r7, asr #14
    35f4:	stc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    35f8:	svclt	0x00182820
    35fc:	rscsle	r2, r8, r9, lsl #16
    3600:			; <UNDEFINED> instruction: 0xf0001c44
    3604:	stmdacs	r8!, {r0, r4, r9, pc}
    3608:			; <UNDEFINED> instruction: 0x81a6f000
    360c:			; <UNDEFINED> instruction: 0xf880fa5f
    3610:	ldmdbeq	r4, {r1, r2, r8, ip, sp, lr, pc}
    3614:	strbmi	r4, [r8], -r1, asr #12
    3618:	stc2	0, cr15, [lr], #-40	; 0xffffffd8
    361c:			; <UNDEFINED> instruction: 0xf7fe4628
    3620:			; <UNDEFINED> instruction: 0xf8dffd4b
    3624:	ldmpl	fp!, {r2, r4, r5, fp, ip, sp}^
    3628:	andcc	pc, r8, r3, lsl r8	; <UNPREDICTABLE>
    362c:	blcs	14e44 <_ZdlPv@@Base+0x71b4>
    3630:	svcge	0x0027f47f
    3634:	svccc	0x00fff1b0
    3638:	stmdacs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    363c:	svcge	0x0021f43f
    3640:	svclt	0x00182809
    3644:			; <UNDEFINED> instruction: 0xf43f282e
    3648:	stmdacs	sl, {r2, r3, r4, r8, r9, sl, fp, sp, pc}
    364c:	ldmibvs	r3!, {r1, r2, r3, ip, lr, pc}
    3650:	ldmibvs	r2!, {r2, r6, r7, r9, ip, sp, pc}^
    3654:	vrshr.s64	d4, d3, #64
    3658:	ldmdbvs	r2!, {r2, r3, r4, r7, r9, pc}^
    365c:			; <UNDEFINED> instruction: 0x46281c59
    3660:	ldrbpl	r6, [r4], #433	; 0x1b1
    3664:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
    3668:	str	r4, [sl, -r4, lsl #12]
    366c:			; <UNDEFINED> instruction: 0xf89b240a
    3670:	adcmi	r3, r3, #10
    3674:	strthi	pc, [sp], #-64	; 0xffffffc0
    3678:			; <UNDEFINED> instruction: 0xf7fe4628
    367c:			; <UNDEFINED> instruction: 0x4604fd1d
    3680:			; <UNDEFINED> instruction: 0xf04fe6ff
    3684:			; <UNDEFINED> instruction: 0xf04f0900
    3688:	strtmi	r0, [r0], -sl, lsl #16
    368c:			; <UNDEFINED> instruction: 0xf8dfe007
    3690:	sbclt	r3, r2, #200, 14	; 0x3200000
    3694:	ldcpl	8, cr5, [fp], {251}	; 0xfb
    3698:			; <UNDEFINED> instruction: 0xf0002b00
    369c:			; <UNDEFINED> instruction: 0xf1a08152
    36a0:			; <UNDEFINED> instruction: 0x46280330
    36a4:	stmdbcc	r9, {r3, r8, r9, fp, ip, sp, lr, pc}
    36a8:	stc2	7, cr15, [r6, #-1016]	; 0xfffffc08
    36ac:	mvnle	r1, r2, asr #24
    36b0:			; <UNDEFINED> instruction: 0x46046c33
    36b4:	eorsls	pc, ip, r6, asr #17
    36b8:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    36bc:	ssatmi	r8, #18, r7, lsl #2
    36c0:	strtmi	lr, [r8], -r2, lsr #12
    36c4:	ldc2l	7, cr15, [r8], #1016	; 0x3f8
    36c8:	movwcs	r2, #513	; 0x201
    36cc:	tstcs	r3, #3244032	; 0x318000
    36d0:	ldrb	r4, [r6], r4, lsl #12
    36d4:			; <UNDEFINED> instruction: 0xf7fe4628
    36d8:	movwcs	pc, #11503	; 0x2cef	; <UNPREDICTABLE>
    36dc:			; <UNDEFINED> instruction: 0x46046233
    36e0:	strtmi	lr, [r8], -pc, asr #13
    36e4:	stc2l	7, cr15, [r8], #1016	; 0x3f8
    36e8:			; <UNDEFINED> instruction: 0x1770f8df
    36ec:			; <UNDEFINED> instruction: 0x46044479
    36f0:	andeq	pc, r8, r6, lsl #2
    36f4:	blx	fe73f726 <_ZdlPv@@Base+0xfe731a96>
    36f8:	strtmi	lr, [r8], -r3, asr #13
    36fc:	ldc2l	7, cr15, [ip], {254}	; 0xfe
    3700:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
    3704:			; <UNDEFINED> instruction: 0x46044479
    3708:	andeq	pc, r8, r6, lsl #2
    370c:	blx	fe43f73e <_ZdlPv@@Base+0xfe431aae>
    3710:			; <UNDEFINED> instruction: 0x4628e6b7
    3714:	ldc2l	7, cr15, [r0], {254}	; 0xfe
    3718:			; <UNDEFINED> instruction: 0xf8862301
    371c:	strmi	r3, [r4], -r4, lsr #32
    3720:	strtmi	lr, [r8], -pc, lsr #13
    3724:	stc2l	7, cr15, [r8], {254}	; 0xfe
    3728:	movwcs	r2, #513	; 0x201
    372c:	ldrvs	r4, [r2, #-1617]!	; 0xfffff9af
    3730:			; <UNDEFINED> instruction: 0x460464f3
    3734:	eorseq	pc, r0, r6, lsl #2
    3738:	blx	1ebf76a <_ZdlPv@@Base+0x1eb1ada>
    373c:	strtmi	lr, [r8], -r1, lsr #13
    3740:	ldc2	7, cr15, [sl], #1016	; 0x3f8
    3744:	svclt	0x00182809
    3748:	strmi	r2, [r4], -r0, lsr #16
    374c:	strtmi	sp, [r8], -r7, lsl #2
    3750:	ldc2	7, cr15, [r2], #1016	; 0x3f8
    3754:	svclt	0x00182820
    3758:	rscsle	r2, r8, r9, lsl #16
    375c:	stccs	6, cr4, [r8], #-16
    3760:	ldmdbeq	r0!, {r1, r2, r8, ip, sp, lr, pc}
    3764:			; <UNDEFINED> instruction: 0x81a4f000
    3768:	msreq	CPSR_fxc, #164, 2	; 0x29
    376c:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
    3770:	rschi	pc, fp, r0, asr #32
    3774:	strbmi	fp, [r8], -r1, ror #5
    3778:	blx	1fbf7aa <_ZdlPv@@Base+0x1fb1b1a>
    377c:			; <UNDEFINED> instruction: 0xf7fe4628
    3780:			; <UNDEFINED> instruction: 0x4604fc9b
    3784:	andle	r1, r9, r0, ror #24
    3788:			; <UNDEFINED> instruction: 0x36ccf8df
    378c:			; <UNDEFINED> instruction: 0xf857b2e2
    3790:			; <UNDEFINED> instruction: 0xf8188003
    3794:	blcs	f7a4 <_ZdlPv@@Base+0x1b14>
    3798:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
    379c:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    37a0:			; <UNDEFINED> instruction: 0x06c0f8df
    37a4:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    37a8:			; <UNDEFINED> instruction: 0x4619461a
    37ac:	blx	ffb3f7da <_ZdlPv@@Base+0xffb31b4a>
    37b0:	ldrvs	r2, [r3, #-768]!	; 0xfffffd00
    37b4:	strtmi	lr, [r8], -r5, ror #12
    37b8:	ldc2l	7, cr15, [lr], #-1016	; 0xfffffc08
    37bc:	rscshi	r2, r3, r0, lsl #6
    37c0:	eoreq	pc, fp, #160, 2	; 0x28
    37c4:			; <UNDEFINED> instruction: 0xf0324604
    37c8:	svclt	0x00180202
    37cc:	strhle	r8, [r9, -r3]
    37d0:	strtmi	r2, [r8], -fp, lsr #16
    37d4:	movwcs	fp, #7948	; 0x1f0c
    37d8:	mvnscc	pc, #79	; 0x4f
    37dc:			; <UNDEFINED> instruction: 0xf7fe80b3
    37e0:	strmi	pc, [r4], -fp, ror #24
    37e4:	andle	r1, r9, r3, ror #24
    37e8:			; <UNDEFINED> instruction: 0x366cf8df
    37ec:			; <UNDEFINED> instruction: 0xf857b2e2
    37f0:			; <UNDEFINED> instruction: 0xf8188003
    37f4:	blcs	f804 <_ZdlPv@@Base+0x1b74>
    37f8:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    37fc:			; <UNDEFINED> instruction: 0x364cf8df
    3800:			; <UNDEFINED> instruction: 0x0664f8df
    3804:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    3808:			; <UNDEFINED> instruction: 0x4619461a
    380c:	blx	fef3f83a <_ZdlPv@@Base+0xfef31baa>
    3810:	adcshi	r2, r3, r0, lsl #6
    3814:	movtcc	r8, #35059	; 0x88f3
    3818:	blcs	fe43028c <_ZdlPv@@Base+0xfe4225fc>
    381c:	mrcge	6, 1, APSR_nzcv, cr1, cr15, {3}
    3820:			; <UNDEFINED> instruction: 0x3628f8df
    3824:			; <UNDEFINED> instruction: 0x0644f8df
    3828:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    382c:			; <UNDEFINED> instruction: 0x4619461a
    3830:	blx	feabf85e <_ZdlPv@@Base+0xfeab1bce>
    3834:	rsbsvs	r2, r3, r0, lsl #6
    3838:	strtmi	lr, [r8], -r3, lsr #12
    383c:	ldc2	7, cr15, [ip], #-1016	; 0xfffffc08
    3840:			; <UNDEFINED> instruction: 0xf8862301
    3844:	strmi	r3, [r4], -r5, lsr #32
    3848:			; <UNDEFINED> instruction: 0x4628e61b
    384c:	ldc2	7, cr15, [r4], #-1016	; 0xfffffc08
    3850:	eorsvs	r2, r3, #67108864	; 0x4000000
    3854:	ldr	r4, [r4], -r4, lsl #12
    3858:			; <UNDEFINED> instruction: 0xf7fe4628
    385c:	movwcs	pc, #3117	; 0xc2d	; <UNPREDICTABLE>
    3860:			; <UNDEFINED> instruction: 0xf1a08073
    3864:	strmi	r0, [r4], -fp, lsr #4
    3868:	andeq	pc, r2, #50	; 0x32
    386c:	eorshi	fp, r3, r8, lsl pc
    3870:	stmdacs	fp!, {r0, r3, r8, ip, lr, pc}
    3874:	svclt	0x000c4628
    3878:			; <UNDEFINED> instruction: 0xf04f2301
    387c:	ldrshthi	r3, [r3], -pc
    3880:	ldc2	7, cr15, [sl], {254}	; 0xfe
    3884:	stclne	6, cr4, [r1], #-16
    3888:			; <UNDEFINED> instruction: 0xf8dfd009
    388c:	rsclt	r3, r2, #204, 10	; 0x33000000
    3890:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    3894:	andcc	pc, r2, r8, lsl r8	; <UNPREDICTABLE>
    3898:			; <UNDEFINED> instruction: 0xf0402b00
    389c:			; <UNDEFINED> instruction: 0xf8df809b
    38a0:			; <UNDEFINED> instruction: 0xf8df35ac
    38a4:	ldmpl	fp!, {r2, r3, r6, r7, r8, sl}^
    38a8:			; <UNDEFINED> instruction: 0x461a4478
    38ac:			; <UNDEFINED> instruction: 0xf0094619
    38b0:	movwcs	pc, #2923	; 0xb6b	; <UNPREDICTABLE>
    38b4:	ldmdahi	r3!, {r0, r1, r4, r5, pc}^
    38b8:	addslt	r3, fp, #-1946157055	; 0x8c000001
    38bc:			; <UNDEFINED> instruction: 0xf67f2bc6
    38c0:			; <UNDEFINED> instruction: 0xf8dfade0
    38c4:			; <UNDEFINED> instruction: 0xf8df3588
    38c8:	ldmpl	fp!, {r2, r3, r5, r7, r8, sl}^
    38cc:			; <UNDEFINED> instruction: 0x461a4478
    38d0:			; <UNDEFINED> instruction: 0xf0094619
    38d4:	movwcs	pc, #2905	; 0xb59	; <UNPREDICTABLE>
    38d8:	ldrb	r6, [r2, #51]	; 0x33
    38dc:			; <UNDEFINED> instruction: 0xf7fe4628
    38e0:			; <UNDEFINED> instruction: 0x6c33fbeb
    38e4:	ldrtvs	r3, [r3], #-769	; 0xfffffcff
    38e8:	strb	r4, [sl, #1540]	; 0x604
    38ec:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    38f0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    38f4:			; <UNDEFINED> instruction: 0x469958fb
    38f8:	ldrbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    38fc:	strbmi	r2, [fp], -r2, lsl #4
    3900:	ldrbtmi	r6, [r8], #-1074	; 0xfffffbce
    3904:	strbmi	r4, [r9], -sl, asr #12
    3908:	blx	fbf936 <_ZdlPv@@Base+0xfb1ca6>
    390c:	svceq	0x0000f1b8
    3910:	mrcge	4, 6, APSR_nzcv, cr5, cr15, {1}
    3914:	ldrtmi	r4, [r1], r8, lsr #12
    3918:	blx	ff3c191a <_ZdlPv@@Base+0xff3b3c8a>
    391c:	ldrtvs	r2, [r3], #769	; 0x301
    3920:	ldrbt	r4, [r1], #1540	; 0x604
    3924:	ldr	r2, [fp, #1536]	; 0x600
    3928:	ldr	r2, [r9, #1537]	; 0x601
    392c:	ldr	r2, [r7, #1541]	; 0x605
    3930:	ldr	r2, [r5, #1538]	; 0x602
    3934:	ldr	r2, [r3, #1539]	; 0x603
    3938:	ldr	r2, [r1, #1542]	; 0x606
    393c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    3940:	strmi	lr, [r4], -r7, ror #10
    3944:	eorsls	pc, ip, r6, asr #17
    3948:			; <UNDEFINED> instruction: 0xf8dfe59b
    394c:			; <UNDEFINED> instruction: 0x46481530
    3950:			; <UNDEFINED> instruction: 0xf00a4479
    3954:	ldr	pc, [r5, -sp, ror #20]
    3958:	ldmdaeq	r4, {r1, r2, r8, ip, sp, lr, pc}
    395c:	ldmdbvs	r2!, {r0, r1, sp, lr, pc}^
    3960:			; <UNDEFINED> instruction: 0x61b11c59
    3964:			; <UNDEFINED> instruction: 0x462854d4
    3968:	blx	fe9c196a <_ZdlPv@@Base+0xfe9b3cda>
    396c:	svclt	0x00182820
    3970:	svccc	0x00fff1b0
    3974:	addhi	pc, r8, r0
    3978:			; <UNDEFINED> instruction: 0xf0002809
    397c:	stmdacs	r9!, {r0, r2, r7, pc}
    3980:	mrcge	4, 3, APSR_nzcv, cr10, cr15, {1}
    3984:	sbclt	r6, r4, #2932736	; 0x2cc000
    3988:	addsmi	r6, r3, #3964928	; 0x3c8000
    398c:	strbmi	sp, [r0], -r7, ror #23
    3990:	blx	fe5bf9c0 <_ZdlPv@@Base+0xfe5b1d30>
    3994:			; <UNDEFINED> instruction: 0xe7e269b3
    3998:	stmdaeq	r8, {r1, r2, r8, ip, sp, lr, pc}
    399c:	ldmvs	r2!, {r0, r1, sp, lr, pc}
    39a0:	rscsvs	r1, r1, r9, asr ip
    39a4:			; <UNDEFINED> instruction: 0x462854d4
    39a8:	blx	fe1c19aa <_ZdlPv@@Base+0xfe1b3d1a>
    39ac:	svclt	0x00182820
    39b0:	svccc	0x00fff1b0
    39b4:	stmdacs	r9, {r1, r4, r5, r6, ip, lr, pc}
    39b8:	stmdacs	r9!, {r4, r5, r6, ip, lr, pc}
    39bc:	mrcge	4, 2, APSR_nzcv, cr12, cr15, {1}
    39c0:	sbclt	r6, r4, #15925248	; 0xf30000
    39c4:	addsmi	r6, sl, #819200	; 0xc8000
    39c8:	strbmi	sp, [r0], -r9, ror #25
    39cc:	blx	1e3f9fc <_ZdlPv@@Base+0x1e31d6c>
    39d0:			; <UNDEFINED> instruction: 0xe7e468f3
    39d4:	and	r4, r3, r0, lsr #12
    39d8:			; <UNDEFINED> instruction: 0xf818b2c3
    39dc:	cmnlt	r3, r3
    39e0:			; <UNDEFINED> instruction: 0xf1a08872
    39e4:			; <UNDEFINED> instruction: 0x46280330
    39e8:	addeq	lr, r2, #2048	; 0x800
    39ec:	movteq	lr, #11011	; 0x2b03
    39f0:			; <UNDEFINED> instruction: 0xf7fe8073
    39f4:	mcrrne	11, 6, pc, r2, cr1	; <UNPREDICTABLE>
    39f8:	strmi	sp, [r4], -lr, ror #3
    39fc:			; <UNDEFINED> instruction: 0x4620e75b
    3a00:	sbclt	lr, r3, #3
    3a04:	andcc	pc, r3, r8, lsl r8	; <UNPREDICTABLE>
    3a08:	ldmhi	r2!, {r0, r1, r5, r6, r8, ip, sp, pc}^
    3a0c:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    3a10:	bl	952b8 <_ZdlPv@@Base+0x87628>
    3a14:	bl	c4424 <_ZdlPv@@Base+0xb6794>
    3a18:	rscshi	r0, r3, r2, asr #6
    3a1c:	blx	1341a1e <_ZdlPv@@Base+0x1333d8e>
    3a20:	mvnle	r1, r4, asr #24
    3a24:	ldrbt	r4, [r5], r4, lsl #12
    3a28:	beq	43f290 <_ZdlPv@@Base+0x431600>
    3a2c:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    3a30:			; <UNDEFINED> instruction: 0x461a58fb
    3a34:			; <UNDEFINED> instruction: 0x46994619
    3a38:	blx	fe9bfa64 <_ZdlPv@@Base+0xfe9b1dd4>
    3a3c:	bcs	9eb0c <_ZdlPv@@Base+0x90e7c>
    3a40:	addshi	pc, sp, r0, lsl #6
    3a44:	ldrtmi	r4, [r1], fp, asr #12
    3a48:			; <UNDEFINED> instruction: 0xf8dfe4ec
    3a4c:	blmi	fffc4b24 <_ZdlPv@@Base+0xfffb6e94>
    3a50:			; <UNDEFINED> instruction: 0xe7ed4478
    3a54:	and	r4, ip, r4, lsl r6
    3a58:	vmovne	r6, sl, d17
    3a5c:	cmnvs	r2, #40, 12	; 0x2800000
    3a60:			; <UNDEFINED> instruction: 0xf7fe54cc
    3a64:	mcrrne	11, 2, pc, r1, cr9	; <UNPREDICTABLE>
    3a68:	sbclt	sp, r4, #12
    3a6c:	andcc	pc, r4, r8, lsl r8	; <UNPREDICTABLE>
    3a70:	ldmib	r6, {r0, r1, r6, r8, ip, sp, pc}^
    3a74:	addsmi	r3, r3, #-805306368	; 0xd0000000
    3a78:	strbmi	sp, [r8], -lr, ror #23
    3a7c:	blx	83faac <_ZdlPv@@Base+0x831e1c>
    3a80:			; <UNDEFINED> instruction: 0xe7e96b73
    3a84:	ldr	r4, [r3], r4, lsl #12
    3a88:			; <UNDEFINED> instruction: 0x46044bf0
    3a8c:	beq	fe43f2f4 <_ZdlPv@@Base+0xfe431664>
    3a90:			; <UNDEFINED> instruction: 0x461a58fb
    3a94:			; <UNDEFINED> instruction: 0xf0094619
    3a98:	ldrbt	pc, [r2], #2679	; 0xa77	; <UNPREDICTABLE>
    3a9c:	strmi	r4, [r4], -fp, ror #23
    3aa0:	beq	43f30c <_ZdlPv@@Base+0x43167c>
    3aa4:			; <UNDEFINED> instruction: 0x461a58fb
    3aa8:			; <UNDEFINED> instruction: 0xf0094619
    3aac:	strbt	pc, [r8], #2669	; 0xa6d	; <UNPREDICTABLE>
    3ab0:			; <UNDEFINED> instruction: 0x464849f4
    3ab4:			; <UNDEFINED> instruction: 0xf00a4479
    3ab8:			; <UNDEFINED> instruction: 0x4628f9bb
    3abc:	blx	fff41abc <_ZdlPv@@Base+0xfff33e2c>
    3ac0:	tstle	r9, r9, lsr #16
    3ac4:	blvs	cfbb38 <_ZdlPv@@Base+0xcedea8>
    3ac8:			; <UNDEFINED> instruction: 0x46281c51
    3acc:	ldrpl	r6, [ip], #881	; 0x371
    3ad0:	blx	ffcc1ad0 <_ZdlPv@@Base+0xffcb3e40>
    3ad4:	andsle	r2, r2, r9, lsr #16
    3ad8:	svclt	0x0018280a
    3adc:	svccc	0x00fff1b0
    3ae0:	blvs	1cb7b30 <_ZdlPv@@Base+0x1ca9ea0>
    3ae4:	blvs	fecf05fc <_ZdlPv@@Base+0xfece296c>
    3ae8:	blle	ffb14558 <_ZdlPv@@Base+0xffb068c8>
    3aec:			; <UNDEFINED> instruction: 0xf00a4648
    3af0:	blvs	1cc2294 <_ZdlPv@@Base+0x1cb4604>
    3af4:	strcs	lr, [r7], -r7, ror #15
    3af8:			; <UNDEFINED> instruction: 0x2608e4b2
    3afc:			; <UNDEFINED> instruction: 0x4628e4b0
    3b00:	blx	ff6c1b00 <_ZdlPv@@Base+0xff6b3e70>
    3b04:	ldrb	r4, [r3], -r4, lsl #12
    3b08:			; <UNDEFINED> instruction: 0xf04f4bd0
    3b0c:	ldmmi	lr, {r8, fp}^
    3b10:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    3b14:			; <UNDEFINED> instruction: 0x4619461a
    3b18:	blx	dbfb44 <_ZdlPv@@Base+0xdb1eb4>
    3b1c:			; <UNDEFINED> instruction: 0xf7ff4630
    3b20:	str	pc, [fp], #2891	; 0xb4b
    3b24:			; <UNDEFINED> instruction: 0xf7fe4628
    3b28:	stmdacs	r0!, {r0, r1, r2, r6, r7, r9, fp, ip, sp, lr, pc}
    3b2c:	stmdacs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    3b30:	stmdacs	sl, {r3, r4, r5, r6, r7, ip, lr, pc}
    3b34:	mvnhi	pc, r0, asr #32
    3b38:	svceq	0x0000f1b9
    3b3c:	mvnshi	pc, r0
    3b40:	strcs	r2, [r0], #-769	; 0xfffffcff
    3b44:	subcc	pc, r8, r9, asr #17
    3b48:	strbmi	lr, [ip], -r1
    3b4c:			; <UNDEFINED> instruction: 0xf8d94699
    3b50:			; <UNDEFINED> instruction: 0xf8cd302c
    3b54:			; <UNDEFINED> instruction: 0xf8c99008
    3b58:	blcs	13c10 <_ZdlPv@@Base+0x5f80>
    3b5c:			; <UNDEFINED> instruction: 0x464ad1f5
    3b60:			; <UNDEFINED> instruction: 0x469a461d
    3b64:			; <UNDEFINED> instruction: 0xb1ca6c92
    3b68:			; <UNDEFINED> instruction: 0xf1054553
    3b6c:	svclt	0x00a80501
    3b70:	beq	7ff84 <_ZdlPv@@Base+0x722f4>
    3b74:	teqlt	r4, #0, 6
    3b78:	bvs	ff915408 <_ZdlPv@@Base+0xff907778>
    3b7c:			; <UNDEFINED> instruction: 0xf04fe7f2
    3b80:			; <UNDEFINED> instruction: 0xf04f0800
    3b84:			; <UNDEFINED> instruction: 0xe6b734ff
    3b88:			; <UNDEFINED> instruction: 0xf00a4648
    3b8c:	ldmvs	r3!, {r0, r3, r4, r7, r8, fp, ip, sp, lr, pc}^
    3b90:	strbmi	lr, [r8], -r6, lsr #10
    3b94:			; <UNDEFINED> instruction: 0xf994f00a
    3b98:	ldrb	r6, [lr, #-2483]	; 0xfffff64d
    3b9c:	strb	r3, [sl, r1, lsl #6]!
    3ba0:	sbclt	sl, r1, #1536	; 0x600
    3ba4:			; <UNDEFINED> instruction: 0xf0094620
    3ba8:	blmi	fea41dd4 <_ZdlPv@@Base+0xfea34144>
    3bac:			; <UNDEFINED> instruction: 0x462148b7
    3bb0:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    3bb4:			; <UNDEFINED> instruction: 0xf009461a
    3bb8:	strbmi	pc, [r8], -r7, ror #19	; <UNPREDICTABLE>
    3bbc:	blx	fff41bc0 <_ZdlPv@@Base+0xfff33f30>
    3bc0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3bc4:	blls	3ccb4 <_ZdlPv@@Base+0x2f024>
    3bc8:			; <UNDEFINED> instruction: 0xf0002b00
    3bcc:	ldmdavs	fp, {r0, r1, r2, r4, r5, r6, r8, pc}^
    3bd0:	vorr.i32	q10, #196608	; 0x00030000
    3bd4:	stflsd	f0, [r0], {144}	; 0x90
    3bd8:	strtmi	r4, [r0], -r9, lsr #12
    3bdc:	ldrdhi	pc, [r0], -r4
    3be0:			; <UNDEFINED> instruction: 0xf996f7ff
    3be4:	blmi	fea95670 <_ZdlPv@@Base+0xfea879e0>
    3be8:	cfstr32ls	mvfx2, [r2], {-0}
    3bec:	strls	r4, [r1, #-1147]	; 0xfffffb85
    3bf0:	andsge	pc, r0, sp, asr #17
    3bf4:	bcc	43f41c <_ZdlPv@@Base+0x43178c>
    3bf8:	ldrbtmi	r4, [fp], #-2982	; 0xfffff45a
    3bfc:	bcc	fe43f424 <_ZdlPv@@Base+0xfe431794>
    3c00:	mvnscc	pc, #-2147483646	; 0x80000002
    3c04:	blmi	fe928818 <_ZdlPv@@Base+0xfe91ab88>
    3c08:	mcr	4, 0, r4, cr9, cr11, {3}
    3c0c:	rsbs	r3, r5, r0, lsl sl
    3c10:	ldrdcc	pc, [r8], -r9
    3c14:	blvs	ff883ec0 <_ZdlPv@@Base+0xff876230>
    3c18:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    3c1c:	sfmle	f4, 4, [fp, #-520]	; 0xfffffdf8
    3c20:	stmdacs	r0, {fp, ip, pc}
    3c24:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    3c28:	vnmls.f64	d4, d24, d8
    3c2c:	ldmpl	fp!, {r4, r7, r9, fp}^
    3c30:			; <UNDEFINED> instruction: 0x4619461a
    3c34:			; <UNDEFINED> instruction: 0xf9a8f009
    3c38:	orrlt	r6, r3, r3, ror #25
    3c3c:			; <UNDEFINED> instruction: 0x3010f8d9
    3c40:	vldrpl.16	s3, [fp, #-180]	; 0xffffff4c	; <UNPREDICTABLE>
    3c44:	blls	321b8 <_ZdlPv@@Base+0x24528>
    3c48:			; <UNDEFINED> instruction: 0xf0002b00
    3c4c:	blmi	1fe3ed8 <_ZdlPv@@Base+0x1fd6248>
    3c50:	beq	43f4bc <_ZdlPv@@Base+0x43182c>
    3c54:			; <UNDEFINED> instruction: 0x461a58fb
    3c58:			; <UNDEFINED> instruction: 0xf0094619
    3c5c:			; <UNDEFINED> instruction: 0x6d23f995
    3c60:			; <UNDEFINED> instruction: 0xf8d9b183
    3c64:	ldmdbne	sl, {r2, r4, ip, sp}^
    3c68:	ldmdblt	fp, {r0, r1, r3, r4, r6, r8, sl, fp, ip, lr}^
    3c6c:	blcs	2a874 <_ZdlPv@@Base+0x1cbe4>
    3c70:	addshi	pc, r1, r0
    3c74:	stmmi	r9, {r0, r2, r4, r5, r6, r8, r9, fp, lr}
    3c78:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    3c7c:			; <UNDEFINED> instruction: 0x4619461a
    3c80:			; <UNDEFINED> instruction: 0xf982f009
    3c84:	movwlt	r6, #11106	; 0x2b62
    3c88:			; <UNDEFINED> instruction: 0xf8d9260c
    3c8c:	blx	187cc6 <_ZdlPv@@Base+0x17a036>
    3c90:	stmibne	fp, {r0, r2, r9, sl, ip, sp, lr, pc}
    3c94:	orrslt	r6, r8, r8, asr r8
    3c98:	rsbsle	r4, r0, r2, lsl #5
    3c9c:			; <UNDEFINED> instruction: 0x1c69ab06
    3ca0:	ldrmi	r9, [r8], -r5, lsl #6
    3ca4:			; <UNDEFINED> instruction: 0xf802f009
    3ca8:	bmi	1a2a8c4 <_ZdlPv@@Base+0x1a1cc34>
    3cac:			; <UNDEFINED> instruction: 0x4619487c
    3cb0:	ldrbtmi	r5, [r8], #-2235	; 0xfffff745
    3cb4:			; <UNDEFINED> instruction: 0xf009461a
    3cb8:			; <UNDEFINED> instruction: 0xf8d9f967
    3cbc:	ldrtmi	r3, [r3], #-12
    3cc0:	teqeq	r0, r4, lsl #2	; <UNPREDICTABLE>
    3cc4:			; <UNDEFINED> instruction: 0xf00a4618
    3cc8:	stclvs	8, cr15, [r3], #-628	; 0xfffffd8c
    3ccc:	stfcsd	f3, [r0, #-204]	; 0xffffff34
    3cd0:			; <UNDEFINED> instruction: 0xf8d9d14d
    3cd4:			; <UNDEFINED> instruction: 0xf852201c
    3cd8:	ldrbpl	r2, [r3, #-10]
    3cdc:			; <UNDEFINED> instruction: 0x301cf8d9
    3ce0:			; <UNDEFINED> instruction: 0xf8536c22
    3ce4:	strtmi	r3, [fp], #-10
    3ce8:	subsvc	r3, sl, r1, lsl #10
    3cec:	tstlt	r3, r3, lsr #25
    3cf0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    3cf4:	bvs	ff90d0fc <_ZdlPv@@Base+0xff8ff46c>
    3cf8:	subsle	r2, r0, r0, lsl #24
    3cfc:			; <UNDEFINED> instruction: 0x1018f8d9
    3d00:	blx	cc9ba <_ZdlPv@@Base+0xbed2a>
    3d04:			; <UNDEFINED> instruction: 0xf8d4f305
    3d08:			; <UNDEFINED> instruction: 0xf851c004
    3d0c:			; <UNDEFINED> instruction: 0xf1040028
    3d10:	stmdavs	r2!, {r3, r8}
    3d14:	beq	fe23e658 <_ZdlPv@@Base+0xfe2309c8>
    3d18:	sbcpl	r1, r2, r6, asr #17
    3d1c:	andeq	pc, r8, r6, lsl #2
    3d20:	andgt	pc, r4, r6, asr #17
    3d24:			; <UNDEFINED> instruction: 0xf86ef00a
    3d28:	andseq	pc, r4, r6, lsl #2
    3d2c:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
    3d30:			; <UNDEFINED> instruction: 0xf868f00a
    3d34:	eorsvs	r6, r3, #143360	; 0x23000
    3d38:	mlacc	r4, r4, r8, pc	; <UNPREDICTABLE>
    3d3c:	eorcc	pc, r4, r6, lsl #17
    3d40:	mlacc	r5, r4, r8, pc	; <UNPREDICTABLE>
    3d44:	eorcc	pc, r5, r6, lsl #17
    3d48:	adcsvs	r6, r3, #667648	; 0xa3000
    3d4c:	adcmi	r9, fp, #3072	; 0xc00
    3d50:	svcge	0x005ef73f
    3d54:	blcs	1ece8 <_ZdlPv@@Base+0x11058>
    3d58:	svcge	0x006ef6ff
    3d5c:	vmov.s16	r4, d8[0]
    3d60:	ldmpl	fp!, {r4, r9, fp}^
    3d64:			; <UNDEFINED> instruction: 0x4619461a
    3d68:			; <UNDEFINED> instruction: 0xf90ef009
    3d6c:	stmdbmi	sp, {r2, r5, r6, r8, r9, sl, sp, lr, pc}^
    3d70:	adcsmi	pc, r3, r0, asr #4
    3d74:			; <UNDEFINED> instruction: 0xf0084479
    3d78:	stclvs	13, cr15, [r3], #-516	; 0xfffffdfc
    3d7c:	stmibpl	r8, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    3d80:	movwls	r6, #23329	; 0x5b21
    3d84:	mrc	7, 6, APSR_nzcv, cr8, cr13, {7}
    3d88:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
    3d8c:			; <UNDEFINED> instruction: 0xe785d098
    3d90:	andsvc	r2, r3, r1, lsl #6
    3d94:	movwcs	lr, #5987	; 0x1763
    3d98:	movwls	r7, #4115	; 0x1013
    3d9c:			; <UNDEFINED> instruction: 0xf8dde772
    3da0:	stmdals	r2, {r4, sp, pc}
    3da4:	blx	241da8 <_ZdlPv@@Base+0x234118>
    3da8:	svceq	0x0000f1ba
    3dac:			; <UNDEFINED> instruction: 0xf8d9d012
    3db0:			; <UNDEFINED> instruction: 0xf8d93000
    3db4:			; <UNDEFINED> instruction: 0xf1032018
    3db8:	blcc	54bc0 <_ZdlPv@@Base+0x46f30>
    3dbc:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    3dc0:	svcne	0x00d16a9a
    3dc4:	svclt	0x00182a05
    3dc8:	ldmdale	r5, {r0, r8, fp, sp}
    3dcc:			; <UNDEFINED> instruction: 0x332c3401
    3dd0:	mvnsle	r4, r2, lsr #11
    3dd4:	ldmdami	r4!, {r0, r2, r3, r4, r8, r9, fp, lr}
    3dd8:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    3ddc:			; <UNDEFINED> instruction: 0x4619461a
    3de0:			; <UNDEFINED> instruction: 0xf8d2f009
    3de4:			; <UNDEFINED> instruction: 0xf7ff4648
    3de8:			; <UNDEFINED> instruction: 0x4648f953
    3dec:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3df0:			; <UNDEFINED> instruction: 0xff4ef009
    3df4:	bllt	8c1df8 <_ZdlPv@@Base+0x8b4168>
    3df8:	blcs	2aa04 <_ZdlPv@@Base+0x1cd74>
    3dfc:	blge	7c0f00 <_ZdlPv@@Base+0x7b3270>
    3e00:	ldrdcc	pc, [r0], -fp
    3e04:			; <UNDEFINED> instruction: 0xf57f079a
    3e08:	blmi	42ea74 <_ZdlPv@@Base+0x420de4>
    3e0c:	ldmpl	fp!, {r0, r1, r2, r5, fp, lr}^
    3e10:			; <UNDEFINED> instruction: 0x461a4478
    3e14:			; <UNDEFINED> instruction: 0xf0094619
    3e18:			; <UNDEFINED> instruction: 0xf8dbf8b7
    3e1c:			; <UNDEFINED> instruction: 0xf0233000
    3e20:			; <UNDEFINED> instruction: 0xf8cb0302
    3e24:			; <UNDEFINED> instruction: 0xf7ff3000
    3e28:	subspl	fp, sl, r9, lsl #22
    3e2c:	svclt	0x0000e704
    3e30:	andeq	r0, r0, r4, asr #1
    3e34:	andeq	sp, r0, sl, lsr #24
    3e38:	andeq	r0, r2, r8, lsl #24
    3e3c:	andeq	r0, r2, r0, lsl #24
    3e40:	andeq	ip, r0, r4, asr r8
    3e44:	andeq	ip, r0, sl, asr #16
    3e48:			; <UNDEFINED> instruction: 0x0000c8b0
    3e4c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3e50:	andeq	ip, r0, r4, lsr #14
    3e54:	muleq	r2, r4, sl
    3e58:	strdeq	r0, [r0], -r8
    3e5c:	andeq	ip, r0, r8, lsr #9
    3e60:	andeq	ip, r0, r8, lsr #9
    3e64:	andeq	ip, r0, r6, lsr #9
    3e68:	strdeq	ip, [r0], -lr
    3e6c:	andeq	ip, r0, r2, lsl #8
    3e70:	andeq	ip, r0, ip, lsl r3
    3e74:	andeq	ip, r0, r0, lsr #6
    3e78:	andeq	ip, r0, sl, ror #6
    3e7c:	andeq	sp, r0, r8, lsr #11
    3e80:	andeq	ip, r0, r8, asr #2
    3e84:	andeq	sp, r0, r4, asr #8
    3e88:	andeq	ip, r0, lr, lsr #32
    3e8c:	andeq	fp, r0, r6, asr #31
    3e90:	andeq	ip, r0, ip, asr #2
    3e94:	andeq	ip, r0, sl, lsl #2
    3e98:	andeq	ip, r0, ip, asr r1
    3e9c:	andeq	ip, r0, r6, lsr #2
    3ea0:	andeq	ip, r0, lr, lsr #2
    3ea4:	muleq	r0, r8, r9
    3ea8:	andeq	ip, r0, r2, rrx
    3eac:	strdeq	fp, [r0], -r0
    3eb0:	strbmi	r4, [lr], -fp, lsr #22
    3eb4:	ldmpl	fp!, {r0, r4, r5, r7, r9, sl, lr}^
    3eb8:	blt	fed41ebc <_ZdlPv@@Base+0xfed3422c>
    3ebc:			; <UNDEFINED> instruction: 0xf0092020
    3ec0:	strtmi	pc, [r9], -r3, asr #29
    3ec4:	pkhtbmi	r4, r1, r2, asr #12
    3ec8:			; <UNDEFINED> instruction: 0xff1af7fe
    3ecc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3ed0:	stccs	6, cr14, [ip], #-548	; 0xfffffddc
    3ed4:	stccs	15, cr11, [sl], {24}
    3ed8:	svclt	0x000c6c33
    3edc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3ee0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3ee4:			; <UNDEFINED> instruction: 0xf77f2b02
    3ee8:	blmi	76f334 <_ZdlPv@@Base+0x7616a4>
    3eec:			; <UNDEFINED> instruction: 0x469958fb
    3ef0:			; <UNDEFINED> instruction: 0xf7fde502
    3ef4:	blmi	6bf53c <_ZdlPv@@Base+0x6b18ac>
    3ef8:	ldmpl	fp!, {r1, r3, r4, fp, lr}^
    3efc:			; <UNDEFINED> instruction: 0x461a4478
    3f00:			; <UNDEFINED> instruction: 0xf0094619
    3f04:	strbmi	pc, [r8], -r1, asr #16	; <UNPREDICTABLE>
    3f08:			; <UNDEFINED> instruction: 0xf956f7ff
    3f0c:			; <UNDEFINED> instruction: 0xf7ff46a1
    3f10:	blmi	4f296c <_ZdlPv@@Base+0x4e4cdc>
    3f14:	ldmpl	fp!, {r2, r4, fp, lr}^
    3f18:			; <UNDEFINED> instruction: 0x461a4478
    3f1c:			; <UNDEFINED> instruction: 0xf0094619
    3f20:			; <UNDEFINED> instruction: 0x4648f833
    3f24:			; <UNDEFINED> instruction: 0xf948f7ff
    3f28:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3f2c:	blt	fe1c1f30 <_ZdlPv@@Base+0xfe1b42a0>
    3f30:	stmdami	lr, {r0, r1, r3, r8, r9, fp, lr}
    3f34:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    3f38:			; <UNDEFINED> instruction: 0x4619461a
    3f3c:			; <UNDEFINED> instruction: 0xf824f009
    3f40:			; <UNDEFINED> instruction: 0xf7ff4648
    3f44:			; <UNDEFINED> instruction: 0xf7fff939
    3f48:			; <UNDEFINED> instruction: 0x4648ba79
    3f4c:	cdp2	0, 10, cr15, cr0, cr9, {0}
    3f50:	stcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    3f54:			; <UNDEFINED> instruction: 0x4630e7f9
    3f58:	cdp2	0, 9, cr15, cr10, cr9, {0}
    3f5c:	stcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    3f60:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3f64:	andeq	fp, r0, ip, asr #27
    3f68:	andeq	fp, r0, r4, lsl #27
    3f6c:	andeq	fp, r0, r6, lsl #27
    3f70:	svcmi	0x00f0e92d
    3f74:	stc	6, cr4, [sp, #-12]!
    3f78:	strmi	r8, [fp], r4, lsl #22
    3f7c:	ldmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3f80:			; <UNDEFINED> instruction: 0x46152054
    3f84:	ldrdls	pc, [r4], -fp
    3f88:	bcc	43f7b4 <_ZdlPv@@Base+0x431b24>
    3f8c:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3f90:	ldrbtmi	fp, [r9], #-155	; 0xffffff65
    3f94:	andls	r4, ip, #20, 12	; 0x1400000
    3f98:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    3f9c:			; <UNDEFINED> instruction: 0xf04f9319
    3fa0:	bvc	fe4c4ba8 <_ZdlPv@@Base+0xfe4b6f18>
    3fa4:			; <UNDEFINED> instruction: 0xf009930b
    3fa8:	bvc	ff9438ec <_ZdlPv@@Base+0xff935c5c>
    3fac:	stmdavs	fp!, {r0, r3, r6, r9, sl, lr}^
    3fb0:	strls	r6, [r0], #-2090	; 0xfffff7d6
    3fb4:	stmdbmi	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3fb8:	strls	r4, [r6], #-1148	; 0xfffffb84
    3fbc:			; <UNDEFINED> instruction: 0xf0024682
    3fc0:	bvc	a83c8c <_ZdlPv@@Base+0xa75ffc>
    3fc4:			; <UNDEFINED> instruction: 0xf0402900
    3fc8:			; <UNDEFINED> instruction: 0xf8df82b4
    3fcc:			; <UNDEFINED> instruction: 0xf8df3954
    3fd0:	ldrbtmi	r2, [fp], #-2388	; 0xfffff6ac
    3fd4:	movwcs	r9, #782	; 0x30e
    3fd8:			; <UNDEFINED> instruction: 0x4698447a
    3fdc:	andls	r9, pc, #671088640	; 0x28000000
    3fe0:	beq	43f84c <_ZdlPv@@Base+0x431bbc>
    3fe4:			; <UNDEFINED> instruction: 0xf868f7fe
    3fe8:	andcc	r4, r1, #2097152	; 0x200000
    3fec:			; <UNDEFINED> instruction: 0xf0009009
    3ff0:	stmdacs	lr!, {r1, r2, r3, r4, r5, r9, pc}
    3ff4:			; <UNDEFINED> instruction: 0x81b7f000
    3ff8:	ldccs	12, cr9, [sp], #-36	; 0xffffffdc
    3ffc:	mrrccs	15, 1, fp, pc, cr8	; <UNPREDICTABLE>
    4000:	mrc	1, 0, sp, cr9, cr2, {0}
    4004:			; <UNDEFINED> instruction: 0xf7fe0a10
    4008:	stmdacs	sl, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}
    400c:	ldfcsp	f5, [pc], {7}
    4010:	ldrbmi	r4, [r0], -r1, asr #12
    4014:	mvnshi	pc, r0
    4018:			; <UNDEFINED> instruction: 0xf8caf003
    401c:	sbclt	lr, r1, #224, 14	; 0x3800000
    4020:	beq	43f88c <_ZdlPv@@Base+0x431bfc>
    4024:			; <UNDEFINED> instruction: 0xf816f7fe
    4028:			; <UNDEFINED> instruction: 0x4618ab11
    402c:	bcc	43f854 <_ZdlPv@@Base+0x431bc4>
    4030:	cdp2	0, 7, cr15, cr6, cr9, {0}
    4034:	ldrdcc	pc, [r0], -fp
    4038:	addsmi	r9, r3, #40960	; 0xa000
    403c:	msrhi	LR_irq, r0
    4040:			; <UNDEFINED> instruction: 0x2018f8db
    4044:	movwls	r3, #43777	; 0xab01
    4048:	swpls	r0, r9, [r8]
    404c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    4050:	movwcs	r9, #773	; 0x305
    4054:	ldrmi	r9, [ip], -sp, lsl #6
    4058:	blls	2ea884 <_ZdlPv@@Base+0x2dcbf4>
    405c:	svclt	0x0018429a
    4060:			; <UNDEFINED> instruction: 0xf0402a0a
    4064:			; <UNDEFINED> instruction: 0xf8df80a2
    4068:	bcs	292370 <_ZdlPv@@Base+0x2846e0>
    406c:	stmiapl	sp, {r1, r2, r8, fp, ip, pc}^
    4070:	movwls	r6, #30763	; 0x782b
    4074:			; <UNDEFINED> instruction: 0xf103bf04
    4078:	movwls	r3, #29695	; 0x73ff
    407c:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
    4080:			; <UNDEFINED> instruction: 0xf100065e
    4084:	strbmi	r8, [ip, #-226]	; 0xffffff1e
    4088:	addshi	pc, fp, r0, lsl #5
    408c:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4090:	cfmul64ge	mvdx2, mvdx4, mvdx12
    4094:	mcr	4, 0, r4, cr8, cr11, {3}
    4098:	blls	152ae0 <_ZdlPv@@Base+0x144e50>
    409c:	strcc	pc, [r4, #-2821]	; 0xfffff4fb
    40a0:	mrc	0, 0, lr, cr8, cr12, {0}
    40a4:			; <UNDEFINED> instruction: 0x46301a90
    40a8:	cdp2	0, 5, cr15, cr14, cr9, {0}
    40ac:	stmvc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    40b0:	bls	1d5984 <_ZdlPv@@Base+0x1c7cf4>
    40b4:	ldrbmi	r4, [r0], -r1, asr #12
    40b8:	svcls	0x000646bc
    40bc:	strtmi	r9, [r2], -r2, lsl #4
    40c0:	andvc	pc, ip, r7, asr r8	; <UNPREDICTABLE>
    40c4:	stmib	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}^
    40c8:			; <UNDEFINED> instruction: 0xf0035700
    40cc:	ldrtmi	pc, [r0], -r5, ror #20	; <UNPREDICTABLE>
    40d0:	cdp2	0, 9, cr15, cr0, cr9, {0}
    40d4:	strcc	r3, [ip, #-1025]!	; 0xfffffbff
    40d8:	rsbsle	r4, r1, r1, lsr #11
    40dc:	blcs	15eb90 <_ZdlPv@@Base+0x150f00>
    40e0:	blls	278464 <_ZdlPv@@Base+0x26a7d4>
    40e4:	rsbsle	r2, r4, sl, lsl #22
    40e8:	vmls.f<illegal width 8>	d4, d0, d0[3]
    40ec:	stmdbls	r5, {r0, r1, r4, r5, r7, pc}
    40f0:			; <UNDEFINED> instruction: 0xf8df262c
    40f4:			; <UNDEFINED> instruction: 0x4650283c
    40f8:	blx	1aad1e <_ZdlPv@@Base+0x19d08e>
    40fc:	stmdbls	r6, {r2, r9, sl, ip}
    4100:	cdp	3, 1, cr9, cr8, cr2, {0}
    4104:	stmpl	pc, {r4, r9, fp, ip, sp}	; <UNPREDICTABLE>
    4108:	strbmi	r4, [r1], -r2, lsr #12
    410c:	stmib	sp, {r0, r2, r3, r4, r5, fp, sp, lr}^
    4110:			; <UNDEFINED> instruction: 0xf0036500
    4114:	blls	282a20 <_ZdlPv@@Base+0x274d90>
    4118:	blcs	291124 <_ZdlPv@@Base+0x283494>
    411c:			; <UNDEFINED> instruction: 0xf8dfd00e
    4120:	mrc	8, 0, r1, cr8, cr4, {0}
    4124:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    4128:	cdp2	0, 8, cr15, cr2, cr9, {0}
    412c:	beq	43f998 <_ZdlPv@@Base+0x431d08>
    4130:			; <UNDEFINED> instruction: 0xffc2f7fd
    4134:	movwcc	r4, #5635	; 0x1603
    4138:	orrle	r9, sp, r9
    413c:	ubfxne	pc, pc, #17, #25
    4140:	beq	43f9a8 <_ZdlPv@@Base+0x431d18>
    4144:			; <UNDEFINED> instruction: 0xf0094479
    4148:	strbmi	pc, [ip, #-3699]	; 0xfffff18d	; <UNPREDICTABLE>
    414c:	blls	17a9c0 <_ZdlPv@@Base+0x16cd30>
    4150:	stmdbls	r6, {r2, r3, r5, r9, sl, sp}
    4154:			; <UNDEFINED> instruction: 0x27d0f8df
    4158:	strcc	pc, [r4], -r6, lsl #22
    415c:			; <UNDEFINED> instruction: 0x37d0f8df
    4160:	stmiapl	pc, {r0, r2, r3, r7, fp, ip, lr}^	; <UNPREDICTABLE>
    4164:	strtmi	r6, [r2], -r8, lsr #16
    4168:	bcc	43f9d0 <_ZdlPv@@Base+0x431d40>
    416c:	stmdacc	r1, {r0, r6, r9, sl, lr}
    4170:	ldmdavs	r8!, {r1, ip, pc}
    4174:	andls	r9, r1, r0, lsl #12
    4178:			; <UNDEFINED> instruction: 0xf0034650
    417c:	strcc	pc, [r1], #-2573	; 0xfffff5f3
    4180:	strmi	r3, [r1, #1580]!	; 0x62c
    4184:			; <UNDEFINED> instruction: 0xf8dbd1ee
    4188:			; <UNDEFINED> instruction: 0x4641301c
    418c:	ldrbmi	r9, [r0], -r8, lsl #20
    4190:			; <UNDEFINED> instruction: 0xf003589a
    4194:	blls	2c3870 <_ZdlPv@@Base+0x2b5be0>
    4198:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    419c:	beq	43fa04 <_ZdlPv@@Base+0x431d74>
    41a0:	movwls	r3, #41729	; 0xa301
    41a4:	cdp2	0, 2, cr15, cr6, cr9, {0}
    41a8:	blls	4bde18 <_ZdlPv@@Base+0x4b0188>
    41ac:			; <UNDEFINED> instruction: 0xf89d9a13
    41b0:	addsmi	r5, r3, #36	; 0x24
    41b4:	bls	47ab34 <_ZdlPv@@Base+0x46cea4>
    41b8:	tstls	r2, r9, asr ip
    41bc:	sbfx	r5, r5, #9, #22
    41c0:	blls	255af8 <_ZdlPv@@Base+0x247e68>
    41c4:	andle	r2, r4, sl, lsl #22
    41c8:	blcs	2ae18 <_ZdlPv@@Base+0x1d188>
    41cc:	strcc	sp, [r1], #-326	; 0xfffffeba
    41d0:	blls	4be06c <_ZdlPv@@Base+0x4b03dc>
    41d4:	svclt	0x001c2b02
    41d8:	movwls	r2, #37642	; 0x930a
    41dc:	blls	4787f4 <_ZdlPv@@Base+0x46ab64>
    41e0:	bcs	1522250 <_ZdlPv@@Base+0x15145c0>
    41e4:	adchi	pc, r9, r0
    41e8:	svclt	0x00dc45a1
    41ec:	tstls	r9, sl, lsl #2
    41f0:	rscshi	pc, r1, r0, lsl #6
    41f4:	eorsle	r2, r7, ip, asr sl
    41f8:	blcs	2ae34 <_ZdlPv@@Base+0x1d1a4>
    41fc:	blls	278830 <_ZdlPv@@Base+0x26aba0>
    4200:			; <UNDEFINED> instruction: 0xf0002b0a
    4204:	ldmib	sp, {r1, r5, r7, pc}^
    4208:	addsmi	r3, r3, #536870913	; 0x20000001
    420c:	addhi	pc, pc, r0, lsl #5
    4210:			; <UNDEFINED> instruction: 0xae149a11
    4214:	tstls	r2, r9, asr ip
    4218:	ldrtmi	r2, [r0], -r0, lsl #2
    421c:	ldmdbls	r1, {r0, r4, r6, r7, sl, ip, lr}
    4220:	ldc2	0, cr15, [r4, #-32]!	; 0xffffffe0
    4224:	ldrtmi	r9, [r1], -r6, lsl #20
    4228:			; <UNDEFINED> instruction: 0x3710f8df
    422c:			; <UNDEFINED> instruction: 0x0710f8df
    4230:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    4234:			; <UNDEFINED> instruction: 0xf008461a
    4238:	blls	283cdc <_ZdlPv@@Base+0x27604c>
    423c:			; <UNDEFINED> instruction: 0xf0002b0a
    4240:	movwcs	r8, #140	; 0x8c
    4244:	movwls	r3, #54273	; 0xd401
    4248:	cdp	7, 1, cr14, cr8, cr9, {3}
    424c:			; <UNDEFINED> instruction: 0xf0090a10
    4250:			; <UNDEFINED> instruction: 0xe718ffb5
    4254:	blcs	2aea4 <_ZdlPv@@Base+0x1d214>
    4258:	svcge	0x005df43f
    425c:	vstrle	d18, [fp, #4]
    4260:	ldmdavc	sl, {r0, r4, r8, r9, fp, ip, pc}
    4264:	bicle	r2, r7, ip, asr sl
    4268:	blcs	8a23dc <_ZdlPv@@Base+0x89474c>
    426c:	movwcs	sp, #4548	; 0x11c4
    4270:	ldrb	r9, [r0, -sp, lsl #6]
    4274:	beq	43fadc <_ZdlPv@@Base+0x431e4c>
    4278:	cdp2	0, 2, cr15, cr2, cr9, {0}
    427c:			; <UNDEFINED> instruction: 0xe79a9b12
    4280:	blcc	6aab0 <_ZdlPv@@Base+0x5ce20>
    4284:	vrshr.s64	d4, d10, #64
    4288:	bls	2a4e38 <_ZdlPv@@Base+0x2971a8>
    428c:	svceq	0x0000f1b9
    4290:	orreq	lr, r2, #323584	; 0x4f000
    4294:	ldcle	3, cr9, [r0, #-32]!	; 0xffffffe0
    4298:			; <UNDEFINED> instruction: 0x3018f8db
    429c:			; <UNDEFINED> instruction: 0xf8532100
    42a0:	ldrmi	r3, [sl], -r2, lsr #32
    42a4:	bvs	fe4e8ec0 <_ZdlPv@@Base+0xfe4db230>
    42a8:	blcs	52ecc <_ZdlPv@@Base+0x4523c>
    42ac:	mrcge	6, 6, APSR_nzcv, cr1, cr15, {1}
    42b0:	eorcc	r3, ip, #1073741824	; 0x40000000
    42b4:	mvnsle	r4, r9, lsl #11
    42b8:	strcs	r9, [r0], #-2310	; 0xfffff6fa
    42bc:			; <UNDEFINED> instruction: 0x2668f8df
    42c0:			; <UNDEFINED> instruction: 0x366cf8df
    42c4:	stmiapl	pc, {r0, r2, r3, r7, fp, ip, lr}^	; <UNPREDICTABLE>
    42c8:			; <UNDEFINED> instruction: 0xf8dbe004
    42cc:	bls	210334 <_ZdlPv@@Base+0x2026a4>
    42d0:	movwls	r5, #22683	; 0x589b
    42d4:	eorcs	r9, ip, #5120	; 0x1400
    42d8:	strbmi	r6, [r1], -lr, lsr #16
    42dc:	andcc	pc, r4, r2, lsl #22
    42e0:	bcc	43fb48 <_ZdlPv@@Base+0x431eb8>
    42e4:	ldmdavs	lr!, {r1, r9, sl, ip, pc}
    42e8:	stmib	sp, {r1, r5, r9, sl, lr}^
    42ec:	ldrbmi	r0, [r0], -r0, lsl #12
    42f0:			; <UNDEFINED> instruction: 0xf952f003
    42f4:	strmi	r3, [r1, #1025]!	; 0x401
    42f8:			; <UNDEFINED> instruction: 0xf8dbd1e7
    42fc:			; <UNDEFINED> instruction: 0x4641301c
    4300:	ldrbmi	r9, [r0], -r8, lsl #20
    4304:			; <UNDEFINED> instruction: 0xf003589a
    4308:	bls	2c36fc <_ZdlPv@@Base+0x2b5a6c>
    430c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    4310:	ldrdcc	pc, [r0], -fp
    4314:	andls	r3, sl, #268435456	; 0x10000000
    4318:	addsmi	r3, r3, #1024	; 0x400
    431c:			; <UNDEFINED> instruction: 0xf8dbdcb5
    4320:	addseq	r3, r1, r8, lsl r0
    4324:			; <UNDEFINED> instruction: 0xf8539108
    4328:	movwls	r3, #20514	; 0x5022
    432c:	mrc	6, 0, lr, cr8, cr1, {4}
    4330:			; <UNDEFINED> instruction: 0xf0090a10
    4334:	blls	4c3a50 <_ZdlPv@@Base+0x4b5dc0>
    4338:	ldmdavc	fp, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    433c:			; <UNDEFINED> instruction: 0xf0002b7b
    4340:	strmi	r8, [r1, #254]!	; 0xfe
    4344:	blls	37b468 <_ZdlPv@@Base+0x36d7d8>
    4348:			; <UNDEFINED> instruction: 0xee19b95b
    434c:	tstcs	sl, r0, lsl sl
    4350:	mcr2	7, 4, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    4354:	movwls	r2, #37642	; 0x930a
    4358:	mrc	7, 0, lr, cr9, cr5, {2}
    435c:			; <UNDEFINED> instruction: 0xf7fd0a10
    4360:	strcc	pc, [r1], #-3755	; 0xfffff155
    4364:	cfmsub32	mvax7, mvfx14, mvfx9, mvfx10
    4368:			; <UNDEFINED> instruction: 0xf7fd0a10
    436c:	mcrrne	14, 10, pc, r7, cr5	; <UNPREDICTABLE>
    4370:	orrshi	pc, r0, r0
    4374:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    4378:	bls	1b0e84 <_ZdlPv@@Base+0x1a31f4>
    437c:	mrrcpl	8, 13, r5, fp, cr3
    4380:			; <UNDEFINED> instruction: 0xf47f2b00
    4384:	cdpge	14, 1, cr10, cr4, cr13, {2}
    4388:	beq	43fbf4 <_ZdlPv@@Base+0x431f64>
    438c:	mcr2	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4390:			; <UNDEFINED> instruction: 0xf0094630
    4394:			; <UNDEFINED> instruction: 0xf8dffcc5
    4398:	bls	1919e0 <_ZdlPv@@Base+0x183d50>
    439c:	stmdavs	sp!, {r0, r2, r4, r6, r7, fp, ip, lr}
    43a0:	bls	53c3e0 <_ZdlPv@@Base+0x52e750>
    43a4:	tstls	r5, r9, asr ip
    43a8:	blls	259700 <_ZdlPv@@Base+0x24ba70>
    43ac:	andsle	r2, r5, sl, lsl #22
    43b0:	beq	43fc1c <_ZdlPv@@Base+0x431f8c>
    43b4:	mcr2	7, 4, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    43b8:	movwcc	r4, #5635	; 0x1603
    43bc:	andle	r9, sp, r9
    43c0:	bls	5ab01c <_ZdlPv@@Base+0x59d38c>
    43c4:	mlami	r4, sp, r8, pc	; <UNPREDICTABLE>
    43c8:	blle	ffa94e1c <_ZdlPv@@Base+0xffa8718c>
    43cc:			; <UNDEFINED> instruction: 0xf0094630
    43d0:	blls	5839b4 <_ZdlPv@@Base+0x575d24>
    43d4:	movwcs	lr, #42981	; 0xa7e5
    43d8:	str	r9, [r8], r9, lsl #6
    43dc:	ldrbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    43e0:	stcls	6, cr4, [r6], {50}	; 0x32
    43e4:	ldrbmi	r4, [r0], -r1, asr #12
    43e8:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    43ec:			; <UNDEFINED> instruction: 0xf0029500
    43f0:	bls	583e2c <_ZdlPv@@Base+0x57619c>
    43f4:	vldrle	s4, [fp, #-12]
    43f8:	ldmdavc	r9, {r2, r4, r8, r9, fp, ip, pc}
    43fc:	andle	r2, r6, lr, lsr #18
    4400:			; <UNDEFINED> instruction: 0xf0094630
    4404:	strb	pc, [fp, #3319]!	; 0xcf7	; <UNPREDICTABLE>
    4408:	cdp2	0, 11, cr15, cr4, cr2, {0}
    440c:	ldmdavc	r9, {r3, r5, r6, r7, r8, sl, sp, lr, pc}^
    4410:	tstle	r3, r4, asr r9
    4414:	stmdbcs	r6!, {r0, r3, r4, r7, fp, ip, sp, lr}
    4418:	mrc	1, 0, sp, cr9, cr0, {0}
    441c:			; <UNDEFINED> instruction: 0x465a0a10
    4420:			; <UNDEFINED> instruction: 0xf7fe990c
    4424:	bls	584140 <_ZdlPv@@Base+0x5764b0>
    4428:			; <UNDEFINED> instruction: 0xf0002800
    442c:	strmi	r8, [r3], fp, lsr #4
    4430:			; <UNDEFINED> instruction: 0xdde52a02
    4434:	ldmdavc	r9, {r2, r4, r8, r9, fp, ip, pc}
    4438:	mvnle	r2, lr, lsr #18
    443c:	stmdbcs	ip!, {r0, r3, r4, r6, fp, ip, sp, lr}^
    4440:	bcs	b8bc0 <_ZdlPv@@Base+0xaaf30>
    4444:	bicshi	pc, r1, r0, asr #6
    4448:	bcs	19a26b8 <_ZdlPv@@Base+0x1994a28>
    444c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    4450:	ldmib	sp, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    4454:	addmi	r2, sl, #1073741829	; 0x40000005
    4458:	mvnhi	pc, r0, lsl #5
    445c:	tstls	r5, r1, asr ip
    4460:	ldrpl	r2, [r9], #256	; 0x100
    4464:	andcc	r9, r3, r4, lsl r8
    4468:	blx	f40496 <_ZdlPv@@Base+0xf32806>
    446c:			; <UNDEFINED> instruction: 0xf1b8e1c8
    4470:			; <UNDEFINED> instruction: 0xf0000f00
    4474:			; <UNDEFINED> instruction: 0xf1b981b0
    4478:	svclt	0x00c40f01
    447c:	ldrbcc	pc, [pc, #265]!	; 458d <__printf_chk@plt+0x29e5>	; <UNPREDICTABLE>
    4480:	cfstrsle	mvf2, [ip, #-0]
    4484:	ldrdcc	pc, [r8], -fp
    4488:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    448c:	blle	cec94 <_ZdlPv@@Base+0xc1004>
    4490:	ldrbmi	r4, [r0], -r1, lsr #12
    4494:	stc2l	0, cr15, [r2, #8]!
    4498:	adcmi	r3, ip, #16777216	; 0x1000000
    449c:			; <UNDEFINED> instruction: 0xf1b9d1f2
    44a0:	ldcle	15, cr0, [r5, #-0]
    44a4:	strcs	r2, [ip, #-1024]	; 0xfffffc00
    44a8:	strcc	lr, [r1], #-2
    44ac:	andle	r4, sp, r1, lsr #11
    44b0:	ldrdcs	pc, [ip], -fp
    44b4:	andcs	pc, r4, #5120	; 0x1400
    44b8:	blcs	1e60c <_ZdlPv@@Base+0x1097c>
    44bc:			; <UNDEFINED> instruction: 0x4621d0f5
    44c0:	strcc	r4, [r1], #-1616	; 0xfffff9b0
    44c4:	ldc2	0, cr15, [r0, #8]!
    44c8:	mvnsle	r4, r1, lsr #11
    44cc:	and	r2, r2, r0, lsl #8
    44d0:	strmi	r3, [r1, #1025]!	; 0x401
    44d4:			; <UNDEFINED> instruction: 0xf8dbd00b
    44d8:	ldcpl	0, cr3, [fp, #-64]	; 0xffffffc0
    44dc:	rscsle	r2, r7, r0, lsl #22
    44e0:	ldrbmi	r4, [r0], -r1, lsr #12
    44e4:			; <UNDEFINED> instruction: 0xf0023401
    44e8:	strmi	pc, [r1, #3539]!	; 0xdd3
    44ec:	strcs	sp, [r0], #-499	; 0xfffffe0d
    44f0:	strcc	lr, [r1], #-2
    44f4:	andle	r4, fp, r1, lsr #11
    44f8:			; <UNDEFINED> instruction: 0x3014f8db
    44fc:	blcs	1b970 <_ZdlPv@@Base+0xdce0>
    4500:			; <UNDEFINED> instruction: 0x4621d0f7
    4504:	strcc	r4, [r1], #-1616	; 0xfffff9b0
    4508:	ldc2l	0, cr15, [sl, #8]
    450c:	mvnsle	r4, r1, lsr #11
    4510:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4514:	strcc	pc, [r0], #-2271	; 0xfffff721
    4518:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    451c:	blls	65e58c <_ZdlPv@@Base+0x6508fc>
    4520:			; <UNDEFINED> instruction: 0xf040405a
    4524:	ldrbmi	r8, [r0], -r3, lsl #3
    4528:	ldc	0, cr11, [sp], #108	; 0x6c
    452c:	pop	{r2, r8, r9, fp, pc}
    4530:	blls	3284f8 <_ZdlPv@@Base+0x31a868>
    4534:	bvc	1695e7c <_ZdlPv@@Base+0x16881ec>
    4538:	ldc2l	0, cr15, [r2, #-8]!
    453c:			; <UNDEFINED> instruction: 0xf8dfe545
    4540:	cfmuls	mvf1, mvf8, mvf12
    4544:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    4548:	ldc2l	0, cr15, [r2], #-36	; 0xffffffdc
    454c:	strcs	r9, [r0], -r7, lsl #22
    4550:	movwls	r3, #29441	; 0x7301
    4554:	ldrbtmi	r4, [fp], #-3070	; 0xfffff402
    4558:	bcc	fe43fd80 <_ZdlPv@@Base+0xfe4320f0>
    455c:	beq	43fdc8 <_ZdlPv@@Base+0x432138>
    4560:	stc2	7, cr15, [sl, #1012]!	; 0x3f4
    4564:	strmi	r1, [r5], -r7, asr #24
    4568:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    456c:	svcge	0x0014b9de
    4570:	eorle	r2, sl, r4, asr sp
    4574:			; <UNDEFINED> instruction: 0xf0002d2e
    4578:	blls	4a47bc <_ZdlPv@@Base+0x496b2c>
    457c:	bls	4f113c <_ZdlPv@@Base+0x4e34ac>
    4580:	vrshr.s64	d4, d3, #64
    4584:	bls	464a14 <_ZdlPv@@Base+0x456d84>
    4588:			; <UNDEFINED> instruction: 0xf1032d0a
    458c:	tstls	r2, r1, lsl #2
    4590:			; <UNDEFINED> instruction: 0xf00054d6
    4594:	mrc	1, 0, r8, cr9, cr12, {1}
    4598:			; <UNDEFINED> instruction: 0xf7fd0a10
    459c:	mcrrne	13, 8, pc, r3, cr13	; <UNPREDICTABLE>
    45a0:			; <UNDEFINED> instruction: 0xf0004605
    45a4:			; <UNDEFINED> instruction: 0xf1b580f1
    45a8:	blls	485dd8 <_ZdlPv@@Base+0x478148>
    45ac:	rsclt	r9, sp, #77824	; 0x13000
    45b0:			; <UNDEFINED> instruction: 0x2601bf18
    45b4:	ble	19d5008 <_ZdlPv@@Base+0x19c7378>
    45b8:	vmovne	r9, r9, s2, s3
    45bc:	beq	43fe28 <_ZdlPv@@Base+0x432198>
    45c0:	ldrbpl	r9, [r5], #274	; 0x112
    45c4:	ldc2l	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    45c8:	cdp	7, 1, cr14, cr9, cr12, {6}
    45cc:			; <UNDEFINED> instruction: 0xf7fd0a10
    45d0:	mcrrne	13, 7, pc, r1, cr3	; <UNPREDICTABLE>
    45d4:			; <UNDEFINED> instruction: 0xf0004606
    45d8:	ldmdacs	sp!, {r0, r1, r2, r4, r6, r7, pc}^
    45dc:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    45e0:	beq	43fe4c <_ZdlPv@@Base+0x4321bc>
    45e4:	stc2l	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    45e8:	movwcc	r4, #5635	; 0x1603
    45ec:			; <UNDEFINED> instruction: 0xf0009009
    45f0:	blls	324924 <_ZdlPv@@Base+0x316c94>
    45f4:			; <UNDEFINED> instruction: 0x065a681b
    45f8:	blls	2796b4 <_ZdlPv@@Base+0x26ba24>
    45fc:			; <UNDEFINED> instruction: 0xf43f2b0a
    4600:	bls	2efbd4 <_ZdlPv@@Base+0x2e1f44>
    4604:			; <UNDEFINED> instruction: 0xf43f4293
    4608:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r8, sl, fp, sp, pc}^
    460c:	addsmi	r3, r3, #536870913	; 0x20000001
    4610:	bls	47aee8 <_ZdlPv@@Base+0x46d258>
    4614:	tstls	r2, r9, asr ip
    4618:	ldrbpl	r2, [r1], #340	; 0x154
    461c:	andscc	lr, r2, #3620864	; 0x374000
    4620:	ble	955074 <_ZdlPv@@Base+0x9473e4>
    4624:	vmovne	r9, r9, s2, s3
    4628:	cmncs	sp, r2, lsl r1
    462c:	mlapl	r4, sp, r8, pc	; <UNPREDICTABLE>
    4630:	ldmib	sp, {r0, r4, r6, r7, sl, ip, lr}^
    4634:	addsmi	r3, r3, #536870913	; 0x20000001
    4638:	bls	47ae90 <_ZdlPv@@Base+0x46d200>
    463c:	mrc	12, 0, r1, cr9, cr9, {2}
    4640:	tstls	r2, r0, lsl sl
    4644:			; <UNDEFINED> instruction: 0xf7fd54d5
    4648:			; <UNDEFINED> instruction: 0xe7a8fd37
    464c:	beq	43feb8 <_ZdlPv@@Base+0x432228>
    4650:	ldc2	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    4654:	blls	268680 <_ZdlPv@@Base+0x25a9f0>
    4658:	rscsle	r2, r7, r0, lsr #22
    465c:	movwcc	r9, #6921	; 0x1b09
    4660:	ldr	sp, [sp, fp, asr #3]!
    4664:	beq	43fecc <_ZdlPv@@Base+0x43223c>
    4668:	stc2	0, cr15, [sl], #-36	; 0xffffffdc
    466c:			; <UNDEFINED> instruction: 0xe7e49b12
    4670:	beq	43fed8 <_ZdlPv@@Base+0x432248>
    4674:	stc2	0, cr15, [r4], #-36	; 0xffffffdc
    4678:	bfi	r9, r2, (invalid: 22:19)
    467c:	beq	43fee4 <_ZdlPv@@Base+0x432254>
    4680:	ldc2	0, cr15, [lr], {9}
    4684:	bfi	r9, r2, (invalid: 22:4)
    4688:	beq	43fef0 <_ZdlPv@@Base+0x432260>
    468c:	ldc2	0, cr15, [r8], {9}
    4690:			; <UNDEFINED> instruction: 0xe7919b12
    4694:			; <UNDEFINED> instruction: 0xe67621ff
    4698:	beq	43ff04 <_ZdlPv@@Base+0x432274>
    469c:	stc2	7, cr15, [ip, #-1012]	; 0xfffffc0c
    46a0:	strmi	r1, [r6], -r2, asr #24
    46a4:	stmdacs	ip!, {r4, r5, r6, ip, lr, pc}^
    46a8:	sbchi	pc, r2, r0, asr #32
    46ac:	beq	43ff18 <_ZdlPv@@Base+0x432288>
    46b0:	stc2	7, cr15, [r2, #-1012]	; 0xfffffc0c
    46b4:	ldclne	6, cr4, [r0], #-24	; 0xffffffe8
    46b8:	cdpcs	0, 6, cr13, cr6, cr6, {3}
    46bc:	rscshi	pc, r4, r0, asr #32
    46c0:	beq	43ff2c <_ZdlPv@@Base+0x43229c>
    46c4:	ldc2l	7, cr15, [r8], #1012	; 0x3f4
    46c8:	strmi	r1, [r6], -r5, asr #24
    46cc:	stmdacs	sl, {r2, r3, r4, r6, ip, lr, pc}
    46d0:	stmdacs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    46d4:	blls	3b8734 <_ZdlPv@@Base+0x3aaaa4>
    46d8:	ldmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    46dc:			; <UNDEFINED> instruction: 0xee18499d
    46e0:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    46e4:	blx	fff40712 <_ZdlPv@@Base+0xfff32a82>
    46e8:	rscslt	r9, r6, #18432	; 0x4800
    46ec:	addsmi	r9, r3, #77824	; 0x13000
    46f0:	bls	47b078 <_ZdlPv@@Base+0x46d3e8>
    46f4:	mrc	12, 0, r1, cr9, cr9, {2}
    46f8:	tstls	r2, r0, lsl sl
    46fc:			; <UNDEFINED> instruction: 0xf7fd54d6
    4700:			; <UNDEFINED> instruction: 0xe74cfcdb
    4704:			; <UNDEFINED> instruction: 0xf0094638
    4708:	vnmls.f64	d15, d8, d11
    470c:	stmdbls	pc, {r4, r9, fp}	; <UNPREDICTABLE>
    4710:	blx	ff9c073e <_ZdlPv@@Base+0xff9b2aae>
    4714:	bls	53c750 <_ZdlPv@@Base+0x52eac0>
    4718:			; <UNDEFINED> instruction: 0xf1032e0a
    471c:	tstls	r5, r1, lsl #2
    4720:			; <UNDEFINED> instruction: 0xd01054d5
    4724:	beq	43ff90 <_ZdlPv@@Base+0x432300>
    4728:	stc2l	7, cr15, [r6], {253}	; 0xfd
    472c:	ldclne	6, cr4, [r0], #-24	; 0xffffffe8
    4730:	blls	57875c <_ZdlPv@@Base+0x56aacc>
    4734:	bls	5b1310 <_ZdlPv@@Base+0x5a3680>
    4738:	blle	ffb1518c <_ZdlPv@@Base+0xffb074fc>
    473c:			; <UNDEFINED> instruction: 0xf0094638
    4740:	blls	583644 <_ZdlPv@@Base+0x5759b4>
    4744:	ldmib	sp, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    4748:	addsmi	r3, r3, #1342177281	; 0x50000001
    474c:	bls	53b034 <_ZdlPv@@Base+0x52d3a4>
    4750:	tstls	r5, r9, asr ip
    4754:	ldrbpl	r2, [r1], #256	; 0x100
    4758:			; <UNDEFINED> instruction: 0xf0099814
    475c:	ldmdbls	r5, {r0, r1, r6, r7, r8, fp, ip, sp, lr, pc}
    4760:	stmdbcc	r1, {r3, r4, r5, r9, sl, lr}
    4764:	stc2l	0, cr15, [lr], {9}
    4768:	beq	43ffd0 <_ZdlPv@@Base+0x432340>
    476c:			; <UNDEFINED> instruction: 0xf0094639
    4770:			; <UNDEFINED> instruction: 0x4638fbdd
    4774:	blx	fc07a2 <_ZdlPv@@Base+0xfb2b12>
    4778:	beq	43ffe4 <_ZdlPv@@Base+0x432354>
    477c:	ldc2	7, cr15, [ip], {253}	; 0xfd
    4780:	strmi	r1, [r5], -r1, asr #24
    4784:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {3}
    4788:	blmi	1b2afa8 <_ZdlPv@@Base+0x1b1d318>
    478c:	ldmpl	r3, {r1, r4, r5, r6, fp, lr}^
    4790:			; <UNDEFINED> instruction: 0x461a4478
    4794:			; <UNDEFINED> instruction: 0xf0084619
    4798:	vmov.s16	pc, d24[1]
    479c:			; <UNDEFINED> instruction: 0xf0090a10
    47a0:	ldrbmi	pc, [r0], -r9, lsr #22	; <UNPREDICTABLE>
    47a4:	blx	ff1407b6 <_ZdlPv@@Base+0xff132b26>
    47a8:			; <UNDEFINED> instruction: 0xf04f4650
    47ac:			; <UNDEFINED> instruction: 0xf0090a00
    47b0:	strt	pc, [sp], pc, ror #20
    47b4:	beq	44001c <_ZdlPv@@Base+0x43238c>
    47b8:	blx	fe0c07e6 <_ZdlPv@@Base+0xfe0b2b56>
    47bc:			; <UNDEFINED> instruction: 0xe7989b12
    47c0:			; <UNDEFINED> instruction: 0xf0094638
    47c4:	blls	5835c0 <_ZdlPv@@Base+0x575930>
    47c8:	cdp	7, 1, cr14, cr8, cr1, {6}
    47cc:			; <UNDEFINED> instruction: 0xf0090a10
    47d0:	blls	4c35b4 <_ZdlPv@@Base+0x4b5924>
    47d4:	bls	1be338 <_ZdlPv@@Base+0x1b06a8>
    47d8:	stmdami	r0!, {r3, r4, r6, r8, r9, fp, lr}^
    47dc:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    47e0:			; <UNDEFINED> instruction: 0x4619461a
    47e4:	blx	ff44080e <_ZdlPv@@Base+0xff432b7e>
    47e8:	ldmdbmi	sp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    47ec:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    47f0:			; <UNDEFINED> instruction: 0xf844f008
    47f4:	strcs	r9, [r0], #-2836	; 0xfffff4ec
    47f8:	bcs	19a2a68 <_ZdlPv@@Base+0x1994dd8>
    47fc:	mcrge	4, 1, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    4800:			; <UNDEFINED> instruction: 0xf0094630
    4804:			; <UNDEFINED> instruction: 0x2c00faf7
    4808:			; <UNDEFINED> instruction: 0xf7ffd1cb
    480c:	vnmla.f64	d11, d25, d25
    4810:			; <UNDEFINED> instruction: 0xf7fd0a10
    4814:	mcrrne	12, 5, pc, r3, cr1	; <UNPREDICTABLE>
    4818:			; <UNDEFINED> instruction: 0xf47f4605
    481c:	ldr	sl, [r3, r8, lsr #29]!
    4820:			; <UNDEFINED> instruction: 0xf0094630
    4824:	ldmib	sp, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
    4828:			; <UNDEFINED> instruction: 0xe6173214
    482c:	ldm	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4830:	andscc	lr, r2, #3620864	; 0x374000
    4834:	ble	1215288 <_ZdlPv@@Base+0x12075f8>
    4838:	vmovne	r9, r9, s2, s3
    483c:			; <UNDEFINED> instruction: 0x212e9112
    4840:	rscslt	r5, r7, #-788529152	; 0xd1000000
    4844:	andscc	lr, r2, #3620864	; 0x374000
    4848:	ble	e1529c <_ZdlPv@@Base+0xe0760c>
    484c:			; <UNDEFINED> instruction: 0x3e0a9a11
    4850:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
    4854:	svclt	0x00189112
    4858:	ldrbpl	r2, [r7], #1537	; 0x601
    485c:	bls	2be25c <_ZdlPv@@Base+0x2b05cc>
    4860:			; <UNDEFINED> instruction: 0x3018f8db
    4864:	swpls	r0, r1, [r8]
    4868:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    486c:			; <UNDEFINED> instruction: 0xf7ff9305
    4870:	ldmib	sp, {r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
    4874:	addsmi	r3, r3, #536870913	; 0x20000001
    4878:	mrrcne	10, 2, sp, r9, cr13
    487c:	tstls	r2, r1, lsl sl
    4880:			; <UNDEFINED> instruction: 0xe7dd2154
    4884:	vstrle	s4, [r3, #-8]
    4888:	ldmdavc	sl, {r2, r4, r8, r9, fp, ip, pc}
    488c:	andle	r2, r3, lr, lsr #20
    4890:			; <UNDEFINED> instruction: 0xf0094630
    4894:	str	pc, [r4, pc, lsr #21]
    4898:	bcs	1b22a08 <_ZdlPv@@Base+0x1b14d78>
    489c:	ldmvc	sl, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    48a0:	mvnsle	r2, r6, ror #20
    48a4:	ldrb	r2, [r4, #1025]	; 0x401
    48a8:	bne	fe440110 <_ZdlPv@@Base+0xfe432480>
    48ac:	beq	440114 <_ZdlPv@@Base+0x432484>
    48b0:	blx	5c08de <_ZdlPv@@Base+0x5b2c4e>
    48b4:	rscslt	r9, r7, #18432	; 0x4800
    48b8:	addsmi	r9, r3, #77824	; 0x13000
    48bc:	vnmla.f64	d13, d24, d6
    48c0:			; <UNDEFINED> instruction: 0xf0090a10
    48c4:	blls	4c34c0 <_ZdlPv@@Base+0x4b5830>
    48c8:	cdp	7, 1, cr14, cr8, cr0, {6}
    48cc:			; <UNDEFINED> instruction: 0xf0090a10
    48d0:	blls	4c34b4 <_ZdlPv@@Base+0x4b5824>
    48d4:	mrc	7, 0, lr, cr8, cr0, {5}
    48d8:			; <UNDEFINED> instruction: 0xf0090a10
    48dc:	blls	4c34a8 <_ZdlPv@@Base+0x4b5818>
    48e0:	ldrbmi	lr, [r0], -fp, asr #15
    48e4:			; <UNDEFINED> instruction: 0xf9d4f009
    48e8:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48ec:			; <UNDEFINED> instruction: 0xf0094630
    48f0:	vnmls.f32	s30, s17, s2
    48f4:			; <UNDEFINED> instruction: 0xf0090a10
    48f8:			; <UNDEFINED> instruction: 0xf7fdfa7d
    48fc:			; <UNDEFINED> instruction: 0x4638e892
    4900:	blx	1e4092c <_ZdlPv@@Base+0x1e32c9c>
    4904:			; <UNDEFINED> instruction: 0xe7ece7f5
    4908:			; <UNDEFINED> instruction: 0xf0094630
    490c:			; <UNDEFINED> instruction: 0xf7fdfa73
    4910:	strb	lr, [lr, r8, lsl #17]!
    4914:	andeq	pc, r1, r6, asr #30
    4918:	andeq	r0, r0, r4, asr #1
    491c:	andeq	pc, r1, r0, lsr #30
    4920:	andeq	r0, r2, lr, asr #32
    4924:	andeq	fp, r0, r8, lsl #29
    4928:	ldrdeq	r0, [r0], -r8
    492c:	andeq	ip, r0, r4, ror #28
    4930:	strdeq	r0, [r0], -ip
    4934:	ldrdeq	ip, [r0], -r2
    4938:			; <UNDEFINED> instruction: 0x0000cdb4
    493c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4940:	andeq	fp, r0, r2, lsr ip
    4944:	strdeq	r0, [r0], -r8
    4948:	andeq	pc, r1, r0, asr #19
    494c:			; <UNDEFINED> instruction: 0x0000c9b2
    4950:	andeq	fp, r0, r6, lsl #18
    4954:	andeq	fp, r0, lr, ror r7
    4958:	andeq	fp, r0, r8, lsl #14
    495c:	andeq	fp, r0, sl, lsr #13
    4960:	andeq	sl, r0, lr, asr pc
    4964:	mvnsmi	lr, sp, lsr #18
    4968:			; <UNDEFINED> instruction: 0xf7fd4604
    496c:	svcmi	0x0028fca9
    4970:			; <UNDEFINED> instruction: 0x4605447f
    4974:			; <UNDEFINED> instruction: 0x4601b370
    4978:	strtmi	r2, [r0], -r0, lsl #4
    497c:	ldc2	7, cr15, [r8], {254}	; 0xfe
    4980:	teqlt	r8, #6291456	; 0x600000
    4984:	strtmi	r4, [sl], -r1, lsl #12
    4988:			; <UNDEFINED> instruction: 0xf7ff4620
    498c:			; <UNDEFINED> instruction: 0x4680faf1
    4990:			; <UNDEFINED> instruction: 0xf007b308
    4994:			; <UNDEFINED> instruction: 0x4640fdd1
    4998:	blx	ff2c09a8 <_ZdlPv@@Base+0xff2b2d18>
    499c:			; <UNDEFINED> instruction: 0xf0094640
    49a0:			; <UNDEFINED> instruction: 0x4628f977
    49a4:			; <UNDEFINED> instruction: 0xf974f009
    49a8:	ldrtmi	fp, [r0], -lr, lsr #2
    49ac:	blx	1c429ae <_ZdlPv@@Base+0x1c34d1e>
    49b0:			; <UNDEFINED> instruction: 0xf0094630
    49b4:	stmiavs	r3!, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}^
    49b8:	stmdavs	r3!, {r0, r1, r4, r8, fp, ip, sp, pc}^
    49bc:	andsle	r2, sl, r9, lsl #22
    49c0:	ldmdami	r5, {r2, r4, r8, r9, fp, lr}
    49c4:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    49c8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    49cc:			; <UNDEFINED> instruction: 0x4619461a
    49d0:	blt	ff6c09f8 <_ZdlPv@@Base+0xff6b2d68>
    49d4:	blmi	3ce1dc <_ZdlPv@@Base+0x3c054c>
    49d8:	ldmpl	fp!, {r4, fp, lr}^
    49dc:			; <UNDEFINED> instruction: 0x461a4478
    49e0:			; <UNDEFINED> instruction: 0xf0084619
    49e4:			; <UNDEFINED> instruction: 0x4620fad1
    49e8:	blx	19c29e6 <_ZdlPv@@Base+0x19b4d56>
    49ec:	mvnsle	r3, r1
    49f0:	sbcsle	r2, r9, r0, lsl #26
    49f4:	pop	{r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    49f8:			; <UNDEFINED> instruction: 0x463081f0
    49fc:			; <UNDEFINED> instruction: 0xf948f009
    4a00:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a04:			; <UNDEFINED> instruction: 0xf0094640
    4a08:			; <UNDEFINED> instruction: 0xf7fdf943
    4a0c:	svclt	0x0000e80a
    4a10:	andeq	pc, r1, r8, ror #10
    4a14:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4a18:	andeq	fp, r0, lr, lsl #10
    4a1c:	andeq	fp, r0, r0, ror #9
    4a20:	blmi	ffc175e4 <_ZdlPv@@Base+0xffc09954>
    4a24:	push	{r1, r3, r4, r5, r6, sl, lr}
    4a28:	strdlt	r4, [r9], r0
    4a2c:			; <UNDEFINED> instruction: 0x460558d3
    4a30:	ldmdavs	fp, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, lr}
    4a34:			; <UNDEFINED> instruction: 0xf04f9307
    4a38:			; <UNDEFINED> instruction: 0xf7fd0300
    4a3c:	ldrbtmi	lr, [pc], #-2048	; 4a44 <__printf_chk@plt+0x2e9c>
    4a40:	eorle	r1, r8, r3, asr #24
    4a44:			; <UNDEFINED> instruction: 0xb3a4f8df
    4a48:			; <UNDEFINED> instruction: 0xa3a4f8df
    4a4c:	ldrbtmi	r4, [fp], #3049	; 0xbe9
    4a50:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    4a54:	blmi	ffa29660 <_ZdlPv@@Base+0xffa1b9d0>
    4a58:	movwls	r4, #1147	; 0x47b
    4a5c:	eorle	r2, lr, lr, lsr #16
    4a60:	stmdacs	sl, {r1, r2, r5, r6, r7, r8, r9, fp, lr}
    4a64:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    4a68:			; <UNDEFINED> instruction: 0xf7fcd009
    4a6c:	strtmi	lr, [r8], -r2, ror #31
    4a70:	svc	0x00e4f7fc
    4a74:	rsble	r1, r7, r4, asr #24
    4a78:	ldmdavs	r1!, {r1, r3, fp, sp}
    4a7c:	blmi	ff839258 <_ZdlPv@@Base+0xff82b5c8>
    4a80:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    4a84:	andsvs	r3, r3, r1, lsl #6
    4a88:	svc	0x00d2f7fc
    4a8c:			; <UNDEFINED> instruction: 0xf7fc4628
    4a90:	mcrrne	15, 13, lr, r2, cr6
    4a94:	blmi	ff6f9224 <_ZdlPv@@Base+0xff6eb594>
    4a98:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    4a9c:	andle	r4, r2, fp, lsr #5
    4aa0:			; <UNDEFINED> instruction: 0xf7fd4628
    4aa4:	bmi	ff63ead4 <_ZdlPv@@Base+0xff630e44>
    4aa8:	ldrbtmi	r4, [sl], #-3022	; 0xfffff432
    4aac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ab0:	subsmi	r9, sl, r7, lsl #22
    4ab4:	orrhi	pc, r7, r0, asr #32
    4ab8:	pop	{r0, r3, ip, sp, pc}
    4abc:	qsub8mi	r8, r8, r0
    4ac0:	svc	0x00bcf7fc
    4ac4:	svccc	0x00fff1b0
    4ac8:			; <UNDEFINED> instruction: 0xf0004680
    4acc:	ldmdacs	r4, {r0, r5, r6, r8, pc}^
    4ad0:	stmdacs	ip!, {r1, r3, r4, ip, lr, pc}^
    4ad4:	adcshi	pc, r2, r0
    4ad8:	eorcs	r4, lr, r8, asr #23
    4adc:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    4ae0:	svc	0x00a6f7fc
    4ae4:			; <UNDEFINED> instruction: 0x46406831
    4ae8:	svc	0x00a2f7fc
    4aec:	svceq	0x000af1b8
    4af0:	blmi	ff0f91ec <_ZdlPv@@Base+0xff0eb55c>
    4af4:	ldmpl	sl!, {r3, r5, r9, sl, lr}^
    4af8:	movwcc	r6, #6163	; 0x1813
    4afc:			; <UNDEFINED> instruction: 0xf7fc6013
    4b00:	mcrrne	15, 9, lr, r1, cr14
    4b04:	strb	sp, [r6, sl, lsr #3]
    4b08:			; <UNDEFINED> instruction: 0xf7fc4628
    4b0c:			; <UNDEFINED> instruction: 0xf1b0ef98
    4b10:			; <UNDEFINED> instruction: 0x46813fff
    4b14:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
    4b18:	andsle	r2, pc, r3, asr r8	; <UNPREDICTABLE>
    4b1c:	strhtcs	r4, [lr], -r7
    4b20:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    4b24:	svc	0x0084f7fc
    4b28:			; <UNDEFINED> instruction: 0x46406831
    4b2c:	svc	0x0080f7fc
    4b30:			; <UNDEFINED> instruction: 0x46486831
    4b34:	svc	0x007cf7fc
    4b38:	svceq	0x000af1b9
    4b3c:			; <UNDEFINED> instruction: 0x4628d0d9
    4b40:	svc	0x007cf7fc
    4b44:	orrsle	r1, r7, r4, asr #24
    4b48:	andcs	r6, sl, r1, lsr r8
    4b4c:	svc	0x0070f7fc
    4b50:	ldmpl	fp!, {r2, r3, r5, r7, r8, r9, fp, lr}^
    4b54:	adcmi	r6, fp, #1769472	; 0x1b0000
    4b58:	str	sp, [r4, r2, lsr #3]!
    4b5c:			; <UNDEFINED> instruction: 0xf7fc4628
    4b60:	mcrrne	15, 6, lr, r6, cr14
    4b64:			; <UNDEFINED> instruction: 0xf0004604
    4b68:	stmdacs	sl, {r0, r1, r2, r3, r4, r5, r6, r7, pc}
    4b6c:	stmdacs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    4b70:	sbcshi	pc, ip, r0
    4b74:	ldrbtmi	r4, [fp], #-2981	; 0xfffff45b
    4b78:	ldmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}^
    4b7c:	andcs	r4, r3, #164, 16	; 0xa40000
    4b80:			; <UNDEFINED> instruction: 0x21014b9e
    4b84:	ldmpl	lr!, {r3, r4, r5, r6, sl, lr}^
    4b88:			; <UNDEFINED> instruction: 0xf7fc6833
    4b8c:	ldmdavs	r1!, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    4b90:	strb	r4, [sl, -r0, lsr #12]!
    4b94:	mlacs	lr, r9, fp, r4
    4b98:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    4b9c:	svc	0x0048f7fc
    4ba0:			; <UNDEFINED> instruction: 0x46406831
    4ba4:	svc	0x0044f7fc
    4ba8:			; <UNDEFINED> instruction: 0x46486831
    4bac:	svc	0x0040f7fc
    4bb0:	and	r4, r2, r0, lsr #12
    4bb4:			; <UNDEFINED> instruction: 0xf0001c43
    4bb8:	ldmdavs	r1!, {r0, r1, r3, r5, r7, pc}
    4bbc:	svc	0x0038f7fc
    4bc0:			; <UNDEFINED> instruction: 0xf7fc4628
    4bc4:	stmdacs	sl, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    4bc8:	ldmdavs	r1!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4bcc:			; <UNDEFINED> instruction: 0xf7fc200a
    4bd0:	blmi	fe300898 <_ZdlPv@@Base+0xfe2f2c08>
    4bd4:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    4bd8:	ldmpl	ip!, {r9, sp}^
    4bdc:	stmib	sp, {r6, r9, sl, lr}^
    4be0:	stmdavs	r3!, {r1, r9, ip, lr}
    4be4:	eorvs	r3, r3, r1, lsl #6
    4be8:			; <UNDEFINED> instruction: 0xf89af009
    4bec:			; <UNDEFINED> instruction: 0xf7ffa802
    4bf0:	blmi	fe2446dc <_ZdlPv@@Base+0xfe236a4c>
    4bf4:	ldmpl	fp!, {r0, r5, fp, sp, lr}^
    4bf8:			; <UNDEFINED> instruction: 0xf0056818
    4bfc:	blls	184a70 <_ZdlPv@@Base+0x176de0>
    4c00:	cmnle	fp, r0, lsl #22
    4c04:	blcs	26b818 <_ZdlPv@@Base+0x25db88>
    4c08:	ldmdavs	r3!, {r3, r4, r5, r6, r8, ip, lr, pc}
    4c0c:	stmdals	r1, {r0, r1, r9, sp}
    4c10:			; <UNDEFINED> instruction: 0xf7fc2101
    4c14:	and	lr, r4, r4, lsr pc
    4c18:			; <UNDEFINED> instruction: 0xf0003301
    4c1c:			; <UNDEFINED> instruction: 0xf7fc80cd
    4c20:	strtmi	lr, [r8], -r8, lsl #30
    4c24:	svc	0x000af7fc
    4c28:	ldmdavs	r1!, {r1, r3, fp, sp}
    4c2c:	mvnsle	r4, r3, lsl #12
    4c30:	mrc	7, 7, APSR_nzcv, cr14, cr12, {7}
    4c34:	movwcc	r6, #6179	; 0x1823
    4c38:	subs	r6, pc, r3, lsr #32
    4c3c:			; <UNDEFINED> instruction: 0xf7fc4628
    4c40:	mcrrne	14, 15, lr, r1, cr14
    4c44:			; <UNDEFINED> instruction: 0xf0004604
    4c48:	stmdacs	r6!, {r0, r3, r4, r7, pc}^
    4c4c:	blmi	1af8c98 <_ZdlPv@@Base+0x1aeb008>
    4c50:	ldmpl	lr!, {r1, r2, r3, r5, sp}^
    4c54:			; <UNDEFINED> instruction: 0xf7fc6831
    4c58:	ldmdavs	r1!, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    4c5c:			; <UNDEFINED> instruction: 0xf7fc4640
    4c60:	ldmdavs	r1!, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    4c64:			; <UNDEFINED> instruction: 0xf7fc4620
    4c68:	stccs	14, cr14, [sl], {228}	; 0xe4
    4c6c:	mrcge	4, 7, APSR_nzcv, cr15, cr15, {3}
    4c70:			; <UNDEFINED> instruction: 0x4628e73f
    4c74:	mcr	7, 7, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    4c78:	stclne	6, cr4, [r0], #-16
    4c7c:	stccs	0, cr13, [sl], {106}	; 0x6a
    4c80:	stccs	15, cr11, [r0], #-96	; 0xffffffa0
    4c84:			; <UNDEFINED> instruction: 0xf8dad007
    4c88:	stmdblt	r3!, {ip, sp}
    4c8c:	andcs	r4, r3, #93184	; 0x16c00
    4c90:	tstcs	r1, r0, lsl #16
    4c94:			; <UNDEFINED> instruction: 0xf10de777
    4c98:	strbmi	r0, [r0], -r8, lsl #16
    4c9c:			; <UNDEFINED> instruction: 0xf840f009
    4ca0:	bls	bccd8 <_ZdlPv@@Base+0xaf048>
    4ca4:			; <UNDEFINED> instruction: 0xf1032c0a
    4ca8:	tstls	r3, r1, lsl #2
    4cac:	ldrdle	r5, [pc], -r6
    4cb0:			; <UNDEFINED> instruction: 0xf7fc4628
    4cb4:	mcrrne	14, 12, lr, r2, cr4
    4cb8:	andle	r4, lr, r4, lsl #12
    4cbc:	rsclt	r9, r6, #3072	; 0xc00
    4cc0:	addsmi	r9, r3, #4, 20	; 0x4000
    4cc4:	strbmi	sp, [r0], -sp, ror #23
    4cc8:			; <UNDEFINED> instruction: 0xf8faf009
    4ccc:	strb	r9, [r8, r3, lsl #22]!
    4cd0:	ldmpl	sl!, {r0, r1, r3, r6, r8, r9, fp, lr}^
    4cd4:	movwcc	r6, #6163	; 0x1813
    4cd8:	ldmib	sp, {r0, r1, r4, sp, lr}^
    4cdc:	addsmi	r3, r3, #805306368	; 0x30000000
    4ce0:	bls	bb564 <_ZdlPv@@Base+0xad8d4>
    4ce4:	tstls	r3, r9, asr ip
    4ce8:	ldrbpl	r2, [r1], #256	; 0x100
    4cec:			; <UNDEFINED> instruction: 0xf0089802
    4cf0:	bls	c48dc <_ZdlPv@@Base+0xb6c4c>
    4cf4:	andcs	r4, r1, r9, asr r6
    4cf8:	svc	0x0056f7fc
    4cfc:			; <UNDEFINED> instruction: 0xf0094640
    4d00:			; <UNDEFINED> instruction: 0x4628f879
    4d04:	mrc	7, 4, APSR_nzcv, cr10, cr12, {7}
    4d08:			; <UNDEFINED> instruction: 0xf47f1c43
    4d0c:	strb	sl, [r2], r7, lsr #29
    4d10:	stmdami	r2, {r0, r6, r8, r9, fp, lr}^
    4d14:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    4d18:			; <UNDEFINED> instruction: 0x4619461a
    4d1c:			; <UNDEFINED> instruction: 0xf934f008
    4d20:	strbmi	lr, [r0], -r1, asr #13
    4d24:			; <UNDEFINED> instruction: 0xf8ccf009
    4d28:	ldrb	r9, [sl, r3, lsl #22]
    4d2c:	eorcs	r4, lr, r3, lsr fp
    4d30:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    4d34:	mrc	7, 3, APSR_nzcv, cr12, cr12, {7}
    4d38:			; <UNDEFINED> instruction: 0x46406831
    4d3c:	mrc	7, 3, APSR_nzcv, cr8, cr12, {7}
    4d40:			; <UNDEFINED> instruction: 0x46486831
    4d44:	mrc	7, 3, APSR_nzcv, cr4, cr12, {7}
    4d48:	svclt	0x00182c0a
    4d4c:			; <UNDEFINED> instruction: 0xf47f4620
    4d50:			; <UNDEFINED> instruction: 0xe73aaf34
    4d54:	andcs	r4, r4, #41984	; 0xa400
    4d58:	tstcs	r1, r1, lsr r8
    4d5c:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    4d60:			; <UNDEFINED> instruction: 0xf7fc681b
    4d64:	ldr	lr, [r6], ip, lsl #29
    4d68:	andcs	r4, r4, #36, 22	; 0x9000
    4d6c:	tstcs	r1, sp, lsr #16
    4d70:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    4d74:			; <UNDEFINED> instruction: 0xf7fc681b
    4d78:	str	lr, [ip], r2, lsl #29
    4d7c:	andcs	r4, r3, #31744	; 0x7c00
    4d80:	tstcs	r1, r9, lsr #16
    4d84:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    4d88:			; <UNDEFINED> instruction: 0xf7fc681b
    4d8c:			; <UNDEFINED> instruction: 0xe682ee78
    4d90:	andcs	r4, r2, #26624	; 0x6800
    4d94:	tstcs	r1, r5, lsr #16
    4d98:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    4d9c:			; <UNDEFINED> instruction: 0xf7fc681b
    4da0:	ldrbt	lr, [r8], -lr, ror #28
    4da4:	andcs	r4, r3, #21504	; 0x5400
    4da8:	tstcs	r1, r1, lsr #16
    4dac:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    4db0:			; <UNDEFINED> instruction: 0xf7fc681b
    4db4:	strbt	lr, [lr], -r4, ror #28
    4db8:			; <UNDEFINED> instruction: 0xf7fc200a
    4dbc:			; <UNDEFINED> instruction: 0x4640ee3a
    4dc0:			; <UNDEFINED> instruction: 0xf818f009
    4dc4:			; <UNDEFINED> instruction: 0xf7fce66f
    4dc8:	strbmi	lr, [r0], -r6, lsr #28
    4dcc:			; <UNDEFINED> instruction: 0xf812f009
    4dd0:	mcr	7, 1, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4dd4:			; <UNDEFINED> instruction: 0xf0094640
    4dd8:			; <UNDEFINED> instruction: 0xf7fcf80d
    4ddc:	svclt	0x0000ee22
    4de0:			; <UNDEFINED> instruction: 0x0001f4b4
    4de4:	andeq	r0, r0, r4, asr #1
    4de8:	muleq	r1, sl, r4
    4dec:	andeq	fp, r0, sl, asr #9
    4df0:	ldrdeq	pc, [r1], -r0
    4df4:			; <UNDEFINED> instruction: 0x0000b4be
    4df8:	andeq	fp, r0, r8, lsl #8
    4dfc:	andeq	r0, r0, r8, lsl #2
    4e00:	ldrdeq	r0, [r0], -r8
    4e04:	andeq	r0, r0, r0, asr #1
    4e08:	andeq	pc, r1, lr, lsr #8
    4e0c:	andeq	pc, r1, sl, lsr #9
    4e10:	muleq	r0, r0, r3
    4e14:	strdeq	r0, [r0], -ip
    4e18:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4e1c:	ldrdeq	fp, [r0], -r6
    4e20:	andeq	fp, r0, sl, asr #3
    4e24:			; <UNDEFINED> instruction: 0x0000b1be
    4e28:	muleq	r0, sl, r1
    4e2c:	andeq	fp, r0, r2, lsl fp
    4e30:	andeq	fp, r0, r6, ror r1
    4e34:	ldrbmi	r2, [r0, -r0]!
    4e38:	svclt	0x00004770
    4e3c:	ldrbmi	r2, [r0, -r0]!
    4e40:	ldrbmi	r2, [r0, -r0]!
    4e44:	ldrbmi	r2, [r0, -r0]!
    4e48:	rscscc	pc, pc, pc, asr #32
    4e4c:	svclt	0x00004770
    4e50:	svclt	0x00004770
    4e54:	svclt	0x00004770
    4e58:	ldrbmi	r2, [r0, -r0]!
    4e5c:	svclt	0x00142900
    4e60:	movwcs	r2, #8961	; 0x2301
    4e64:	eorcc	pc, r8, r0, lsl #17
    4e68:	svclt	0x00004770
    4e6c:	svclt	0x00142900
    4e70:	movwcs	r2, #8961	; 0x2301
    4e74:	eorcc	pc, r9, r0, lsl #17
    4e78:	svclt	0x00004770
    4e7c:	ldrbmi	r2, [r0, -r1]!
    4e80:	svclt	0x00004770
    4e84:	ldrbmi	r2, [r0, -r2]!
    4e88:	svclt	0x00004770
    4e8c:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
    4e90:			; <UNDEFINED> instruction: 0x4604447b
    4e94:			; <UNDEFINED> instruction: 0xf8403308
    4e98:			; <UNDEFINED> instruction: 0xf0083b10
    4e9c:	strtmi	pc, [r0], -fp, lsr #31
    4ea0:	svclt	0x0000bd10
    4ea4:	andeq	lr, r1, r0, asr #16
    4ea8:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
    4eac:	movwcc	r4, #33915	; 0x847b
    4eb0:			; <UNDEFINED> instruction: 0xf8404604
    4eb4:			; <UNDEFINED> instruction: 0xf0083b10
    4eb8:	qadd8mi	pc, r0, sp	; <UNPREDICTABLE>
    4ebc:	cdp2	0, 14, cr15, cr8, cr8, {0}
    4ec0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    4ec4:			; <UNDEFINED> instruction: 0xf0084620
    4ec8:			; <UNDEFINED> instruction: 0xf7fcfee3
    4ecc:	svclt	0x0000edaa
    4ed0:	andeq	lr, r1, r4, lsr #16
    4ed4:			; <UNDEFINED> instruction: 0x4604b510
    4ed8:			; <UNDEFINED> instruction: 0xf7fc6a80
    4edc:			; <UNDEFINED> instruction: 0x4620ed58
    4ee0:	svclt	0x0000bd10
    4ee4:			; <UNDEFINED> instruction: 0x4604b510
    4ee8:			; <UNDEFINED> instruction: 0xf7fc6a80
    4eec:			; <UNDEFINED> instruction: 0x4620ed50
    4ef0:	cdp2	0, 12, cr15, cr14, cr8, {0}
    4ef4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    4ef8:	mvnsmi	lr, #737280	; 0xb4000
    4efc:	stcvs	6, cr4, [r5], {4}
    4f00:	addmi	r4, sp, #14680064	; 0xe00000
    4f04:	stccs	12, cr13, [r0, #-220]	; 0xffffff24
    4f08:	bl	fec790f0 <_ZdlPv@@Base+0xfec6b460>
    4f0c:	bvs	11c8c28 <_ZdlPv@@Base+0x11baf98>
    4f10:	subeq	lr, r5, pc, asr #20
    4f14:	mcrrne	15, 10, fp, r8, cr8
    4f18:	msrmi	SPSR_, #111	; 0x6f
    4f1c:	strtvs	r4, [r0], #664	; 0x298
    4f20:	addeq	fp, r0, r4, lsr pc
    4f24:	rscscc	pc, pc, pc, asr #32
    4f28:			; <UNDEFINED> instruction: 0xf7fc00ad
    4f2c:			; <UNDEFINED> instruction: 0x4639ed50
    4f30:	rsbvs	r4, r0, #44040192	; 0x2a00000
    4f34:	stc	7, cr15, [r8, #1008]!	; 0x3f0
    4f38:			; <UNDEFINED> instruction: 0xf7fc4638
    4f3c:	stcvs	13, cr14, [r0], #536	; 0x218
    4f40:	msrmi	SPSR_, #111	; 0x6f
    4f44:	addsmi	r6, r8, #684032	; 0xa7000
    4f48:	addeq	fp, r0, r4, lsr pc
    4f4c:	rscscc	pc, pc, pc, asr #32
    4f50:	ldc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    4f54:	ldrtmi	r4, [r9], -sl, lsr #12
    4f58:			; <UNDEFINED> instruction: 0xf7fc62a0
    4f5c:			; <UNDEFINED> instruction: 0x4638ed96
    4f60:	ldcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
    4f64:	addsmi	r6, lr, #41728	; 0xa300
    4f68:	ldmdbmi	r4!, {r0, r2, r8, r9, fp, ip, lr, pc}
    4f6c:	subspl	pc, r9, r0, asr #4
    4f70:			; <UNDEFINED> instruction: 0xf0074479
    4f74:			; <UNDEFINED> instruction: 0xf8d4fc83
    4f78:	strbmi	r8, [r6, #-0]
    4f7c:	stmdavs	r2!, {r0, r3, r4, r5, r8, r9, fp, ip, lr, pc}^
    4f80:	strbmi	pc, [r0, -pc, rrx]!	; <UNPREDICTABLE>
    4f84:	adcsmi	r2, sl, #0, 10
    4f88:	ldrdls	pc, [r4], -r4	; <UNPREDICTABLE>
    4f8c:	addseq	fp, r0, r4, lsr pc
    4f90:	rscscc	pc, pc, pc, asr #32
    4f94:	ldc	7, cr15, [sl, #-1008]	; 0xfffffc10
    4f98:	stmdavs	r3!, {r0, r5, r6, fp, sp, lr}
    4f9c:			; <UNDEFINED> instruction: 0xf8492900
    4fa0:	stcle	0, cr0, [r8, #-160]!	; 0xffffff60
    4fa4:	b	13df934 <_ZdlPv@@Base+0x13d1ca4>
    4fa8:			; <UNDEFINED> instruction: 0xf8520883
    4fac:	bl	d1040 <_ZdlPv@@Base+0xc33b0>
    4fb0:			; <UNDEFINED> instruction: 0xf8430281
    4fb4:	addsmi	r5, sl, #4, 22	; 0x1000
    4fb8:	stfnep	f5, [r8], {251}	; 0xfb
    4fbc:	ldrdls	pc, [r8], -r4	; <UNPREDICTABLE>
    4fc0:	stc	7, cr15, [r4, #-1008]	; 0xfffffc10
    4fc4:	bcs	1f154 <_ZdlPv@@Base+0x114c4>
    4fc8:	movwcs	fp, #4008	; 0xfa8
    4fcc:	andeq	pc, r8, r9, asr #16
    4fd0:	stmdavs	r1!, {r3, r8, r9, fp, ip, lr, pc}
    4fd4:			; <UNDEFINED> instruction: 0xf8526aa2
    4fd8:	ldrbpl	r2, [r5], #33	; 0x21
    4fdc:	stmdavs	r2!, {r0, r8, r9, ip, sp}^
    4fe0:	ble	ffd95a50 <_ZdlPv@@Base+0xffd87dc0>
    4fe4:			; <UNDEFINED> instruction: 0xf1036823
    4fe8:			; <UNDEFINED> instruction: 0xf8c40801
    4fec:	strbmi	r8, [r6, #-0]
    4ff0:	pop	{r0, r3, r6, r7, r9, fp, ip, lr, pc}
    4ff4:	b	13e5fdc <_ZdlPv@@Base+0x13d834c>
    4ff8:	ldrb	r0, [lr, r3, lsl #17]
    4ffc:	svclt	0x00dc290f
    5000:	strtvs	r2, [r0], #16
    5004:	mcrrne	13, 1, sp, r8, cr7
    5008:	msrmi	SPSR_, #111	; 0x6f
    500c:	strtvs	r4, [r0], #664	; 0x298
    5010:			; <UNDEFINED> instruction: 0xf04fbfa8
    5014:	blle	391418 <_ZdlPv@@Base+0x383788>
    5018:	ldcl	7, cr15, [r8], {252}	; 0xfc
    501c:			; <UNDEFINED> instruction: 0xf06f6ca3
    5020:	addsmi	r4, r3, #96, 4
    5024:	svclt	0x00346260
    5028:			; <UNDEFINED> instruction: 0xf04f0098
    502c:			; <UNDEFINED> instruction: 0xf7fc30ff
    5030:	adcvs	lr, r0, #52736	; 0xce00
    5034:	umulleq	lr, r0, r6, r7
    5038:	svclt	0x0000e7ee
    503c:	andeq	fp, r0, r4, lsr #1
    5040:	ldrbmi	lr, [r0, sp, lsr #18]!
    5044:	strmi	r4, [r4], -r5, lsl #12
    5048:	bleq	830a4 <_ZdlPv@@Base+0x75414>
    504c:	ldrbtmi	r4, [lr], #-3642	; 0xfffff1c6
    5050:			; <UNDEFINED> instruction: 0xf8dfb318
    5054:	strmi	sl, [pc], -r8, ror #1
    5058:			; <UNDEFINED> instruction: 0x46994690
    505c:	stmdacs	r5!, {r1, r3, r4, r5, r6, r7, sl, lr}
    5060:	stmdavc	r3!, {r0, r1, r5, r6, r8, ip, lr, pc}^
    5064:	blcc	952074 <_ZdlPv@@Base+0x9443e4>
    5068:	stmdale	ip, {r2, r4, r8, r9, fp, sp}
    506c:			; <UNDEFINED> instruction: 0xf003e8df
    5070:	bleq	2c7dd0 <_ZdlPv@@Base+0x2ba140>
    5074:	bleq	2c7ca8 <_ZdlPv@@Base+0x2ba018>
    5078:	bleq	2c7cac <_ZdlPv@@Base+0x2ba01c>
    507c:	ldrtcs	r3, [r1], #-3659	; 0xfffff1b5
    5080:	andsne	r1, r0, r7, lsl r0
    5084:			; <UNDEFINED> instruction: 0x46510010
    5088:	sbccc	pc, r2, r0, asr #12
    508c:	blx	ffdc10b2 <_ZdlPv@@Base+0xffdb3422>
    5090:			; <UNDEFINED> instruction: 0xf8154625
    5094:	stmdacs	r0, {r0, r8, r9, fp}
    5098:	pop	{r0, r5, r6, r7, r8, ip, lr, pc}
    509c:	blls	267064 <_ZdlPv@@Base+0x2593d4>
    50a0:	bcs	1f210 <_ZdlPv@@Base+0x11580>
    50a4:	blmi	9b947c <_ZdlPv@@Base+0x9ab7ec>
    50a8:	stmdals	r9, {r0, r8, sp}
    50ac:	stmdavs	r0, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    50b0:			; <UNDEFINED> instruction: 0xf7fc681b
    50b4:	strb	lr, [fp, r4, ror #25]!
    50b8:	ldmdavs	sl, {r3, r8, r9, fp, ip, pc}^
    50bc:	rscle	r2, r7, r0, lsl #20
    50c0:	tstcs	r1, pc, lsl fp
    50c4:	ldmpl	r3!, {r3, fp, ip, pc}^
    50c8:	ldmdavs	fp, {fp, sp, lr}
    50cc:	ldcl	7, cr15, [r6], {252}	; 0xfc
    50d0:			; <UNDEFINED> instruction: 0xf8d9e7de
    50d4:	bcs	d0ec <__printf_chk@plt+0xb544>
    50d8:	blmi	679448 <_ZdlPv@@Base+0x66b7b8>
    50dc:			; <UNDEFINED> instruction: 0xf8d92101
    50e0:	ldmpl	r3!, {}^	; <UNPREDICTABLE>
    50e4:			; <UNDEFINED> instruction: 0xf7fc681b
    50e8:	ldrb	lr, [r1, sl, asr #25]
    50ec:	ldrdcs	pc, [r4], -r8
    50f0:	sbcle	r2, sp, r0, lsl #20
    50f4:	tstcs	r1, r2, lsl fp
    50f8:	ldrdeq	pc, [r0], -r8
    50fc:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5100:	ldc	7, cr15, [ip], #1008	; 0x3f0
    5104:	ldmdavs	sl!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    5108:	sbcle	r2, r1, r0, lsl #20
    510c:	tstcs	r1, ip, lsl #22
    5110:	ldmpl	r3!, {r3, r4, r5, fp, sp, lr}^
    5114:			; <UNDEFINED> instruction: 0xf7fc681b
    5118:			; <UNDEFINED> instruction: 0xe7b9ecb2
    511c:	eorcs	r4, r5, r8, lsl #22
    5120:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5124:	stc	7, cr15, [r4], {252}	; 0xfc
    5128:	blmi	17eff8 <_ZdlPv@@Base+0x171368>
    512c:	ldmpl	r3!, {r2, r3, r5, r9, sl, lr}^
    5130:			; <UNDEFINED> instruction: 0xf7fc6819
    5134:			; <UNDEFINED> instruction: 0xe7abec7e
    5138:	andeq	lr, r1, sl, lsl #29
    513c:			; <UNDEFINED> instruction: 0x0000afb8
    5140:	andeq	r0, r0, r8, lsl #2
    5144:	blmi	1517a98 <_ZdlPv@@Base+0x1509e08>
    5148:	ldrblt	r4, [r0, #1146]!	; 0x47a
    514c:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    5150:	movwls	r6, #22555	; 0x581b
    5154:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5158:	movwcs	lr, #18896	; 0x49d0
    515c:	mulle	sp, sl, r2
    5160:	strmi	r6, [r4], -r3, asr #20
    5164:	stmdbcs	r1, {r0, r3, r4, r9, fp, sp, lr}
    5168:	stmdbcs	r2, {r0, r2, r5, r6, ip, lr, pc}
    516c:	cmnlt	r9, r9, asr #32
    5170:	vst2.16	{d20,d22}, [pc], sl
    5174:	ldrbtmi	r7, [r9], #-212	; 0xffffff2c
    5178:	blx	fe04119e <_ZdlPv@@Base+0xfe03350e>
    517c:	blmi	1197aa4 <_ZdlPv@@Base+0x1189e14>
    5180:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5184:	blls	15f1f4 <_ZdlPv@@Base+0x151564>
    5188:	qdsuble	r4, sl, sp
    518c:	ldcllt	0, cr11, [r0, #28]!
    5190:	stcge	14, cr4, [r2, #-272]	; 0xfffffef0
    5194:	tstcs	r1, r4, asr #22
    5198:	andls	r4, r0, #2113929216	; 0x7e000000
    519c:	andcs	r4, lr, #2063597568	; 0x7b000000
    51a0:			; <UNDEFINED> instruction: 0xf7fc4630
    51a4:			; <UNDEFINED> instruction: 0x4631ecd0
    51a8:			; <UNDEFINED> instruction: 0xf0084628
    51ac:			; <UNDEFINED> instruction: 0xf106fddd
    51b0:	ldmdami	lr!, {r4, r8, r9}
    51b4:	ldrmi	r4, [sl], -r9, lsr #12
    51b8:	movwcc	lr, #2509	; 0x9cd
    51bc:			; <UNDEFINED> instruction: 0xf7ff4478
    51c0:	mrcmi	15, 1, APSR_nzcv, cr11, cr15, {1}
    51c4:			; <UNDEFINED> instruction: 0xf0084628
    51c8:	stmdbvs	r7!, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}
    51cc:	blmi	e563cc <_ZdlPv@@Base+0xe4873c>
    51d0:	tstcs	r1, lr, lsl #4
    51d4:			; <UNDEFINED> instruction: 0x4630447b
    51d8:			; <UNDEFINED> instruction: 0xf7fc9700
    51dc:			; <UNDEFINED> instruction: 0x4631ecb4
    51e0:			; <UNDEFINED> instruction: 0xf0084628
    51e4:			; <UNDEFINED> instruction: 0xf106fdc1
    51e8:	ldmdami	r3!, {r4, r8, r9}
    51ec:	ldrmi	r4, [sl], -r9, lsr #12
    51f0:	movwcc	lr, #2509	; 0x9cd
    51f4:			; <UNDEFINED> instruction: 0xf7ff4478
    51f8:	strtmi	pc, [r8], -r3, lsr #30
    51fc:	ldc2l	0, cr15, [sl, #32]!
    5200:	stcmi	7, cr14, [lr], #-752	; 0xfffffd10
    5204:	blmi	bb0614 <_ZdlPv@@Base+0xba2984>
    5208:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    520c:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    5210:	strtmi	r2, [r0], -lr, lsl #4
    5214:	ldc	7, cr15, [r6], {252}	; 0xfc
    5218:	strtmi	r4, [r8], -r1, lsr #12
    521c:	stc2	0, cr15, [r4, #32]!
    5220:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    5224:	strtmi	r4, [r9], -r7, lsr #16
    5228:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    522c:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    5230:			; <UNDEFINED> instruction: 0xff06f7ff
    5234:	stcmi	7, cr14, [r4], #-900	; 0xfffffc7c
    5238:	blmi	930648 <_ZdlPv@@Base+0x9229b8>
    523c:	andls	r4, r0, #124, 8	; 0x7c000000
    5240:	andcs	r4, lr, #2063597568	; 0x7b000000
    5244:			; <UNDEFINED> instruction: 0xf7fc4620
    5248:			; <UNDEFINED> instruction: 0x4621ec7e
    524c:			; <UNDEFINED> instruction: 0xf0084628
    5250:			; <UNDEFINED> instruction: 0xf104fd8b
    5254:	ldmdami	lr, {r4, r8, r9}
    5258:	ldrmi	r4, [sl], -r9, lsr #12
    525c:	movwcc	lr, #2509	; 0x9cd
    5260:			; <UNDEFINED> instruction: 0xf7ff4478
    5264:	strb	pc, [r8, sp, ror #29]	; <UNPREDICTABLE>
    5268:	bl	ff543260 <_ZdlPv@@Base+0xff5355d0>
    526c:			; <UNDEFINED> instruction: 0xf0084628
    5270:			; <UNDEFINED> instruction: 0xf7fcfdc1
    5274:			; <UNDEFINED> instruction: 0x4628ebd6
    5278:	ldc2	0, cr15, [ip, #32]!
    527c:	bl	ff443274 <_ZdlPv@@Base+0xff4355e4>
    5280:			; <UNDEFINED> instruction: 0xf0084628
    5284:			; <UNDEFINED> instruction: 0xf7fcfdb7
    5288:	strtmi	lr, [r8], -ip, asr #23
    528c:	ldc2	0, cr15, [r2, #32]!
    5290:	bl	ff1c3288 <_ZdlPv@@Base+0xff1b55f8>
    5294:	muleq	r1, r0, sp
    5298:	andeq	r0, r0, r4, asr #1
    529c:	muleq	r0, lr, lr
    52a0:	andeq	lr, r1, r8, asr sp
    52a4:	muleq	r2, r4, lr
    52a8:	muleq	r0, r8, lr
    52ac:	andeq	sl, r0, r0, lsl #29
    52b0:	andeq	r0, r2, r0, ror #28
    52b4:	andeq	sl, r0, r0, ror #28
    52b8:	andeq	sl, r0, r8, asr lr
    52bc:	andeq	r0, r2, r2, lsr #28
    52c0:	andeq	sl, r0, r6, lsr #28
    52c4:	andeq	sl, r0, lr, lsr lr
    52c8:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    52cc:	strdeq	sl, [r0], -r4
    52d0:	ldrdeq	sl, [r0], -ip
    52d4:	andcs	r4, lr, #31744	; 0x7c00
    52d8:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    52dc:	ldrsbt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    52e0:	stmibvs	r0, {r1, r2, r7, ip, sp, pc}^
    52e4:	ldreq	pc, [ip], -r3, lsl #2
    52e8:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    52ec:			; <UNDEFINED> instruction: 0x461c44fe
    52f0:	andls	r4, r0, fp, lsl fp
    52f4:			; <UNDEFINED> instruction: 0xf85ead02
    52f8:	ldrbtmi	ip, [fp], #-12
    52fc:	ldrtmi	r2, [r0], -r1, lsl #2
    5300:	ldrdgt	pc, [r0], -ip
    5304:	andsgt	pc, r4, sp, asr #17
    5308:	stceq	0, cr15, [r0], {79}	; 0x4f
    530c:	ldc	7, cr15, [sl], {252}	; 0xfc
    5310:			; <UNDEFINED> instruction: 0x46284631
    5314:	stc2	0, cr15, [r8, #-32]!	; 0xffffffe0
    5318:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    531c:			; <UNDEFINED> instruction: 0x46294811
    5320:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    5324:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    5328:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    532c:			; <UNDEFINED> instruction: 0xf0084628
    5330:	bmi	3848bc <_ZdlPv@@Base+0x376c2c>
    5334:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    5338:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    533c:	subsmi	r9, sl, r5, lsl #22
    5340:	andlt	sp, r6, r1, lsl #2
    5344:			; <UNDEFINED> instruction: 0xf7fcbd70
    5348:	strtmi	lr, [r8], -r6, ror #22
    534c:	ldc2l	0, cr15, [r2, #-32]	; 0xffffffe0
    5350:	bl	19c3348 <_ZdlPv@@Base+0x19b56b8>
    5354:	andeq	r0, r2, r2, asr sp
    5358:	andeq	lr, r1, ip, ror #23
    535c:	andeq	r0, r0, r4, asr #1
    5360:	muleq	r0, r6, sp
    5364:	andeq	sl, r0, r2, ror sp
    5368:	andeq	lr, r1, r2, lsr #23
    536c:	andcs	r4, lr, #31744	; 0x7c00
    5370:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    5374:	ldrsbt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5378:	stmibvs	r0, {r1, r2, r7, ip, sp, pc}^
    537c:	ldreq	pc, [ip], -r3, lsl #2
    5380:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5384:			; <UNDEFINED> instruction: 0x461c44fe
    5388:	andls	r4, r0, fp, lsl fp
    538c:			; <UNDEFINED> instruction: 0xf85ead02
    5390:	ldrbtmi	ip, [fp], #-12
    5394:	ldrtmi	r2, [r0], -r1, lsl #2
    5398:	ldrdgt	pc, [r0], -ip
    539c:	andsgt	pc, r4, sp, asr #17
    53a0:	stceq	0, cr15, [r0], {79}	; 0x4f
    53a4:	bl	ff3c339c <_ZdlPv@@Base+0xff3b570c>
    53a8:			; <UNDEFINED> instruction: 0x46284631
    53ac:	ldc2l	0, cr15, [ip], {8}
    53b0:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    53b4:			; <UNDEFINED> instruction: 0x46294811
    53b8:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    53bc:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    53c0:	mrc2	7, 1, pc, cr14, cr15, {7}
    53c4:			; <UNDEFINED> instruction: 0xf0084628
    53c8:	bmi	384824 <_ZdlPv@@Base+0x376b94>
    53cc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    53d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    53d4:	subsmi	r9, sl, r5, lsl #22
    53d8:	andlt	sp, r6, r1, lsl #2
    53dc:			; <UNDEFINED> instruction: 0xf7fcbd70
    53e0:			; <UNDEFINED> instruction: 0x4628eb1a
    53e4:	stc2	0, cr15, [r6, #-32]	; 0xffffffe0
    53e8:	bl	6c33e0 <_ZdlPv@@Base+0x6b5750>
    53ec:			; <UNDEFINED> instruction: 0x00020cba
    53f0:	andeq	lr, r1, r4, asr fp
    53f4:	andeq	r0, r0, r4, asr #1
    53f8:	strdeq	sl, [r0], -lr
    53fc:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    5400:	andeq	lr, r1, sl, lsl #22
    5404:	andcs	r4, lr, #31744	; 0x7c00
    5408:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    540c:	ldrsbt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5410:	stmibvs	r0, {r1, r2, r7, ip, sp, pc}^
    5414:	ldreq	pc, [ip], -r3, lsl #2
    5418:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    541c:			; <UNDEFINED> instruction: 0x461c44fe
    5420:	andls	r4, r0, fp, lsl fp
    5424:			; <UNDEFINED> instruction: 0xf85ead02
    5428:	ldrbtmi	ip, [fp], #-12
    542c:	ldrtmi	r2, [r0], -r1, lsl #2
    5430:	ldrdgt	pc, [r0], -ip
    5434:	andsgt	pc, r4, sp, asr #17
    5438:	stceq	0, cr15, [r0], {79}	; 0x4f
    543c:	bl	fe0c3434 <_ZdlPv@@Base+0xfe0b57a4>
    5440:			; <UNDEFINED> instruction: 0x46284631
    5444:	ldc2	0, cr15, [r0], {8}
    5448:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    544c:			; <UNDEFINED> instruction: 0x46294811
    5450:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    5454:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    5458:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
    545c:			; <UNDEFINED> instruction: 0xf0084628
    5460:	bmi	38478c <_ZdlPv@@Base+0x376afc>
    5464:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    5468:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    546c:	subsmi	r9, sl, r5, lsl #22
    5470:	andlt	sp, r6, r1, lsl #2
    5474:			; <UNDEFINED> instruction: 0xf7fcbd70
    5478:	strtmi	lr, [r8], -lr, asr #21
    547c:	ldc2	0, cr15, [sl], #32
    5480:	b	ff3c3478 <_ZdlPv@@Base+0xff3b57e8>
    5484:	andeq	r0, r2, r2, lsr #24
    5488:			; <UNDEFINED> instruction: 0x0001eabc
    548c:	andeq	r0, r0, r4, asr #1
    5490:	andeq	sl, r0, r6, ror #24
    5494:	andeq	sl, r0, r2, asr #24
    5498:	andeq	lr, r1, r2, ror sl
    549c:	andcs	r4, lr, #31744	; 0x7c00
    54a0:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    54a4:	ldrsbt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    54a8:	stmibvs	r0, {r1, r2, r7, ip, sp, pc}^
    54ac:	ldreq	pc, [ip], -r3, lsl #2
    54b0:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    54b4:			; <UNDEFINED> instruction: 0x461c44fe
    54b8:	andls	r4, r0, fp, lsl fp
    54bc:			; <UNDEFINED> instruction: 0xf85ead02
    54c0:	ldrbtmi	ip, [fp], #-12
    54c4:	ldrtmi	r2, [r0], -r1, lsl #2
    54c8:	ldrdgt	pc, [r0], -ip
    54cc:	andsgt	pc, r4, sp, asr #17
    54d0:	stceq	0, cr15, [r0], {79}	; 0x4f
    54d4:	bl	dc34cc <_ZdlPv@@Base+0xdb583c>
    54d8:			; <UNDEFINED> instruction: 0x46284631
    54dc:	mcrr2	0, 0, pc, r4, cr8	; <UNPREDICTABLE>
    54e0:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    54e4:			; <UNDEFINED> instruction: 0x46294811
    54e8:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    54ec:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    54f0:	stc2	7, cr15, [r6, #1020]!	; 0x3fc
    54f4:			; <UNDEFINED> instruction: 0xf0084628
    54f8:	bmi	3846f4 <_ZdlPv@@Base+0x376a64>
    54fc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    5500:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5504:	subsmi	r9, sl, r5, lsl #22
    5508:	andlt	sp, r6, r1, lsl #2
    550c:			; <UNDEFINED> instruction: 0xf7fcbd70
    5510:	strtmi	lr, [r8], -r2, lsl #21
    5514:	stc2l	0, cr15, [lr], #-32	; 0xffffffe0
    5518:	b	fe0c3510 <_ZdlPv@@Base+0xfe0b5880>
    551c:	andeq	r0, r2, sl, lsl #23
    5520:	andeq	lr, r1, r4, lsr #20
    5524:	andeq	r0, r0, r4, asr #1
    5528:	andeq	sl, r0, lr, asr #23
    552c:	andeq	sl, r0, sl, lsr #23
    5530:	ldrdeq	lr, [r1], -sl
    5534:	blmi	1f17f28 <_ZdlPv@@Base+0x1f0a298>
    5538:	stmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}^
    553c:	mvnsmi	lr, sp, lsr #18
    5540:	ldmpl	r3, {r1, r3, r7, ip, sp, pc}^
    5544:	vaddmi.f16	s13, s18, s4	; <UNPREDICTABLE>
    5548:	movwls	r6, #38939	; 0x981b
    554c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5550:	bvs	10d5f80 <_ZdlPv@@Base+0x10c82f0>
    5554:	andle	r4, lr, lr, ror r4
    5558:			; <UNDEFINED> instruction: 0x46046a19
    555c:			; <UNDEFINED> instruction: 0xf0002901
    5560:	stmdbcs	r2, {r1, r2, r5, r7, pc}
    5564:	mvnslt	sp, r3, ror r0
    5568:	vmul.i8	q10, q0, <illegal reg q8.5>
    556c:	ldrbtmi	r2, [r9], #-150	; 0xffffff6a
    5570:			; <UNDEFINED> instruction: 0xf984f007
    5574:			; <UNDEFINED> instruction: 0xf8936a63
    5578:	ldmdblt	fp, {r0, r2, r5, ip, sp}^
    557c:	blmi	1a97f38 <_ZdlPv@@Base+0x1a8a2a8>
    5580:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5584:	blls	25f5f4 <_ZdlPv@@Base+0x251964>
    5588:			; <UNDEFINED> instruction: 0xf040405a
    558c:	andlt	r8, sl, sp, lsr #1
    5590:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5594:	andcs	r4, r9, #104, 22	; 0x1a000
    5598:	tstcs	r1, r8, ror #16
    559c:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    55a0:			; <UNDEFINED> instruction: 0xf7fc681b
    55a4:	strb	lr, [r9, ip, ror #20]!
    55a8:	stcge	15, cr4, [r6, #-404]	; 0xfffffe6c
    55ac:	tstcs	r1, r5, ror #22
    55b0:	andls	r4, r0, #2130706432	; 0x7f000000
    55b4:	andcs	r4, lr, #2063597568	; 0x7b000000
    55b8:			; <UNDEFINED> instruction: 0xf7fc4638
    55bc:	ldrtmi	lr, [r9], -r4, asr #21
    55c0:			; <UNDEFINED> instruction: 0xf0084628
    55c4:			; <UNDEFINED> instruction: 0xf107fbd1
    55c8:	ldmdami	pc, {r4, r8, r9}^	; <UNPREDICTABLE>
    55cc:	ldrmi	r4, [sl], -r9, lsr #12
    55d0:	movwcc	lr, #2509	; 0x9cd
    55d4:			; <UNDEFINED> instruction: 0xf7ff4478
    55d8:			; <UNDEFINED> instruction: 0xf8dffd33
    55dc:			; <UNDEFINED> instruction: 0x46288170
    55e0:	stc2	0, cr15, [r8], {8}
    55e4:	ldrbtmi	r6, [r8], #2337	; 0x921
    55e8:	svcge	0x00034b59
    55ec:	ldrbtmi	r2, [fp], #-526	; 0xfffffdf2
    55f0:	tstls	r0, r0, asr #12
    55f4:			; <UNDEFINED> instruction: 0xf7fc2101
    55f8:	strbmi	lr, [r1], -r6, lsr #21
    55fc:			; <UNDEFINED> instruction: 0xf1084638
    5600:			; <UNDEFINED> instruction: 0xf008082c
    5604:	stmibvs	r1!, {r0, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    5608:			; <UNDEFINED> instruction: 0xc010f8d4
    560c:	blmi	1456f14 <_ZdlPv@@Base+0x1449284>
    5610:	tstls	r1, sl, lsl r2
    5614:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    5618:	andgt	pc, r0, sp, asr #17
    561c:	b	fe4c3614 <_ZdlPv@@Base+0xfe4b5984>
    5620:	strtmi	r4, [r8], -r1, asr #12
    5624:	blx	fe84164e <_ZdlPv@@Base+0xfe8339be>
    5628:	strtmi	r4, [sl], -fp, asr #22
    562c:	ldrtmi	r4, [r9], -fp, asr #16
    5630:	tstcc	r0, #2063597568	; 0x7b000000
    5634:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    5638:			; <UNDEFINED> instruction: 0xf7ff3300
    563c:	strtmi	pc, [r8], -r1, lsl #26
    5640:	blx	ff64166a <_ZdlPv@@Base+0xff6339da>
    5644:			; <UNDEFINED> instruction: 0xf0084638
    5648:	bvs	19045a4 <_ZdlPv@@Base+0x18f6914>
    564c:	stclmi	7, cr14, [r4, #-588]	; 0xfffffdb4
    5650:	blmi	1131264 <_ZdlPv@@Base+0x11235d4>
    5654:	ldrbtmi	r2, [sp], #-257	; 0xfffffeff
    5658:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    565c:	strtmi	r2, [r8], -lr, lsl #4
    5660:	stmdaeq	ip!, {r0, r2, r8, ip, sp, lr, pc}
    5664:	b	1bc365c <_ZdlPv@@Base+0x1bb59cc>
    5668:	ldrtmi	r4, [r8], -r9, lsr #12
    566c:			; <UNDEFINED> instruction: 0xf008ad06
    5670:	stmibvs	r2!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    5674:	strbmi	r6, [r0], -r1, lsr #18
    5678:	andls	r4, r1, #60416	; 0xec00
    567c:	tstls	r0, sl, lsl r2
    5680:	tstcs	r1, fp, ror r4
    5684:	b	17c367c <_ZdlPv@@Base+0x17b59ec>
    5688:	strtmi	r4, [r8], -r1, asr #12
    568c:	blx	1b416b6 <_ZdlPv@@Base+0x1b33a26>
    5690:			; <UNDEFINED> instruction: 0x462a4b36
    5694:			; <UNDEFINED> instruction: 0x46394836
    5698:	tstcc	r0, #2063597568	; 0x7b000000
    569c:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    56a0:			; <UNDEFINED> instruction: 0xf7ff3300
    56a4:	strtmi	pc, [r8], -sp, asr #25
    56a8:	blx	fe9416d2 <_ZdlPv@@Base+0xfe933a42>
    56ac:	svcmi	0x0031e7ca
    56b0:	blmi	c70ad0 <_ZdlPv@@Base+0xc62e40>
    56b4:	andls	r4, r0, #2130706432	; 0x7f000000
    56b8:	andcs	r4, lr, #2063597568	; 0x7b000000
    56bc:			; <UNDEFINED> instruction: 0xf7fc4638
    56c0:	ldrtmi	lr, [r9], -r2, asr #20
    56c4:			; <UNDEFINED> instruction: 0xf0084628
    56c8:			; <UNDEFINED> instruction: 0xf107fb4f
    56cc:	stmdami	fp!, {r4, r8, r9}
    56d0:	ldrmi	r4, [sl], -r9, lsr #12
    56d4:	movwcc	lr, #2509	; 0x9cd
    56d8:			; <UNDEFINED> instruction: 0xf7ff4478
    56dc:			; <UNDEFINED> instruction: 0x4628fcb1
    56e0:	blx	fe24170a <_ZdlPv@@Base+0xfe233a7a>
    56e4:	strb	r6, [r6, -r3, ror #20]
    56e8:	ldmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    56ec:			; <UNDEFINED> instruction: 0xf0084628
    56f0:			; <UNDEFINED> instruction: 0xf7fcfb81
    56f4:			; <UNDEFINED> instruction: 0x4628e996
    56f8:	blx	1f41722 <_ZdlPv@@Base+0x1f33a92>
    56fc:			; <UNDEFINED> instruction: 0xf0084638
    5700:			; <UNDEFINED> instruction: 0xf7fcfb79
    5704:	ldrb	lr, [r9, lr, lsl #19]!
    5708:			; <UNDEFINED> instruction: 0xf0084628
    570c:			; <UNDEFINED> instruction: 0x4638fb73
    5710:	blx	1c4173a <_ZdlPv@@Base+0x1c33aaa>
    5714:	stmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5718:			; <UNDEFINED> instruction: 0x4628e7f9
    571c:	blx	1ac1746 <_ZdlPv@@Base+0x1ab3ab6>
    5720:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5724:	andeq	lr, r1, r0, lsr #19
    5728:	andeq	r0, r0, r4, asr #1
    572c:	andeq	lr, r1, r4, lsl #19
    5730:	andeq	sl, r0, r6, lsr #21
    5734:	andeq	lr, r1, r8, asr r9
    5738:	andeq	r0, r0, r8, lsl #2
    573c:	andeq	sl, r0, lr, asr fp
    5740:	andeq	r0, r2, ip, ror sl
    5744:	andeq	sl, r0, r0, lsl #21
    5748:	andeq	sl, r0, r8, ror #20
    574c:	andeq	r0, r2, r6, asr #20
    5750:	andeq	sl, r0, r6, asr #20
    5754:	andeq	sl, r0, lr, lsl #21
    5758:	strdeq	r0, [r2], -ip
    575c:	andeq	sl, r0, ip, ror sl
    5760:	ldrdeq	r0, [r2], -r6
    5764:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    5768:	andeq	sl, r0, r4, lsr #20
    576c:	muleq	r2, r4, r9
    5770:	andeq	sl, r0, r8, lsr sl
    5774:	andeq	r0, r2, r8, ror r9
    5778:	andeq	sl, r0, ip, ror r9
    577c:	andeq	sl, r0, r4, ror #18
    5780:	addlt	fp, sl, r0, ror r5
    5784:	ldrd	pc, [r8], pc	; <UNPREDICTABLE>
    5788:			; <UNDEFINED> instruction: 0xf8dfae03
    578c:	strmi	ip, [r4], -r8, lsr #1
    5790:	cfstrsmi	mvf4, [r9, #-1016]!	; 0xfffffc08
    5794:	andcs	r6, lr, #16384	; 0x4000
    5798:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    579c:	blmi	9d6998 <_ZdlPv@@Base+0x9c8d08>
    57a0:	ldrdgt	pc, [r0], -ip
    57a4:	eorgt	pc, r4, sp, asr #17
    57a8:	stceq	0, cr15, [r0], {79}	; 0x4f
    57ac:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    57b0:	mrscs	r9, (UNDEF: 17)
    57b4:	stmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57b8:	ldrtmi	r4, [r0], -r9, lsr #12
    57bc:			; <UNDEFINED> instruction: 0xf008352c
    57c0:	stmibvs	r2!, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    57c4:			; <UNDEFINED> instruction: 0xac066921
    57c8:			; <UNDEFINED> instruction: 0x46284b1d
    57cc:	andscs	r9, sl, #268435456	; 0x10000000
    57d0:	ldrbtmi	r9, [fp], #-256	; 0xffffff00
    57d4:			; <UNDEFINED> instruction: 0xf7fc2101
    57d8:			; <UNDEFINED> instruction: 0x4629e9b6
    57dc:			; <UNDEFINED> instruction: 0xf0084620
    57e0:	blmi	6442f4 <_ZdlPv@@Base+0x636664>
    57e4:	ldmdami	r8, {r1, r5, r9, sl, lr}
    57e8:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    57ec:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    57f0:	movwcc	lr, #2509	; 0x9cd
    57f4:	stc2	7, cr15, [r4], #-1020	; 0xfffffc04
    57f8:			; <UNDEFINED> instruction: 0xf0084620
    57fc:			; <UNDEFINED> instruction: 0x4630fafb
    5800:	blx	ffe41828 <_ZdlPv@@Base+0xffe33b98>
    5804:	blmi	2d8050 <_ZdlPv@@Base+0x2ca3c0>
    5808:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    580c:	blls	25f87c <_ZdlPv@@Base+0x251bec>
    5810:	qaddle	r4, sl, r1
    5814:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    5818:	ldm	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    581c:			; <UNDEFINED> instruction: 0xf0084620
    5820:	ldrtmi	pc, [r0], -r9, ror #21	; <UNPREDICTABLE>
    5824:	blx	ff9c184c <_ZdlPv@@Base+0xff9b3bbc>
    5828:	ldm	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    582c:	svclt	0x0000e7f9
    5830:	andeq	lr, r1, r8, asr #14
    5834:	andeq	r0, r0, r4, asr #1
    5838:	muleq	r2, r0, r8
    583c:	andeq	sl, r0, r6, lsl #17
    5840:	ldrdeq	sl, [r0], -r2
    5844:	andeq	r0, r2, r2, asr #16
    5848:	andeq	sl, r0, sl, lsl r9
    584c:	ldrdeq	lr, [r1], -r0
    5850:	strdlt	fp, [r7], r0
    5854:	ldrsb	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    5858:	ldcmi	13, cr10, [r6], #-8
    585c:			; <UNDEFINED> instruction: 0xf8df220e
    5860:	ldrbtmi	ip, [lr], #216	; 0xd8
    5864:	ldrbtmi	r6, [ip], #-2433	; 0xfffff67f
    5868:	strbeq	pc, [r8, -r4, lsl #2]	; <UNPREDICTABLE>
    586c:			; <UNDEFINED> instruction: 0xf85e4b33
    5870:	strmi	ip, [r6], -ip
    5874:			; <UNDEFINED> instruction: 0x4638447b
    5878:	ldrdgt	pc, [r0], -ip
    587c:	andsgt	pc, r4, sp, asr #17
    5880:	stceq	0, cr15, [r0], {79}	; 0x4f
    5884:	mrscs	r9, (UNDEF: 17)
    5888:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    588c:			; <UNDEFINED> instruction: 0x46284639
    5890:			; <UNDEFINED> instruction: 0xf0084f2b
    5894:			; <UNDEFINED> instruction: 0xf104fa69
    5898:	stmdami	sl!, {r4, r8, r9}
    589c:	ldrmi	r4, [sl], -r9, lsr #12
    58a0:	movwcc	lr, #2509	; 0x9cd
    58a4:	ldrbtmi	r4, [pc], #-1144	; 58ac <__printf_chk@plt+0x3d04>
    58a8:	blx	ff2c38ae <_ZdlPv@@Base+0xff2b5c1e>
    58ac:	stcmi	6, cr4, [r6], #-160	; 0xffffff60
    58b0:	blx	fe8418d8 <_ZdlPv@@Base+0xfe833c48>
    58b4:	ldmibvs	r1!, {r0, r1, r4, r5, r8, fp, sp, lr}
    58b8:			; <UNDEFINED> instruction: 0xf104447c
    58bc:	andscs	r0, sl, #88, 12	; 0x5800000
    58c0:	blmi	8aa4c8 <_ZdlPv@@Base+0x89c838>
    58c4:	tstls	r1, r0, lsr r6
    58c8:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    58cc:	ldmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58d0:			; <UNDEFINED> instruction: 0x46284631
    58d4:	blx	12418fc <_ZdlPv@@Base+0x1233c6c>
    58d8:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    58dc:			; <UNDEFINED> instruction: 0x4629481c
    58e0:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    58e4:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    58e8:	blx	feac38ee <_ZdlPv@@Base+0xfeab5c5e>
    58ec:			; <UNDEFINED> instruction: 0xf0084628
    58f0:	blmi	6442fc <_ZdlPv@@Base+0x63666c>
    58f4:	andcs	r4, r4, #24, 16	; 0x180000
    58f8:	ldmpl	fp!, {r0, r8, sp}^
    58fc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    5900:	ldm	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5904:	blmi	318160 <_ZdlPv@@Base+0x30a4d0>
    5908:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    590c:	blls	15f97c <_ZdlPv@@Base+0x151cec>
    5910:	qaddle	r4, sl, r1
    5914:	ldcllt	0, cr11, [r0, #28]!
    5918:	ldmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    591c:			; <UNDEFINED> instruction: 0xf0084628
    5920:			; <UNDEFINED> instruction: 0xf7fcfa69
    5924:			; <UNDEFINED> instruction: 0x4628e87e
    5928:	blx	1941950 <_ZdlPv@@Base+0x1933cc0>
    592c:	ldmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5930:	andeq	lr, r1, r6, ror r6
    5934:	andeq	r0, r2, r6, asr #15
    5938:	andeq	r0, r0, r4, asr #1
    593c:			; <UNDEFINED> instruction: 0x0000a8b8
    5940:	andeq	lr, r1, r2, lsr r6
    5944:	muleq	r0, r0, r8
    5948:	andeq	r0, r2, r4, ror r7
    594c:	andeq	sl, r0, sl, ror r8
    5950:	andeq	sl, r0, sl, ror #16
    5954:	andeq	r0, r0, r8, lsl #2
    5958:	andeq	sl, r0, ip, asr r8
    595c:	ldrdeq	lr, [r1], -r0
    5960:	andcs	r4, lr, #104448	; 0x19800
    5964:	mvnsmi	lr, #737280	; 0xb4000
    5968:			; <UNDEFINED> instruction: 0xf8df447b
    596c:			; <UNDEFINED> instruction: 0x460fe194
    5970:			; <UNDEFINED> instruction: 0xc190f8df
    5974:	stmibvs	r1, {r0, r1, r2, r7, ip, sp, pc}
    5978:			; <UNDEFINED> instruction: 0xf10344fe
    597c:			; <UNDEFINED> instruction: 0x461c0874
    5980:	vmlsge.f64	d4, d2, d17
    5984:	strmi	r9, [r5], -r0, lsl #2
    5988:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    598c:			; <UNDEFINED> instruction: 0x4640447b
    5990:			; <UNDEFINED> instruction: 0xf8dc2101
    5994:			; <UNDEFINED> instruction: 0xf8cdc000
    5998:			; <UNDEFINED> instruction: 0xf04fc014
    599c:			; <UNDEFINED> instruction: 0xf7fc0c00
    59a0:			; <UNDEFINED> instruction: 0x4641e8d2
    59a4:			; <UNDEFINED> instruction: 0xf0084630
    59a8:			; <UNDEFINED> instruction: 0xf104f9df
    59ac:	ldmdami	r7, {r4, r8, r9}^
    59b0:			; <UNDEFINED> instruction: 0xf8df4631
    59b4:			; <UNDEFINED> instruction: 0x461a815c
    59b8:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    59bc:	ldrbtmi	r3, [r8], #768	; 0x300
    59c0:	blx	fc39c6 <_ZdlPv@@Base+0xfb5d36>
    59c4:			; <UNDEFINED> instruction: 0xf0084630
    59c8:			; <UNDEFINED> instruction: 0xf895fa15
    59cc:	blcs	11a78 <_ZdlPv@@Base+0x3de8>
    59d0:	blmi	1439f28 <_ZdlPv@@Base+0x142c298>
    59d4:			; <UNDEFINED> instruction: 0xf8582027
    59d8:			; <UNDEFINED> instruction: 0xf8d88003
    59dc:			; <UNDEFINED> instruction: 0xf7fc1000
    59e0:	svccs	0x0000e846
    59e4:	blmi	1339b84 <_ZdlPv@@Base+0x132bef4>
    59e8:	stmibvs	r8!, {r1, r2, r3, r9, sp}^
    59ec:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    59f0:	ldmdbeq	r4!, {r0, r1, r8, ip, sp, lr, pc}^
    59f4:	ldrmi	r4, [ip], -r8, lsl #8
    59f8:	andls	r4, r0, r8, asr #22
    59fc:	ldrbtmi	r4, [fp], #-1608	; 0xfffff9b8
    5a00:	stmia	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a04:	ldrtmi	r4, [r0], -r9, asr #12
    5a08:			; <UNDEFINED> instruction: 0xf9aef008
    5a0c:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    5a10:	ldrtmi	r4, [r1], -r3, asr #16
    5a14:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    5a18:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    5a1c:	blx	443a22 <_ZdlPv@@Base+0x435d92>
    5a20:			; <UNDEFINED> instruction: 0xf0084630
    5a24:			; <UNDEFINED> instruction: 0xf895f9e7
    5a28:	orrslt	r3, fp, r8, lsr #32
    5a2c:	mlacc	r9, r5, r8, pc	; <UNPREDICTABLE>
    5a30:	subsle	r2, r4, r1, lsl #22
    5a34:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
    5a38:			; <UNDEFINED> instruction: 0xf8d82201
    5a3c:	ldrmi	r3, [r1], -r0
    5a40:	ldmda	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a44:			; <UNDEFINED> instruction: 0xf8d84838
    5a48:	andcs	r3, r2, #0
    5a4c:	tstcs	r1, r8, ror r4
    5a50:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a54:	andcs	r4, r5, #3473408	; 0x350000
    5a58:	ldrdcc	pc, [r0], -r8
    5a5c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5a60:	stmda	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a64:	bmi	cb2868 <_ZdlPv@@Base+0xca4bd8>
    5a68:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    5a6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5a70:	subsmi	r9, sl, r5, lsl #22
    5a74:	andlt	sp, r7, r6, lsr r1
    5a78:	mvnshi	lr, #12386304	; 0xbd0000
    5a7c:	eorle	r2, fp, r1, lsl #22
    5a80:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    5a84:	andcs	r4, r1, #35840	; 0x8c00
    5a88:			; <UNDEFINED> instruction: 0xf8584611
    5a8c:			; <UNDEFINED> instruction: 0xf8d88003
    5a90:			; <UNDEFINED> instruction: 0xf7fb3000
    5a94:	stmdami	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5a98:			; <UNDEFINED> instruction: 0xf8d82101
    5a9c:	ldrbtmi	r3, [r8], #-0
    5aa0:			; <UNDEFINED> instruction: 0xf7fb2202
    5aa4:			; <UNDEFINED> instruction: 0xf8d8efec
    5aa8:	eorcs	r1, r7, r0
    5aac:	svc	0x00def7fb
    5ab0:	orrsle	r2, r8, r0, lsl #30
    5ab4:	andcs	r4, r9, #2162688	; 0x210000
    5ab8:	ldrdcc	pc, [r0], -r8
    5abc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5ac0:	svc	0x00dcf7fb
    5ac4:	ldmdami	lr, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    5ac8:			; <UNDEFINED> instruction: 0xf8d82208
    5acc:	mrscs	r3, (UNDEF: 1)
    5ad0:			; <UNDEFINED> instruction: 0xf7fb4478
    5ad4:			; <UNDEFINED> instruction: 0xe7c6efd4
    5ad8:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    5adc:	ldmdami	sl, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5ae0:			; <UNDEFINED> instruction: 0xe7a94478
    5ae4:	svc	0x0096f7fb
    5ae8:			; <UNDEFINED> instruction: 0xf0084630
    5aec:			; <UNDEFINED> instruction: 0xf7fbf983
    5af0:	shadd8mi	lr, r0, r8
    5af4:			; <UNDEFINED> instruction: 0xf97ef008
    5af8:	svc	0x0092f7fb
    5afc:	andeq	r0, r2, r4, asr #13
    5b00:	andeq	lr, r1, r0, ror #10
    5b04:	andeq	r0, r0, r4, asr #1
    5b08:	ldrdeq	sl, [r0], -r8
    5b0c:			; <UNDEFINED> instruction: 0x0000a7b4
    5b10:	andeq	lr, r1, sl, lsl r5
    5b14:	andeq	r0, r0, r8, lsl #2
    5b18:	andeq	r0, r2, lr, lsr r6
    5b1c:	andeq	sl, r0, r6, ror #14
    5b20:	andeq	sl, r0, lr, ror #14
    5b24:	muleq	r0, r2, r5
    5b28:	andeq	sl, r0, ip, lsr #14
    5b2c:	andeq	sl, r0, r6, asr #14
    5b30:	andeq	lr, r1, lr, ror #8
    5b34:	ldrdeq	sl, [r0], -lr
    5b38:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    5b3c:			; <UNDEFINED> instruction: 0x0000a6be
    5b40:	ldrdeq	sl, [r0], -ip
    5b44:	andeq	sl, r0, lr, ror #9
    5b48:	andeq	sl, r0, r0, lsl #13
    5b4c:	blmi	fe158564 <_ZdlPv@@Base+0xfe14a8d4>
    5b50:	push	{r1, r3, r4, r5, r6, sl, lr}
    5b54:	strdlt	r4, [r6], r0
    5b58:			; <UNDEFINED> instruction: 0x460558d3
    5b5c:	andge	pc, r8, #14614528	; 0xdf0000
    5b60:	ldmdavs	fp, {r0, r3, r7, r9, sl, lr}
    5b64:			; <UNDEFINED> instruction: 0xf04f9305
    5b68:	ldrbtmi	r0, [sl], #768	; 0x300
    5b6c:			; <UNDEFINED> instruction: 0xf0002900
    5b70:	blmi	1fa5ec4 <_ZdlPv@@Base+0x1f98234>
    5b74:	stmibvs	lr!, {r1, sl, fp, sp, pc}
    5b78:	ldrbtmi	r2, [fp], #-526	; 0xfffffdf2
    5b7c:			; <UNDEFINED> instruction: 0xf1032101
    5b80:			; <UNDEFINED> instruction: 0x461f0874
    5b84:			; <UNDEFINED> instruction: 0x46404b7a
    5b88:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
    5b8c:	svc	0x00daf7fb
    5b90:	strtmi	r4, [r0], -r1, asr #12
    5b94:			; <UNDEFINED> instruction: 0xf8e8f008
    5b98:	tsteq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    5b9c:			; <UNDEFINED> instruction: 0x46214875
    5ba0:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    5ba4:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    5ba8:	blx	12c3bac <_ZdlPv@@Base+0x12b5f1c>
    5bac:			; <UNDEFINED> instruction: 0xf0084620
    5bb0:			; <UNDEFINED> instruction: 0xf895f921
    5bb4:	blcs	11c60 <_ZdlPv@@Base+0x3fd0>
    5bb8:	addhi	pc, r6, r0, asr #32
    5bbc:			; <UNDEFINED> instruction: 0xf85a4b6e
    5bc0:	cdpmi	0, 6, cr8, cr14, cr3, {0}
    5bc4:			; <UNDEFINED> instruction: 0xf8d82027
    5bc8:	ldrbtmi	r1, [lr], #-0
    5bcc:	svc	0x004ef7fb
    5bd0:	ldrbeq	pc, [r4, -r6, lsl #2]!	; <UNPREDICTABLE>
    5bd4:	blmi	1aa0380 <_ZdlPv@@Base+0x1a926f0>
    5bd8:	tstcc	r1, lr, lsl #4
    5bdc:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    5be0:	mrscs	r9, (UNDEF: 17)
    5be4:	svc	0x00aef7fb
    5be8:			; <UNDEFINED> instruction: 0x46204639
    5bec:			; <UNDEFINED> instruction: 0xf8bcf008
    5bf0:	tsteq	r0, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
    5bf4:	strtmi	r4, [r1], -r3, ror #16
    5bf8:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    5bfc:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    5c00:	blx	7c3c04 <_ZdlPv@@Base+0x7b5f74>
    5c04:			; <UNDEFINED> instruction: 0xf0084620
    5c08:			; <UNDEFINED> instruction: 0xf895f8f5
    5c0c:	blcs	11cb4 <_ZdlPv@@Base+0x4024>
    5c10:	ldmdami	sp, {r0, r3, r4, r5, r6, r8, ip, lr, pc}^
    5c14:	cdpmi	2, 5, cr2, cr13, cr3, {0}
    5c18:			; <UNDEFINED> instruction: 0xf8d82101
    5c1c:	ldrbtmi	r3, [r8], #-0
    5c20:	svc	0x002cf7fb
    5c24:	stmibvs	pc!, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    5c28:	beq	1d42048 <_ZdlPv@@Base+0x1d343b8>
    5c2c:	andcs	r4, lr, #88, 22	; 0x16000
    5c30:	ldrbmi	r2, [r0], -r1, lsl #2
    5c34:	smlsdxls	r0, fp, r4, r4
    5c38:	svc	0x0084f7fb
    5c3c:			; <UNDEFINED> instruction: 0x46204651
    5c40:			; <UNDEFINED> instruction: 0xf892f008
    5c44:	tsteq	r0, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
    5c48:			; <UNDEFINED> instruction: 0x46214852
    5c4c:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    5c50:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    5c54:			; <UNDEFINED> instruction: 0xf9f4f7ff
    5c58:			; <UNDEFINED> instruction: 0xf0084620
    5c5c:			; <UNDEFINED> instruction: 0xf895f8cb
    5c60:	orrslt	r3, fp, r8, lsr #32
    5c64:	mlacc	r9, r5, r8, pc	; <UNPREDICTABLE>
    5c68:	rsble	r2, r4, r1, lsl #22
    5c6c:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    5c70:			; <UNDEFINED> instruction: 0xf8d82201
    5c74:	ldrmi	r3, [r1], -r0
    5c78:	svc	0x0000f7fb
    5c7c:			; <UNDEFINED> instruction: 0xf8d84847
    5c80:	andcs	r3, r2, #0
    5c84:	tstcs	r1, r8, ror r4
    5c88:	mrc	7, 7, APSR_nzcv, cr8, cr11, {7}
    5c8c:	andcs	r4, r3, #68, 16	; 0x440000
    5c90:	ldrdcc	pc, [r0], -r8
    5c94:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5c98:	mrc	7, 7, APSR_nzcv, cr0, cr11, {7}
    5c9c:			; <UNDEFINED> instruction: 0xf8d84841
    5ca0:	andcs	r3, sl, #0
    5ca4:	tstcs	r1, r8, ror r4
    5ca8:	mcr	7, 7, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    5cac:	svceq	0x0000f1b9
    5cb0:	bmi	f79d38 <_ZdlPv@@Base+0xf6c0a8>
    5cb4:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    5cb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5cbc:	subsmi	r9, sl, r5, lsl #22
    5cc0:	andlt	sp, r6, ip, lsr r1
    5cc4:			; <UNDEFINED> instruction: 0x87f0e8bd
    5cc8:	eorsle	r2, r1, r1, lsl #22
    5ccc:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    5cd0:	andcs	r4, r1, #41984	; 0xa400
    5cd4:			; <UNDEFINED> instruction: 0xf85a4611
    5cd8:			; <UNDEFINED> instruction: 0xf8d88003
    5cdc:			; <UNDEFINED> instruction: 0xf7fb3000
    5ce0:	ldmdami	r3!, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    5ce4:	ldrdcc	pc, [r0], -r8
    5ce8:	tstcs	r1, r2, lsl #4
    5cec:			; <UNDEFINED> instruction: 0xf7fb4478
    5cf0:	strb	lr, [r6, -r6, asr #29]!
    5cf4:	andcs	r4, r8, #3080192	; 0x2f0000
    5cf8:	ldrdcc	pc, [r0], -r8
    5cfc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5d00:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    5d04:	stmdami	ip!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5d08:			; <UNDEFINED> instruction: 0xf8d82203
    5d0c:	mrscs	r3, (UNDEF: 1)
    5d10:			; <UNDEFINED> instruction: 0xf7fb4478
    5d14:			; <UNDEFINED> instruction: 0xe77ceeb4
    5d18:	andcs	r4, r9, #23552	; 0x5c00
    5d1c:	tstcs	r1, r7, lsr #16
    5d20:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5d24:			; <UNDEFINED> instruction: 0xf8d84478
    5d28:			; <UNDEFINED> instruction: 0xf7fb3000
    5d2c:	str	lr, [r0, -r8, lsr #29]!
    5d30:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    5d34:	stmdami	r3!, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    5d38:			; <UNDEFINED> instruction: 0xe7994478
    5d3c:	mcr	7, 3, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    5d40:			; <UNDEFINED> instruction: 0xf0084620
    5d44:			; <UNDEFINED> instruction: 0xf7fbf857
    5d48:	strtmi	lr, [r0], -ip, ror #28
    5d4c:			; <UNDEFINED> instruction: 0xf852f008
    5d50:	mcr	7, 3, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    5d54:			; <UNDEFINED> instruction: 0xf0084620
    5d58:			; <UNDEFINED> instruction: 0xf7fbf84d
    5d5c:	svclt	0x0000ee62
    5d60:	andeq	lr, r1, r8, lsl #7
    5d64:	andeq	r0, r0, r4, asr #1
    5d68:	andeq	lr, r1, lr, ror #6
    5d6c:			; <UNDEFINED> instruction: 0x000204b2
    5d70:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    5d74:	andeq	sl, r0, r6, asr #11
    5d78:	andeq	r0, r0, r8, lsl #2
    5d7c:	andeq	r0, r2, r2, ror #8
    5d80:	andeq	sl, r0, r6, lsl #11
    5d84:			; <UNDEFINED> instruction: 0x0000a5ba
    5d88:	andeq	fp, r0, r2, lsl #8
    5d8c:	andeq	r0, r2, r8, lsl #8
    5d90:	andeq	sl, r0, r0, lsr r5
    5d94:	andeq	sl, r0, lr, lsl #11
    5d98:	andeq	sl, r0, sl, asr r3
    5d9c:	strdeq	sl, [r0], -r4
    5da0:	andeq	fp, r0, sl, lsl #7
    5da4:	andeq	fp, r0, r4, asr r0
    5da8:	andeq	lr, r1, r2, lsr #4
    5dac:	muleq	r0, r2, r4
    5db0:	andeq	sl, r0, ip, lsl #9
    5db4:	andeq	sl, r0, lr, lsr #9
    5db8:	andeq	sl, r0, ip, asr #9
    5dbc:	andeq	sl, r0, r8, asr r4
    5dc0:	muleq	r0, r6, r2
    5dc4:	andeq	sl, r0, r8, lsr #8
    5dc8:	blmi	1dfed8 <_ZdlPv@@Base+0x1d2248>
    5dcc:	stmdblt	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    5dd0:	ldrlt	r4, [r0], #-1904	; 0xfffff890
    5dd4:	stfmis	f2, [r5], {1}
    5dd8:	ldmdbpl	fp, {fp, sp, lr}
    5ddc:	blmi	143f58 <_ZdlPv@@Base+0x1362c8>
    5de0:			; <UNDEFINED> instruction: 0xf7fb681b
    5de4:	svclt	0x0000be49
    5de8:	andeq	lr, r1, ip, lsl #2
    5dec:	andeq	r0, r0, r8, lsl #2
    5df0:	cfstrsmi	mvf11, [r9], {16}
    5df4:	andne	lr, r8, #192, 18	; 0x300000
    5df8:	rscscc	pc, pc, #79	; 0x4f
    5dfc:	tstcs	r0, ip, ror r4
    5e00:	stmib	r0, {r2, r6, sl, ip, sp}^
    5e04:	stmib	r0, {r1, r8, sp}^
    5e08:	stmib	r0, {r8, lr}^
    5e0c:			; <UNDEFINED> instruction: 0xf85d2204
    5e10:	stmib	r0, {r2, r8, r9, fp, lr}^
    5e14:	ldrbmi	r2, [r0, -r6, lsl #4]!
    5e18:	ldrdeq	sp, [r1], -r0
    5e1c:	svclt	0x00004770
    5e20:			; <UNDEFINED> instruction: 0x4604b510
    5e24:			; <UNDEFINED> instruction: 0xff34f007
    5e28:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    5e2c:	cfstrsmi	mvf11, [r9], {16}
    5e30:	andne	lr, r8, #192, 18	; 0x300000
    5e34:	rscscc	pc, pc, #79	; 0x4f
    5e38:	tstcs	r0, ip, ror r4
    5e3c:	stmib	r0, {r2, r5, sl, ip, sp}^
    5e40:	stmib	r0, {r1, r8, sp}^
    5e44:	stmib	r0, {r8, lr}^
    5e48:			; <UNDEFINED> instruction: 0xf85d2204
    5e4c:	stmib	r0, {r2, r8, r9, fp, lr}^
    5e50:	ldrbmi	r2, [r0, -r6, lsl #4]!
    5e54:	muleq	r1, r8, r8
    5e58:	cfstrsmi	mvf11, [r9], {16}
    5e5c:	andne	lr, r8, #192, 18	; 0x300000
    5e60:	rscscc	pc, pc, #79	; 0x4f
    5e64:	tstcs	r0, ip, ror r4
    5e68:	stmib	r0, {r3, r5, r6, sl, ip, sp}^
    5e6c:	stmib	r0, {r1, r8, sp}^
    5e70:	stmib	r0, {r8, lr}^
    5e74:			; <UNDEFINED> instruction: 0xf85d2204
    5e78:	stmib	r0, {r2, r8, r9, fp, lr}^
    5e7c:	ldrbmi	r2, [r0, -r6, lsl #4]!
    5e80:	andeq	sp, r1, ip, ror #16
    5e84:	cfstrsmi	mvf11, [r9, #-192]	; 0xffffff40
    5e88:	andcs	r6, r0, #536870916	; 0x20000004
    5e8c:	addvs	r4, r3, #2097152000	; 0x7d000000
    5e90:			; <UNDEFINED> instruction: 0xf04f35ac
    5e94:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    5e98:	andvs	r5, r1, #0, 4
    5e9c:	stmib	r0, {r4, r5, sl, fp, ip, sp, pc}^
    5ea0:	stmib	r0, {r1, r9, ip, sp}^
    5ea4:	stmib	r0, {r2, r8, r9, ip, sp}^
    5ea8:	ldrbmi	r3, [r0, -r6, lsl #6]!
    5eac:	andeq	sp, r1, r4, asr #16
    5eb0:	cfstrsmi	mvf11, [r9, #-192]	; 0xffffff40
    5eb4:	andcs	r6, r0, #536870916	; 0x20000004
    5eb8:	addvs	r4, r3, #2097152000	; 0x7d000000
    5ebc:			; <UNDEFINED> instruction: 0xf04f35f0
    5ec0:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    5ec4:	andvs	r5, r1, #0, 4
    5ec8:	stmib	r0, {r4, r5, sl, fp, ip, sp, pc}^
    5ecc:	stmib	r0, {r1, r9, ip, sp}^
    5ed0:	stmib	r0, {r2, r8, r9, ip, sp}^
    5ed4:	ldrbmi	r3, [r0, -r6, lsl #6]!
    5ed8:	andeq	sp, r1, r8, lsl r8
    5edc:	cfstrsmi	mvf11, [sl, #-192]	; 0xffffff40
    5ee0:	andcs	r6, r0, #536870916	; 0x20000004
    5ee4:	addvs	r4, r3, #2097152000	; 0x7d000000
    5ee8:	ldrvc	pc, [sl, #1285]	; 0x505
    5eec:	mvnscc	pc, #79	; 0x4f
    5ef0:	andpl	lr, r0, #192, 18	; 0x300000
    5ef4:	lfmlt	f6, 4, [r0], #-4
    5ef8:	andcc	lr, r2, #192, 18	; 0x300000
    5efc:	movwcc	lr, #18880	; 0x49c0
    5f00:	movwcc	lr, #27072	; 0x69c0
    5f04:	svclt	0x00004770
    5f08:	andeq	sp, r1, ip, ror #15
    5f0c:	cfstrsmi	mvf11, [sl, #-192]	; 0xffffff40
    5f10:	andcs	r6, r0, #536870916	; 0x20000004
    5f14:	addvs	r4, r3, #2097152000	; 0x7d000000
    5f18:	ldrvc	pc, [ip, #1285]!	; 0x505
    5f1c:	mvnscc	pc, #79	; 0x4f
    5f20:	andpl	lr, r0, #192, 18	; 0x300000
    5f24:	lfmlt	f6, 4, [r0], #-4
    5f28:	andcc	lr, r2, #192, 18	; 0x300000
    5f2c:	movwcc	lr, #18880	; 0x49c0
    5f30:	movwcc	lr, #27072	; 0x69c0
    5f34:	svclt	0x00004770
    5f38:			; <UNDEFINED> instruction: 0x0001d7bc
    5f3c:	cfstrsmi	mvf11, [sl, #-192]	; 0xffffff40
    5f40:	andcs	r6, r0, #536870916	; 0x20000004
    5f44:	addvs	r4, r3, #2097152000	; 0x7d000000
    5f48:	ldrbvc	pc, [lr, #1285]	; 0x505	; <UNPREDICTABLE>
    5f4c:	mvnscc	pc, #79	; 0x4f
    5f50:	andpl	lr, r0, #192, 18	; 0x300000
    5f54:	lfmlt	f6, 4, [r0], #-4
    5f58:	andcc	lr, r2, #192, 18	; 0x300000
    5f5c:	movwcc	lr, #18880	; 0x49c0
    5f60:	movwcc	lr, #27072	; 0x69c0
    5f64:	svclt	0x00004770
    5f68:	andeq	sp, r1, ip, lsl #15
    5f6c:	cfstrsmi	mvf11, [sl, #-192]	; 0xffffff40
    5f70:	andcs	r6, r0, #536870916	; 0x20000004
    5f74:	addvs	r4, r3, #2097152000	; 0x7d000000
    5f78:	strvc	pc, [r0, #-1285]	; 0xfffffafb
    5f7c:	mvnscc	pc, #79	; 0x4f
    5f80:	andpl	lr, r0, #192, 18	; 0x300000
    5f84:	lfmlt	f6, 4, [r0], #-4
    5f88:	andcc	lr, r2, #192, 18	; 0x300000
    5f8c:	movwcc	lr, #18880	; 0x49c0
    5f90:	movwcc	lr, #27072	; 0x69c0
    5f94:	svclt	0x00004770
    5f98:	andeq	sp, r1, ip, asr r7
    5f9c:	cfstrsls	mvf11, [r3, #-448]	; 0xfffffe40
    5fa0:	andvs	r4, r1, #10, 28	; 0xa0
    5fa4:	ldrbtmi	r2, [lr], #-256	; 0xffffff00
    5fa8:			; <UNDEFINED> instruction: 0xf5066283
    5fac:			; <UNDEFINED> instruction: 0xf04f7611
    5fb0:	strdvs	r3, [r6], -pc	; <UNPREDICTABLE>
    5fb4:	subvs	r6, r2, #1342177292	; 0x5000000c
    5fb8:	subvs	fp, r1, r0, ror ip
    5fbc:	smlabtcc	r2, r0, r9, lr
    5fc0:	movwcc	lr, #18880	; 0x49c0
    5fc4:	movwcc	lr, #27072	; 0x69c0
    5fc8:	svclt	0x00004770
    5fcc:	andeq	sp, r1, sl, lsr #14
    5fd0:	cfstrsmi	mvf11, [sl, #-192]	; 0xffffff40
    5fd4:	andcs	r6, r0, #536870916	; 0x20000004
    5fd8:	addvs	r4, r3, #2097152000	; 0x7d000000
    5fdc:	strvc	pc, [r2, #-1285]!	; 0xfffffafb
    5fe0:	mvnscc	pc, #79	; 0x4f
    5fe4:	andpl	lr, r0, #192, 18	; 0x300000
    5fe8:	lfmlt	f6, 4, [r0], #-4
    5fec:	andcc	lr, r2, #192, 18	; 0x300000
    5ff0:	movwcc	lr, #18880	; 0x49c0
    5ff4:	movwcc	lr, #27072	; 0x69c0
    5ff8:	svclt	0x00004770
    5ffc:	strdeq	sp, [r1], -r8
    6000:	cfstrsmi	mvf11, [r9, #-192]	; 0xffffff40
    6004:	andcs	r6, r0, #536870916	; 0x20000004
    6008:	addvs	r4, r3, #2097152000	; 0x7d000000
    600c:			; <UNDEFINED> instruction: 0xf04f3508
    6010:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    6014:	andvs	r5, r1, #0, 4
    6018:	stmib	r0, {r4, r5, sl, fp, ip, sp, pc}^
    601c:	stmib	r0, {r1, r9, ip, sp}^
    6020:	stmib	r0, {r2, r8, r9, ip, sp}^
    6024:	ldrbmi	r3, [r0, -r6, lsl #6]!
    6028:	andeq	sp, r1, r4, asr #23
    602c:			; <UNDEFINED> instruction: 0x4604b510
    6030:	bvs	fe018c48 <_ZdlPv@@Base+0xfe00afb8>
    6034:	movwcc	r4, #33915	; 0x847b
    6038:	tstlt	r8, r3, lsr #32
    603c:	stc	7, cr15, [r4, #-1004]	; 0xfffffc14
    6040:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    6044:	muleq	r1, r8, fp
    6048:			; <UNDEFINED> instruction: 0x4604b510
    604c:	bvs	fe018c6c <_ZdlPv@@Base+0xfe00afdc>
    6050:	movwcc	r4, #33915	; 0x847b
    6054:	tstlt	r8, r3, lsr #32
    6058:	ldcl	7, cr15, [r6], #1004	; 0x3ec
    605c:			; <UNDEFINED> instruction: 0xf0074620
    6060:			; <UNDEFINED> instruction: 0x4620fe17
    6064:	svclt	0x0000bd10
    6068:	andeq	sp, r1, ip, ror fp
    606c:	cfstrsmi	mvf11, [sl, #-192]	; 0xffffff40
    6070:	andcs	r6, r0, #536870916	; 0x20000004
    6074:	addvs	r4, r3, #2097152000	; 0x7d000000
    6078:	ldrvc	pc, [r3, #-1285]!	; 0xfffffafb
    607c:	mvnscc	pc, #79	; 0x4f
    6080:	andpl	lr, r0, #192, 18	; 0x300000
    6084:	lfmlt	f6, 4, [r0], #-4
    6088:	andcc	lr, r2, #192, 18	; 0x300000
    608c:	movwcc	lr, #18880	; 0x49c0
    6090:	movwcc	lr, #27072	; 0x69c0
    6094:	svclt	0x00004770
    6098:	andeq	sp, r1, ip, asr r6
    609c:	cfstrsmi	mvf11, [sl, #-192]	; 0xffffff40
    60a0:	andcs	r6, r0, #536870916	; 0x20000004
    60a4:	addvs	r4, r3, #2097152000	; 0x7d000000
    60a8:	strbvc	pc, [r2, #-1285]	; 0xfffffafb	; <UNPREDICTABLE>
    60ac:	mvnscc	pc, #79	; 0x4f
    60b0:	andpl	lr, r0, #192, 18	; 0x300000
    60b4:	lfmlt	f6, 4, [r0], #-4
    60b8:	andcc	lr, r2, #192, 18	; 0x300000
    60bc:	movwcc	lr, #18880	; 0x49c0
    60c0:	movwcc	lr, #27072	; 0x69c0
    60c4:	svclt	0x00004770
    60c8:	andeq	sp, r1, ip, lsr #12
    60cc:	cfstrsmi	mvf11, [sl, #-192]	; 0xffffff40
    60d0:	andcs	r6, r0, #536870916	; 0x20000004
    60d4:	addvs	r4, r3, #2097152000	; 0x7d000000
    60d8:	ldrbvc	pc, [r1, #-1285]	; 0xfffffafb	; <UNPREDICTABLE>
    60dc:	mvnscc	pc, #79	; 0x4f
    60e0:	andpl	lr, r0, #192, 18	; 0x300000
    60e4:	lfmlt	f6, 4, [r0], #-4
    60e8:	andcc	lr, r2, #192, 18	; 0x300000
    60ec:	movwcc	lr, #18880	; 0x49c0
    60f0:	movwcc	lr, #27072	; 0x69c0
    60f4:	svclt	0x00004770
    60f8:	strdeq	sp, [r1], -ip
    60fc:	cfstrsmi	mvf11, [sl, #-192]	; 0xffffff40
    6100:	andcs	r6, r0, #536870916	; 0x20000004
    6104:	addvs	r4, r3, #2097152000	; 0x7d000000
    6108:	strbvc	pc, [r0, #-1285]!	; 0xfffffafb	; <UNPREDICTABLE>
    610c:	mvnscc	pc, #79	; 0x4f
    6110:	andpl	lr, r0, #192, 18	; 0x300000
    6114:	lfmlt	f6, 4, [r0], #-4
    6118:	andcc	lr, r2, #192, 18	; 0x300000
    611c:	movwcc	lr, #18880	; 0x49c0
    6120:	movwcc	lr, #27072	; 0x69c0
    6124:	svclt	0x00004770
    6128:	andeq	sp, r1, ip, asr #11
    612c:	cfstrsmi	mvf11, [sl], {16}
    6130:	andne	lr, r8, #192, 18	; 0x300000
    6134:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    6138:	rscscc	pc, pc, #79	; 0x4f
    613c:	sbcvs	r3, r1, r0, lsl #9
    6140:	smlabtmi	r0, r0, r9, lr
    6144:			; <UNDEFINED> instruction: 0xf85d8501
    6148:	addvs	r4, r2, r4, lsl #22
    614c:	andcs	lr, r4, #192, 18	; 0x300000
    6150:	andcs	lr, r6, #192, 18	; 0x300000
    6154:	svclt	0x00004770
    6158:	muleq	r1, r6, sl
    615c:	cfstrsmi	mvf11, [sl], {16}
    6160:	andne	lr, r8, #192, 18	; 0x300000
    6164:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    6168:	rscscc	pc, pc, #79	; 0x4f
    616c:	strbtvc	pc, [pc], #-1284	; 6174 <__printf_chk@plt+0x45cc>	; <UNPREDICTABLE>
    6170:	stmib	r0, {r0, r6, r7, sp, lr}^
    6174:	strhi	r4, [r1, #-256]	; 0xffffff00
    6178:	blmi	1442f4 <_ZdlPv@@Base+0x136664>
    617c:	stmib	r0, {r1, r7, sp, lr}^
    6180:	stmib	r0, {r2, r9, sp}^
    6184:	ldrbmi	r2, [r0, -r6, lsl #4]!
    6188:	andeq	sp, r1, sl, ror #10
    618c:	cfstrsmi	mvf11, [sl], {16}
    6190:	andne	lr, r8, #192, 18	; 0x300000
    6194:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    6198:	rscscc	pc, pc, #79	; 0x4f
    619c:	strvs	pc, [r0], #1284	; 0x504
    61a0:	stmib	r0, {r0, r6, r7, sp, lr}^
    61a4:	strhi	r4, [r1, #-256]	; 0xffffff00
    61a8:	blmi	144324 <_ZdlPv@@Base+0x136694>
    61ac:	stmib	r0, {r1, r7, sp, lr}^
    61b0:	stmib	r0, {r2, r9, sp}^
    61b4:	ldrbmi	r2, [r0, -r6, lsl #4]!
    61b8:	andeq	sp, r1, sl, lsr r5
    61bc:	cfstrsmi	mvf11, [sl], {16}
    61c0:	andne	lr, r8, #192, 18	; 0x300000
    61c4:	rscscc	pc, pc, #79	; 0x4f
    61c8:	tstcs	r0, ip, ror r4
    61cc:	strbmi	pc, [r4], #-516	; 0xfffffdfc	; <UNPREDICTABLE>
    61d0:	smlabtcs	r2, r0, r9, lr
    61d4:	smlabtmi	r0, r0, r9, lr
    61d8:	andcs	lr, r4, #192, 18	; 0x300000
    61dc:	blmi	144358 <_ZdlPv@@Base+0x1366c8>
    61e0:	andcs	lr, r6, #192, 18	; 0x300000
    61e4:	svclt	0x00004770
    61e8:	andeq	sp, r1, r8, lsl #10
    61ec:	cfstrsmi	mvf11, [sl], {16}
    61f0:	andne	lr, r8, #192, 18	; 0x300000
    61f4:	rscscc	pc, pc, #79	; 0x4f
    61f8:	tstcs	r0, ip, ror r4
    61fc:	ldrvs	pc, [r1], #1284	; 0x504
    6200:	smlabtcs	r2, r0, r9, lr
    6204:	smlabtmi	r0, r0, r9, lr
    6208:	andcs	lr, r4, #192, 18	; 0x300000
    620c:	blmi	144388 <_ZdlPv@@Base+0x1366f8>
    6210:	andcs	lr, r6, #192, 18	; 0x300000
    6214:	svclt	0x00004770
    6218:	ldrdeq	sp, [r1], -r8
    621c:	blmi	1598b78 <_ZdlPv@@Base+0x158aee8>
    6220:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    6224:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    6228:	ldclmi	6, cr4, [r4, #-16]
    622c:	movwls	r6, #22555	; 0x581b
    6230:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6234:	ldrbtmi	r6, [sp], #-2243	; 0xfffff73d
    6238:			; <UNDEFINED> instruction: 0xf9b4b99b
    623c:	bllt	d224c <_ZdlPv@@Base+0xc45bc>
    6240:			; <UNDEFINED> instruction: 0x3006f9b4
    6244:	cmple	r2, r0, lsl #22
    6248:	blcs	208dc <_ZdlPv@@Base+0x12c4c>
    624c:	bmi	133a7e4 <_ZdlPv@@Base+0x132cb54>
    6250:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
    6254:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6258:	subsmi	r9, sl, r5, lsl #22
    625c:	andlt	sp, r6, sp, ror r1
    6260:	blmi	1235828 <_ZdlPv@@Base+0x1227b98>
    6264:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    6268:	ldrbtmi	r4, [fp], #-2119	; 0xfffff7b9
    626c:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    6270:	movwcc	lr, #2509	; 0x9cd
    6274:			; <UNDEFINED> instruction: 0xf7fe461a
    6278:			; <UNDEFINED> instruction: 0xf9b4fee3
    627c:	blcs	1228c <_ZdlPv@@Base+0x45fc>
    6280:	blmi	10ba600 <_ZdlPv@@Base+0x10ac970>
    6284:	stmdami	r2, {r2, r9, sp}^
    6288:	stmiapl	lr!, {r0, r8, sp}^
    628c:	ldmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    6290:	bl	ffd44284 <_ZdlPv@@Base+0xffd365f4>
    6294:			; <UNDEFINED> instruction: 0x3000f9b4
    6298:	mcrrle	11, 0, r2, pc, cr0
    629c:	mcrge	1, 0, sp, cr2, cr3, {2}
    62a0:			; <UNDEFINED> instruction: 0x1002f9b4
    62a4:			; <UNDEFINED> instruction: 0xf0074630
    62a8:	blmi	ec6224 <_ZdlPv@@Base+0xeb8594>
    62ac:			; <UNDEFINED> instruction: 0x4631483a
    62b0:	tstcc	r0, #2063597568	; 0x7b000000
    62b4:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    62b8:	ldrmi	r3, [sl], -r0, lsl #6
    62bc:	mcr2	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    62c0:			; <UNDEFINED> instruction: 0xf0074630
    62c4:			; <UNDEFINED> instruction: 0xf9b4fd97
    62c8:	blcs	122e8 <_ZdlPv@@Base+0x4658>
    62cc:	blmi	bfa5c4 <_ZdlPv@@Base+0xbec934>
    62d0:	ldmdami	r2!, {r2, r9, sp}
    62d4:	stmiapl	sp!, {r0, r8, sp}^
    62d8:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
    62dc:	bl	ff3c42d0 <_ZdlPv@@Base+0xff3b6640>
    62e0:			; <UNDEFINED> instruction: 0x3004f9b4
    62e4:			; <UNDEFINED> instruction: 0xdc242b00
    62e8:	mcrge	1, 0, sp, cr2, cr2, {1}
    62ec:			; <UNDEFINED> instruction: 0x1006f9b4
    62f0:			; <UNDEFINED> instruction: 0xf0074630
    62f4:	blmi	ac61d8 <_ZdlPv@@Base+0xab8548>
    62f8:	ldrtmi	r4, [r1], -sl, lsr #16
    62fc:	tstcc	r0, #2063597568	; 0x7b000000
    6300:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    6304:	ldrmi	r3, [sl], -r0, lsl #6
    6308:	mrc2	7, 4, pc, cr10, cr14, {7}
    630c:			; <UNDEFINED> instruction: 0xf0074630
    6310:	stmibvs	r3!, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    6314:	addsle	r2, sl, r0, lsl #22
    6318:			; <UNDEFINED> instruction: 0xf1044b23
    631c:	stmdami	r3!, {r2, r4, r8}
    6320:	tstcc	r0, #2063597568	; 0x7b000000
    6324:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    6328:	ldrmi	r3, [sl], -r0, lsl #6
    632c:	mcr2	7, 4, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    6330:	stmdavs	r9!, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    6334:			; <UNDEFINED> instruction: 0xf7fb202b
    6338:			; <UNDEFINED> instruction: 0xe7d6eb7c
    633c:	eorcs	r6, fp, r1, lsr r8
    6340:	bl	1dc4334 <_ZdlPv@@Base+0x1db66a4>
    6344:	ldmdavs	r1!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    6348:			; <UNDEFINED> instruction: 0xf7fb202d
    634c:			; <UNDEFINED> instruction: 0xe7a6eb72
    6350:	eorcs	r6, sp, r9, lsr #16
    6354:	bl	1b44348 <_ZdlPv@@Base+0x1b366b8>
    6358:			; <UNDEFINED> instruction: 0xf7fbe7c7
    635c:			; <UNDEFINED> instruction: 0x4630eb5c
    6360:	stc2l	0, cr15, [r8, #-28]	; 0xffffffe4
    6364:	bl	1744358 <_ZdlPv@@Base+0x17366c8>
    6368:			; <UNDEFINED> instruction: 0xf0074630
    636c:			; <UNDEFINED> instruction: 0xf7fbfd43
    6370:	svclt	0x0000eb58
    6374:			; <UNDEFINED> instruction: 0x0001dcb8
    6378:	andeq	r0, r0, r4, asr #1
    637c:	andeq	sp, r1, r2, lsr #25
    6380:	andeq	sp, r1, r6, lsl #25
    6384:	andeq	pc, r1, r2, asr #27
    6388:	andeq	r9, r0, r6, lsl #31
    638c:	andeq	r0, r0, r8, lsl #2
    6390:	andeq	r9, r0, r0, ror pc
    6394:	andeq	pc, r1, ip, ror sp	; <UNPREDICTABLE>
    6398:	andeq	fp, r0, r0, lsr #2
    639c:	andeq	r9, r0, ip, lsr #30
    63a0:	andeq	pc, r1, r0, lsr sp	; <UNPREDICTABLE>
    63a4:	ldrdeq	fp, [r0], -r4
    63a8:	andeq	pc, r1, ip, lsl #26
    63ac:	andeq	r9, r0, ip, lsr #28
    63b0:	blmi	e58c98 <_ZdlPv@@Base+0xe4b008>
    63b4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    63b8:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    63bc:	ldcmi	6, cr4, [r7, #-16]!
    63c0:	movwls	r6, #22555	; 0x581b
    63c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    63c8:	ldrbtmi	r6, [sp], #-2243	; 0xfffff73d
    63cc:			; <UNDEFINED> instruction: 0xf9b4b983
    63d0:	stmiblt	fp!, {r1, ip, sp}^
    63d4:	mlacc	r5, r4, r8, pc	; <UNPREDICTABLE>
    63d8:	teqle	pc, r0, lsl #22
    63dc:	blmi	b98ca4 <_ZdlPv@@Base+0xb8b014>
    63e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    63e4:	blls	160454 <_ZdlPv@@Base+0x1527c4>
    63e8:	qdaddle	r4, sl, fp
    63ec:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    63f0:			; <UNDEFINED> instruction: 0xf1004b2c
    63f4:	stmdami	ip!, {r3, r8}
    63f8:	tstcc	r0, #2063597568	; 0x7b000000
    63fc:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    6400:	ldrmi	r3, [sl], -r0, lsl #6
    6404:	mrc2	7, 0, pc, cr12, cr14, {7}
    6408:			; <UNDEFINED> instruction: 0x3002f9b4
    640c:	rscle	r2, r1, r0, lsl #22
    6410:	andcs	r4, r3, #38912	; 0x9800
    6414:	tstcs	r1, r6, lsr #16
    6418:	ldrbtmi	r5, [r8], #-2286	; 0xfffff712
    641c:			; <UNDEFINED> instruction: 0xf7fb6833
    6420:			; <UNDEFINED> instruction: 0xf9b4eb2e
    6424:	blcs	1242c <_ZdlPv@@Base+0x479c>
    6428:			; <UNDEFINED> instruction: 0xd126dc22
    642c:			; <UNDEFINED> instruction: 0xf9b4ae02
    6430:	ldrtmi	r1, [r0], -r2
    6434:			; <UNDEFINED> instruction: 0xff16f007
    6438:	ldmdami	pc, {r1, r2, r3, r4, r8, r9, fp, lr}	; <UNPREDICTABLE>
    643c:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    6440:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    6444:	movwcc	lr, #2509	; 0x9cd
    6448:			; <UNDEFINED> instruction: 0xf7fe461a
    644c:			; <UNDEFINED> instruction: 0x4630fdf9
    6450:	ldc2l	0, cr15, [r0], {7}
    6454:	mlacc	r5, r4, r8, pc	; <UNPREDICTABLE>
    6458:	adcsle	r2, pc, r0, lsl #22
    645c:	andcs	r4, r8, #19456	; 0x4c00
    6460:	tstcs	r1, r6, lsl r8
    6464:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    6468:			; <UNDEFINED> instruction: 0xf7fb681b
    646c:	ldr	lr, [r5, r8, lsl #22]!
    6470:	eorcs	r6, fp, r1, lsr r8
    6474:	b	ff744468 <_ZdlPv@@Base+0xff7367d8>
    6478:	ldmdavs	r1!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    647c:			; <UNDEFINED> instruction: 0xf7fb202d
    6480:			; <UNDEFINED> instruction: 0xe7d3ead8
    6484:	b	ff1c4478 <_ZdlPv@@Base+0xff1b67e8>
    6488:			; <UNDEFINED> instruction: 0xf0074630
    648c:			; <UNDEFINED> instruction: 0xf7fbfcb3
    6490:	svclt	0x0000eac8
    6494:	andeq	sp, r1, r4, lsr #22
    6498:	andeq	r0, r0, r4, asr #1
    649c:	andeq	sp, r1, lr, lsl #22
    64a0:	strdeq	sp, [r1], -r8
    64a4:	andeq	pc, r1, r4, lsr ip	; <UNPREDICTABLE>
    64a8:	andeq	r9, r0, r0, lsl lr
    64ac:	andeq	r0, r0, r8, lsl #2
    64b0:	strdeq	r9, [r0], -sl
    64b4:	andeq	pc, r1, lr, ror #23
    64b8:	andeq	sl, r0, lr, ror #19
    64bc:			; <UNDEFINED> instruction: 0x00009db2
    64c0:	ldrblt	r6, [r0, #-2243]!	; 0xfffff73d
    64c4:	ldcmi	6, cr4, [r7, #-16]
    64c8:	ldmdblt	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}
    64cc:			; <UNDEFINED> instruction: 0x3002f9b4
    64d0:			; <UNDEFINED> instruction: 0xf894b983
    64d4:	ldmiblt	r3, {r0, r2, r5, ip, sp}^
    64d8:	blmi	4f5aa0 <_ZdlPv@@Base+0x4e7e10>
    64dc:	ldmdami	r3, {r2, r3, r9, sp}
    64e0:	stmiapl	fp!, {r0, r8, sp}^
    64e4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    64e8:	b	ff2444dc <_ZdlPv@@Base+0xff23684c>
    64ec:			; <UNDEFINED> instruction: 0x3002f9b4
    64f0:	rscle	r2, lr, r0, lsl #22
    64f4:	andcs	r4, fp, #12, 22	; 0x3000
    64f8:	tstcs	r1, sp, lsl #16
    64fc:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    6500:			; <UNDEFINED> instruction: 0xf7fb681b
    6504:			; <UNDEFINED> instruction: 0xf894eabc
    6508:	blcs	125a4 <_ZdlPv@@Base+0x4914>
    650c:	blmi	1ba8a4 <_ZdlPv@@Base+0x1acc14>
    6510:	stmdami	r8, {r0, r1, r2, r9, sp}
    6514:	stmiapl	fp!, {r0, r8, sp}^
    6518:	pop	{r3, r4, r5, r6, sl, lr}
    651c:	ldmdavs	fp, {r4, r5, r6, lr}
    6520:	blt	feac4514 <_ZdlPv@@Base+0xfeab6884>
    6524:	andeq	sp, r1, r0, lsl sl
    6528:	andeq	r0, r0, r8, lsl #2
    652c:	andeq	r9, r0, r0, asr #26
    6530:	andeq	r9, r0, r6, lsr sp
    6534:	andeq	r9, r0, r8, lsr #26
    6538:			; <UNDEFINED> instruction: 0x4604b538
    653c:	bvs	1019960 <_ZdlPv@@Base+0x100bcd0>
    6540:			; <UNDEFINED> instruction: 0xff36f7ff
    6544:	ldrbtmi	r4, [sp], #-2822	; 0xfffff4fa
    6548:	stmiapl	fp!, {r5, r7, r9, fp, sp, lr}^
    654c:			; <UNDEFINED> instruction: 0xf7fb6819
    6550:	bvs	1841178 <_ZdlPv@@Base+0x18334e8>
    6554:	ldrhtmi	lr, [r8], -sp
    6558:	svclt	0x00b2f7ff
    655c:	muleq	r1, r2, r9
    6560:	andeq	r0, r0, r8, lsl #2
    6564:	strdlt	fp, [r7], r0
    6568:	ldrd	pc, [r0], pc	; <UNPREDICTABLE>
    656c:	stcmi	14, cr10, [r0], #-8
    6570:			; <UNDEFINED> instruction: 0xf8df220e
    6574:	ldrbtmi	ip, [lr], #128	; 0x80
    6578:	ldrbtmi	r6, [ip], #-2433	; 0xfffff67f
    657c:	strbeq	pc, [r8, -r4, lsl #2]	; <UNPREDICTABLE>
    6580:			; <UNDEFINED> instruction: 0xf85e4b1d
    6584:	strmi	ip, [r5], -ip
    6588:			; <UNDEFINED> instruction: 0x4638447b
    658c:	ldrdgt	pc, [r0], -ip
    6590:	andsgt	pc, r4, sp, asr #17
    6594:	stceq	0, cr15, [r0], {79}	; 0x4f
    6598:	mrscs	r9, (UNDEF: 17)
    659c:	b	ff4c4590 <_ZdlPv@@Base+0xff4b6900>
    65a0:			; <UNDEFINED> instruction: 0x46304639
    65a4:	blx	ff8425ca <_ZdlPv@@Base+0xff83493a>
    65a8:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    65ac:			; <UNDEFINED> instruction: 0x46314813
    65b0:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    65b4:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    65b8:	stc2l	7, cr15, [r2, #-1016]	; 0xfffffc08
    65bc:			; <UNDEFINED> instruction: 0xf0074630
    65c0:			; <UNDEFINED> instruction: 0x4628fc19
    65c4:			; <UNDEFINED> instruction: 0xffb8f7ff
    65c8:	blmi	298e04 <_ZdlPv@@Base+0x28b174>
    65cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    65d0:	blls	160640 <_ZdlPv@@Base+0x1529b0>
    65d4:	qaddle	r4, sl, r1
    65d8:	ldcllt	0, cr11, [r0, #28]!
    65dc:	b	6c45d0 <_ZdlPv@@Base+0x6b6940>
    65e0:			; <UNDEFINED> instruction: 0xf0074630
    65e4:			; <UNDEFINED> instruction: 0xf7fbfc07
    65e8:	svclt	0x0000ea1c
    65ec:	andeq	sp, r1, r2, ror #18
    65f0:			; <UNDEFINED> instruction: 0x0001fab2
    65f4:	andeq	r0, r0, r4, asr #1
    65f8:	andeq	r9, r0, r4, lsr #23
    65fc:	muleq	r0, r2, ip
    6600:	andeq	sp, r1, ip, lsl #18
    6604:	strdlt	fp, [r7], r0
    6608:			; <UNDEFINED> instruction: 0xe09cf8df
    660c:	stcmi	14, cr10, [r7], #-8
    6610:			; <UNDEFINED> instruction: 0xf8df220e
    6614:	ldrbtmi	ip, [lr], #156	; 0x9c
    6618:	ldrbtmi	r6, [ip], #-2433	; 0xfffff67f
    661c:	strbeq	pc, [r8, -r4, lsl #2]	; <UNPREDICTABLE>
    6620:			; <UNDEFINED> instruction: 0xf85e4b24
    6624:	strmi	ip, [r5], -ip
    6628:			; <UNDEFINED> instruction: 0x4638447b
    662c:	ldrdgt	pc, [r0], -ip
    6630:	andsgt	pc, r4, sp, asr #17
    6634:	stceq	0, cr15, [r0], {79}	; 0x4f
    6638:	mrscs	r9, (UNDEF: 17)
    663c:	b	fe0c4630 <_ZdlPv@@Base+0xfe0b69a0>
    6640:			; <UNDEFINED> instruction: 0x46304639
    6644:			; <UNDEFINED> instruction: 0xf0074f1c
    6648:			; <UNDEFINED> instruction: 0xf104fb8f
    664c:	ldmdami	fp, {r4, r8, r9}
    6650:			; <UNDEFINED> instruction: 0x461a4631
    6654:	movwcc	lr, #2509	; 0x9cd
    6658:	ldrbtmi	r4, [pc], #-1144	; 6660 <__printf_chk@plt+0x4ab8>
    665c:	ldc2l	7, cr15, [r0], #1016	; 0x3f8
    6660:			; <UNDEFINED> instruction: 0xf0074630
    6664:	blmi	5c5588 <_ZdlPv@@Base+0x5b78f8>
    6668:	andcs	r4, r2, #1441792	; 0x160000
    666c:	ldmpl	ip!, {r0, r8, sp}^
    6670:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    6674:	b	c4668 <_ZdlPv@@Base+0xb69d8>
    6678:			; <UNDEFINED> instruction: 0xf7ff4628
    667c:	stmdavs	r1!, {r0, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6680:			; <UNDEFINED> instruction: 0xf7fb2002
    6684:	bmi	440e5c <_ZdlPv@@Base+0x4331cc>
    6688:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    668c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6690:	subsmi	r9, sl, r5, lsl #22
    6694:	andlt	sp, r7, r1, lsl #2
    6698:			; <UNDEFINED> instruction: 0xf7fbbdf0
    669c:			; <UNDEFINED> instruction: 0x4630e9bc
    66a0:	blx	fea426c6 <_ZdlPv@@Base+0xfea34a36>
    66a4:	ldmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    66a8:	andeq	sp, r1, r2, asr #17
    66ac:	andeq	pc, r1, r2, lsl sl	; <UNPREDICTABLE>
    66b0:	andeq	r0, r0, r4, asr #1
    66b4:	andeq	r9, r0, r4, lsl #22
    66b8:	andeq	sp, r1, lr, ror r8
    66bc:	strdeq	r9, [r0], -r0
    66c0:	andeq	r0, r0, r8, lsl #2
    66c4:	andeq	r9, r0, r8, ror #23
    66c8:	andeq	sp, r1, lr, asr #16
    66cc:	strdlt	fp, [r9], r0
    66d0:	ldrd	pc, [r4], pc	; <UNPREDICTABLE>
    66d4:	stcmi	14, cr10, [r9], #-16
    66d8:			; <UNDEFINED> instruction: 0xf8df220e
    66dc:	ldrbtmi	ip, [lr], #164	; 0xa4
    66e0:	ldrbtmi	r6, [ip], #-2433	; 0xfffff67f
    66e4:			; <UNDEFINED> instruction: 0xf1049003
    66e8:			; <UNDEFINED> instruction: 0xf85e0748
    66ec:	strmi	ip, [r5], -ip
    66f0:	ldrtmi	r4, [r8], -r4, lsr #22
    66f4:	ldrdgt	pc, [r0], -ip
    66f8:	andsgt	pc, ip, sp, asr #17
    66fc:	stceq	0, cr15, [r0], {79}	; 0x4f
    6700:	ldrbtmi	r9, [fp], #-256	; 0xffffff00
    6704:			; <UNDEFINED> instruction: 0xf7fb2101
    6708:			; <UNDEFINED> instruction: 0x4639ea1e
    670c:	svcmi	0x001e4630
    6710:	blx	ac2736 <_ZdlPv@@Base+0xab4aa6>
    6714:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    6718:			; <UNDEFINED> instruction: 0x4631481c
    671c:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    6720:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    6724:			; <UNDEFINED> instruction: 0xf7fe447f
    6728:	ldrtmi	pc, [r0], -fp, lsl #25	; <UNPREDICTABLE>
    672c:	blx	18c2752 <_ZdlPv@@Base+0x18b4ac2>
    6730:	ldmdami	r8, {r0, r1, r2, r4, r8, r9, fp, lr}
    6734:	tstcs	r1, r2, lsl #4
    6738:	ldrbtmi	r5, [r8], #-2300	; 0xfffff704
    673c:			; <UNDEFINED> instruction: 0xf7fb6823
    6740:			; <UNDEFINED> instruction: 0x4628e99e
    6744:	mrc2	7, 7, pc, cr8, cr15, {7}
    6748:	stmdavs	r3!, {r0, r1, r4, fp, lr}
    674c:	ldrbtmi	r2, [r8], #-514	; 0xfffffdfe
    6750:			; <UNDEFINED> instruction: 0xf7fb2101
    6754:	bmi	480dac <_ZdlPv@@Base+0x47311c>
    6758:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    675c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6760:	subsmi	r9, sl, r7, lsl #22
    6764:	andlt	sp, r9, r1, lsl #2
    6768:			; <UNDEFINED> instruction: 0xf7fbbdf0
    676c:			; <UNDEFINED> instruction: 0x4630e954
    6770:	blx	1042796 <_ZdlPv@@Base+0x1034b06>
    6774:	ldmdb	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6778:	strdeq	sp, [r1], -sl
    677c:	andeq	pc, r1, sl, asr #18
    6780:	andeq	r0, r0, r4, asr #1
    6784:	andeq	r9, r0, sl, lsr #20
    6788:			; <UNDEFINED> instruction: 0x0001d7b4
    678c:	andeq	r9, r0, r6, lsr #22
    6790:	andeq	r0, r0, r8, lsl #2
    6794:	andeq	r9, r0, lr, lsl fp
    6798:	andeq	r9, r0, lr, lsl #22
    679c:	andeq	sp, r1, lr, ror r7
    67a0:	addvs	r4, r1, r4, lsl #20
    67a4:	sbccc	r4, r4, #2046820352	; 0x7a000000
    67a8:	andcs	r6, r0, #2
    67ac:	movwvc	r6, #8258	; 0x2042
    67b0:	svclt	0x00004770
    67b4:	andeq	sp, r1, r8, lsr #8
    67b8:	svclt	0x00004770
    67bc:			; <UNDEFINED> instruction: 0x4604b510
    67c0:	blx	19c27e4 <_ZdlPv@@Base+0x19b4b54>
    67c4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    67c8:			; <UNDEFINED> instruction: 0x4604b5f8
    67cc:	ldrmi	r4, [pc], -r8, lsl #26
    67d0:	ldrbtmi	r9, [sp], #-3590	; 0xfffff1fa
    67d4:	strcc	r6, [r8, #-130]	; 0xffffff7e
    67d8:	subvs	r2, r2, r0, lsl #4
    67dc:			; <UNDEFINED> instruction: 0xf8407302
    67e0:			; <UNDEFINED> instruction: 0xf0075b10
    67e4:	strtmi	pc, [r0], -pc, ror #21
    67e8:	strvc	lr, [r7], -r4, asr #19
    67ec:	svclt	0x0000bdf8
    67f0:	strdeq	ip, [r1], -lr
    67f4:	addvs	r4, r1, r4, lsl #20
    67f8:	vqshl.s8	q2, q13, q1
    67fc:	andvs	r4, r2, ip, asr #5
    6800:	subvs	r2, r2, r0, lsl #4
    6804:	ldrbmi	r7, [r0, -r2, lsl #6]!
    6808:	ldrdeq	ip, [r1], -r8
    680c:	addvs	r4, r1, r4, lsl #20
    6810:			; <UNDEFINED> instruction: 0xf502447a
    6814:	mulvs	r2, sp, r2
    6818:	subvs	r2, r2, r0, lsl #4
    681c:	ldrbmi	r7, [r0, -r2, lsl #6]!
    6820:	andeq	ip, r1, r0, asr #29
    6824:	strdlt	fp, [r3], r0
    6828:	ldreq	pc, [r4, #-256]	; 0xffffff00
    682c:	ldmib	sp, {r2, r9, sl, lr}^
    6830:	stmib	r0, {r3, r8, r9, sl, sp, lr}^
    6834:	andls	r1, r1, r1, lsl #4
    6838:	rscvs	r4, r3, r8, lsr #12
    683c:	strtvc	r6, [r6], #-39	; 0xffffffd9
    6840:	blx	1bc2864 <_ZdlPv@@Base+0x1bb4bd4>
    6844:	eoreq	pc, r0, r4, lsl #2
    6848:	blx	1ac286c <_ZdlPv@@Base+0x1ab4bdc>
    684c:	andlt	r4, r3, r0, lsr #12
    6850:			; <UNDEFINED> instruction: 0x4628bdf0
    6854:	blx	ff3c2878 <_ZdlPv@@Base+0xff3b4be8>
    6858:	stmia	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    685c:			; <UNDEFINED> instruction: 0x4604b510
    6860:			; <UNDEFINED> instruction: 0xf0073020
    6864:			; <UNDEFINED> instruction: 0xf104fac7
    6868:			; <UNDEFINED> instruction: 0xf0070014
    686c:	strtmi	pc, [r0], -r3, asr #21
    6870:			; <UNDEFINED> instruction: 0xf104bd10
    6874:			; <UNDEFINED> instruction: 0xf0070014
    6878:			; <UNDEFINED> instruction: 0xf7fbfabd
    687c:	svclt	0x0000e8d2
    6880:	svcmi	0x00f0e92d
    6884:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    6888:	strmi	r8, [pc], -r4, lsl #22
    688c:	blmi	fe9d932c <_ZdlPv@@Base+0xfe9cb69c>
    6890:	stmdavs	r9!, {r1, r3, r4, r5, r6, sl, lr}^
    6894:	stcmi	0, cr11, [r6], #588	; 0x24c
    6898:	ldmpl	r3, {r0, r1, r3, r9, sl, fp, sp, pc}^
    689c:			; <UNDEFINED> instruction: 0x4630447c
    68a0:	tstls	r1, #1769472	; 0x1b0000
    68a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    68a8:	ldc2l	0, cr15, [ip], {7}
    68ac:	stmiami	r2!, {r0, r5, r7, r8, r9, fp, lr}
    68b0:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    68b4:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    68b8:	movwcc	lr, #2509	; 0x9cd
    68bc:			; <UNDEFINED> instruction: 0xf7fe461a
    68c0:			; <UNDEFINED> instruction: 0x4630fbbf
    68c4:	blx	fe5c28e8 <_ZdlPv@@Base+0xfe5b4c58>
    68c8:	stmiavs	r9!, {r0, r1, r3, r4, r5, fp, sp, lr}
    68cc:	addsmi	r3, r9, #1024	; 0x400
    68d0:			; <UNDEFINED> instruction: 0x4630d010
    68d4:	stc2l	0, cr15, [r6], {7}
    68d8:	ldmmi	r9, {r3, r4, r7, r8, r9, fp, lr}
    68dc:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    68e0:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    68e4:	movwcc	lr, #2509	; 0x9cd
    68e8:			; <UNDEFINED> instruction: 0xf7fe461a
    68ec:	ldrtmi	pc, [r0], -r9, lsr #23	; <UNPREDICTABLE>
    68f0:	blx	fe042914 <_ZdlPv@@Base+0xfe034c84>
    68f4:			; <UNDEFINED> instruction: 0xf10d4b93
    68f8:	ldmmi	r3, {r5, fp}
    68fc:	tstcs	r1, r3, lsl #4
    6900:			; <UNDEFINED> instruction: 0xf8544f92
    6904:	ldrbtmi	r9, [r8], #-3
    6908:			; <UNDEFINED> instruction: 0x3784447f
    690c:	ldrdcc	pc, [r0], -r9
    6910:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6914:	strbmi	r6, [r0], -r9, ror #16
    6918:	stc2	0, cr15, [r4], #28
    691c:	blmi	fe320ad4 <_ZdlPv@@Base+0xfe312e44>
    6920:	andcs	r2, lr, #1073741824	; 0x40000000
    6924:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    6928:			; <UNDEFINED> instruction: 0xf7fb9400
    692c:	ldrtmi	lr, [r9], -ip, lsl #18
    6930:			; <UNDEFINED> instruction: 0xf0074630
    6934:	blmi	fe2051a0 <_ZdlPv@@Base+0xfe1f7510>
    6938:	stmmi	r7, {r1, r4, r5, r9, sl, lr}
    693c:	ldrbtmi	r4, [fp], #-1601	; 0xfffff9bf
    6940:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    6944:	movwcc	lr, #2509	; 0x9cd
    6948:	blx	1ec494a <_ZdlPv@@Base+0x1eb6cba>
    694c:			; <UNDEFINED> instruction: 0xf0074630
    6950:			; <UNDEFINED> instruction: 0x4640fa51
    6954:	blx	13c2978 <_ZdlPv@@Base+0x13b4ce8>
    6958:	blcs	25a0c <_ZdlPv@@Base+0x17d7c>
    695c:	adcshi	pc, r8, r0
    6960:	andcs	r4, r0, #504	; 0x1f8
    6964:	ldrbtmi	r4, [pc], #-2942	; 696c <__printf_chk@plt+0x4dc4>
    6968:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    696c:	movwvc	lr, #59853	; 0xe9cd
    6970:	bge	399768 <_ZdlPv@@Base+0x38bad8>
    6974:			; <UNDEFINED> instruction: 0xf10d9202
    6978:	ldrbtmi	r0, [fp], #-2580	; 0xfffff5ec
    697c:	tstcc	r0, #499712	; 0x7a000
    6980:	blmi	1eab594 <_ZdlPv@@Base+0x1e9d904>
    6984:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    6988:	bcs	fe4421b0 <_ZdlPv@@Base+0xfe434520>
    698c:	bcc	4421b8 <_ZdlPv@@Base+0x434528>
    6990:	ldclmi	0, cr14, [r7], #-408	; 0xfffffe68
    6994:			; <UNDEFINED> instruction: 0xf8d92027
    6998:	ldrbtmi	r1, [ip], #-0
    699c:	stmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    69a0:	bleq	1d42db8 <_ZdlPv@@Base+0x1d35128>
    69a4:	addeq	pc, r4, r4, lsl #2
    69a8:	andcs	r6, lr, #236, 16	; 0xec0000
    69ac:	vmov.16	d8[1], r4
    69b0:	tstcs	r1, r0, lsl sl
    69b4:	ldrbtmi	r4, [fp], #-1624	; 0xfffff9a8
    69b8:			; <UNDEFINED> instruction: 0xf7fb9400
    69bc:	ldrbmi	lr, [r9], -r4, asr #17
    69c0:			; <UNDEFINED> instruction: 0xf0074650
    69c4:	stmdavs	ip!, {r0, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
    69c8:	tstcs	r1, fp, ror #22
    69cc:	beq	442234 <_ZdlPv@@Base+0x4345a4>
    69d0:	ldrbtmi	r2, [fp], #-526	; 0xfffffdf2
    69d4:			; <UNDEFINED> instruction: 0xf7fb9400
    69d8:	mrc	8, 0, lr, cr8, cr6, {5}
    69dc:			; <UNDEFINED> instruction: 0x46401a10
    69e0:			; <UNDEFINED> instruction: 0xf9c2f007
    69e4:			; <UNDEFINED> instruction: 0x46304639
    69e8:			; <UNDEFINED> instruction: 0xf9bef007
    69ec:	ldrtmi	r4, [r3], -r3, ror #16
    69f0:	ldrbmi	r4, [r1], -r2, asr #12
    69f4:	andscc	r4, r0, r8, ror r4
    69f8:	andeq	lr, r0, sp, asr #19
    69fc:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    6a00:	blx	7c4a02 <_ZdlPv@@Base+0x7b6d72>
    6a04:			; <UNDEFINED> instruction: 0xf0074630
    6a08:			; <UNDEFINED> instruction: 0x4640f9f5
    6a0c:			; <UNDEFINED> instruction: 0xf9f2f007
    6a10:			; <UNDEFINED> instruction: 0xf0074650
    6a14:	bvs	1b051d8 <_ZdlPv@@Base+0x1af7548>
    6a18:	teqle	r7, r0, lsl #22
    6a1c:	orrslt	r6, r3, fp, lsr #19
    6a20:	ldrtmi	r6, [r0], -r9, ror #16
    6a24:	ldc2	0, cr15, [lr], {7}
    6a28:	ldmdami	r7, {r1, r2, r4, r6, r8, r9, fp, lr}^
    6a2c:	tsteq	r4, r5, lsl #2	; <UNPREDICTABLE>
    6a30:			; <UNDEFINED> instruction: 0x4632447b
    6a34:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    6a38:	movwcc	lr, #2509	; 0x9cd
    6a3c:	blx	44a3e <_ZdlPv@@Base+0x36dae>
    6a40:			; <UNDEFINED> instruction: 0xf0074630
    6a44:	ldmdami	r1, {r0, r1, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
    6a48:			; <UNDEFINED> instruction: 0xf8d92205
    6a4c:	mrscs	r3, (UNDEF: 1)
    6a50:			; <UNDEFINED> instruction: 0xf7fb4478
    6a54:	blls	c0aac <_ZdlPv@@Base+0xb2e1c>
    6a58:	svcvc	0x0004f853
    6a5c:	tstlt	r7, #134217728	; 0x8000000
    6a60:	ldrdcc	pc, [r0], -r9
    6a64:	cdp	2, 1, cr2, cr8, cr14, {0}
    6a68:			; <UNDEFINED> instruction: 0x21010a90
    6a6c:	stmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a70:	blcs	21424 <_ZdlPv@@Base+0x13794>
    6a74:	bls	facb0 <_ZdlPv@@Base+0xed020>
    6a78:	msreq	CPSR_, r5, lsl #2
    6a7c:	beq	4422e8 <_ZdlPv@@Base+0x434658>
    6a80:	stmib	sp, {r0, r1, r4, r9, sl, lr}^
    6a84:			; <UNDEFINED> instruction: 0xf7fe2200
    6a88:			; <UNDEFINED> instruction: 0xe782fadb
    6a8c:			; <UNDEFINED> instruction: 0xf1054b40
    6a90:	stmdami	r0, {r5, r8}^
    6a94:	tstcc	r0, #2063597568	; 0x7b000000
    6a98:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    6a9c:	ldrmi	r3, [sl], -r0, lsl #6
    6aa0:	blx	ff3c4aa0 <_ZdlPv@@Base+0xff3b6e10>
    6aa4:	ldmdami	ip!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    6aa8:			; <UNDEFINED> instruction: 0xf8d92204
    6aac:	mrscs	r3, (UNDEF: 1)
    6ab0:			; <UNDEFINED> instruction: 0xf7fa4478
    6ab4:	bmi	e82a4c <_ZdlPv@@Base+0xe74dbc>
    6ab8:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    6abc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6ac0:	subsmi	r9, sl, r1, lsl fp
    6ac4:	andslt	sp, r3, r9, lsl #2
    6ac8:	blhi	141dc4 <_ZdlPv@@Base+0x134134>
    6acc:	svchi	0x00f0e8bd
    6ad0:	ldrbtmi	r4, [pc], #-3891	; 6ad8 <__printf_chk@plt+0x4f30>
    6ad4:	movwvc	lr, #59853	; 0xe9cd
    6ad8:			; <UNDEFINED> instruction: 0xf7fae74a
    6adc:	shadd8mi	lr, r0, ip
    6ae0:			; <UNDEFINED> instruction: 0xf988f007
    6ae4:	svc	0x009cf7fa
    6ae8:			; <UNDEFINED> instruction: 0xf0074630
    6aec:	strbmi	pc, [r0], -r3, lsl #19	; <UNPREDICTABLE>
    6af0:			; <UNDEFINED> instruction: 0xf980f007
    6af4:			; <UNDEFINED> instruction: 0xf0074650
    6af8:			; <UNDEFINED> instruction: 0xf7faf97d
    6afc:			; <UNDEFINED> instruction: 0xe7f6ef92
    6b00:			; <UNDEFINED> instruction: 0x4630e7f8
    6b04:			; <UNDEFINED> instruction: 0xf976f007
    6b08:			; <UNDEFINED> instruction: 0xf0074640
    6b0c:			; <UNDEFINED> instruction: 0xf7faf973
    6b10:	ldrb	lr, [r9, r8, lsl #31]!
    6b14:			; <UNDEFINED> instruction: 0xf0074630
    6b18:			; <UNDEFINED> instruction: 0xf7faf96d
    6b1c:	ldrtmi	lr, [r0], -r2, lsl #31
    6b20:			; <UNDEFINED> instruction: 0xf968f007
    6b24:	svc	0x007cf7fa
    6b28:	andeq	sp, r1, r8, asr #12
    6b2c:	andeq	r0, r0, r4, asr #1
    6b30:	andeq	sp, r1, ip, lsr r6
    6b34:	andeq	pc, r1, sl, ror r7	; <UNPREDICTABLE>
    6b38:	andeq	r9, r0, sl, lsr #19
    6b3c:	andeq	pc, r1, lr, asr #14
    6b40:	muleq	r0, r2, r9
    6b44:	andeq	r0, r0, r8, lsl #2
    6b48:	andeq	r9, r0, lr, ror r9
    6b4c:	andeq	pc, r1, r4, lsr #14
    6b50:	andeq	r9, r0, r2, ror #18
    6b54:	andeq	pc, r1, lr, ror #13
    6b58:	andeq	r9, r0, lr, asr #18
    6b5c:	andeq	r9, r0, r6, ror r8
    6b60:	andeq	r9, r0, sl, asr #18
    6b64:			; <UNDEFINED> instruction: 0x0001f6b2
    6b68:	andeq	r9, r0, r4, lsr r9
    6b6c:	andeq	r9, r0, r2, asr #18
    6b70:	muleq	r1, r2, r6
    6b74:	andeq	r9, r0, lr, lsr #15
    6b78:			; <UNDEFINED> instruction: 0x000098b6
    6b7c:	andeq	pc, r1, r8, lsr r6	; <UNPREDICTABLE>
    6b80:	andeq	r9, r0, lr, asr #17
    6b84:	strdeq	pc, [r1], -ip
    6b88:	andeq	r9, r0, sl, asr #17
    6b8c:	andeq	r9, r0, ip, asr #17
    6b90:	muleq	r1, r8, r5
    6b94:	andeq	r9, r0, r0, ror #16
    6b98:	andeq	r9, r0, r4, ror r8
    6b9c:	andeq	sp, r1, lr, lsl r4
    6ba0:	andeq	sl, r0, r6, lsr #8
    6ba4:	svcmi	0x00f0e92d
    6ba8:	stc	6, cr4, [sp, #-16]!
    6bac:	bmi	fe1297bc <_ZdlPv@@Base+0xfe11bb2c>
    6bb0:	ldrbtmi	r4, [sl], #-2948	; 0xfffff47c
    6bb4:	addslt	r4, r5, r4, lsl #27
    6bb8:			; <UNDEFINED> instruction: 0xf10d6841
    6bbc:	ldmpl	r3, {r3, r5, fp}^
    6bc0:	mcrge	4, 0, r4, cr13, cr13, {3}
    6bc4:	ldmdavs	fp, {r6, r9, sl, lr}
    6bc8:			; <UNDEFINED> instruction: 0xf04f9313
    6bcc:			; <UNDEFINED> instruction: 0xf0070300
    6bd0:	stmdavs	r0!, {r0, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
    6bd4:	blmi	1f541ec <_ZdlPv@@Base+0x1f4655c>
    6bd8:	tstcs	r1, lr, lsl #4
    6bdc:	ldrbtmi	r9, [fp], #-0
    6be0:			; <UNDEFINED> instruction: 0xf7fa4628
    6be4:			; <UNDEFINED> instruction: 0x4629efb0
    6be8:			; <UNDEFINED> instruction: 0x46304d79
    6bec:			; <UNDEFINED> instruction: 0xf007447d
    6bf0:	blmi	1e44ee4 <_ZdlPv@@Base+0x1e37254>
    6bf4:	ldmdami	r8!, {r1, r4, r5, r9, sl, lr}^
    6bf8:	ldrbtmi	r4, [fp], #-1601	; 0xfffff9bf
    6bfc:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    6c00:	movwcc	lr, #2509	; 0x9cd
    6c04:	blx	744c04 <_ZdlPv@@Base+0x736f74>
    6c08:			; <UNDEFINED> instruction: 0xf0074630
    6c0c:			; <UNDEFINED> instruction: 0x4640f8f3
    6c10:			; <UNDEFINED> instruction: 0xf8f0f007
    6c14:	blcs	25ca8 <_ZdlPv@@Base+0x18018>
    6c18:	adchi	pc, pc, r0
    6c1c:	andcs	r4, r0, #444	; 0x1bc
    6c20:	ldrbtmi	r4, [pc], #-2927	; 6c28 <__printf_chk@plt+0x5080>
    6c24:	ldrbtmi	r9, [fp], #-530	; 0xfffffdee
    6c28:	tstvc	r0, #3358720	; 0x334000
    6c2c:	bmi	1b71874 <_ZdlPv@@Base+0x1b63be4>
    6c30:			; <UNDEFINED> instruction: 0xf10d9303
    6c34:	blmi	1b090ac <_ZdlPv@@Base+0x1afb41c>
    6c38:	ldrbtmi	r4, [fp], #-2412	; 0xfffff694
    6c3c:	tstcc	r0, #2030043136	; 0x79000000
    6c40:			; <UNDEFINED> instruction: 0xf1019104
    6c44:			; <UNDEFINED> instruction: 0xf8550b74
    6c48:	movwls	sl, #20482	; 0x5002
    6c4c:	ldrbtmi	r4, [fp], #-2920	; 0xfffff498
    6c50:	bcc	fe442478 <_ZdlPv@@Base+0xfe4347e8>
    6c54:			; <UNDEFINED> instruction: 0xf8dae061
    6c58:	eorcs	r1, r7, r0
    6c5c:	svc	0x0006f7fa
    6c60:	blmi	1920ffc <_ZdlPv@@Base+0x191336c>
    6c64:	tstcs	r1, lr, lsl #4
    6c68:	strls	r4, [r0, #-1624]	; 0xfffff9a8
    6c6c:	cfstrsls	mvf4, [r4, #-492]	; 0xfffffe14
    6c70:	svc	0x0068f7fa
    6c74:			; <UNDEFINED> instruction: 0x46484659
    6c78:			; <UNDEFINED> instruction: 0xf0073584
    6c7c:	blmi	17c4e58 <_ZdlPv@@Base+0x17b71c8>
    6c80:	adfe	f2, f0, f1
    6c84:			; <UNDEFINED> instruction: 0x46285a10
    6c88:	ldrbtmi	r6, [fp], #-2149	; 0xfffff79b
    6c8c:	strls	r2, [r0, #-526]	; 0xfffffdf2
    6c90:	svc	0x0058f7fa
    6c94:	bne	4424fc <_ZdlPv@@Base+0x43486c>
    6c98:			; <UNDEFINED> instruction: 0xf0074640
    6c9c:	ldrtmi	pc, [r9], -r5, ror #16	; <UNPREDICTABLE>
    6ca0:			; <UNDEFINED> instruction: 0xf0074630
    6ca4:	ldmdami	r5, {r0, r5, r6, fp, ip, sp, lr, pc}^
    6ca8:			; <UNDEFINED> instruction: 0x46424633
    6cac:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    6cb0:	stmib	sp, {r4, ip, sp}^
    6cb4:	ldmdami	r2, {}^	; <UNPREDICTABLE>
    6cb8:			; <UNDEFINED> instruction: 0xf7fe4478
    6cbc:	ldrtmi	pc, [r0], -r1, asr #19	; <UNPREDICTABLE>
    6cc0:			; <UNDEFINED> instruction: 0xf898f007
    6cc4:			; <UNDEFINED> instruction: 0xf0074640
    6cc8:			; <UNDEFINED> instruction: 0x4648f895
    6ccc:			; <UNDEFINED> instruction: 0xf892f007
    6cd0:	blcs	21664 <_ZdlPv@@Base+0x139d4>
    6cd4:	stmibvs	r3!, {r0, r1, r2, r4, r5, r8, ip, lr, pc}
    6cd8:	stmdavs	r1!, {r0, r1, r4, r7, r8, ip, sp, pc}^
    6cdc:			; <UNDEFINED> instruction: 0xf0074630
    6ce0:	blmi	12457ec <_ZdlPv@@Base+0x1237b5c>
    6ce4:			; <UNDEFINED> instruction: 0xf1044848
    6ce8:	ldrbtmi	r0, [fp], #-276	; 0xfffffeec
    6cec:	tstcc	r0, #52428800	; 0x3200000
    6cf0:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    6cf4:			; <UNDEFINED> instruction: 0xf7fe3300
    6cf8:	ldrtmi	pc, [r0], -r3, lsr #19	; <UNPREDICTABLE>
    6cfc:			; <UNDEFINED> instruction: 0xf87af007
    6d00:	andcs	r4, r5, #4325376	; 0x420000
    6d04:	ldrdcc	pc, [r0], -sl
    6d08:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    6d0c:	mrc	7, 5, APSR_nzcv, cr6, cr10, {7}
    6d10:			; <UNDEFINED> instruction: 0xf8539b03
    6d14:	movwls	r7, #16132	; 0x3f04
    6d18:			; <UNDEFINED> instruction: 0xf8dab317
    6d1c:	eorcs	r3, r2, #0
    6d20:	beq	fe442588 <_ZdlPv@@Base+0xfe4348f8>
    6d24:			; <UNDEFINED> instruction: 0xf7fa2101
    6d28:	bvs	19027d8 <_ZdlPv@@Base+0x18f4b48>
    6d2c:	addsle	r2, r2, r0, lsl #22
    6d30:			; <UNDEFINED> instruction: 0xf1049a05
    6d34:	ldmdami	r6!, {r5, r8}
    6d38:	ldrbtmi	r4, [r8], #-1555	; 0xfffff9ed
    6d3c:	andcs	lr, r0, #3358720	; 0x334000
    6d40:			; <UNDEFINED> instruction: 0xf97ef7fe
    6d44:	blmi	d00b68 <_ZdlPv@@Base+0xcf2ed8>
    6d48:	msreq	CPSR_, r4, lsl #2
    6d4c:	ldrbtmi	r4, [fp], #-2098	; 0xfffff7ce
    6d50:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    6d54:	movwcc	lr, #2509	; 0x9cd
    6d58:			; <UNDEFINED> instruction: 0xf7fe461a
    6d5c:			; <UNDEFINED> instruction: 0xe7baf971
    6d60:	blmi	619620 <_ZdlPv@@Base+0x60b990>
    6d64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6d68:	blls	4e0dd8 <_ZdlPv@@Base+0x4d3148>
    6d6c:	qaddle	r4, sl, r9
    6d70:	ldc	0, cr11, [sp], #84	; 0x54
    6d74:	pop	{r1, r8, r9, fp, pc}
    6d78:	svcmi	0x00298ff0
    6d7c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    6d80:	smmla	r3, r0, r3, r7
    6d84:	mcr	7, 2, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    6d88:			; <UNDEFINED> instruction: 0xf0074630
    6d8c:			; <UNDEFINED> instruction: 0xf7faf833
    6d90:	ldrtmi	lr, [r0], -r8, asr #28
    6d94:			; <UNDEFINED> instruction: 0xf82ef007
    6d98:			; <UNDEFINED> instruction: 0xf0074640
    6d9c:	strbmi	pc, [r8], -fp, lsr #16	; <UNPREDICTABLE>
    6da0:			; <UNDEFINED> instruction: 0xf828f007
    6da4:	mrc	7, 1, APSR_nzcv, cr12, cr10, {7}
    6da8:	udf	#36470	; 0x8e76
    6dac:			; <UNDEFINED> instruction: 0xf0074630
    6db0:	strbmi	pc, [r0], -r1, lsr #16	; <UNPREDICTABLE>
    6db4:			; <UNDEFINED> instruction: 0xf81ef007
    6db8:	mrc	7, 1, APSR_nzcv, cr2, cr10, {7}
    6dbc:	svclt	0x0000e7f9
    6dc0:	andeq	sp, r1, r6, lsr #6
    6dc4:	andeq	r0, r0, r4, asr #1
    6dc8:	andeq	pc, r1, ip, ror #8
    6dcc:	andeq	r9, r0, sl, lsr #13
    6dd0:	andeq	sp, r1, ip, ror #5
    6dd4:	andeq	pc, r1, r2, lsr r4	; <UNPREDICTABLE>
    6dd8:	andeq	r9, r0, lr, lsr #14
    6ddc:			; <UNDEFINED> instruction: 0x000095ba
    6de0:	andeq	r9, r0, lr, lsl #13
    6de4:	andeq	r0, r0, r8, lsl #2
    6de8:	strdeq	pc, [r1], -r2
    6dec:	strdeq	pc, [r1], -r0
    6df0:	andeq	r9, r0, r2, lsr #14
    6df4:	strdeq	r9, [r0], -r8
    6df8:	strdeq	r9, [r0], -lr
    6dfc:	andeq	pc, r1, lr, ror r3	; <UNPREDICTABLE>
    6e00:	ldrdeq	r9, [r0], -ip
    6e04:	andeq	pc, r1, r2, asr #6
    6e08:	ldrdeq	r9, [r0], -ip
    6e0c:	andeq	r9, r0, r2, lsl r6
    6e10:	andeq	r9, r0, lr, lsl #11
    6e14:	ldrdeq	pc, [r1], -lr
    6e18:	andeq	r9, r0, r6, lsr #11
    6e1c:	andeq	sp, r1, r4, ror r1
    6e20:	andeq	sl, r0, ip, ror r1
    6e24:	mvnsmi	lr, #737280	; 0xb4000
    6e28:	subvs	r4, r1, pc, lsl #12
    6e2c:			; <UNDEFINED> instruction: 0x21aaf64a
    6e30:	mlapl	r0, sp, r8, pc	; <UNPREDICTABLE>
    6e34:			; <UNDEFINED> instruction: 0x21aaf6c0
    6e38:	strmi	r4, [r4], -pc, lsl #5
    6e3c:			; <UNDEFINED> instruction: 0xf04f6083
    6e40:	orrvc	r0, r5, #0, 6
    6e44:	stmib	r0, {r0, r1, sp, lr}^
    6e48:	orrvs	r3, r3, r4, lsl #6
    6e4c:	svccc	0x001cf840
    6e50:	movweq	lr, #35268	; 0x89c4
    6e54:	mulcs	ip, sl, pc	; <UNPREDICTABLE>
    6e58:			; <UNDEFINED> instruction: 0xf04f4378
    6e5c:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
    6e60:	stmib	r4, {r1, r3, r8, r9, ip, sp}^
    6e64:	svclt	0x0098330f
    6e68:	stmib	r4, {r3, ip, sp}^
    6e6c:	strbtvs	r3, [r2], #785	; 0x311
    6e70:	stc	7, cr15, [ip, #1000]!	; 0x3e8
    6e74:			; <UNDEFINED> instruction: 0xf04f1e7d
    6e78:			; <UNDEFINED> instruction: 0xf100030c
    6e7c:	strmi	r0, [r1], r8, lsl #16
    6e80:	svclt	0x00586047
    6e84:	andvs	r4, r3, r6, asr #12
    6e88:	ldrtmi	sp, [r0], -r6, lsl #8
    6e8c:			; <UNDEFINED> instruction: 0xff48f006
    6e90:	strcc	r3, [ip], -r1, lsl #26
    6e94:	mvnsle	r1, fp, ror #24
    6e98:			; <UNDEFINED> instruction: 0xf8c46863
    6e9c:	blcs	66f64 <_ZdlPv@@Base+0x592d4>
    6ea0:	ldrdcs	fp, [r0], -r8
    6ea4:	cdpne	13, 5, cr13, cr8, cr10, {0}
    6ea8:	msrmi	SPSR_, #111	; 0x6f
    6eac:	svclt	0x00b44298
    6eb0:			; <UNDEFINED> instruction: 0xf04f0080
    6eb4:			; <UNDEFINED> instruction: 0xf7fa30ff
    6eb8:	stmdavs	r3!, {r1, r3, r7, r8, sl, fp, sp, lr, pc}^
    6ebc:	ldrmi	r6, [r8], -r0, ror #6
    6ec0:	stc	7, cr15, [r4, #1000]	; 0x3e8
    6ec4:	stmdavs	r0!, {r0, r1, r9, sl, lr}^
    6ec8:			; <UNDEFINED> instruction: 0xf7fa63a3
    6ecc:	stmdavs	r3!, {r7, r8, sl, fp, sp, lr, pc}^
    6ed0:	strvs	r2, [r0, #-2816]!	; 0xfffff500
    6ed4:	movwcs	sp, #3350	; 0xd16
    6ed8:	blvs	fe898744 <_ZdlPv@@Base+0xfe88aab4>
    6edc:	cfstrsvs	mvf5, [r2, #-836]!	; 0xfffffcbc
    6ee0:	movwcc	r5, #5329	; 0x14d1
    6ee4:	addsmi	r6, sl, #6422528	; 0x620000
    6ee8:	bcs	7e2cc <_ZdlPv@@Base+0x7063c>
    6eec:	blvs	187e31c <_ZdlPv@@Base+0x187068c>
    6ef0:	andcs	r2, r3, r0, lsl #4
    6ef4:			; <UNDEFINED> instruction: 0xf8413904
    6ef8:	andcc	r0, r1, #4, 30
    6efc:	blcc	61090 <_ZdlPv@@Base+0x53400>
    6f00:	lfmle	f4, 2, [r8], #588	; 0x24c
    6f04:	strtmi	r2, [r0], -r0, lsl #6
    6f08:	pop	{r0, r1, r5, r7, r8, pc}
    6f0c:	blne	1f27ef4 <_ZdlPv@@Base+0x1f1a264>
    6f10:	blx	cfb4a <_ZdlPv@@Base+0xc1eba>
    6f14:	cfstrscc	mvf8, [ip], {4}
    6f18:	tstle	r4, r4, asr #10
    6f1c:			; <UNDEFINED> instruction: 0xf7fa4648
    6f20:			; <UNDEFINED> instruction: 0xf7faed94
    6f24:	stccc	13, cr14, [ip], {126}	; 0x7e
    6f28:			; <UNDEFINED> instruction: 0xf0064620
    6f2c:	ldrb	pc, [r3, r3, ror #30]!	; <UNPREDICTABLE>
    6f30:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    6f34:	strmi	r2, [r4], -r0, lsl #22
    6f38:	strcs	fp, [r0, #-4040]	; 0xfffff038
    6f3c:	bvs	18fe380 <_ZdlPv@@Base+0x18f06f0>
    6f40:			; <UNDEFINED> instruction: 0xf85300ae
    6f44:	tstlt	r8, r5, lsr #32
    6f48:	ldcl	7, cr15, [lr, #-1000]!	; 0xfffffc18
    6f4c:	ldmibpl	r8, {r0, r1, r5, r7, r9, fp, sp, lr}
    6f50:			; <UNDEFINED> instruction: 0xf7fab108
    6f54:	stmdavs	r3!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    6f58:	adcmi	r3, fp, #4194304	; 0x400000
    6f5c:	bvs	183e320 <_ZdlPv@@Base+0x1830690>
    6f60:			; <UNDEFINED> instruction: 0xf7fab108
    6f64:	bvs	fe842534 <_ZdlPv@@Base+0xfe8348a4>
    6f68:			; <UNDEFINED> instruction: 0xf7fab108
    6f6c:	stmibvs	r0!, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}^
    6f70:	ldmib	r0, {r3, r4, r5, r8, ip, sp, pc}^
    6f74:	ldmdavs	fp, {r9, ip, sp}^
    6f78:	ldrmi	r6, [r8, r2, ror #3]
    6f7c:	stmdacs	r0, {r5, r6, r7, r8, fp, sp, lr}
    6f80:	blvs	8fb764 <_ZdlPv@@Base+0x8edad4>
    6f84:			; <UNDEFINED> instruction: 0xf853b183
    6f88:	andcs	r5, ip, #4, 24	; 0x400
    6f8c:	strcc	pc, [r5, #-2818]	; 0xfffff4fe
    6f90:	stccc	0, cr14, [ip, #-16]
    6f94:			; <UNDEFINED> instruction: 0xf0064628
    6f98:	blvs	906c54 <_ZdlPv@@Base+0x8f8fc4>
    6f9c:			; <UNDEFINED> instruction: 0xd1f8429d
    6fa0:	andeq	pc, r8, r5, lsr #3
    6fa4:	ldcl	7, cr15, [r0, #-1000]	; 0xfffffc18
    6fa8:	tstlt	r8, r0, ror #22
    6fac:	stcl	7, cr15, [ip, #-1000]	; 0xfffffc18
    6fb0:	smlatblt	r8, r0, fp, r6
    6fb4:	stcl	7, cr15, [r8, #-1000]	; 0xfffffc18
    6fb8:	tstlt	r8, r0, lsr #26
    6fbc:	stcl	7, cr15, [r4, #-1000]	; 0xfffffc18
    6fc0:	teqlt	r8, r0, ror #18
    6fc4:	andcc	lr, r0, #208, 18	; 0x340000
    6fc8:			; <UNDEFINED> instruction: 0x6162689b
    6fcc:	stmdbvs	r0!, {r3, r4, r7, r8, r9, sl, lr}^
    6fd0:	mvnsle	r2, r0, lsl #16
    6fd4:	cmplt	r5, r5, lsr #18
    6fd8:	strtmi	r6, [r8], -fp, lsr #16
    6fdc:			; <UNDEFINED> instruction: 0xf7ff6123
    6fe0:			; <UNDEFINED> instruction: 0x4628fc3d
    6fe4:	cdp2	0, 5, cr15, cr4, cr6, {0}
    6fe8:	vstrcs.16	s12, [r0, #-74]	; 0xffffffb6	; <UNPREDICTABLE>
    6fec:	bvs	ff83b7c4 <_ZdlPv@@Base+0xff82db34>
    6ff0:			; <UNDEFINED> instruction: 0xf7fab130
    6ff4:	and	lr, r3, sl, lsr #26
    6ff8:			; <UNDEFINED> instruction: 0x61a36803
    6ffc:	cdp2	0, 4, cr15, cr8, cr6, {0}
    7000:	stmdacs	r0, {r5, r7, r8, fp, sp, lr}
    7004:			; <UNDEFINED> instruction: 0x4620d1f8
    7008:	blvs	8365d0 <_ZdlPv@@Base+0x828940>
    700c:			; <UNDEFINED> instruction: 0xf7fa3808
    7010:			; <UNDEFINED> instruction: 0xf7faed1c
    7014:	strtmi	lr, [r8], -r6, lsl #26
    7018:	cdp2	0, 3, cr15, cr10, cr6, {0}
    701c:	stc	7, cr15, [r0, #-1000]	; 0xfffffc18
    7020:	movtvc	r7, #8961	; 0x2301
    7024:	svclt	0x00004770
    7028:	cfrshl64ne	mvdx12, mvdx0, fp
    702c:	ldrmi	r4, [r6], -r5, lsl #12
    7030:	stmdavs	r3, {r0, r1, r3, r8, r9, fp, ip, lr, pc}^
    7034:	sfmle	f4, 4, [r8, #-652]	; 0xfffffd74
    7038:	andcs	r6, ip, fp, lsr #22
    703c:	blx	1890a <_ZdlPv@@Base+0xac7a>
    7040:	pop	{r2, ip, sp}
    7044:			; <UNDEFINED> instruction: 0xf0064070
    7048:	stmdbmi	r3, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, pc}
    704c:	adcvs	pc, r2, pc, asr #8
    7050:			; <UNDEFINED> instruction: 0xf0054479
    7054:			; <UNDEFINED> instruction: 0xe7effc13
    7058:	andeq	r8, r0, r4, asr #31
    705c:	cfrshl64ne	mvdx12, mvdx0, fp
    7060:	ldrmi	r4, [r6], -r5, lsl #12
    7064:	stmdavs	r3, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
    7068:	adcmi	r3, r3, #1024	; 0x400
    706c:	blvs	1afe480 <_ZdlPv@@Base+0x1af07f0>
    7070:	eorvs	pc, r4, r3, asr #16
    7074:	stmdbmi	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    7078:	andspl	pc, r6, r0, asr #4
    707c:			; <UNDEFINED> instruction: 0xf0054479
    7080:	blvs	1b0607c <_ZdlPv@@Base+0x1af83ec>
    7084:	eorvs	pc, r4, r3, asr #16
    7088:	svclt	0x0000bd70
    708c:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    7090:	mcrne	5, 0, fp, cr12, cr8, {1}
    7094:	blle	1988b0 <_ZdlPv@@Base+0x18ac20>
    7098:	adcmi	r6, r3, #4390912	; 0x430000
    709c:	blvs	feafe4b0 <_ZdlPv@@Base+0xfeaf0820>
    70a0:	ldrpl	r2, [sl, #-513]	; 0xfffffdff
    70a4:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    70a8:	andspl	pc, ip, r0, asr #4
    70ac:			; <UNDEFINED> instruction: 0xf0054479
    70b0:	blvs	feb0604c <_ZdlPv@@Base+0xfeaf83bc>
    70b4:	ldrpl	r2, [sl, #-513]	; 0xfffffdff
    70b8:	svclt	0x0000bd38
    70bc:	andeq	r8, r0, r8, ror #30
    70c0:	mcrne	5, 0, fp, cr12, cr8, {1}
    70c4:	blle	1988e0 <_ZdlPv@@Base+0x18ac50>
    70c8:	adcmi	r6, r3, #4390912	; 0x430000
    70cc:	stcvs	13, cr13, [fp, #-12]!
    70d0:	ldrpl	r2, [sl, #-513]	; 0xfffffdff
    70d4:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    70d8:	eorpl	pc, r2, r0, asr #4
    70dc:			; <UNDEFINED> instruction: 0xf0054479
    70e0:	fstmdbxvs	fp!, {d15-d116}	;@ Deprecated
    70e4:	ldrpl	r2, [sl, #-513]	; 0xfffffdff
    70e8:	svclt	0x0000bd38
    70ec:	andeq	r8, r0, r8, lsr pc
    70f0:	teqlt	r3, r3, asr #18
    70f4:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}^
    70f8:	mvnsle	r2, r0, lsl #22
    70fc:	andsvs	r3, r1, r4, lsl #4
    7100:			; <UNDEFINED> instruction: 0xf1004770
    7104:	andsvs	r0, r1, r4, lsl r2
    7108:	svclt	0x00004770
    710c:	rscsmi	lr, r0, #737280	; 0xb4000
    7110:	strmi	fp, [r4], -r2, lsl #1
    7114:	strmi	r2, [r9], r4, lsr #32
    7118:	andls	r4, r1, #31457280	; 0x1e00000
    711c:	ldc2	0, cr15, [r4, #24]
    7120:	movwcs	r4, #3859	; 0xf13
    7124:	ldrbtmi	r9, [pc], #-2305	; 712c <__printf_chk@plt+0x5584>
    7128:	strmi	r3, [r5], -r8, lsl #14
    712c:	andls	pc, r8, r0, asr #17
    7130:	movwvc	r6, #12355	; 0x3043
    7134:	blvc	44523c <_ZdlPv@@Base+0x4375ac>
    7138:	cdp2	0, 4, cr15, cr4, cr6, {0}
    713c:	stmdbvs	r2!, {r3, r8, r9, fp, ip, pc}^
    7140:	eorvs	r6, fp, #-2147483589	; 0x8000003b
    7144:	ldrmi	fp, [r3], -r2, asr #2
    7148:	bcs	21298 <_ZdlPv@@Base+0x13608>
    714c:	movwcc	sp, #16891	; 0x41fb
    7150:	andlt	r6, r2, sp, lsl r0
    7154:	rscshi	lr, r0, #12386304	; 0xbd0000
    7158:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
    715c:	andlt	r6, r2, sp, lsl r0
    7160:	rscshi	lr, r0, #12386304	; 0xbd0000
    7164:			; <UNDEFINED> instruction: 0xf0064628
    7168:			; <UNDEFINED> instruction: 0xf7fafd93
    716c:	svclt	0x0000ec5a
    7170:	andeq	ip, r1, sl, lsr #11
    7174:			; <UNDEFINED> instruction: 0x4604b538
    7178:			; <UNDEFINED> instruction: 0x460d2010
    717c:	stc2l	0, cr15, [r4, #-24]!	; 0xffffffe8
    7180:	stmdbvs	r3!, {r1, r3, r9, fp, lr}^
    7184:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    7188:	sbcmi	pc, ip, #536870912	; 0x20000000
    718c:	stmib	r0, {r0, r2, r7, sp, lr}^
    7190:	movwvc	r2, #4352	; 0x1100
    7194:			; <UNDEFINED> instruction: 0x461ab133
    7198:	blcs	2130c <_ZdlPv@@Base+0x1367c>
    719c:	andcc	sp, r4, #-1073741762	; 0xc000003e
    71a0:	ldclt	0, cr6, [r8, #-64]!	; 0xffffffc0
    71a4:	andseq	pc, r4, #4, 2
    71a8:	ldclt	0, cr6, [r8, #-64]!	; 0xffffffc0
    71ac:	andeq	ip, r1, sl, asr #10
    71b0:			; <UNDEFINED> instruction: 0x4604b538
    71b4:			; <UNDEFINED> instruction: 0x460d2010
    71b8:	stc2l	0, cr15, [r6, #-24]	; 0xffffffe8
    71bc:	stmdbvs	r3!, {r1, r3, r9, fp, lr}^
    71c0:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    71c4:	addsvs	pc, sp, #8388608	; 0x800000
    71c8:	stmib	r0, {r0, r2, r7, sp, lr}^
    71cc:	movwvc	r2, #4352	; 0x1100
    71d0:			; <UNDEFINED> instruction: 0x461ab133
    71d4:	blcs	21348 <_ZdlPv@@Base+0x136b8>
    71d8:	andcc	sp, r4, #-1073741762	; 0xc000003e
    71dc:	ldclt	0, cr6, [r8, #-64]!	; 0xffffffc0
    71e0:	andseq	pc, r4, #4, 2
    71e4:	ldclt	0, cr6, [r8, #-64]!	; 0xffffffc0
    71e8:	andeq	ip, r1, lr, lsl #10
    71ec:	addmi	r6, fp, #196608	; 0x30000
    71f0:			; <UNDEFINED> instruction: 0xf7fddc01
    71f4:	ldrbmi	fp, [r0, -r1, lsl #29]!
    71f8:			; <UNDEFINED> instruction: 0x4614b5f0
    71fc:			; <UNDEFINED> instruction: 0x2c004a3c
    7200:	stmdbcs	r0, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    7204:	addlt	r4, sp, fp, lsr fp
    7208:	svcmi	0x003b447a
    720c:	strmi	r4, [lr], -r5, lsl #12
    7210:	ldrbtmi	r5, [pc], #-2259	; 7218 <__printf_chk@plt+0x5670>
    7214:	movwls	r6, #47131	; 0xb81b
    7218:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    721c:	stmdavs	r3, {r1, r2, r4, r5, r8, r9, fp, ip, lr, pc}
    7220:	lfmle	f4, 4, [r3, #-556]!	; 0xfffffdd4
    7224:	adcmi	r6, r3, #4390912	; 0x430000
    7228:	stccs	13, cr13, [r0], {48}	; 0x30
    722c:	bvs	1afb30c <_ZdlPv@@Base+0x1aed67c>
    7230:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    7234:	orreq	lr, r4, r3, lsl #22
    7238:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    723c:	eorsle	r2, r6, r0, lsl #20
    7240:	adcsmi	r6, r3, #311296	; 0x4c000
    7244:	ldmdbvs	r1, {r1, r4, sl, fp, ip, lr, pc}^
    7248:	blle	3d7d14 <_ZdlPv@@Base+0x3ca084>
    724c:	adcmi	r6, r0, #144, 18	; 0x240000
    7250:	bne	16fe288 <_ZdlPv@@Base+0x16f05f8>
    7254:	svclt	0x001869d2
    7258:	adcmi	r2, r2, #67108864	; 0x4000000
    725c:	movwcs	fp, #4024	; 0xfb8
    7260:	svclt	0x000c4290
    7264:			; <UNDEFINED> instruction: 0xf0032300
    7268:	stmdblt	fp!, {r0, r8, r9}
    726c:	vst2.8	{d20,d22}, [pc :128], r3
    7270:	ldrbtmi	r6, [r9], #-174	; 0xffffff52
    7274:	blx	c3292 <_ZdlPv@@Base+0xb5602>
    7278:	blmi	799b04 <_ZdlPv@@Base+0x78be74>
    727c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7280:	blls	2e12f0 <_ZdlPv@@Base+0x2d3660>
    7284:	teqle	r1, sl, asr r0
    7288:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    728c:	vmul.i8	d20, d0, d13
    7290:	ldrbtmi	r5, [r9], #-105	; 0xffffff97
    7294:	blx	ffcc32b0 <_ZdlPv@@Base+0xffcb5620>
    7298:	bicle	r2, r8, r0, lsl #24
    729c:	ldmdami	fp, {r1, r3, r4, r8, r9, fp, lr}
    72a0:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    72a4:			; <UNDEFINED> instruction: 0x4619461a
    72a8:	cdp2	0, 6, cr15, cr14, cr5, {0}
    72ac:			; <UNDEFINED> instruction: 0xf851e7e4
    72b0:	bcs	122c8 <_ZdlPv@@Base+0x4638>
    72b4:	ldmdbvs	r1, {r5, r6, r7, ip, lr, pc}
    72b8:	svclt	0x000442b1
    72bc:			; <UNDEFINED> instruction: 0xf84361d4
    72c0:	sbcsle	r2, r9, r4, lsr #32
    72c4:	ldclne	13, cr10, [r1], #-8
    72c8:			; <UNDEFINED> instruction: 0xf0054628
    72cc:	bge	1c6690 <_ZdlPv@@Base+0x1b8a00>
    72d0:	andls	r1, r1, #24832	; 0x6100
    72d4:			; <UNDEFINED> instruction: 0xf0054610
    72d8:	blmi	306684 <_ZdlPv@@Base+0x2f89f4>
    72dc:	strtmi	r4, [r9], -ip, lsl #16
    72e0:	ldmpl	fp!, {r0, r9, fp, ip, pc}^
    72e4:			; <UNDEFINED> instruction: 0xf0054478
    72e8:	strb	pc, [r5, pc, asr #28]	; <UNPREDICTABLE>
    72ec:	bl	fe4c52dc <_ZdlPv@@Base+0xfe4b764c>
    72f0:	ldrdeq	ip, [r1], -r0
    72f4:	andeq	r0, r0, r4, asr #1
    72f8:	andeq	ip, r1, r6, asr #25
    72fc:	andeq	r8, r0, r2, lsr #27
    7300:	andeq	ip, r1, ip, asr ip
    7304:	andeq	r8, r0, r2, lsl #27
    7308:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    730c:	andeq	r9, r0, lr, asr #2
    7310:	andeq	r9, r0, r8, lsr r1
    7314:	ldrbmi	lr, [r0, sp, lsr #18]!
    7318:	bmi	1458b70 <_ZdlPv@@Base+0x144aee0>
    731c:	svclt	0x00a82c00
    7320:	blmi	1411728 <_ZdlPv@@Base+0x1403a98>
    7324:	ldrbtmi	fp, [sl], #-140	; 0xffffff74
    7328:	teqls	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    732c:	strmi	r4, [sp], -r7, lsl #12
    7330:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    7334:	movwls	r6, #47131	; 0xb81b
    7338:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    733c:	stmdavs	r3, {r1, r2, r5, r8, r9, fp, ip, lr, pc}
    7340:	sfmle	f4, 4, [r3, #-556]!	; 0xfffffdd4
    7344:	adcmi	r6, r3, #4390912	; 0x430000
    7348:	teqlt	sp, #32, 26	; 0x800
    734c:	b	13e1d3c <_ZdlPv@@Base+0x13d40ac>
    7350:	adceq	r0, r6, r5, lsl #21
    7354:	eorcc	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    7358:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    735c:	stmdbvs	fp, {r0, r6, r8, r9, ip, sp, pc}
    7360:	sfmle	f4, 4, [r2], {171}	; 0xab
    7364:	adcmi	r6, sl, #1212416	; 0x128000
    7368:	stmdbmi	r0, {r4, r6, r9, fp, ip, lr, pc}^
    736c:	addpl	pc, pc, r0, asr #4
    7370:			; <UNDEFINED> instruction: 0xf0054479
    7374:	bmi	fc5d88 <_ZdlPv@@Base+0xfb80f8>
    7378:	ldrbtmi	r4, [sl], #-2874	; 0xfffff4c6
    737c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7380:	subsmi	r9, sl, fp, lsl #22
    7384:	andlt	sp, ip, r9, ror #2
    7388:			; <UNDEFINED> instruction: 0x87f0e8bd
    738c:	vst2.8	{d20,d22}, [pc :256], r9
    7390:	ldrbtmi	r6, [r9], #-177	; 0xffffff4f
    7394:	blx	1cc33b0 <_ZdlPv@@Base+0x1cb5720>
    7398:	bicsle	r2, r7, r0, lsl #26
    739c:	ldmdami	r7!, {r1, r2, r4, r5, r8, r9, fp, lr}
    73a0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    73a4:			; <UNDEFINED> instruction: 0x461a4478
    73a8:			; <UNDEFINED> instruction: 0xf0054619
    73ac:	strb	pc, [r2, sp, ror #27]!	; <UNPREDICTABLE>
    73b0:			; <UNDEFINED> instruction: 0xf8524452
    73b4:			; <UNDEFINED> instruction: 0xf8522c04
    73b8:			; <UNDEFINED> instruction: 0xf1b88024
    73bc:	sbcsle	r0, sl, r0, lsl #30
    73c0:			; <UNDEFINED> instruction: 0x2018f8d8
    73c4:	teqle	r3, r2, lsr #5
    73c8:			; <UNDEFINED> instruction: 0x001cf8d8
    73cc:	lfmle	f4, 4, [sl], {132}	; 0x84
    73d0:	ldrdls	pc, [ip], pc	; <UNPREDICTABLE>
    73d4:	strcc	r4, [r1], #-1273	; 0xfffffb07
    73d8:	andhi	pc, r6, r3, asr #16
    73dc:	blle	497e64 <_ZdlPv@@Base+0x48a1d4>
    73e0:	ldmibpl	sl, {r2, r9, sl, ip, sp}
    73e4:	rscsle	r2, r6, r0, lsl #20
    73e8:	adcsvs	pc, r4, pc, asr #8
    73ec:			; <UNDEFINED> instruction: 0xf0054649
    73f0:	bvs	1f05d0c <_ZdlPv@@Base+0x1ef807c>
    73f4:			; <UNDEFINED> instruction: 0x001cf8d8
    73f8:			; <UNDEFINED> instruction: 0xf8533401
    73fc:	adcmi	r3, r0, #10
    7400:	andhi	pc, r6, r3, asr #16
    7404:			; <UNDEFINED> instruction: 0xf8c8daec
    7408:			; <UNDEFINED> instruction: 0xe7b45014
    740c:	adcmi	r6, r0, #136, 18	; 0x220000
    7410:	bne	fe6fe6c4 <_ZdlPv@@Base+0xfe6f0a34>
    7414:	svclt	0x001869c9
    7418:	adcmi	r2, r1, #67108864	; 0x4000000
    741c:	movwcs	fp, #4024	; 0xfb8
    7420:	svclt	0x000c4288
    7424:			; <UNDEFINED> instruction: 0xf0032300
    7428:	blcs	8034 <__printf_chk@plt+0x648c>
    742c:			; <UNDEFINED> instruction: 0xe7a2d09d
    7430:	stcge	12, cr1, [r2, #-420]	; 0xfffffe5c
    7434:			; <UNDEFINED> instruction: 0xf0054628
    7438:	bge	1c6524 <_ZdlPv@@Base+0x1b8894>
    743c:	andls	r1, r1, #24832	; 0x6100
    7440:			; <UNDEFINED> instruction: 0xf0054610
    7444:	blmi	346518 <_ZdlPv@@Base+0x338888>
    7448:	strtmi	r4, [r9], -lr, lsl #16
    744c:			; <UNDEFINED> instruction: 0xf8599a01
    7450:	ldrbtmi	r3, [r8], #-3
    7454:	ldc2	0, cr15, [r8, #20]
    7458:			; <UNDEFINED> instruction: 0xf7fae78d
    745c:	svclt	0x0000eadc
    7460:			; <UNDEFINED> instruction: 0x0001cbb2
    7464:	andeq	r0, r0, r4, asr #1
    7468:	andeq	ip, r1, r6, lsr #23
    746c:	andeq	r8, r0, r4, lsr #25
    7470:	andeq	ip, r1, lr, asr fp
    7474:	andeq	r8, r0, r2, lsl #25
    7478:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    747c:	andeq	r9, r0, r8, lsr #1
    7480:	andeq	r8, r0, r0, asr #24
    7484:	andeq	r9, r0, r2, lsr #32
    7488:	ldrdgt	pc, [r4, -pc]
    748c:	mvnsmi	lr, sp, lsr #18
    7490:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, lr}
    7494:	stmdavc	r5, {r3, r4, r5, r6, ip, lr, pc}
    7498:	rsbsle	r2, r5, r0, lsl #26
    749c:			; <UNDEFINED> instruction: 0x462b7817
    74a0:	addsmi	r4, pc, #4, 12	; 0x400000
    74a4:	strtmi	sp, [r0], r5, rrx
    74a8:	strcc	r4, [r1], #-1694	; 0xfffff962
    74ac:	svceq	0x005cf1be
    74b0:	strtmi	r7, [r6], -r3, lsr #16
    74b4:	cmnlt	fp, r9, asr #32
    74b8:	ldrhle	r4, [r4, #43]!	; 0x2b
    74bc:	ldclne	8, cr7, [r4], #-460	; 0xfffffe34
    74c0:			; <UNDEFINED> instruction: 0xf892b143
    74c4:	ldrmi	lr, [lr], -r1
    74c8:			; <UNDEFINED> instruction: 0xf81445b6
    74cc:	suble	r3, ip, r1, lsl #30
    74d0:	mvnsle	r2, r0, lsl #22
    74d4:	strmi	r4, [r4], -fp, lsr #12
    74d8:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    74dc:	mulle	r8, pc, r2	; <UNPREDICTABLE>
    74e0:	adcsmi	r4, r1, #31457280	; 0x1e00000
    74e4:			; <UNDEFINED> instruction: 0xf81446a6
    74e8:	eorsle	r3, r3, r1, lsl #30
    74ec:	adcsmi	fp, fp, #-1073741798	; 0xc000001a
    74f0:	stmdavc	r3!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    74f4:	cmplt	r3, r1, lsl #8
    74f8:	mul	r1, r2, r8
    74fc:	ldrmi	r4, [r6, #1566]!	; 0x61e
    7500:	svccc	0x0001f814
    7504:	blcs	3b5e8 <_ZdlPv@@Base+0x2d958>
    7508:			; <UNDEFINED> instruction: 0xf1b8d1f8
    750c:	ble	64b114 <_ZdlPv@@Base+0x63d484>
    7510:	adcmi	r4, pc, #3145728	; 0x300000
    7514:	ldmdbmi	pc, {r0, r1, r3, ip, lr, pc}	; <UNPREDICTABLE>
    7518:	andvs	pc, r1, ip, asr r8	; <UNPREDICTABLE>
    751c:			; <UNDEFINED> instruction: 0xf8135d71
    7520:	cmnlt	r1, #1, 30
    7524:	stmdaeq	r0, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    7528:	adcsmi	fp, sp, #1073741849	; 0x40000019
    752c:	ldmdavc	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    7530:	teqlt	sp, r1, lsl #6
    7534:			; <UNDEFINED> instruction: 0x46297854
    7538:			; <UNDEFINED> instruction: 0xf813428c
    753c:	andsle	r5, sp, r1, lsl #30
    7540:	mvnsle	r2, r0, lsl #26
    7544:	pop	{r6, r9, sl, lr}
    7548:	blcs	9a7d10 <_ZdlPv@@Base+0x99a080>
    754c:	bl	fea3bc20 <_ZdlPv@@Base+0xfea2df90>
    7550:	ldrb	r0, [r7, r0, lsl #16]!
    7554:			; <UNDEFINED> instruction: 0xf85c4e0f
    7558:	ldclpl	0, cr6, [r6], #24
    755c:	sbcle	r2, r5, r0, lsl #28
    7560:	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    7564:	bicle	r2, r2, r0, lsl #22
    7568:	blcs	414ac <_ZdlPv@@Base+0x3381c>
    756c:	addsmi	sp, pc, #178	; 0xb2
    7570:			; <UNDEFINED> instruction: 0x4626d199
    7574:	blcs	41404 <_ZdlPv@@Base+0x33774>
    7578:			; <UNDEFINED> instruction: 0xe7c6d1b0
    757c:	bicle	r2, r8, r0, lsl #26
    7580:	stccs	7, cr14, [r0, #-896]	; 0xfffffc80
    7584:			; <UNDEFINED> instruction: 0xe7ddd1d1
    7588:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    758c:	svclt	0x0000e7da
    7590:	andeq	ip, r1, r8, asr #20
    7594:	strdeq	r0, [r0], -r8
    7598:	svcmi	0x00f0e92d
    759c:			; <UNDEFINED> instruction: 0xf8df4690
    75a0:	ldrmi	r2, [ip], -r0, asr #13
    75a4:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    75a8:	ldrbtmi	fp, [sl], #-145	; 0xffffff6f
    75ac:			; <UNDEFINED> instruction: 0xf8df6806
    75b0:			; <UNDEFINED> instruction: 0x4605b6b8
    75b4:	adcsmi	r5, r1, #13828096	; 0xd30000
    75b8:			; <UNDEFINED> instruction: 0x460f44fb
    75bc:	movwls	r6, #63515	; 0xf81b
    75c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    75c4:	movwls	r9, #11034	; 0x2b1a
    75c8:	movwls	r9, #15131	; 0x3b1b
    75cc:			; <UNDEFINED> instruction: 0xf7fddb01
    75d0:			; <UNDEFINED> instruction: 0xf8dffc93
    75d4:	mcrge	6, 0, r1, cr10, cr8, {4}
    75d8:			; <UNDEFINED> instruction: 0x46304479
    75dc:	blx	ff1435fe <_ZdlPv@@Base+0xff13596e>
    75e0:	blls	2e1770 <_ZdlPv@@Base+0x2d3ae0>
    75e4:			; <UNDEFINED> instruction: 0xd056429a
    75e8:			; <UNDEFINED> instruction: 0xf0064630
    75ec:			; <UNDEFINED> instruction: 0xf8dffc03
    75f0:	ldrtmi	r1, [r0], -r0, lsl #13
    75f4:			; <UNDEFINED> instruction: 0xf0064479
    75f8:	stmdavs	r2!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    75fc:	addsmi	r9, sl, #11264	; 0x2c00
    7600:	adchi	pc, fp, r0
    7604:			; <UNDEFINED> instruction: 0xf0064630
    7608:			; <UNDEFINED> instruction: 0xf8dffbf5
    760c:	ldrtmi	r1, [r0], -r8, ror #12
    7610:			; <UNDEFINED> instruction: 0xf0064479
    7614:	stmdavs	r2!, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    7618:	addsmi	r9, sl, #11264	; 0x2c00
    761c:	adcshi	pc, pc, r0
    7620:			; <UNDEFINED> instruction: 0xf0064630
    7624:			; <UNDEFINED> instruction: 0xf8dffbe7
    7628:			; <UNDEFINED> instruction: 0x46301650
    762c:			; <UNDEFINED> instruction: 0xf0064479
    7630:	stmdavs	r2!, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    7634:	addsmi	r9, sl, #11264	; 0x2c00
    7638:	sbcshi	pc, pc, r0
    763c:			; <UNDEFINED> instruction: 0xf0064630
    7640:			; <UNDEFINED> instruction: 0xf8dffbd9
    7644:			; <UNDEFINED> instruction: 0x46301638
    7648:			; <UNDEFINED> instruction: 0xf0064479
    764c:	stmdavs	r2!, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
    7650:	addsmi	r9, sl, #11264	; 0x2c00
    7654:	tsthi	r6, r0	; <UNPREDICTABLE>
    7658:			; <UNDEFINED> instruction: 0xf0064630
    765c:	stmdavs	r3!, {r0, r1, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    7660:	vstrle	d2, [r4, #-8]
    7664:	ldmdavc	sl, {r0, r1, r5, fp, sp, lr}
    7668:			; <UNDEFINED> instruction: 0xf0002a5c
    766c:	tstcs	sl, r1, lsl r2
    7670:			; <UNDEFINED> instruction: 0xf0064620
    7674:	blls	c6c30 <_ZdlPv@@Base+0xb8fa0>
    7678:	blcs	2220ec <_ZdlPv@@Base+0x21445c>
    767c:	rschi	pc, r4, #0, 4
    7680:			; <UNDEFINED> instruction: 0xf013e8df
    7684:	smulbbeq	sl, r8, r1
    7688:	biceq	r0, r4, r4, asr #2
    768c:	mvnseq	r0, r6, lsr #3
    7690:			; <UNDEFINED> instruction: 0x012c013e
    7694:	bcs	7ae0 <__printf_chk@plt+0x5f38>
    7698:			; <UNDEFINED> instruction: 0x4630d179
    769c:	beq	fe201fe0 <_ZdlPv@@Base+0xfe1f4350>
    76a0:	blx	fea436c2 <_ZdlPv@@Base+0xfea35a32>
    76a4:			; <UNDEFINED> instruction: 0xf0062028
    76a8:			; <UNDEFINED> instruction: 0xf8dffacf
    76ac:	bls	94e04 <_ZdlPv@@Base+0x87174>
    76b0:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q1.5>
    76b4:	strmi	r4, [r4], -r4, asr #6
    76b8:	subvs	r6, r2, #1342177280	; 0x50000000
    76bc:	stmibeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    76c0:			; <UNDEFINED> instruction: 0xf04f6023
    76c4:	andcs	r3, r0, #-67108861	; 0xfc000003
    76c8:	rscvs	r6, r2, r2, rrx
    76cc:	stmib	r4, {r0, r1, r5, r7, sp, lr}^
    76d0:	stmib	r4, {r2, r8, r9, ip, sp}^
    76d4:	bvs	1ad42f4 <_ZdlPv@@Base+0x1ac6664>
    76d8:	andcs	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    76dc:	andcs	pc, r9, r2, asr r8	; <UNPREDICTABLE>
    76e0:	blge	1b4430 <_ZdlPv@@Base+0x1a67a0>
    76e4:	ldrpl	pc, [ip, #2271]	; 0x8df
    76e8:	movwls	r1, #11385	; 0x2c79
    76ec:			; <UNDEFINED> instruction: 0xf0054618
    76f0:			; <UNDEFINED> instruction: 0xf108fadd
    76f4:	ldrtmi	r0, [r0], -r1, lsl #2
    76f8:	blx	ff643714 <_ZdlPv@@Base+0xff635a84>
    76fc:	andpl	pc, r5, fp, asr r8	; <UNPREDICTABLE>
    7700:	strcs	pc, [r4, #2271]	; 0x8df
    7704:	ldrdcc	lr, [r2], -sp
    7708:	ldrbtmi	r9, [sl], #-2332	; 0xfffff6e4
    770c:	strvs	lr, [r0, #-2509]	; 0xfffff633
    7710:	ldc2	0, cr15, [r2], #20
    7714:	strtmi	r6, [r0], -r3, lsr #16
    7718:			; <UNDEFINED> instruction: 0x4798685b
    771c:	strbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    7720:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    7724:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7728:	blls	3e1798 <_ZdlPv@@Base+0x3d3b08>
    772c:			; <UNDEFINED> instruction: 0xf040405a
    7730:	andslt	r8, r1, r2, lsr r2
    7734:	svchi	0x00f0e8bd
    7738:	bvs	a6dfb0 <_ZdlPv@@Base+0xa60320>
    773c:	strvc	lr, [r4, -r4, asr #19]
    7740:	bls	df9d0 <_ZdlPv@@Base+0xd1d40>
    7744:	stmdahi	r6, {r2, r6, r7, r8, fp, sp, lr, pc}
    7748:	stcne	0, cr6, [r2, #-904]!	; 0xfffffc78
    774c:	eorvs	r6, sl, #12
    7750:	andcc	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    7754:	andmi	pc, r9, r3, asr #16
    7758:	teqlt	r2, r0, ror #15
    775c:	stmdavs	r0!, {r1, r3, r8, fp, ip, pc}
    7760:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7764:			; <UNDEFINED> instruction: 0xf47f2800
    7768:	ldrtmi	sl, [r0], -sp, asr #30
    776c:	beq	fe2020b0 <_ZdlPv@@Base+0xfe1f4420>
    7770:	blx	1043792 <_ZdlPv@@Base+0x1035b02>
    7774:			; <UNDEFINED> instruction: 0xf0062028
    7778:			; <UNDEFINED> instruction: 0xf8dffa67
    777c:	bls	94bd4 <_ZdlPv@@Base+0x86f44>
    7780:			; <UNDEFINED> instruction: 0xf503447b
    7784:			; <UNDEFINED> instruction: 0x46046391
    7788:	subvs	r6, r2, #1342177280	; 0x50000000
    778c:	stmdbls	sl, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    7790:			; <UNDEFINED> instruction: 0xf7fa6820
    7794:	stmdacs	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    7798:	svcge	0x007ff43f
    779c:	bcs	41434 <_ZdlPv@@Base+0x337a4>
    77a0:			; <UNDEFINED> instruction: 0x4630d159
    77a4:	beq	fe2020e8 <_ZdlPv@@Base+0xfe1f4458>
    77a8:	blx	9437ca <_ZdlPv@@Base+0x935b3a>
    77ac:	svceq	0x0000f1b8
    77b0:	stmibeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    77b4:	bvs	1afebf0 <_ZdlPv@@Base+0x1af0f60>
    77b8:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    77bc:			; <UNDEFINED> instruction: 0xf853444b
    77c0:	teqlt	r0, r4, lsl #24
    77c4:	ldmibvs	fp, {r0, r1, fp, sp, lr}^
    77c8:			; <UNDEFINED> instruction: 0xb1104798
    77cc:	adcsmi	r6, fp, #49152	; 0xc000
    77d0:	eorcs	sp, ip, r8, asr #32
    77d4:	blx	e437f4 <_ZdlPv@@Base+0xe35b64>
    77d8:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    77dc:	ldrbtmi	r9, [fp], #-2562	; 0xfffff5fe
    77e0:	msrvc	SPSR_fsxc, #12582912	; 0xc00000
    77e4:	andvs	r4, r5, #4, 12	; 0x400000
    77e8:	andcs	r6, r0, #536870916	; 0x20000004
    77ec:	rsbvs	r6, r2, r3, lsr #32
    77f0:	mvnscc	pc, #79	; 0x4f
    77f4:	strhi	r6, [r2, #-226]!	; 0xffffff1e
    77f8:	teqlt	r2, r8, ror #14
    77fc:	stmdavs	r0!, {r1, r3, r8, fp, ip, pc}
    7800:	ldmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7804:			; <UNDEFINED> instruction: 0xf47f2800
    7808:	shadd16mi	sl, r0, r9
    780c:	beq	fe202150 <_ZdlPv@@Base+0xfe1f44c0>
    7810:	blx	ffc43830 <_ZdlPv@@Base+0xffc35ba0>
    7814:	svceq	0x0000f1b8
    7818:	stmibeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    781c:	bvs	1afec5c <_ZdlPv@@Base+0x1af0fcc>
    7820:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    7824:			; <UNDEFINED> instruction: 0xf853444b
    7828:	teqlt	r8, r4, lsl #24
    782c:	bvs	6e1840 <_ZdlPv@@Base+0x6d3bb0>
    7830:			; <UNDEFINED> instruction: 0xb1184798
    7834:	adcsmi	r6, fp, #49152	; 0xc000
    7838:	msrhi	CPSR_, r0
    783c:			; <UNDEFINED> instruction: 0xf006202c
    7840:			; <UNDEFINED> instruction: 0xf8dffa03
    7844:	bls	9499c <_ZdlPv@@Base+0x86d0c>
    7848:			; <UNDEFINED> instruction: 0xf503447b
    784c:	strmi	r6, [r4], -r0, lsl #7
    7850:	subvs	r6, r2, #1342177280	; 0x50000000
    7854:	stmdbls	sl, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    7858:			; <UNDEFINED> instruction: 0xf7fa6820
    785c:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
    7860:			; <UNDEFINED> instruction: 0xe6ddd09f
    7864:	blls	a2174 <_ZdlPv@@Base+0x944e4>
    7868:	mlacs	r5, r2, r8, pc	; <UNPREDICTABLE>
    786c:	mlacc	r5, r3, r8, pc	; <UNPREDICTABLE>
    7870:			; <UNDEFINED> instruction: 0xd1ae429a
    7874:			; <UNDEFINED> instruction: 0xf8c06a6b
    7878:			; <UNDEFINED> instruction: 0xf853801c
    787c:			; <UNDEFINED> instruction: 0xf8433027
    7880:	strb	r0, [fp, -r8, lsr #32]
    7884:	stmdbls	sl, {r1, r4, r5, r8, ip, sp, pc}
    7888:			; <UNDEFINED> instruction: 0xf7fa6820
    788c:	stmdacs	r0, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    7890:	mcrge	4, 7, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    7894:			; <UNDEFINED> instruction: 0xf0064630
    7898:	strbmi	pc, [r2], -sp, lsr #21	; <UNPREDICTABLE>
    789c:			; <UNDEFINED> instruction: 0x46284639
    78a0:	ldc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
    78a4:	stmdavs	r3!, {r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    78a8:			; <UNDEFINED> instruction: 0xf0402b00
    78ac:	eorcs	r8, ip, sl, asr #2
    78b0:	beq	fe2021f4 <_ZdlPv@@Base+0xfe1f4564>
    78b4:			; <UNDEFINED> instruction: 0xf9c8f006
    78b8:	bls	9a8a0 <_ZdlPv@@Base+0x8cc10>
    78bc:			; <UNDEFINED> instruction: 0xf503447b
    78c0:	strmi	r6, [r4], -r0, lsl #7
    78c4:	subvs	r6, r2, #1342177280	; 0x50000000
    78c8:	eorvs	r2, r3, r0, lsl #4
    78cc:	stmibeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    78d0:	mvnscc	pc, #79	; 0x4f
    78d4:	rscvs	r6, r2, r2, rrx
    78d8:	ldrbt	r8, [r7], r2, lsr #10
    78dc:	blcs	21a70 <_ZdlPv@@Base+0x13de0>
    78e0:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
    78e4:	b	13cf99c <_ZdlPv@@Base+0x13c1d0c>
    78e8:			; <UNDEFINED> instruction: 0xf0060a87
    78ec:	blmi	ffb45fa8 <_ZdlPv@@Base+0xffb38318>
    78f0:	ldrbtmi	r9, [fp], #-2562	; 0xfffff5fe
    78f4:	msrvc	SPSR_fsxc, #12582912	; 0xc00000
    78f8:	andvs	r4, r5, #4, 12	; 0x400000
    78fc:	strb	r6, [r3, r2, asr #4]!
    7900:	ldrtmi	r4, [r9], -r2, asr #12
    7904:			; <UNDEFINED> instruction: 0xf7ff4628
    7908:	str	pc, [r7, -r5, lsl #26]
    790c:	b	13e1a98 <_ZdlPv@@Base+0x13d3e08>
    7910:	b	13ca334 <_ZdlPv@@Base+0x13bc6a4>
    7914:	andls	r0, r5, r8, lsl #19
    7918:			; <UNDEFINED> instruction: 0xf0002900
    791c:	strtmi	r8, [r0], -sl, ror #1
    7920:	stc2	0, cr15, [r4], #-24	; 0xffffffe8
    7924:	bcs	2e140 <_ZdlPv@@Base+0x204b0>
    7928:			; <UNDEFINED> instruction: 0xf04f9004
    792c:	vaddl.s8	q8, d0, d28
    7930:			; <UNDEFINED> instruction: 0xf0068134
    7934:	blmi	ff705f60 <_ZdlPv@@Base+0xff6f82d0>
    7938:	ldrbtmi	r9, [fp], #-2562	; 0xfffff5fe
    793c:	movtvc	pc, #9475	; 0x2503	; <UNPREDICTABLE>
    7940:	andvs	r4, r5, #4, 12	; 0x400000
    7944:	bls	120254 <_ZdlPv@@Base+0x1125c4>
    7948:			; <UNDEFINED> instruction: 0xf04f6023
    794c:	adcvs	r3, r2, #-67108861	; 0xfc000003
    7950:	rsbvs	r2, r2, r0, lsl #4
    7954:	ldrt	r6, [r9], r2, ror #1
    7958:	b	13e1ae4 <_ZdlPv@@Base+0x13d3e54>
    795c:	b	13ca380 <_ZdlPv@@Base+0x13bc6f0>
    7960:	andls	r0, r5, r8, lsl #19
    7964:			; <UNDEFINED> instruction: 0xf0002900
    7968:	strtmi	r8, [r0], -fp, asr #1
    796c:	blx	fffc398e <_ZdlPv@@Base+0xfffb5cfe>
    7970:	bcs	2e18c <_ZdlPv@@Base+0x204fc>
    7974:			; <UNDEFINED> instruction: 0xf04f9004
    7978:	vaddl.s8	q8, d0, d28
    797c:			; <UNDEFINED> instruction: 0xf0068119
    7980:	blmi	ff285f14 <_ZdlPv@@Base+0xff278284>
    7984:	ldrbtmi	r9, [fp], #-2562	; 0xfffff5fe
    7988:	cmpvc	r1, #12582912	; 0xc00000	; <UNPREDICTABLE>
    798c:	andvs	r4, r5, #4, 12	; 0x400000
    7990:	ldrb	r6, [r8, r2, asr #4]
    7994:	b	13e1b20 <_ZdlPv@@Base+0x13d3e90>
    7998:	b	13ca3bc <_ZdlPv@@Base+0x13bc72c>
    799c:	andls	r0, r5, r8, lsl #19
    79a0:			; <UNDEFINED> instruction: 0xf0002900
    79a4:	strtmi	r8, [r0], -ip, lsl #1
    79a8:	blx	ff8439ca <_ZdlPv@@Base+0xff835d3a>
    79ac:	bcs	2e1c8 <_ZdlPv@@Base+0x20538>
    79b0:			; <UNDEFINED> instruction: 0xf04f9004
    79b4:	vaddl.s8	q8, d0, d28
    79b8:			; <UNDEFINED> instruction: 0xf0068111
    79bc:	blmi	fef05ed8 <_ZdlPv@@Base+0xfeef8248>
    79c0:	ldrbtmi	r9, [fp], #-2562	; 0xfffff5fe
    79c4:	teqvc	r3, #12582912	; 0xc00000	; <UNPREDICTABLE>
    79c8:	andvs	r4, r5, #4, 12	; 0x400000
    79cc:	ldr	r6, [sl, r2, asr #4]!
    79d0:	b	13e1b5c <_ZdlPv@@Base+0x13d3ecc>
    79d4:	b	13ca3f8 <_ZdlPv@@Base+0x13bc768>
    79d8:	andls	r0, r5, r8, lsl #19
    79dc:			; <UNDEFINED> instruction: 0xf0002900
    79e0:			; <UNDEFINED> instruction: 0x46208096
    79e4:	blx	ff0c3a06 <_ZdlPv@@Base+0xff0b5d76>
    79e8:	bcs	2e204 <_ZdlPv@@Base+0x20574>
    79ec:			; <UNDEFINED> instruction: 0xf04f9004
    79f0:	vaddl.s8	q8, d0, d28
    79f4:			; <UNDEFINED> instruction: 0xf00680e8
    79f8:	blmi	feb85e9c <_ZdlPv@@Base+0xfeb7820c>
    79fc:	ldrbtmi	r9, [fp], #-2562	; 0xfffff5fe
    7a00:	msrvc	SPSR_, #12582912	; 0xc00000
    7a04:	andvs	r4, r5, #4, 12	; 0x400000
    7a08:	ldr	r6, [ip, r2, asr #4]
    7a0c:	b	13e1b98 <_ZdlPv@@Base+0x13d3f08>
    7a10:	b	13ca434 <_ZdlPv@@Base+0x13bc7a4>
    7a14:	andls	r0, r5, r8, lsl #19
    7a18:	rsble	r2, r3, r0, lsl #18
    7a1c:			; <UNDEFINED> instruction: 0xf0064620
    7a20:	bls	1868bc <_ZdlPv@@Base+0x178c2c>
    7a24:	andls	r2, r4, r0, lsl #20
    7a28:	addshi	pc, r7, r0, asr #5
    7a2c:	bmi	fe85a888 <_ZdlPv@@Base+0xfe84cbf8>
    7a30:			; <UNDEFINED> instruction: 0xf85b991c
    7a34:	ldrbtmi	r3, [sl], #-3
    7a38:	stmib	sp, {r0, r1, fp, ip, pc}^
    7a3c:			; <UNDEFINED> instruction: 0xf0053300
    7a40:	eorcs	pc, ip, fp, lsl fp	; <UNPREDICTABLE>
    7a44:			; <UNDEFINED> instruction: 0xf900f006
    7a48:	blmi	fe6ee258 <_ZdlPv@@Base+0xfe6e05c8>
    7a4c:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7a50:			; <UNDEFINED> instruction: 0xf5036242
    7a54:	blls	124328 <_ZdlPv@@Base+0x116698>
    7a58:	andvs	r4, r5, #4, 12	; 0x400000
    7a5c:	smlabtcs	r0, r0, r9, lr
    7a60:			; <UNDEFINED> instruction: 0xf04f6283
    7a64:	strdvs	r3, [r1], #63	; 0x3f
    7a68:	stmdavs	r3!, {r4, r5, r9, sl, sp, lr, pc}^
    7a6c:	cmnle	r1, r0, lsl #22
    7a70:	ldrtmi	r4, [r9], -r2, asr #12
    7a74:			; <UNDEFINED> instruction: 0xf7ff4628
    7a78:			; <UNDEFINED> instruction: 0xe64ffbbf
    7a7c:	blls	a238c <_ZdlPv@@Base+0x946fc>
    7a80:	mlacs	r5, r2, r8, pc	; <UNPREDICTABLE>
    7a84:	mlacc	r5, r3, r8, pc	; <UNPREDICTABLE>
    7a88:			; <UNDEFINED> instruction: 0xf47f429a
    7a8c:	usat	sl, #17, r7, asr #29
    7a90:	blcs	14a5c04 <_ZdlPv@@Base+0x1497f74>
    7a94:	cfstrdge	mvd15, [fp, #508]!	; 0x1fc
    7a98:	strtmi	r2, [r0], -sl, lsl #2
    7a9c:	blx	1643abe <_ZdlPv@@Base+0x1635e2e>
    7aa0:	vmlal.s8	q9, d0, d0
    7aa4:	blmi	1de7d44 <_ZdlPv@@Base+0x1dda0b4>
    7aa8:	stmdals	r3, {r2, r7, r9, fp, lr}
    7aac:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7ab0:	ldmdbls	ip, {r1, r3, r4, r5, r6, sl, lr}
    7ab4:	movwcc	lr, #2509	; 0x9cd
    7ab8:	blx	ff7c3ad4 <_ZdlPv@@Base+0xff7b5e44>
    7abc:	eorcs	lr, r8, lr, lsr #12
    7ac0:			; <UNDEFINED> instruction: 0xf0069104
    7ac4:	blmi	1fc5dd0 <_ZdlPv@@Base+0x1fb8140>
    7ac8:	stmdbls	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    7acc:	rsbeq	pc, r8, #-1073741824	; 0xc0000000
    7ad0:			; <UNDEFINED> instruction: 0xf04f4604
    7ad4:	andvs	r3, r5, #-67108861	; 0xfc000003
    7ad8:	sbcvs	r6, r1, r1, asr #32
    7adc:	andvs	r9, r2, r2, lsl #18
    7ae0:	ldrb	r6, [r3, #577]!	; 0x241
    7ae4:	tstls	r4, r8, lsr #32
    7ae8:			; <UNDEFINED> instruction: 0xf8aef006
    7aec:	ldrbtmi	r4, [fp], #-2933	; 0xfffff48b
    7af0:	eorcs	lr, r8, fp, ror #15
    7af4:			; <UNDEFINED> instruction: 0xf0069104
    7af8:	blmi	1d05d9c <_ZdlPv@@Base+0x1cf810c>
    7afc:			; <UNDEFINED> instruction: 0xe7e4447b
    7b00:	tstls	r4, r8, lsr #32
    7b04:			; <UNDEFINED> instruction: 0xf8a0f006
    7b08:	ldrbtmi	r4, [fp], #-2928	; 0xfffff490
    7b0c:	ldrdcs	lr, [r8], -sp	; <UNPREDICTABLE>
    7b10:			; <UNDEFINED> instruction: 0xf0069104
    7b14:	blmi	1bc5d80 <_ZdlPv@@Base+0x1bb80f0>
    7b18:			; <UNDEFINED> instruction: 0xe7d6447b
    7b1c:	bmi	1b5a888 <_ZdlPv@@Base+0x1b4cbf8>
    7b20:			; <UNDEFINED> instruction: 0xf85b991c
    7b24:	ldrbtmi	r3, [sl], #-3
    7b28:	stmib	sp, {r0, r1, fp, ip, pc}^
    7b2c:			; <UNDEFINED> instruction: 0xf0053300
    7b30:	ldrb	pc, [r7], r3, lsr #21	; <UNPREDICTABLE>
    7b34:	vmla.i8	q10, q0, q12
    7b38:	ldrbtmi	r6, [r9], #-5
    7b3c:	cdp2	0, 9, cr15, cr14, cr4, {0}
    7b40:	blmi	14419a0 <_ZdlPv@@Base+0x1433d10>
    7b44:	ldmdbls	ip, {r0, r2, r5, r6, r9, fp, lr}
    7b48:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7b4c:	stmdals	r3, {r1, r3, r4, r5, r6, sl, lr}
    7b50:	movwcc	lr, #2509	; 0x9cd
    7b54:	blx	fe443b70 <_ZdlPv@@Base+0xfe435ee0>
    7b58:	blvc	fea81604 <_ZdlPv@@Base+0xfea73974>
    7b5c:	andeq	pc, ip, #1073741825	; 0x40000001
    7b60:	ldc2	7, cr15, [r2], {255}	; 0xff
    7b64:	blle	1a4f370 <_ZdlPv@@Base+0x1a416e0>
    7b68:	tstls	r5, r0, lsr r0
    7b6c:			; <UNDEFINED> instruction: 0xf86cf006
    7b70:	blmi	16ee380 <_ZdlPv@@Base+0x16e06f0>
    7b74:	ldrbtmi	r9, [fp], #-2309	; 0xfffff6fb
    7b78:			; <UNDEFINED> instruction: 0xf5036242
    7b7c:	blls	1243c8 <_ZdlPv@@Base+0x116738>
    7b80:	andvs	r4, r5, #4, 12	; 0x400000
    7b84:	andcs	r6, r0, r3, lsl #5
    7b88:	mvnscc	pc, #79	; 0x4f
    7b8c:	stmib	r4, {r0, r5, r6, r7, r9, sp, lr}^
    7b90:	rscvs	r2, r0, r0
    7b94:			; <UNDEFINED> instruction: 0xf7f9e59a
    7b98:			; <UNDEFINED> instruction: 0xf006ef3e
    7b9c:	blmi	1485cf8 <_ZdlPv@@Base+0x1478068>
    7ba0:	ldrbtmi	r9, [fp], #-2562	; 0xfffff5fe
    7ba4:	bicsvc	pc, lr, #12582912	; 0xc00000
    7ba8:	andvs	r4, r5, #4, 12	; 0x400000
    7bac:	strb	r6, [sl], r2, asr #4
    7bb0:			; <UNDEFINED> instruction: 0xf84af006
    7bb4:	ldrbtmi	r4, [fp], #-2892	; 0xfffff4b4
    7bb8:			; <UNDEFINED> instruction: 0xf5039a02
    7bbc:	strmi	r7, [r4], -r0, lsl #6
    7bc0:	subvs	r6, r2, #1342177280	; 0x50000000
    7bc4:			; <UNDEFINED> instruction: 0xf006e6bf
    7bc8:	blmi	1245ccc <_ZdlPv@@Base+0x123803c>
    7bcc:	ldrbtmi	r9, [fp], #-2562	; 0xfffff5fe
    7bd0:	msrvc	CPSR_x, #12582912	; 0xc00000
    7bd4:	andvs	r4, r5, #4, 12	; 0x400000
    7bd8:	ldrt	r6, [r4], r2, asr #4
    7bdc:			; <UNDEFINED> instruction: 0xf834f006
    7be0:	bls	9a8f4 <_ZdlPv@@Base+0x8cc64>
    7be4:			; <UNDEFINED> instruction: 0xf503447b
    7be8:			; <UNDEFINED> instruction: 0x460473bc
    7bec:	subvs	r6, r2, #1342177280	; 0x50000000
    7bf0:	stmdavs	r2!, {r0, r3, r5, r7, r9, sl, sp, lr, pc}^
    7bf4:	stmdavs	r1!, {r4, r5, r9, sl, lr}
    7bf8:	tstcc	r2, r2, lsl #20
    7bfc:			; <UNDEFINED> instruction: 0xf896f006
    7c00:			; <UNDEFINED> instruction: 0xf0064630
    7c04:			; <UNDEFINED> instruction: 0x4681fab3
    7c08:			; <UNDEFINED> instruction: 0xf0064630
    7c0c:	strdcs	pc, [ip], -r3	; <UNPREDICTABLE>
    7c10:			; <UNDEFINED> instruction: 0xf81af006
    7c14:	blmi	dee424 <_ZdlPv@@Base+0xde0794>
    7c18:	beq	fe20255c <_ZdlPv@@Base+0xfe1f48cc>
    7c1c:	mvnscc	r4, #2063597568	; 0x7b000000
    7c20:	eorls	pc, r8, r0, asr #17
    7c24:	subvs	r4, r2, #4, 12	; 0x400000
    7c28:	stmibeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    7c2c:	andvs	r2, r3, r0, lsl #4
    7c30:			; <UNDEFINED> instruction: 0xf04f6205
    7c34:	strdvs	r3, [r2], #-63	; 0xffffffc1
    7c38:	strb	r6, [r7, #-194]	; 0xffffff3e
    7c3c:			; <UNDEFINED> instruction: 0xf006202c
    7c40:	blmi	b85c54 <_ZdlPv@@Base+0xb77fc4>
    7c44:			; <UNDEFINED> instruction: 0xe7b7447b
    7c48:	vmla.i8	d20, d0, d28
    7c4c:	ldrbtmi	r6, [r9], #-86	; 0xffffffaa
    7c50:	cdp2	0, 1, cr15, cr4, cr4, {0}
    7c54:	ldrtmi	lr, [r0], -r2, ror #10
    7c58:			; <UNDEFINED> instruction: 0xf8ccf006
    7c5c:	mcr	7, 7, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    7c60:	andeq	ip, r1, lr, lsr #18
    7c64:	andeq	r0, r0, r4, asr #1
    7c68:	andeq	ip, r1, r0, lsr #18
    7c6c:	andeq	r8, r0, ip, asr #29
    7c70:			; <UNDEFINED> instruction: 0x00008eb4
    7c74:	muleq	r0, ip, lr
    7c78:	andeq	r8, r0, r4, lsl #29
    7c7c:	andeq	r8, r0, ip, ror #28
    7c80:	andeq	ip, r1, r0, lsr #32
    7c84:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7c88:	andeq	r8, r0, lr, lsr lr
    7c8c:			; <UNDEFINED> instruction: 0x0001c7b4
    7c90:	andeq	fp, r1, r0, asr pc
    7c94:	strdeq	fp, [r1], -r2
    7c98:	andeq	fp, r1, r8, lsl #29
    7c9c:	andeq	fp, r1, r4, lsl lr
    7ca0:	ldrdeq	fp, [r1], -lr
    7ca4:	muleq	r1, r6, sp
    7ca8:	andeq	fp, r1, sl, asr #26
    7cac:	andeq	fp, r1, lr, lsl #26
    7cb0:	ldrdeq	fp, [r1], -r2
    7cb4:	muleq	r0, sl, sl
    7cb8:	andeq	fp, r1, r2, lsl #25
    7cbc:	andeq	r8, r0, r8, lsl #20
    7cc0:	andeq	fp, r1, r8, lsl #24
    7cc4:	andeq	fp, r1, r2, ror #23
    7cc8:	ldrdeq	fp, [r1], -r4
    7ccc:	andeq	fp, r1, r6, asr #23
    7cd0:			; <UNDEFINED> instruction: 0x0001bbb8
    7cd4:	andeq	r8, r0, sl, asr #19
    7cd8:	ldrdeq	r8, [r0], -sl
    7cdc:	ldrdeq	r8, [r0], -r0
    7ce0:	andeq	fp, r1, sl, asr fp
    7ce4:	andeq	fp, r1, lr, lsr #22
    7ce8:	andeq	fp, r1, sl, lsl fp
    7cec:	andeq	fp, r1, r2, lsl #22
    7cf0:	andeq	fp, r1, ip, ror #21
    7cf4:			; <UNDEFINED> instruction: 0x0001bab4
    7cf8:	andeq	fp, r1, ip, lsl #21
    7cfc:	andeq	r8, r0, r6, asr #7
    7d00:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    7d04:			; <UNDEFINED> instruction: 0x46044299
    7d08:			; <UNDEFINED> instruction: 0x460e4615
    7d0c:			; <UNDEFINED> instruction: 0xf7fddb01
    7d10:	stmdavs	r3!, {r0, r1, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    7d14:	blle	2d291c <_ZdlPv@@Base+0x2c4c8c>
    7d18:	mcrne	0, 3, r0, cr10, cr6, {5}
    7d1c:	bvs	fe850924 <_ZdlPv@@Base+0xfe842c94>
    7d20:	svceq	0x0001f812
    7d24:	strbpl	r5, [r8], #2441	; 0x989
    7d28:	stmdavs	r1!, {r0, r8, r9, ip, sp}^
    7d2c:	ble	ffd98798 <_ZdlPv@@Base+0xffd8ab08>
    7d30:	svclt	0x0000bd70
    7d34:	mvnsmi	lr, #737280	; 0xb4000
    7d38:	teqlt	r5, #3227648	; 0x314000
    7d3c:	ldrsbhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7d40:	ldrbtmi	r4, [r8], #1665	; 0x681
    7d44:	movwvc	lr, #18901	; 0x49d5
    7d48:	lfmle	f4, 4, [fp], {159}	; 0x9f
    7d4c:	stmibvs	ip!, {r1, r3, r5, r6, r7, r8, fp, sp, lr}
    7d50:	lfmle	f4, 4, [r4], {148}	; 0x94
    7d54:	strh	r0, [r1], -lr
    7d58:	blle	3d87e8 <_ZdlPv@@Base+0x3cab58>
    7d5c:	ldrdcc	pc, [r4], -r9	; <UNPREDICTABLE>
    7d60:			; <UNDEFINED> instruction: 0xf853599b
    7d64:	strcc	r3, [r1], #-36	; 0xffffffdc
    7d68:	rscsle	r4, r5, fp, lsr #5
    7d6c:	vmax.s8	q10, q0, <illegal reg q0.5>
    7d70:			; <UNDEFINED> instruction: 0xf004607e
    7d74:	stmibvs	sl!, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}^
    7d78:	ble	ffbd8808 <_ZdlPv@@Base+0xffbcab78>
    7d7c:	strcc	r6, [r1, -fp, ror #18]
    7d80:	ble	ff918874 <_ZdlPv@@Base+0xff90abe4>
    7d84:	stccs	8, cr6, [r0, #-436]	; 0xfffffe4c
    7d88:	pop	{r2, r3, r4, r6, r7, r8, ip, lr, pc}
    7d8c:	svclt	0x000083f8
    7d90:	ldrdeq	r8, [r0], -r2
    7d94:	svcmi	0x00f8e92d
    7d98:	stmdavs	r0, {r1, r7, r9, sl, lr}
    7d9c:	mrc	7, 0, APSR_nzcv, cr6, cr9, {7}
    7da0:	ldrdcc	pc, [r0], -sl
    7da4:			; <UNDEFINED> instruction: 0xf8ca2b00
    7da8:	stclle	0, cr0, [r2, #-176]	; 0xffffff50
    7dac:	ldrdls	pc, [r8], pc	; <UNPREDICTABLE>
    7db0:	strtmi	r2, [r8], r0, lsl #10
    7db4:			; <UNDEFINED> instruction: 0xf8da44f9
    7db8:	stmdbcs	r0, {r2, ip}
    7dbc:	movwcs	sp, #3398	; 0xd46
    7dc0:	bleq	fe182704 <_ZdlPv@@Base+0xfe174a74>
    7dc4:			; <UNDEFINED> instruction: 0x461f461e
    7dc8:	stmibvs	r3!, {r0, r1, sp, lr, pc}^
    7dcc:	addsmi	r3, r9, #67108864	; 0x4000000
    7dd0:			; <UNDEFINED> instruction: 0xf8dadd31
    7dd4:			; <UNDEFINED> instruction: 0xf8522024
    7dd8:			; <UNDEFINED> instruction: 0xf852200b
    7ddc:	stccs	0, cr4, [r0], {35}	; 0x23
    7de0:	ldmib	r4, {r2, r4, r5, r6, r7, ip, lr, pc}^
    7de4:	addsmi	r2, sl, #4, 6	; 0x10000000
    7de8:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    7dec:	bvs	fe6d9674 <_ZdlPv@@Base+0xfe6cb9e4>
    7df0:	mcrrne	7, 9, r4, r3, cr8
    7df4:	stmdale	r7, {r0, r1, r8, r9, fp, sp}
    7df8:			; <UNDEFINED> instruction: 0xf003e8df
    7dfc:	andeq	r0, lr, #18432	; 0x4800
    7e00:	ldrdne	pc, [r4], -sl
    7e04:	strb	r2, [r0, r1, lsl #12]!
    7e08:	adcsvs	pc, r2, r0, asr #4
    7e0c:			; <UNDEFINED> instruction: 0xf0044649
    7e10:			; <UNDEFINED> instruction: 0xf8dafd35
    7e14:	ldrb	r1, [r8, r4]
    7e18:	ldrdne	pc, [r4], -sl
    7e1c:	ldrb	r4, [r4, r7, lsl #12]
    7e20:	ldrdcc	pc, [ip], -sl	; <UNPREDICTABLE>
    7e24:	andhi	pc, r5, r3, lsl #16
    7e28:	ldrdcc	pc, [r0], -sl
    7e2c:	adcmi	r3, fp, #4194304	; 0x400000
    7e30:	pop	{r0, r6, r7, sl, fp, ip, lr, pc}
    7e34:			; <UNDEFINED> instruction: 0xf8da8ff8
    7e38:	ldmdbne	sl, {r2, r3, r5, ip, sp}^
    7e3c:	cmplt	r7, lr, lsl r9
    7e40:	andsvc	r2, r3, r1, lsl #6
    7e44:	andcs	lr, r2, #240, 14	; 0x3c00000
    7e48:	ubfx	r5, sl, #10, #14
    7e4c:	ldrdcs	pc, [ip], -sl	; <UNPREDICTABLE>
    7e50:			; <UNDEFINED> instruction: 0xf882442a
    7e54:	strb	r8, [r7, r0]!
    7e58:	andeq	r8, r0, r0, ror #4
    7e5c:	stmdbcs	r0, {r0, r6, fp, sp, lr}
    7e60:	stcvs	13, cr13, [r3, #-44]	; 0xffffffd4
    7e64:	ldrmi	r2, [r9], #-0
    7e68:	stmdbcc	r1, {r0, r8, r9, fp, ip, sp}
    7e6c:	svccs	0x0001f813
    7e70:	andcc	fp, r1, r2, lsl #2
    7e74:	mvnsle	r4, fp, lsl #5
    7e78:	andcs	r4, r0, r0, ror r7
    7e7c:	svclt	0x00004770
    7e80:	tstcs	r1, lr, lsr sl
    7e84:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
    7e88:	strdlt	fp, [r7], r0
    7e8c:			; <UNDEFINED> instruction: 0x460458d3
    7e90:	andscs	r4, r3, #60, 28	; 0x3c0
    7e94:	movwls	r6, #22555	; 0x581b
    7e98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7e9c:	ldrbtmi	r4, [lr], #-2874	; 0xfffff4c6
    7ea0:	ldmpl	r5!, {r1, r3, r4, r5, fp, lr}^
    7ea4:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
    7ea8:	stcl	7, cr15, [r8, #996]!	; 0x3e4
    7eac:	stmdbcs	r0, {r0, r5, r7, fp, sp, lr}
    7eb0:	svcge	0x0002dd35
    7eb4:			; <UNDEFINED> instruction: 0xf0064638
    7eb8:	blmi	d86614 <_ZdlPv@@Base+0xd78984>
    7ebc:			; <UNDEFINED> instruction: 0x46394835
    7ec0:	tstcc	r0, #2063597568	; 0x7b000000
    7ec4:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    7ec8:	ldrmi	r3, [sl], -r0, lsl #6
    7ecc:			; <UNDEFINED> instruction: 0xf8b8f7fd
    7ed0:			; <UNDEFINED> instruction: 0xf0054638
    7ed4:	stclvs	15, cr15, [r2], #572	; 0x23c
    7ed8:	ldrbeq	r6, [r2, fp, lsr #16]
    7edc:	bmi	bbd38c <_ZdlPv@@Base+0xbaf6fc>
    7ee0:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    7ee4:	teqle	r1, r0, lsl #20
    7ee8:	vadd.i8	d20, d0, d28
    7eec:	smlattcs	r1, sl, r2, r2
    7ef0:			; <UNDEFINED> instruction: 0xf7f94478
    7ef4:	stclvs	13, cr14, [r3], #784	; 0x310
    7ef8:	strle	r0, [pc, #-1691]!	; 7865 <__printf_chk@plt+0x5cbd>
    7efc:	andcs	r4, lr, #40, 16	; 0x280000
    7f00:	tstcs	r1, fp, lsr #16
    7f04:			; <UNDEFINED> instruction: 0xf7f94478
    7f08:	bmi	9c35f8 <_ZdlPv@@Base+0x9b5968>
    7f0c:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    7f10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7f14:	subsmi	r9, sl, r5, lsl #22
    7f18:	andlt	sp, r7, r9, lsr #2
    7f1c:	stmdami	r2!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    7f20:	stmdavs	fp!, {r4, r9, sp}
    7f24:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7f28:	stc	7, cr15, [r8, #996]!	; 0x3e4
    7f2c:	stmdavs	fp!, {r1, r5, r6, r7, sl, fp, sp, lr}
    7f30:	ldrble	r0, [r4], #2002	; 0x7d2
    7f34:	andscs	r4, r2, #1900544	; 0x1d0000
    7f38:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7f3c:	ldc	7, cr15, [lr, #996]	; 0x3e4
    7f40:	stmdavs	fp!, {r0, r2, r4, r9, fp, lr}
    7f44:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    7f48:	sbcle	r2, sp, r0, lsl #20
    7f4c:	andcs	r4, sl, #24, 16	; 0x180000
    7f50:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7f54:	ldc	7, cr15, [r2, #996]	; 0x3e4
    7f58:	strb	r6, [r5, fp, lsr #16]
    7f5c:	vst2.8	{d20-d21}, [pc :64], r5
    7f60:	stmdavs	fp!, {r0, r2, r3, r4, r6, r9, ip, sp, lr}
    7f64:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7f68:	stc	7, cr15, [r8, #996]	; 0x3e4
    7f6c:			; <UNDEFINED> instruction: 0xf7f9e7c6
    7f70:			; <UNDEFINED> instruction: 0x4638ed52
    7f74:			; <UNDEFINED> instruction: 0xff3ef005
    7f78:	ldcl	7, cr15, [r2, #-996]	; 0xfffffc1c
    7f7c:	andeq	ip, r1, r2, asr r0
    7f80:	andeq	r0, r0, r4, asr #1
    7f84:	andeq	ip, r1, sl, lsr r0
    7f88:	andeq	r0, r0, r8, lsl #2
    7f8c:	andeq	r8, r0, r8, asr #13
    7f90:	andeq	lr, r1, ip, ror #2
    7f94:			; <UNDEFINED> instruction: 0x000086bc
    7f98:	andeq	r0, r0, r4, ror #1
    7f9c:	ldrdeq	r8, [r0], -r4
    7fa0:	andeq	r8, r0, r4, lsr #26
    7fa4:	andeq	fp, r1, sl, asr #31
    7fa8:	andeq	r8, r0, sl, ror #12
    7fac:	andeq	r8, r0, sl, ror #12
    7fb0:	andeq	r8, r0, r6, ror #12
    7fb4:	andeq	r8, r0, sl, asr #18
    7fb8:	addlt	fp, r3, r0, lsr r5
    7fbc:	strmi	r4, [r5], -r9, lsl #24
    7fc0:	ldrbtmi	r4, [ip], #-2825	; 0xfffff4f7
    7fc4:	ldrcc	r9, [r4], #256	; 0x100
    7fc8:	andls	r4, r1, #2063597568	; 0x7b000000
    7fcc:	andscs	r2, sl, #1073741824	; 0x40000000
    7fd0:			; <UNDEFINED> instruction: 0xf7f94620
    7fd4:			; <UNDEFINED> instruction: 0x4621edb8
    7fd8:			; <UNDEFINED> instruction: 0xf0054628
    7fdc:	strtmi	pc, [r8], -r5, asr #29
    7fe0:	ldclt	0, cr11, [r0, #-12]!
    7fe4:	andeq	lr, r1, sl, rrx
    7fe8:	andeq	r8, r0, r0, ror ip
    7fec:	addlt	fp, r3, r0, lsr r5
    7ff0:	strmi	r4, [r5], -r9, lsl #24
    7ff4:	ldrbtmi	r4, [ip], #-2825	; 0xfffff4f7
    7ff8:	ldrbcc	r9, [r8], #-256	; 0xffffff00
    7ffc:	andls	r4, r1, #2063597568	; 0x7b000000
    8000:	andscs	r2, sl, #1073741824	; 0x40000000
    8004:			; <UNDEFINED> instruction: 0xf7f94620
    8008:			; <UNDEFINED> instruction: 0x4621ed9e
    800c:			; <UNDEFINED> instruction: 0xf0054628
    8010:	strtmi	pc, [r8], -fp, lsr #29
    8014:	ldclt	0, cr11, [r0, #-12]!
    8018:	andeq	lr, r1, r6, lsr r0
    801c:	andeq	r8, r0, r8, asr #2
    8020:	addlt	fp, r3, r0, lsr r5
    8024:	strmi	r4, [r5], -r9, lsl #24
    8028:	ldrbtmi	r4, [ip], #-2825	; 0xfffff4f7
    802c:	strtcc	r9, [ip], #-256	; 0xffffff00
    8030:	andls	r4, r1, #2063597568	; 0x7b000000
    8034:	andscs	r2, sl, #1073741824	; 0x40000000
    8038:			; <UNDEFINED> instruction: 0xf7f94620
    803c:	strtmi	lr, [r1], -r4, lsl #27
    8040:			; <UNDEFINED> instruction: 0xf0054628
    8044:			; <UNDEFINED> instruction: 0x4628fe91
    8048:	ldclt	0, cr11, [r0, #-12]!
    804c:	andeq	lr, r1, r2
    8050:	andeq	r8, r0, r4, ror r0
    8054:	strdlt	fp, [r3], r0
    8058:			; <UNDEFINED> instruction: 0x460e4c12
    805c:			; <UNDEFINED> instruction: 0x46174b12
    8060:	tstls	r0, ip, ror r4
    8064:	ldrbtmi	r3, [fp], #-1200	; 0xfffffb50
    8068:	andscs	r4, r8, #5242880	; 0x500000
    806c:	tstcs	r1, r0, lsr #12
    8070:	stcl	7, cr15, [r8, #-996]!	; 0xfffffc1c
    8074:			; <UNDEFINED> instruction: 0xd00b42be
    8078:			; <UNDEFINED> instruction: 0xf7f94620
    807c:	blmi	3034cc <_ZdlPv@@Base+0x2f583c>
    8080:	rscscc	pc, pc, #79	; 0x4f
    8084:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    8088:	strtmi	r9, [r0], #-1792	; 0xfffff900
    808c:	ldcl	7, cr15, [sl, #-996]	; 0xfffffc1c
    8090:	strtmi	r4, [r8], -r7, lsl #18
    8094:	rorscc	r4, r9, r4
    8098:	cdp2	0, 6, cr15, cr6, cr5, {0}
    809c:	andlt	r4, r3, r8, lsr #12
    80a0:	svclt	0x0000bdf0
    80a4:	andeq	sp, r1, ip, asr #31
    80a8:	ldrdeq	r8, [r0], -lr
    80ac:	andeq	r8, r0, r6, asr #23
    80b0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    80b4:	mvnsmi	lr, #737280	; 0xb4000
    80b8:	stmibvs	r7, {r0, r2, r3, r7, ip, sp, pc}
    80bc:	cdpmi	13, 4, cr10, cr11, cr2, {0}
    80c0:			; <UNDEFINED> instruction: 0xf8df4604
    80c4:	andcs	ip, lr, #44, 2
    80c8:	ldrbtmi	r9, [lr], #-1792	; 0xfffff900
    80cc:	ldrbtmi	r4, [ip], #3913	; 0xf49
    80d0:	blmi	12559f8 <_ZdlPv@@Base+0x1247d68>
    80d4:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    80d8:			; <UNDEFINED> instruction: 0xf85c2101
    80dc:	ldrbtmi	r7, [fp], #-7
    80e0:	ldmdavs	pc!, {r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    80e4:			; <UNDEFINED> instruction: 0xf04f970b
    80e8:			; <UNDEFINED> instruction: 0xf7f90700
    80ec:	svcmi	0x0043ed2c
    80f0:			; <UNDEFINED> instruction: 0x46284631
    80f4:	cdp2	0, 3, cr15, cr8, cr5, {0}
    80f8:	andne	lr, r6, #212, 18	; 0x350000
    80fc:	ldrbtmi	r4, [pc], #-1600	; 8104 <__printf_chk@plt+0x655c>
    8100:			; <UNDEFINED> instruction: 0xffa8f7ff
    8104:	vmlage.f16	s12, s17, s7	; <UNPREDICTABLE>
    8108:			; <UNDEFINED> instruction: 0xc010f8d4
    810c:			; <UNDEFINED> instruction: 0xf8df2101
    8110:	andscs	r9, sl, #240	; 0xf0
    8114:	stmib	sp, {r0, r3, r4, r5, r6, r7, sl, lr}^
    8118:			; <UNDEFINED> instruction: 0xf109c300
    811c:	blmi	e4a774 <_ZdlPv@@Base+0xe3cae4>
    8120:	ldrbtmi	r4, [fp], #-1608	; 0xfffff9b8
    8124:	stc	7, cr15, [lr, #-996]	; 0xfffffc1c
    8128:	ldrtmi	r4, [r0], -r9, asr #12
    812c:	cdp2	0, 1, cr15, cr12, cr5, {0}
    8130:			; <UNDEFINED> instruction: 0x46334835
    8134:	strtmi	r4, [r9], -r2, asr #12
    8138:	andscc	r4, r0, r8, ror r4
    813c:	andeq	lr, r0, sp, asr #19
    8140:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    8144:			; <UNDEFINED> instruction: 0xff7cf7fc
    8148:			; <UNDEFINED> instruction: 0xf0054630
    814c:			; <UNDEFINED> instruction: 0x4640fe53
    8150:	cdp2	0, 5, cr15, cr0, cr5, {0}
    8154:	stcmi	6, cr4, [lr, #-160]!	; 0xffffff60
    8158:	cdp2	0, 4, cr15, cr12, cr5, {0}
    815c:	ldrbtmi	r6, [sp], #-2339	; 0xfffff6dd
    8160:	andscs	r6, sl, #2637824	; 0x284000
    8164:	movwls	r4, #1580	; 0x62c
    8168:	blmi	a956d0 <_ZdlPv@@Base+0xa87a40>
    816c:	tstcs	r1, r1, lsl #2
    8170:			; <UNDEFINED> instruction: 0x4628447b
    8174:	stcl	7, cr15, [r6], #996	; 0x3e4
    8178:	ldrtmi	r4, [r0], -r9, lsr #12
    817c:	ldc2l	0, cr15, [r4, #20]!
    8180:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    8184:	ldrtmi	r4, [r1], -r4, lsr #16
    8188:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    818c:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    8190:			; <UNDEFINED> instruction: 0xff56f7fc
    8194:			; <UNDEFINED> instruction: 0xf0054630
    8198:	blmi	847a54 <_ZdlPv@@Base+0x839dc4>
    819c:	andcs	r4, r4, #32, 16	; 0x200000
    81a0:	ldmpl	fp!, {r0, r8, sp}^
    81a4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    81a8:	stcl	7, cr15, [r8], #-996	; 0xfffffc1c
    81ac:	blmi	45aa28 <_ZdlPv@@Base+0x44cd98>
    81b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    81b4:	blls	2e2224 <_ZdlPv@@Base+0x2d4594>
    81b8:	qaddle	r4, sl, r2
    81bc:	pop	{r0, r2, r3, ip, sp, pc}
    81c0:			; <UNDEFINED> instruction: 0xf7f983f0
    81c4:	ldrtmi	lr, [r0], -r8, lsr #24
    81c8:	cdp2	0, 1, cr15, cr4, cr5, {0}
    81cc:	stc	7, cr15, [r8], #-996	; 0xfffffc1c
    81d0:			; <UNDEFINED> instruction: 0xf0054630
    81d4:	strbmi	pc, [r0], -pc, lsl #28	; <UNPREDICTABLE>
    81d8:	cdp2	0, 0, cr15, cr12, cr5, {0}
    81dc:			; <UNDEFINED> instruction: 0xf0054628
    81e0:			; <UNDEFINED> instruction: 0xf7f9fe09
    81e4:			; <UNDEFINED> instruction: 0xe7f6ec1e
    81e8:	svclt	0x0000e7f8
    81ec:	andeq	sp, r1, r2, ror #30
    81f0:	andeq	fp, r1, sl, lsl #28
    81f4:	andeq	r0, r0, r4, asr #1
    81f8:	andeq	r8, r0, lr, asr #32
    81fc:	ldrdeq	fp, [r1], -sl
    8200:	andeq	sp, r1, r8, lsl pc
    8204:	andeq	r8, r0, r6, lsl fp
    8208:	strdeq	sp, [r1], -r4
    820c:	andeq	r8, r0, lr, lsl #22
    8210:	andeq	sp, r1, lr, asr #29
    8214:	ldrdeq	r7, [r0], -r4
    8218:	andeq	r7, r0, r2, asr #31
    821c:	andeq	r0, r0, r8, lsl #2
    8220:			; <UNDEFINED> instruction: 0x00007fb4
    8224:	andeq	fp, r1, r8, lsr #26
    8228:	mvnsmi	lr, #737280	; 0xb4000
    822c:	stmibvs	r7, {r0, r2, r3, r7, ip, sp, pc}
    8230:	cdpmi	13, 4, cr10, cr11, cr2, {0}
    8234:			; <UNDEFINED> instruction: 0xf8df4604
    8238:	andcs	ip, lr, #44, 2
    823c:	ldrbtmi	r9, [lr], #-1792	; 0xfffff900
    8240:	ldrbtmi	r4, [ip], #3913	; 0xf49
    8244:	blmi	1255b6c <_ZdlPv@@Base+0x1247edc>
    8248:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    824c:			; <UNDEFINED> instruction: 0xf85c2101
    8250:	ldrbtmi	r7, [fp], #-7
    8254:	ldmdavs	pc!, {r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    8258:			; <UNDEFINED> instruction: 0xf04f970b
    825c:			; <UNDEFINED> instruction: 0xf7f90700
    8260:	svcmi	0x0043ec72
    8264:			; <UNDEFINED> instruction: 0x46284631
    8268:	ldc2l	0, cr15, [lr, #-20]!	; 0xffffffec
    826c:	andne	lr, r6, #212, 18	; 0x350000
    8270:	ldrbtmi	r4, [pc], #-1600	; 8278 <__printf_chk@plt+0x66d0>
    8274:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    8278:	vmlage.f16	s12, s17, s7	; <UNPREDICTABLE>
    827c:			; <UNDEFINED> instruction: 0xc010f8d4
    8280:			; <UNDEFINED> instruction: 0xf8df2101
    8284:	andscs	r9, sl, #240	; 0xf0
    8288:	stmib	sp, {r0, r3, r4, r5, r6, r7, sl, lr}^
    828c:			; <UNDEFINED> instruction: 0xf109c300
    8290:	blmi	e4a8e8 <_ZdlPv@@Base+0xe3cc58>
    8294:	ldrbtmi	r4, [fp], #-1608	; 0xfffff9b8
    8298:	mrrc	7, 15, pc, r4, cr9	; <UNPREDICTABLE>
    829c:	ldrtmi	r4, [r0], -r9, asr #12
    82a0:	stc2l	0, cr15, [r2, #-20]!	; 0xffffffec
    82a4:			; <UNDEFINED> instruction: 0x46334835
    82a8:	strtmi	r4, [r9], -r2, asr #12
    82ac:	andscc	r4, r0, r8, ror r4
    82b0:	andeq	lr, r0, sp, asr #19
    82b4:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    82b8:	mcr2	7, 6, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    82bc:			; <UNDEFINED> instruction: 0xf0054630
    82c0:			; <UNDEFINED> instruction: 0x4640fd99
    82c4:	ldc2	0, cr15, [r6, #20]
    82c8:	stcmi	6, cr4, [lr, #-160]!	; 0xffffff60
    82cc:	ldc2	0, cr15, [r2, #20]
    82d0:	ldrbtmi	r6, [sp], #-2339	; 0xfffff6dd
    82d4:	andscs	r6, sl, #2637824	; 0x284000
    82d8:	movwls	r4, #1580	; 0x62c
    82dc:	blmi	a95844 <_ZdlPv@@Base+0xa87bb4>
    82e0:	tstcs	r1, r1, lsl #2
    82e4:			; <UNDEFINED> instruction: 0x4628447b
    82e8:	stc	7, cr15, [ip], #-996	; 0xfffffc1c
    82ec:	ldrtmi	r4, [r0], -r9, lsr #12
    82f0:	ldc2	0, cr15, [sl, #-20]!	; 0xffffffec
    82f4:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    82f8:	ldrtmi	r4, [r1], -r4, lsr #16
    82fc:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    8300:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    8304:	mrc2	7, 4, pc, cr12, cr12, {7}
    8308:			; <UNDEFINED> instruction: 0xf0054630
    830c:	blmi	8478e0 <_ZdlPv@@Base+0x839c50>
    8310:	andcs	r4, r4, #32, 16	; 0x200000
    8314:	ldmpl	fp!, {r0, r8, sp}^
    8318:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    831c:	bl	febc6308 <_ZdlPv@@Base+0xfebb8678>
    8320:	blmi	45ab9c <_ZdlPv@@Base+0x44cf0c>
    8324:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8328:	blls	2e2398 <_ZdlPv@@Base+0x2d4708>
    832c:	qaddle	r4, sl, r2
    8330:	pop	{r0, r2, r3, ip, sp, pc}
    8334:			; <UNDEFINED> instruction: 0xf7f983f0
    8338:	ldrtmi	lr, [r0], -lr, ror #22
    833c:	ldc2l	0, cr15, [sl, #-20]	; 0xffffffec
    8340:	bl	1bc632c <_ZdlPv@@Base+0x1bb869c>
    8344:			; <UNDEFINED> instruction: 0xf0054630
    8348:			; <UNDEFINED> instruction: 0x4640fd55
    834c:	ldc2l	0, cr15, [r2, #-20]	; 0xffffffec
    8350:			; <UNDEFINED> instruction: 0xf0054628
    8354:			; <UNDEFINED> instruction: 0xf7f9fd4f
    8358:	ldrb	lr, [r6, r4, ror #22]!
    835c:	svclt	0x0000e7f8
    8360:	andeq	sp, r1, lr, ror #27
    8364:	muleq	r1, r6, ip
    8368:	andeq	r0, r0, r4, asr #1
    836c:	ldrdeq	r7, [r0], -sl
    8370:	andeq	fp, r1, r6, ror #24
    8374:	andeq	sp, r1, r4, lsr #27
    8378:	andeq	r8, r0, r2, lsr #19
    837c:	andeq	sp, r1, r0, lsl #27
    8380:			; <UNDEFINED> instruction: 0x000089ba
    8384:	andeq	sp, r1, sl, asr sp
    8388:	andeq	r7, r0, r0, ror #28
    838c:	andeq	r7, r0, lr, asr #28
    8390:	andeq	r0, r0, r8, lsl #2
    8394:	andeq	r7, r0, r0, asr #28
    8398:			; <UNDEFINED> instruction: 0x0001bbb4
    839c:	ldrbmi	lr, [r0, sp, lsr #18]!
    83a0:	bvs	10d9be4 <_ZdlPv@@Base+0x10cbf54>
    83a4:	stmdbmi	r8, {r1, r2, r7, ip, sp, pc}^
    83a8:	bmi	1219bc4 <_ZdlPv@@Base+0x120bf34>
    83ac:			; <UNDEFINED> instruction: 0xf8934479
    83b0:			; <UNDEFINED> instruction: 0xf8df3025
    83b4:	stmpl	sl, {r2, r3, r4, r8, pc}
    83b8:	ldmdavs	r2, {r3, r4, r5, r6, r7, sl, lr}
    83bc:			; <UNDEFINED> instruction: 0xf04f9205
    83c0:	blcs	8bc8 <__printf_chk@plt+0x7020>
    83c4:	svccs	0x0000d146
    83c8:	blmi	10bc510 <_ZdlPv@@Base+0x10ae880>
    83cc:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    83d0:	andcs	r6, lr, #2850816	; 0x2b8000
    83d4:	tstcs	r1, fp, ror r4
    83d8:	beq	12447ec <_ZdlPv@@Base+0x1236b5c>
    83dc:	blmi	f99c54 <_ZdlPv@@Base+0xf8bfc4>
    83e0:			; <UNDEFINED> instruction: 0x96004650
    83e4:			; <UNDEFINED> instruction: 0xf7f9447b
    83e8:	ldrbmi	lr, [r1], -lr, lsr #23
    83ec:			; <UNDEFINED> instruction: 0xf0054648
    83f0:			; <UNDEFINED> instruction: 0xf104fcbb
    83f4:	ldmdami	r9!, {r4, r8, r9}
    83f8:	ldrmi	r4, [sl], -r9, asr #12
    83fc:	movwcc	lr, #2509	; 0x9cd
    8400:			; <UNDEFINED> instruction: 0xf7fc4478
    8404:			; <UNDEFINED> instruction: 0x4648fe1d
    8408:	ldc2l	0, cr15, [r4], #20
    840c:	andne	lr, r6, #3489792	; 0x354000
    8410:			; <UNDEFINED> instruction: 0xf7ff4648
    8414:	blmi	cc7c98 <_ZdlPv@@Base+0xcba008>
    8418:			; <UNDEFINED> instruction: 0x46494832
    841c:	tstcc	r0, #2063597568	; 0x7b000000
    8420:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    8424:	ldrmi	r3, [sl], -r0, lsl #6
    8428:	mcr2	7, 0, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    842c:			; <UNDEFINED> instruction: 0xf0054648
    8430:	svccs	0x0000fce1
    8434:	bvs	1afc4fc <_ZdlPv@@Base+0x1aee86c>
    8438:	mlacc	r5, r3, r8, pc	; <UNPREDICTABLE>
    843c:	bmi	ab7070 <_ZdlPv@@Base+0xaa93e0>
    8440:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    8444:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8448:	subsmi	r9, sl, r5, lsl #22
    844c:	andlt	sp, r6, pc, lsr #2
    8450:			; <UNDEFINED> instruction: 0x87f0e8bd
    8454:	andcs	r4, r8, #37888	; 0x9400
    8458:	tstcs	r1, r5, lsr #16
    845c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8460:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    8464:	bl	2c6450 <_ZdlPv@@Base+0x2b87c0>
    8468:			; <UNDEFINED> instruction: 0xd1ae2f00
    846c:	andcs	r4, r9, #31744	; 0x7c00
    8470:	tstcs	r1, r0, lsr #16
    8474:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8478:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    847c:	b	fffc6468 <_ZdlPv@@Base+0xfffb87d8>
    8480:	blmi	6c2314 <_ZdlPv@@Base+0x6b4684>
    8484:	ldmdami	ip, {r0, r1, r2, r9, sp}
    8488:			; <UNDEFINED> instruction: 0xf8582101
    848c:	ldrbtmi	r3, [r8], #-3
    8490:			; <UNDEFINED> instruction: 0xf7f9681b
    8494:			; <UNDEFINED> instruction: 0xe7d2eaf4
    8498:	andcs	r4, r8, #20, 22	; 0x5000
    849c:	tstcs	r1, r7, lsl r8
    84a0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    84a4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    84a8:	b	ffa46494 <_ZdlPv@@Base+0xffa38804>
    84ac:			; <UNDEFINED> instruction: 0xf7f9e7c3
    84b0:			; <UNDEFINED> instruction: 0x4648eab2
    84b4:	ldc2	0, cr15, [lr], {5}
    84b8:	b	fecc64a4 <_ZdlPv@@Base+0xfecb8814>
    84bc:			; <UNDEFINED> instruction: 0xf0054648
    84c0:			; <UNDEFINED> instruction: 0xf7f9fc99
    84c4:	svclt	0x0000eaae
    84c8:	andeq	fp, r1, ip, lsr #22
    84cc:	andeq	r0, r0, r4, asr #1
    84d0:	andeq	fp, r1, r0, lsr #22
    84d4:	andeq	sp, r1, r8, asr ip
    84d8:	andeq	r7, r0, r8, asr #26
    84dc:	andeq	r7, r0, r8, asr #28
    84e0:	andeq	sp, r1, r0, lsl ip
    84e4:	andeq	r8, r0, r4, ror r8
    84e8:	muleq	r1, r6, sl
    84ec:	andeq	r0, r0, r8, lsl #2
    84f0:			; <UNDEFINED> instruction: 0x00007db8
    84f4:	andeq	r7, r0, r4, lsl #26
    84f8:			; <UNDEFINED> instruction: 0x00007db2
    84fc:	andeq	r7, r0, r8, lsl #26
    8500:	ldrbmi	lr, [r0, sp, lsr #18]!
    8504:	bvs	10d9d40 <_ZdlPv@@Base+0x10cc0b0>
    8508:	stmdbmi	r3, {r1, r3, r7, ip, sp, pc}^
    850c:	bmi	10d9d24 <_ZdlPv@@Base+0x10cc094>
    8510:			; <UNDEFINED> instruction: 0xf8934479
    8514:			; <UNDEFINED> instruction: 0xf8df3025
    8518:	stmpl	sl, {r3, r8, ip, pc}
    851c:	ldmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
    8520:			; <UNDEFINED> instruction: 0xf04f9209
    8524:	blcs	8d2c <__printf_chk@plt+0x7184>
    8528:	stfcsd	f5, [r0, #-244]	; 0xffffff0c
    852c:	cdpge	0, 0, cr13, cr3, cr7, {2}
    8530:	ldrsbtge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    8534:	andne	lr, r6, #212, 18	; 0x350000
    8538:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    853c:	ldrbtmi	r4, [sl], #1584	; 0x630
    8540:	stc2	7, cr15, [r8, #1020]	; 0x3fc
    8544:			; <UNDEFINED> instruction: 0xf10a69a7
    8548:	blmi	dcae70 <_ZdlPv@@Base+0xdbd1e0>
    854c:	andcs	r2, lr, #1073741824	; 0x40000000
    8550:			; <UNDEFINED> instruction: 0x4650447b
    8554:			; <UNDEFINED> instruction: 0xf7f99700
    8558:			; <UNDEFINED> instruction: 0x4651eaf6
    855c:			; <UNDEFINED> instruction: 0xf0054640
    8560:	blmi	cc7574 <_ZdlPv@@Base+0xcb98e4>
    8564:	ldmdami	r2!, {r1, r6, r9, sl, lr}
    8568:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    856c:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    8570:	movwcc	lr, #2509	; 0x9cd
    8574:	stc2l	7, cr15, [r4, #-1008]!	; 0xfffffc10
    8578:			; <UNDEFINED> instruction: 0xf0054640
    857c:			; <UNDEFINED> instruction: 0x4630fc3b
    8580:	ldc2	0, cr15, [r8], #-20	; 0xffffffec
    8584:	eorsle	r2, r0, r0, lsl #26
    8588:			; <UNDEFINED> instruction: 0xf8936a63
    858c:	bllt	2d4628 <_ZdlPv@@Base+0x2c6998>
    8590:	blmi	89ae38 <_ZdlPv@@Base+0x88d1a8>
    8594:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8598:	blls	262608 <_ZdlPv@@Base+0x254978>
    859c:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
    85a0:	pop	{r1, r3, ip, sp, pc}
    85a4:	blmi	92a56c <_ZdlPv@@Base+0x91c8dc>
    85a8:	stmdami	r4!, {r3, r9, sp}
    85ac:			; <UNDEFINED> instruction: 0xf8592101
    85b0:	ldrbtmi	r3, [r8], #-3
    85b4:			; <UNDEFINED> instruction: 0xf7f9681b
    85b8:	vstrcs	s28, [r0, #-392]	; 0xfffffe78
    85bc:	blmi	7bcca0 <_ZdlPv@@Base+0x7af010>
    85c0:	ldmdami	pc, {r0, r3, r9, sp}	; <UNPREDICTABLE>
    85c4:			; <UNDEFINED> instruction: 0xf8592101
    85c8:	ldrbtmi	r3, [r8], #-3
    85cc:			; <UNDEFINED> instruction: 0xf7f9681b
    85d0:	sbfx	lr, r6, #20, #13
    85d4:	andcs	r4, r7, #24, 22	; 0x6000
    85d8:	tstcs	r1, sl, lsl r8
    85dc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    85e0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    85e4:	b	12c65d0 <_ZdlPv@@Base+0x12b8940>
    85e8:	blmi	502538 <_ZdlPv@@Base+0x4f48a8>
    85ec:	ldmdami	r6, {r3, r9, sp}
    85f0:			; <UNDEFINED> instruction: 0xf8592101
    85f4:	ldrbtmi	r3, [r8], #-3
    85f8:			; <UNDEFINED> instruction: 0xf7f9681b
    85fc:	strb	lr, [r3, r0, asr #20]
    8600:	b	2465ec <_ZdlPv@@Base+0x23895c>
    8604:	strbmi	lr, [r0], -r2
    8608:	blx	ffd44626 <_ZdlPv@@Base+0xffd36996>
    860c:			; <UNDEFINED> instruction: 0xf0054630
    8610:			; <UNDEFINED> instruction: 0xf7f9fbf1
    8614:	svclt	0x0000ea06
    8618:	andeq	fp, r1, r8, asr #19
    861c:	andeq	r0, r0, r4, asr #1
    8620:			; <UNDEFINED> instruction: 0x0001b9bc
    8624:	andeq	sp, r1, lr, ror #21
    8628:	ldrdeq	r7, [r0], -ip
    862c:	andeq	sp, r1, r2, asr #21
    8630:	andeq	r8, r0, r6, asr #14
    8634:	andeq	fp, r1, r4, asr #18
    8638:	andeq	r0, r0, r8, lsl #2
    863c:	andeq	r7, r0, r6, ror #24
    8640:			; <UNDEFINED> instruction: 0x00007bb2
    8644:	andeq	r7, r0, r0, ror #24
    8648:			; <UNDEFINED> instruction: 0x00007bb6
    864c:	strdlt	fp, [r7], r0
    8650:	ldrsb	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    8654:	ldcmi	14, cr10, [r5, #-8]!
    8658:			; <UNDEFINED> instruction: 0xf8df220e
    865c:	ldrbtmi	ip, [lr], #212	; 0xd4
    8660:	ldrbtmi	r6, [sp], #-2433	; 0xfffff67f
    8664:	strbeq	pc, [r8, -r5, lsl #2]	; <UNPREDICTABLE>
    8668:			; <UNDEFINED> instruction: 0xf85e4b32
    866c:	strmi	ip, [r4], -ip
    8670:			; <UNDEFINED> instruction: 0x4638447b
    8674:	ldrdgt	pc, [r0], -ip
    8678:	andsgt	pc, r4, sp, asr #17
    867c:	stceq	0, cr15, [r0], {79}	; 0x4f
    8680:	mrscs	r9, (UNDEF: 17)
    8684:	b	17c6670 <_ZdlPv@@Base+0x17b89e0>
    8688:			; <UNDEFINED> instruction: 0x46304639
    868c:			; <UNDEFINED> instruction: 0xf0054f2a
    8690:			; <UNDEFINED> instruction: 0xf105fb6b
    8694:	stmdami	r9!, {r4, r8, r9}
    8698:			; <UNDEFINED> instruction: 0x461a4631
    869c:	movwcc	lr, #2509	; 0x9cd
    86a0:	ldrbtmi	r4, [pc], #-1144	; 86a8 <__printf_chk@plt+0x6b00>
    86a4:	stc2l	7, cr15, [ip], {252}	; 0xfc
    86a8:			; <UNDEFINED> instruction: 0xf0054630
    86ac:	bvs	1847540 <_ZdlPv@@Base+0x18398b0>
    86b0:	mrc2	7, 3, pc, cr14, cr13, {7}
    86b4:	andne	lr, r6, #212, 18	; 0x350000
    86b8:			; <UNDEFINED> instruction: 0xf7ff4630
    86bc:	blmi	8479f0 <_ZdlPv@@Base+0x839d60>
    86c0:	ldrtmi	r4, [r1], -r0, lsr #16
    86c4:	tstcc	r0, #2063597568	; 0x7b000000
    86c8:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    86cc:	ldrmi	r3, [sl], -r0, lsl #6
    86d0:	ldc2	7, cr15, [r6], #1008	; 0x3f0
    86d4:			; <UNDEFINED> instruction: 0xf0054630
    86d8:	blmi	707514 <_ZdlPv@@Base+0x6f9884>
    86dc:	ldmpl	sp!, {r5, r7, r9, fp, sp, lr}^
    86e0:			; <UNDEFINED> instruction: 0xf7f96829
    86e4:	ldmdami	r9, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
    86e8:	andcs	r6, r6, #2818048	; 0x2b0000
    86ec:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    86f0:	stmib	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86f4:			; <UNDEFINED> instruction: 0xf7fd6a60
    86f8:	bmi	58828c <_ZdlPv@@Base+0x57a5fc>
    86fc:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    8700:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8704:	subsmi	r9, sl, r5, lsl #22
    8708:	andlt	sp, r7, r1, lsl #2
    870c:			; <UNDEFINED> instruction: 0xf7f9bdf0
    8710:	ldrtmi	lr, [r0], -r2, lsl #19
    8714:	blx	1bc4732 <_ZdlPv@@Base+0x1bb6aa2>
    8718:	stmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    871c:			; <UNDEFINED> instruction: 0xf0054630
    8720:			; <UNDEFINED> instruction: 0xf7f9fb69
    8724:	svclt	0x0000e97e
    8728:	andeq	fp, r1, sl, ror r8
    872c:	andeq	sp, r1, sl, asr #19
    8730:	andeq	r0, r0, r4, asr #1
    8734:			; <UNDEFINED> instruction: 0x00007abc
    8738:	andeq	fp, r1, r6, lsr r8
    873c:	andeq	r7, r0, r8, lsr #23
    8740:	andeq	sp, r1, r8, ror #18
    8744:	andeq	r8, r0, ip, lsr r6
    8748:	andeq	r0, r0, r8, lsl #2
    874c:	andeq	r8, r0, sl, lsr #12
    8750:	ldrdeq	fp, [r1], -sl
    8754:	strdlt	fp, [r3], r0
    8758:			; <UNDEFINED> instruction: 0x460e4c12
    875c:			; <UNDEFINED> instruction: 0x46174b12
    8760:	tstls	r0, ip, ror r4
    8764:	ldrbtmi	r3, [fp], #-1224	; 0xfffffb38
    8768:	andscs	r4, sl, #5242880	; 0x500000
    876c:	tstcs	r1, r0, lsr #12
    8770:	stmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8774:			; <UNDEFINED> instruction: 0xd00b42be
    8778:			; <UNDEFINED> instruction: 0xf7f94620
    877c:	blmi	302dcc <_ZdlPv@@Base+0x2f513c>
    8780:	rscscc	pc, pc, #79	; 0x4f
    8784:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    8788:	strtmi	r9, [r0], #-1792	; 0xfffff900
    878c:	ldmib	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8790:	strtmi	r4, [r8], -r7, lsl #18
    8794:	biccc	r4, r8, r9, ror r4
    8798:	blx	ff9c47b4 <_ZdlPv@@Base+0xff9b6b24>
    879c:	andlt	r4, r3, r8, lsr #12
    87a0:	svclt	0x0000bdf0
    87a4:	andeq	sp, r1, ip, asr #17
    87a8:			; <UNDEFINED> instruction: 0x000085ba
    87ac:	andeq	r8, r0, r6, asr #9
    87b0:	muleq	r1, r8, r8
    87b4:	strdlt	fp, [r3], r0
    87b8:			; <UNDEFINED> instruction: 0x460e4c12
    87bc:			; <UNDEFINED> instruction: 0x46174b12
    87c0:	tstls	r0, ip, ror r4
    87c4:	ldrbtmi	r3, [fp], #-1252	; 0xfffffb1c
    87c8:	andscs	r4, sl, #5242880	; 0x500000
    87cc:	tstcs	r1, r0, lsr #12
    87d0:	ldmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    87d4:			; <UNDEFINED> instruction: 0xd00b42be
    87d8:			; <UNDEFINED> instruction: 0xf7f94620
    87dc:	blmi	302d6c <_ZdlPv@@Base+0x2f50dc>
    87e0:	rscscc	pc, pc, #79	; 0x4f
    87e4:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    87e8:	strtmi	r9, [r0], #-1792	; 0xfffff900
    87ec:	stmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    87f0:	strtmi	r4, [r8], -r7, lsl #18
    87f4:	mvncc	r4, r9, ror r4
    87f8:	blx	fedc4814 <_ZdlPv@@Base+0xfedb6b84>
    87fc:	andlt	r4, r3, r8, lsr #12
    8800:	svclt	0x0000bdf0
    8804:	andeq	sp, r1, ip, ror #16
    8808:	andeq	r8, r0, r2, ror #10
    880c:	andeq	r8, r0, r6, ror #8
    8810:	andeq	sp, r1, r8, lsr r8
    8814:	ldrbmi	lr, [r0, sp, lsr #18]!
    8818:	stclmi	0, cr11, [r0, #-584]	; 0xfffffdb8
    881c:	blmi	103442c <_ZdlPv@@Base+0x102679c>
    8820:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    8824:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    8828:	ldrtmi	r6, [r8], -r2, asr #19
    882c:	stmibvs	r1!, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    8830:	tstls	r1, #1769472	; 0x1b0000
    8834:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8838:	stc2	7, cr15, [ip], {255}	; 0xff
    883c:	andne	lr, r6, #212, 18	; 0x350000
    8840:			; <UNDEFINED> instruction: 0xf7ff4640
    8844:			; <UNDEFINED> instruction: 0xf10dff87
    8848:	ldmib	r4, {r5, r8, fp}^
    884c:	strbmi	r1, [r8], -r6, lsl #4
    8850:			; <UNDEFINED> instruction: 0xffb0f7ff
    8854:			; <UNDEFINED> instruction: 0xf10d4d33
    8858:	stmibvs	r6!, {r2, r3, r5, r9, fp}
    885c:	ldrbtmi	r2, [sp], #-257	; 0xfffffeff
    8860:	strbcc	r4, [r8, #-2865]	; 0xfffff4cf
    8864:	ldrbtmi	r2, [fp], #-526	; 0xfffffdf2
    8868:	strtmi	r9, [r8], -r0, lsl #12
    886c:	stmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8870:	ldrbmi	r4, [r0], -r9, lsr #12
    8874:	blx	1e44890 <_ZdlPv@@Base+0x1e36c00>
    8878:	vmlage.f16	s12, s29, s7	; <UNPREDICTABLE>
    887c:			; <UNDEFINED> instruction: 0xc010f8d4
    8880:	stfmis	f2, [sl, #-4]!
    8884:	ldrbtmi	r2, [sp], #-538	; 0xfffffde6
    8888:	movwgt	lr, #2509	; 0x9cd
    888c:	blmi	a15ee4 <_ZdlPv@@Base+0xa08254>
    8890:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    8894:	ldmdb	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8898:	ldrtmi	r4, [r0], -r9, lsr #12
    889c:	blx	19448b8 <_ZdlPv@@Base+0x1936c28>
    88a0:	strbmi	r4, [fp], -r4, lsr #16
    88a4:	ldrtmi	r4, [r9], -r2, asr #12
    88a8:			; <UNDEFINED> instruction: 0x96014478
    88ac:	andge	pc, r0, sp, asr #17
    88b0:	blx	ff1c68aa <_ZdlPv@@Base+0xff1b8c1a>
    88b4:			; <UNDEFINED> instruction: 0xf0054630
    88b8:			; <UNDEFINED> instruction: 0x4650fa9d
    88bc:	blx	fe6c48d8 <_ZdlPv@@Base+0xfe6b6c48>
    88c0:			; <UNDEFINED> instruction: 0xf0054648
    88c4:			; <UNDEFINED> instruction: 0x4640fa97
    88c8:	blx	fe5448e4 <_ZdlPv@@Base+0xfe536c54>
    88cc:			; <UNDEFINED> instruction: 0xf0054638
    88d0:			; <UNDEFINED> instruction: 0x4620fa91
    88d4:	mrc2	7, 1, pc, cr0, cr13, {7}
    88d8:	blmi	45b13c <_ZdlPv@@Base+0x44d4ac>
    88dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    88e0:	blls	462950 <_ZdlPv@@Base+0x454cc0>
    88e4:	qaddle	r4, sl, r2
    88e8:	pop	{r1, r4, ip, sp, pc}
    88ec:			; <UNDEFINED> instruction: 0xf7f987f0
    88f0:			; <UNDEFINED> instruction: 0x4630e892
    88f4:	blx	1fc4910 <_ZdlPv@@Base+0x1fb6c80>
    88f8:			; <UNDEFINED> instruction: 0xf0054650
    88fc:			; <UNDEFINED> instruction: 0x4648fa7b
    8900:	blx	1e4491c <_ZdlPv@@Base+0x1e36c8c>
    8904:			; <UNDEFINED> instruction: 0xf0054640
    8908:			; <UNDEFINED> instruction: 0x4638fa75
    890c:	blx	1cc4928 <_ZdlPv@@Base+0x1cb6c98>
    8910:	stm	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8914:	udf	#11888	; 0x2e70
    8918:	udf	#28276	; 0x6e74
    891c:			; <UNDEFINED> instruction: 0x0001b6b6
    8920:	andeq	r0, r0, r4, asr #1
    8924:	andeq	sp, r1, lr, asr #15
    8928:	andeq	r7, r0, r6, asr #17
    892c:	andeq	sp, r1, r6, lsr #15
    8930:	andeq	r8, r0, r6, lsr #7
    8934:	andeq	r8, r0, r8, lsl #9
    8938:	strdeq	fp, [r1], -ip
    893c:	strdlt	fp, [r3], r0
    8940:			; <UNDEFINED> instruction: 0x460e4c13
    8944:			; <UNDEFINED> instruction: 0x46174b13
    8948:	tstls	r0, ip, ror r4
    894c:	strvc	pc, [r0], #1284	; 0x504
    8950:			; <UNDEFINED> instruction: 0x4605447b
    8954:			; <UNDEFINED> instruction: 0x46202219
    8958:			; <UNDEFINED> instruction: 0xf7f92101
    895c:	adcsmi	lr, lr, #244, 16	; 0xf40000
    8960:	strtmi	sp, [r0], -fp
    8964:	ldm	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8968:			; <UNDEFINED> instruction: 0xf04f4b0b
    896c:	strdcs	r3, [r1, -pc]
    8970:	smlsdxls	r0, fp, r4, r4
    8974:			; <UNDEFINED> instruction: 0xf7f94420
    8978:	stmdbmi	r8, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
    897c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8980:	orrvc	pc, r0, r1, lsl #10
    8984:			; <UNDEFINED> instruction: 0xf9f0f005
    8988:	andlt	r4, r3, r8, lsr #12
    898c:	svclt	0x0000bdf0
    8990:	andeq	sp, r1, r4, ror #13
    8994:	andeq	r8, r0, ip, lsl r4
    8998:	ldrdeq	r8, [r0], -ip
    899c:	andeq	sp, r1, lr, lsr #13
    89a0:	mvnsmi	lr, sp, lsr #18
    89a4:	stmibvs	r7, {r2, r3, r7, ip, sp, pc}
    89a8:	cdpmi	13, 4, cr10, cr3, cr2, {0}
    89ac:			; <UNDEFINED> instruction: 0xf8df4604
    89b0:	andcs	ip, lr, #12, 2
    89b4:	ldrbtmi	r9, [lr], #-1792	; 0xfffff900
    89b8:	ldrbtmi	r4, [ip], #3905	; 0xf41
    89bc:	blmi	10562e4 <_ZdlPv@@Base+0x1048654>
    89c0:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    89c4:			; <UNDEFINED> instruction: 0xf85c2101
    89c8:	ldrbtmi	r7, [fp], #-7
    89cc:	ldmdavs	pc!, {r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    89d0:			; <UNDEFINED> instruction: 0xf04f970b
    89d4:			; <UNDEFINED> instruction: 0xf7f90700
    89d8:	svcmi	0x003be8b6
    89dc:			; <UNDEFINED> instruction: 0x46284631
    89e0:			; <UNDEFINED> instruction: 0xf9c2f005
    89e4:	andne	lr, r6, #212, 18	; 0x350000
    89e8:	ldrbtmi	r4, [pc], #-1600	; 89f0 <__printf_chk@plt+0x6e48>
    89ec:	blx	cc69f2 <_ZdlPv@@Base+0xcb8d62>
    89f0:	ldmib	r4, {r3, r9, sl, fp, sp, pc}^
    89f4:	ldrtmi	r1, [r0], -r6, lsl #4
    89f8:			; <UNDEFINED> instruction: 0xffa0f7ff
    89fc:			; <UNDEFINED> instruction: 0x46334833
    8a00:	strtmi	r4, [r9], -r2, asr #12
    8a04:	andscc	r4, r0, r8, ror r4
    8a08:	andeq	lr, r0, sp, asr #19
    8a0c:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
    8a10:	blx	5c6a0a <_ZdlPv@@Base+0x5b8d7a>
    8a14:			; <UNDEFINED> instruction: 0xf0054630
    8a18:	strbmi	pc, [r0], -sp, ror #19	; <UNPREDICTABLE>
    8a1c:			; <UNDEFINED> instruction: 0xf9eaf005
    8a20:	stcmi	6, cr4, [ip, #-160]!	; 0xffffff60
    8a24:			; <UNDEFINED> instruction: 0xf9e6f005
    8a28:	ldrbtmi	r6, [sp], #-2339	; 0xfffff6dd
    8a2c:	andscs	r6, sl, #2637824	; 0x284000
    8a30:	movwls	r4, #1580	; 0x62c
    8a34:	blmi	a15f9c <_ZdlPv@@Base+0xa0830c>
    8a38:	tstcs	r1, r1, lsl #2
    8a3c:			; <UNDEFINED> instruction: 0x4628447b
    8a40:	stm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a44:	ldrtmi	r4, [r0], -r9, lsr #12
    8a48:			; <UNDEFINED> instruction: 0xf98ef005
    8a4c:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    8a50:	ldrtmi	r4, [r1], -r2, lsr #16
    8a54:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    8a58:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    8a5c:	blx	ffc46a54 <_ZdlPv@@Base+0xffc38dc4>
    8a60:			; <UNDEFINED> instruction: 0xf0054630
    8a64:	blmi	7c7188 <_ZdlPv@@Base+0x7b94f8>
    8a68:	andcs	r4, r4, #1966080	; 0x1e0000
    8a6c:	ldmpl	fp!, {r0, r8, sp}^
    8a70:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    8a74:	stmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a78:	blmi	45b2ec <_ZdlPv@@Base+0x44d65c>
    8a7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8a80:	blls	2e2af0 <_ZdlPv@@Base+0x2d4e60>
    8a84:	qaddle	r4, sl, r2
    8a88:	pop	{r2, r3, ip, sp, pc}
    8a8c:			; <UNDEFINED> instruction: 0xf7f881f0
    8a90:	ldrtmi	lr, [r0], -r2, asr #31
    8a94:			; <UNDEFINED> instruction: 0xf9aef005
    8a98:	svc	0x00c2f7f8
    8a9c:			; <UNDEFINED> instruction: 0xf0054630
    8aa0:	strbmi	pc, [r0], -r9, lsr #19	; <UNPREDICTABLE>
    8aa4:			; <UNDEFINED> instruction: 0xf9a6f005
    8aa8:			; <UNDEFINED> instruction: 0xf0054628
    8aac:			; <UNDEFINED> instruction: 0xf7f8f9a3
    8ab0:			; <UNDEFINED> instruction: 0xe7f6efb8
    8ab4:	svclt	0x0000e7f8
    8ab8:	andeq	sp, r1, r6, ror r6
    8abc:	andeq	fp, r1, lr, lsl r5
    8ac0:	andeq	r0, r0, r4, asr #1
    8ac4:	andeq	r7, r0, r2, ror #14
    8ac8:	andeq	fp, r1, lr, ror #9
    8acc:	andeq	sp, r1, r8, lsr #12
    8ad0:	andeq	r8, r0, r2, ror #4
    8ad4:	andeq	sp, r1, r2, lsl #12
    8ad8:	andeq	r7, r0, r8, lsl #14
    8adc:	strdeq	r7, [r0], -r6
    8ae0:	andeq	r0, r0, r8, lsl #2
    8ae4:	andeq	r7, r0, r8, ror #13
    8ae8:	andeq	fp, r1, ip, asr r4
    8aec:	strdlt	fp, [fp], r0
    8af0:	ldrd	pc, [r8], #143	; 0x8f
    8af4:	ldcmi	14, cr10, [r2, #-24]!	; 0xffffffe8
    8af8:			; <UNDEFINED> instruction: 0xf8df220e
    8afc:	ldrbtmi	ip, [lr], #200	; 0xc8
    8b00:	ldrbtmi	r6, [sp], #-2433	; 0xfffff67f
    8b04:	strbeq	pc, [r8, -r5, lsl #2]	; <UNPREDICTABLE>
    8b08:			; <UNDEFINED> instruction: 0xf85e4b2f
    8b0c:	strmi	ip, [r4], -ip
    8b10:			; <UNDEFINED> instruction: 0x4638447b
    8b14:	ldrdgt	pc, [r0], -ip
    8b18:	eorgt	pc, r4, sp, asr #17
    8b1c:	stceq	0, cr15, [r0], {79}	; 0x4f
    8b20:	mrscs	r9, (UNDEF: 17)
    8b24:	stmda	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b28:			; <UNDEFINED> instruction: 0x46304639
    8b2c:			; <UNDEFINED> instruction: 0xf91cf005
    8b30:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    8b34:	ldrtmi	r4, [r1], -r5, lsr #16
    8b38:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    8b3c:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    8b40:	blx	1fc6b38 <_ZdlPv@@Base+0x1fb8ea8>
    8b44:	ldrtmi	sl, [r0], -r3, lsl #26
    8b48:			; <UNDEFINED> instruction: 0xf954f005
    8b4c:	stmibvs	r1!, {r1, r5, r6, r7, r8, fp, sp, lr}
    8b50:			; <UNDEFINED> instruction: 0xf7ff4628
    8b54:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
    8b58:	ldrtmi	r1, [r0], -r6, lsl #4
    8b5c:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    8b60:			; <UNDEFINED> instruction: 0x46324b1b
    8b64:			; <UNDEFINED> instruction: 0x4629481b
    8b68:	tstcc	r0, #2063597568	; 0x7b000000
    8b6c:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    8b70:			; <UNDEFINED> instruction: 0xf7fc3300
    8b74:	ldrtmi	pc, [r0], -r5, ror #20	; <UNPREDICTABLE>
    8b78:			; <UNDEFINED> instruction: 0xf93cf005
    8b7c:			; <UNDEFINED> instruction: 0xf0054628
    8b80:			; <UNDEFINED> instruction: 0x4620f939
    8b84:	ldc2l	7, cr15, [r8], {253}	; 0xfd
    8b88:	blmi	39b3dc <_ZdlPv@@Base+0x38d74c>
    8b8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8b90:	blls	262c00 <_ZdlPv@@Base+0x254f70>
    8b94:	qaddle	r4, sl, r1
    8b98:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    8b9c:	svc	0x003af7f8
    8ba0:			; <UNDEFINED> instruction: 0xf0054630
    8ba4:	strtmi	pc, [r8], -r7, lsr #18
    8ba8:			; <UNDEFINED> instruction: 0xf924f005
    8bac:	svc	0x0038f7f8
    8bb0:			; <UNDEFINED> instruction: 0x4630e7f9
    8bb4:			; <UNDEFINED> instruction: 0xf91ef005
    8bb8:	svc	0x0032f7f8
    8bbc:	ldrdeq	fp, [r1], -sl
    8bc0:	andeq	sp, r1, sl, lsr #10
    8bc4:	andeq	r0, r0, r4, asr #1
    8bc8:	andeq	r7, r0, ip, lsl r6
    8bcc:	andeq	r7, r0, sl, lsl #14
    8bd0:	andeq	sp, r1, r4, asr #9
    8bd4:	andeq	r8, r0, r8, lsl #4
    8bd8:	andeq	fp, r1, ip, asr #6
    8bdc:	addlt	fp, r3, r0, lsr r5
    8be0:	strmi	r4, [r5], -r9, lsl #24
    8be4:	andcs	r4, lr, #9216	; 0x2400
    8be8:	tstls	r0, ip, ror r4
    8bec:	strvc	pc, [lr], #1284	; 0x504
    8bf0:	tstcs	r1, fp, ror r4
    8bf4:			; <UNDEFINED> instruction: 0xf7f84620
    8bf8:	strtmi	lr, [r1], -r6, lsr #31
    8bfc:			; <UNDEFINED> instruction: 0xf0054628
    8c00:			; <UNDEFINED> instruction: 0x4628f8b3
    8c04:	ldclt	0, cr11, [r0, #-12]!
    8c08:	andeq	sp, r1, r4, asr #8
    8c0c:	muleq	r0, ip, r1
    8c10:	addlt	fp, r3, r0, lsr r5
    8c14:	strmi	r4, [r4], -r8, lsl #26
    8c18:	andcs	r4, lr, #8, 22	; 0x2000
    8c1c:	tstls	r0, sp, ror r4
    8c20:	tstcs	r1, fp, ror r4
    8c24:			; <UNDEFINED> instruction: 0xf7f84628
    8c28:	strtmi	lr, [r9], -lr, lsl #31
    8c2c:			; <UNDEFINED> instruction: 0xf0054620
    8c30:			; <UNDEFINED> instruction: 0x4620f89b
    8c34:	ldclt	0, cr11, [r0, #-12]!
    8c38:	andeq	sp, r1, r0, lsl r4
    8c3c:	andeq	r7, r0, r4, lsl r4
    8c40:	addlt	fp, r5, r0, lsr r5
    8c44:	strmi	r4, [r5], -r9, lsl #24
    8c48:	andcs	r4, lr, #9216	; 0x2400
    8c4c:	andls	r4, r3, ip, ror r4
    8c50:	ldrbtmi	r3, [fp], #-1096	; 0xfffffbb8
    8c54:	mrscs	r9, (UNDEF: 17)
    8c58:			; <UNDEFINED> instruction: 0xf7f84620
    8c5c:	qsub16mi	lr, r1, r4
    8c60:			; <UNDEFINED> instruction: 0xf0054628
    8c64:	strtmi	pc, [r8], -r1, lsl #17
    8c68:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    8c6c:	andeq	sp, r1, r0, ror #7
    8c70:	ldrdeq	r7, [r0], -sl
    8c74:	addlt	fp, r3, r0, lsr r5
    8c78:	strmi	r4, [r5], -r9, lsl #24
    8c7c:	andcs	r4, lr, #9216	; 0x2400
    8c80:	tstls	r0, ip, ror r4
    8c84:	ldrbtmi	r3, [fp], #-1052	; 0xfffffbe4
    8c88:	strtmi	r2, [r0], -r1, lsl #2
    8c8c:	svc	0x005af7f8
    8c90:	strtmi	r4, [r8], -r1, lsr #12
    8c94:			; <UNDEFINED> instruction: 0xf868f005
    8c98:	andlt	r4, r3, r8, lsr #12
    8c9c:	svclt	0x0000bd30
    8ca0:	andeq	sp, r1, ip, lsr #7
    8ca4:	andeq	r7, r0, sl, lsl #8
    8ca8:	addlt	fp, r3, r0, lsr r5
    8cac:	strmi	r4, [r5], -r9, lsl #24
    8cb0:	andcs	r4, lr, #9216	; 0x2400
    8cb4:	tstls	r0, ip, ror r4
    8cb8:	ldrbtmi	r3, [fp], #-1140	; 0xfffffb8c
    8cbc:	strtmi	r2, [r0], -r1, lsl #2
    8cc0:	svc	0x0040f7f8
    8cc4:	strtmi	r4, [r8], -r1, lsr #12
    8cc8:			; <UNDEFINED> instruction: 0xf84ef005
    8ccc:	andlt	r4, r3, r8, lsr #12
    8cd0:	svclt	0x0000bd30
    8cd4:	andeq	sp, r1, r8, ror r3
    8cd8:	andeq	r7, r0, sl, lsr #9
    8cdc:	addlt	fp, r3, r0, lsr r5
    8ce0:	strmi	r4, [r5], -r9, lsl #24
    8ce4:	andcs	r4, lr, #9216	; 0x2400
    8ce8:	tstls	r0, ip, ror r4
    8cec:	ldrbtmi	r3, [fp], #-1156	; 0xfffffb7c
    8cf0:	strtmi	r2, [r0], -r1, lsl #2
    8cf4:	svc	0x0026f7f8
    8cf8:	strtmi	r4, [r8], -r1, lsr #12
    8cfc:			; <UNDEFINED> instruction: 0xf834f005
    8d00:	andlt	r4, r3, r8, lsr #12
    8d04:	svclt	0x0000bd30
    8d08:	andeq	sp, r1, r4, asr #6
    8d0c:	muleq	r0, sl, r5
    8d10:	ldrsbtgt	pc, [ip], pc	; <UNPREDICTABLE>
    8d14:	blmi	bda544 <_ZdlPv@@Base+0xbcc8b4>
    8d18:	mvnsmi	lr, #737280	; 0xb4000
    8d1c:			; <UNDEFINED> instruction: 0xb09144fc
    8d20:	cfmadd32ge	mvax0, mvfx4, mvfx3, mvfx4
    8d24:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8d28:	strmi	sl, [sp], -r6, lsl #30
    8d2c:	ldrtmi	r4, [r0], -r1, lsl #12
    8d30:	movwls	r6, #63515	; 0xf81b
    8d34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8d38:			; <UNDEFINED> instruction: 0xf98cf7ff
    8d3c:	strtmi	r4, [r1], -sl, lsr #12
    8d40:			; <UNDEFINED> instruction: 0xf7ff4638
    8d44:			; <UNDEFINED> instruction: 0xf10dfdfb
    8d48:	strtmi	r0, [sl], -r4, lsr #16
    8d4c:	strbmi	r4, [r0], -r1, lsr #12
    8d50:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    8d54:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    8d58:	strtmi	r4, [r1], -sl, lsr #12
    8d5c:			; <UNDEFINED> instruction: 0xf7ff4648
    8d60:	ldmdami	sp, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    8d64:	ldrtmi	r4, [sl], -r3, asr #12
    8d68:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    8d6c:	andls	pc, r0, sp, asr #17
    8d70:	andls	r3, r1, r0, lsl r0
    8d74:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    8d78:			; <UNDEFINED> instruction: 0xf962f7fc
    8d7c:			; <UNDEFINED> instruction: 0xf0054648
    8d80:			; <UNDEFINED> instruction: 0x4640f839
    8d84:			; <UNDEFINED> instruction: 0xf836f005
    8d88:			; <UNDEFINED> instruction: 0xf0054638
    8d8c:			; <UNDEFINED> instruction: 0x4630f833
    8d90:			; <UNDEFINED> instruction: 0xf830f005
    8d94:	blmi	3db5e4 <_ZdlPv@@Base+0x3cd954>
    8d98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8d9c:	blls	3e2e0c <_ZdlPv@@Base+0x3d517c>
    8da0:	qaddle	r4, sl, r2
    8da4:	pop	{r0, r4, ip, sp, pc}
    8da8:			; <UNDEFINED> instruction: 0xf7f883f0
    8dac:			; <UNDEFINED> instruction: 0x4648ee34
    8db0:			; <UNDEFINED> instruction: 0xf820f005
    8db4:			; <UNDEFINED> instruction: 0xf0054640
    8db8:			; <UNDEFINED> instruction: 0x4638f81d
    8dbc:			; <UNDEFINED> instruction: 0xf81af005
    8dc0:			; <UNDEFINED> instruction: 0xf0054630
    8dc4:			; <UNDEFINED> instruction: 0xf7f8f817
    8dc8:	ldrb	lr, [r3, ip, lsr #28]!
    8dcc:	udf	#32373	; 0x7e75
    8dd0:			; <UNDEFINED> instruction: 0x0001b1bc
    8dd4:	andeq	r0, r0, r4, asr #1
    8dd8:	andeq	sp, r1, r2, asr #5
    8ddc:	andeq	r8, r0, lr, lsl r0
    8de0:	andeq	fp, r1, r0, asr #2
    8de4:	ldrsbtgt	pc, [ip], pc	; <UNPREDICTABLE>
    8de8:	blmi	bda618 <_ZdlPv@@Base+0xbcc988>
    8dec:	mvnsmi	lr, #737280	; 0xb4000
    8df0:			; <UNDEFINED> instruction: 0xb09144fc
    8df4:	cfmadd32ge	mvax0, mvfx4, mvfx3, mvfx4
    8df8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8dfc:	strmi	sl, [sp], -r6, lsl #30
    8e00:	ldrtmi	r4, [r0], -r1, lsl #12
    8e04:	movwls	r6, #63515	; 0xf81b
    8e08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8e0c:			; <UNDEFINED> instruction: 0xf922f7ff
    8e10:	strtmi	r4, [r1], -sl, lsr #12
    8e14:			; <UNDEFINED> instruction: 0xf7ff4638
    8e18:			; <UNDEFINED> instruction: 0xf10dfc9d
    8e1c:	strtmi	r0, [sl], -r4, lsr #16
    8e20:	strbmi	r4, [r0], -r1, lsr #12
    8e24:	stc2l	7, cr15, [r6], {255}	; 0xff
    8e28:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    8e2c:	strtmi	r4, [r1], -sl, lsr #12
    8e30:			; <UNDEFINED> instruction: 0xf7ff4648
    8e34:	ldmdami	sp, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}
    8e38:	ldrtmi	r4, [sl], -r3, asr #12
    8e3c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    8e40:	andls	pc, r0, sp, asr #17
    8e44:	andls	r3, r1, r0, lsl r0
    8e48:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    8e4c:			; <UNDEFINED> instruction: 0xf8f8f7fc
    8e50:			; <UNDEFINED> instruction: 0xf0044648
    8e54:	strbmi	pc, [r0], -pc, asr #31	; <UNPREDICTABLE>
    8e58:			; <UNDEFINED> instruction: 0xffccf004
    8e5c:			; <UNDEFINED> instruction: 0xf0044638
    8e60:	ldrtmi	pc, [r0], -r9, asr #31	; <UNPREDICTABLE>
    8e64:			; <UNDEFINED> instruction: 0xffc6f004
    8e68:	blmi	3db6b8 <_ZdlPv@@Base+0x3cda28>
    8e6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8e70:	blls	3e2ee0 <_ZdlPv@@Base+0x3d5250>
    8e74:	qaddle	r4, sl, r2
    8e78:	pop	{r0, r4, ip, sp, pc}
    8e7c:			; <UNDEFINED> instruction: 0xf7f883f0
    8e80:	strbmi	lr, [r8], -sl, asr #27
    8e84:			; <UNDEFINED> instruction: 0xffb6f004
    8e88:			; <UNDEFINED> instruction: 0xf0044640
    8e8c:			; <UNDEFINED> instruction: 0x4638ffb3
    8e90:			; <UNDEFINED> instruction: 0xffb0f004
    8e94:			; <UNDEFINED> instruction: 0xf0044630
    8e98:			; <UNDEFINED> instruction: 0xf7f8ffad
    8e9c:	ldrb	lr, [r3, r2, asr #27]!
    8ea0:	udf	#32373	; 0x7e75
    8ea4:	andeq	fp, r1, r8, ror #1
    8ea8:	andeq	r0, r0, r4, asr #1
    8eac:	andeq	sp, r1, lr, ror #3
    8eb0:	andeq	r7, r0, r6, ror pc
    8eb4:	andeq	fp, r1, ip, rrx
    8eb8:	svcmi	0x00f0e92d
    8ebc:	bmi	fe6da71c <_ZdlPv@@Base+0xfe6cca8c>
    8ec0:	blmi	fe6f50fc <_ZdlPv@@Base+0xfe6e746c>
    8ec4:	ldrbtmi	r4, [sl], #-654	; 0xfffffd72
    8ec8:	strmi	r4, [sl], r0, lsl #13
    8ecc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8ed0:			; <UNDEFINED> instruction: 0xf04f930b
    8ed4:	blmi	fe5c9adc <_ZdlPv@@Base+0xfe5bbe4c>
    8ed8:	movwls	r4, #9339	; 0x247b
    8edc:	rscshi	pc, sl, r0, asr #6
    8ee0:	stcge	13, cr10, [r8], {5}
    8ee4:			; <UNDEFINED> instruction: 0x46514632
    8ee8:			; <UNDEFINED> instruction: 0xf7ff4628
    8eec:			; <UNDEFINED> instruction: 0x4620f8b3
    8ef0:			; <UNDEFINED> instruction: 0x46514652
    8ef4:			; <UNDEFINED> instruction: 0xf8aef7ff
    8ef8:	strtmi	r4, [r2], -pc, lsl #23
    8efc:	strtmi	r4, [r9], -pc, lsl #17
    8f00:	tstcc	r0, #2063597568	; 0x7b000000
    8f04:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    8f08:			; <UNDEFINED> instruction: 0xf7fc3300
    8f0c:			; <UNDEFINED> instruction: 0x4620f899
    8f10:			; <UNDEFINED> instruction: 0xff70f004
    8f14:			; <UNDEFINED> instruction: 0xf10a4628
    8f18:			; <UNDEFINED> instruction: 0xf0040501
    8f1c:	adcmi	pc, lr, #428	; 0x1ac
    8f20:			; <UNDEFINED> instruction: 0xf8dfdb40
    8f24:	svcmi	0x0087921c
    8f28:	ldrbtmi	r4, [r9], #2951	; 0xb87
    8f2c:	ldmdbeq	r0, {r0, r3, r8, ip, sp, lr, pc}
    8f30:	andslt	pc, r8, #14614528	; 0xdf0000
    8f34:	ldrbtmi	r4, [fp], #-1151	; 0xfffffb81
    8f38:	ldrbtmi	r4, [fp], #1610	; 0x64a
    8f3c:	ssatmi	r3, #18, r0, lsl #14
    8f40:	andge	pc, ip, sp, asr #17
    8f44:			; <UNDEFINED> instruction: 0x469a4616
    8f48:	ldrdcc	pc, [ip], #-136	; 0xffffff78
    8f4c:	ldrle	r0, [r3], #-1947	; 0xfffff865
    8f50:	ldrsbtcc	pc, [r4], -r8	; <UNPREDICTABLE>
    8f54:	bl	da7dc <_ZdlPv@@Base+0xccb4c>
    8f58:			; <UNDEFINED> instruction: 0xf8530385
    8f5c:			; <UNDEFINED> instruction: 0xf0051c04
    8f60:	ldrtmi	pc, [r3], -r1, lsl #19	; <UNPREDICTABLE>
    8f64:			; <UNDEFINED> instruction: 0x46214632
    8f68:	stmib	sp, {r4, r6, r9, sl, lr}^
    8f6c:			; <UNDEFINED> instruction: 0xf7fc6600
    8f70:	strtmi	pc, [r0], -r7, ror #16
    8f74:			; <UNDEFINED> instruction: 0xff3ef004
    8f78:	strtmi	r4, [r9], -sl, lsr #12
    8f7c:			; <UNDEFINED> instruction: 0xf7ff4620
    8f80:	ldrtmi	pc, [fp], -r9, ror #16	; <UNPREDICTABLE>
    8f84:			; <UNDEFINED> instruction: 0x4621463a
    8f88:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
    8f8c:			; <UNDEFINED> instruction: 0xf7fc7700
    8f90:	strcc	pc, [r1, #-2135]	; 0xfffff7a9
    8f94:			; <UNDEFINED> instruction: 0xf0044620
    8f98:	strmi	pc, [r9, #3885]!	; 0xf2d
    8f9c:			; <UNDEFINED> instruction: 0xf8dddad4
    8fa0:	strbmi	sl, [lr], -ip
    8fa4:	andcs	r4, r2, #108544	; 0x1a800
    8fa8:	tstcs	r1, r2, lsl #26
    8fac:			; <UNDEFINED> instruction: 0xf8554869
    8fb0:	ldrbtmi	fp, [r8], #-3
    8fb4:	ldrdcc	pc, [r0], -fp
    8fb8:	stcl	7, cr15, [r0, #-992]!	; 0xfffffc20
    8fbc:	smlatbeq	sl, r6, fp, lr
    8fc0:	strtmi	r3, [r0], -r1, lsl #2
    8fc4:			; <UNDEFINED> instruction: 0xf94ef005
    8fc8:	stmdami	r4!, {r0, r1, r5, r6, r8, r9, fp, lr}^
    8fcc:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    8fd0:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    8fd4:	movwcc	lr, #2509	; 0x9cd
    8fd8:			; <UNDEFINED> instruction: 0xf7fc461a
    8fdc:			; <UNDEFINED> instruction: 0x4620f831
    8fe0:			; <UNDEFINED> instruction: 0xff08f004
    8fe4:			; <UNDEFINED> instruction: 0xf8db485e
    8fe8:	andscs	r3, r2, #0
    8fec:	tstcs	r1, r8, ror r4
    8ff0:	stcl	7, cr15, [r4, #-992]	; 0xfffffc20
    8ff4:	blle	145a554 <_ZdlPv@@Base+0x144c8c4>
    8ff8:	usaxmi	r4, r5, sl
    8ffc:	ldrdls	pc, [r8, #-143]!	; 0xffffff71
    9000:	ldrbtmi	r4, [r9], #1151	; 0x47f
    9004:			; <UNDEFINED> instruction: 0x462a3710
    9008:	strtmi	r4, [r0], -r9, lsr #12
    900c:			; <UNDEFINED> instruction: 0xf822f7ff
    9010:			; <UNDEFINED> instruction: 0x463a463b
    9014:	strbmi	r4, [r8], -r1, lsr #12
    9018:	strvc	lr, [r0, -sp, asr #19]
    901c:			; <UNDEFINED> instruction: 0xf810f7fc
    9020:	strtmi	r3, [r0], -r1, lsl #10
    9024:	cdp2	0, 14, cr15, cr6, cr4, {0}
    9028:	ble	ffb19ae8 <_ZdlPv@@Base+0xffb0be58>
    902c:	ldrsbtne	pc, [r8], -r8	; <UNPREDICTABLE>
    9030:	rscscc	pc, pc, #-2147483646	; 0x80000002
    9034:	strmi	r4, [sl], #-1619	; 0xfffff9ad
    9038:	svcne	0x0001f812
    903c:	suble	r2, r0, r0, lsl #18
    9040:	ldrdcs	pc, [r4], -r8
    9044:	vstmdble	r9!, {s4-s3}
    9048:	strcs	r4, [r0, #-3912]	; 0xfffff0b8
    904c:	ldrdls	pc, [r0, -pc]!	; <UNPREDICTABLE>
    9050:	ldrbtmi	r4, [r9], #1151	; 0x47f
    9054:	and	r3, r2, r0, lsl r7
    9058:	adcmi	r3, sl, #4194304	; 0x400000
    905c:	adcmi	sp, lr, #1920	; 0x780
    9060:	movwcs	fp, #4012	; 0xfac
    9064:	strmi	r2, [sl, #769]!	; 0x301
    9068:			; <UNDEFINED> instruction: 0xf043bfc8
    906c:	blcs	9c78 <__printf_chk@plt+0x80d0>
    9070:			; <UNDEFINED> instruction: 0x462ad0f2
    9074:	strtmi	r4, [r0], -r9, lsr #12
    9078:			; <UNDEFINED> instruction: 0xffecf7fe
    907c:			; <UNDEFINED> instruction: 0x463a463b
    9080:	strbmi	r4, [r8], -r1, lsr #12
    9084:	strvc	lr, [r0, -sp, asr #19]
    9088:			; <UNDEFINED> instruction: 0xffdaf7fb
    908c:	strcc	r4, [r1, #-1568]	; 0xfffff9e0
    9090:	cdp2	0, 11, cr15, cr0, cr4, {0}
    9094:	ldrdcs	pc, [r4], -r8
    9098:	sfmle	f4, 2, [r0], #680	; 0x2a8
    909c:	andcs	r4, r4, #3473408	; 0x350000
    90a0:	ldrdcc	pc, [r0], -fp
    90a4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    90a8:	stcl	7, cr15, [r8], #992	; 0x3e0
    90ac:	blmi	81b97c <_ZdlPv@@Base+0x80dcec>
    90b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    90b4:	blls	2e3124 <_ZdlPv@@Base+0x2d5494>
    90b8:	tstle	r2, sl, asr r0
    90bc:	pop	{r0, r2, r3, ip, sp, pc}
    90c0:			; <UNDEFINED> instruction: 0xf8d88ff0
    90c4:	stclpl	0, cr1, [r9], {80}	; 0x50
    90c8:			; <UNDEFINED> instruction: 0xd1b92900
    90cc:	addsmi	r3, lr, #67108864	; 0x4000000
    90d0:			; <UNDEFINED> instruction: 0xe7e3dab2
    90d4:	vmla.i8	d20, d0, d25
    90d8:	ldrbtmi	r7, [r9], #-227	; 0xffffff1d
    90dc:	blx	ff3c50f2 <_ZdlPv@@Base+0xff3b7462>
    90e0:			; <UNDEFINED> instruction: 0xf7f8e6fe
    90e4:			; <UNDEFINED> instruction: 0x4620ec98
    90e8:	cdp2	0, 8, cr15, cr4, cr4, {0}
    90ec:	ldc	7, cr15, [r8], {248}	; 0xf8
    90f0:			; <UNDEFINED> instruction: 0xf0044620
    90f4:			; <UNDEFINED> instruction: 0xf7f8fe7f
    90f8:			; <UNDEFINED> instruction: 0x4620ec94
    90fc:	cdp2	0, 7, cr15, cr10, cr4, {0}
    9100:	stc	7, cr15, [lr], {248}	; 0xf8
    9104:			; <UNDEFINED> instruction: 0xf0044620
    9108:			; <UNDEFINED> instruction: 0xf7f8fe75
    910c:	strtmi	lr, [r0], -sl, lsl #25
    9110:	cdp2	0, 7, cr15, cr0, cr4, {0}
    9114:	stc	7, cr15, [r4], {248}	; 0xf8
    9118:			; <UNDEFINED> instruction: 0xf0044620
    911c:	strtmi	pc, [r8], -fp, ror #28
    9120:	cdp2	0, 6, cr15, cr8, cr4, {0}
    9124:	ldcl	7, cr15, [ip], #-992	; 0xfffffc20
    9128:	svclt	0x0000e7f9
    912c:	andeq	fp, r1, r2, lsl r0
    9130:	andeq	r0, r0, r4, asr #1
    9134:	andeq	fp, r1, r0
    9138:	andeq	sp, r1, ip, lsr #2
    913c:	andeq	r7, r0, r4, lsl #30
    9140:	andeq	sp, r1, r2, lsl #2
    9144:	strdeq	sp, [r1], -r8
    9148:	andeq	r7, r0, lr, ror #29
    914c:	strdeq	r7, [r0], -r2
    9150:	andeq	r0, r0, r8, lsl #2
    9154:	ldrdeq	r8, [r0], -lr
    9158:	andeq	sp, r1, lr, asr r0
    915c:	andeq	r7, r0, r2, ror #28
    9160:	andeq	r7, r0, r4, ror #28
    9164:	andeq	sp, r1, ip, lsr #32
    9168:	andeq	r7, r0, r2, ror #28
    916c:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    9170:	andeq	r7, r0, r2, lsl lr
    9174:	andeq	r7, r0, lr, ror r2
    9178:	andeq	sl, r1, r8, lsr #28
    917c:	andeq	r6, r0, sl, lsr pc
    9180:	svcmi	0x00f0e92d
    9184:	bmi	131a9e4 <_ZdlPv@@Base+0x130cd54>
    9188:	blmi	131aa00 <_ZdlPv@@Base+0x130cd70>
    918c:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    9190:	strmi	r4, [r2], lr, lsl #5
    9194:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    9198:	movwls	r6, #47131	; 0xb81b
    919c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    91a0:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
    91a4:	stclle	3, cr9, [r8, #-12]!
    91a8:	ldrsbeq	pc, [r0], #-138	; 0xffffff76	; <UNPREDICTABLE>
    91ac:	strmi	r1, [r1], #-3689	; 0xfffff197
    91b0:	movwcc	lr, #8195	; 0x2003
    91b4:	adcsmi	r1, r3, #110592	; 0x1b000
    91b8:	strmi	sp, [fp], -r7, ror #24
    91bc:	svccs	0x0001f811
    91c0:	rscsle	r2, r6, r0, lsl #20
    91c4:	suble	r2, sp, r0, lsl #24
    91c8:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    91cc:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    91d0:			; <UNDEFINED> instruction: 0x46294632
    91d4:			; <UNDEFINED> instruction: 0xf7fe4640
    91d8:			; <UNDEFINED> instruction: 0x4648ff3d
    91dc:	strtmi	r4, [r9], -sl, lsr #12
    91e0:			; <UNDEFINED> instruction: 0xff38f7fe
    91e4:			; <UNDEFINED> instruction: 0x464a4b37
    91e8:			; <UNDEFINED> instruction: 0x46414837
    91ec:	tstcc	r0, #2063597568	; 0x7b000000
    91f0:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    91f4:			; <UNDEFINED> instruction: 0xf7fb3300
    91f8:	strbmi	pc, [r8], -r3, lsr #30	; <UNPREDICTABLE>
    91fc:	ldc2l	0, cr15, [sl, #16]!
    9200:	strbmi	r1, [r0], -ip, ror #24
    9204:	ldc2l	0, cr15, [r6, #16]!
    9208:	blle	919ca8 <_ZdlPv@@Base+0x90c018>
    920c:	adceq	r4, sp, pc, lsr #30
    9210:	ldrsbtlt	pc, [ip], pc	; <UNPREDICTABLE>
    9214:	ldrbtmi	r4, [fp], #1151	; 0x47f
    9218:			; <UNDEFINED> instruction: 0xf8da3710
    921c:			; <UNDEFINED> instruction: 0x46403034
    9220:			; <UNDEFINED> instruction: 0xf0055959
    9224:			; <UNDEFINED> instruction: 0x4622f81f
    9228:	strbmi	r4, [r8], -r1, lsr #12
    922c:			; <UNDEFINED> instruction: 0xff12f7fe
    9230:			; <UNDEFINED> instruction: 0x464a463b
    9234:	ldrbmi	r4, [r8], -r1, asr #12
    9238:	strls	r9, [r0, -r1, lsl #14]
    923c:			; <UNDEFINED> instruction: 0xff00f7fb
    9240:			; <UNDEFINED> instruction: 0xf0044648
    9244:	strcc	pc, [r1], #-3543	; 0xfffff229
    9248:			; <UNDEFINED> instruction: 0xf0044640
    924c:	adcmi	pc, r6, #13504	; 0x34c0
    9250:	streq	pc, [r4, #-261]	; 0xfffffefb
    9254:	blmi	7ffde0 <_ZdlPv@@Base+0x7f2150>
    9258:	bls	d1288 <_ZdlPv@@Base+0xc35f8>
    925c:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    9260:	bl	ff9c7248 <_ZdlPv@@Base+0xff9b95b8>
    9264:	blmi	55badc <_ZdlPv@@Base+0x54de4c>
    9268:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    926c:	blls	2e32dc <_ZdlPv@@Base+0x2d564c>
    9270:	qaddle	r4, sl, sp
    9274:	pop	{r0, r2, r3, ip, sp, pc}
    9278:	ldmdbmi	r8, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    927c:	andeq	pc, r4, r0, asr #12
    9280:			; <UNDEFINED> instruction: 0xf0034479
    9284:	adcmi	pc, lr, #1028096	; 0xfb000
    9288:			; <UNDEFINED> instruction: 0x2c00da8e
    928c:			; <UNDEFINED> instruction: 0xe7e9d09c
    9290:	bl	ff047278 <_ZdlPv@@Base+0xff0395e8>
    9294:			; <UNDEFINED> instruction: 0xf0044648
    9298:	strbmi	pc, [r0], -sp, lsr #27	; <UNPREDICTABLE>
    929c:	stc2	0, cr15, [sl, #16]!
    92a0:	bl	fefc7288 <_ZdlPv@@Base+0xfefb95f8>
    92a4:			; <UNDEFINED> instruction: 0x4648e7f9
    92a8:	stc2	0, cr15, [r4, #16]!
    92ac:			; <UNDEFINED> instruction: 0xf0044640
    92b0:			; <UNDEFINED> instruction: 0xf7f8fda1
    92b4:			; <UNDEFINED> instruction: 0xe7f9ebb6
    92b8:	andeq	sl, r1, sl, asr #26
    92bc:	andeq	r0, r0, r4, asr #1
    92c0:	andeq	sl, r1, r6, lsr sp
    92c4:	andeq	ip, r1, r0, asr #28
    92c8:	andeq	r7, r0, ip, lsl #25
    92cc:	andeq	ip, r1, r8, lsl lr
    92d0:	andeq	r7, r0, r6, ror ip
    92d4:	andeq	r0, r0, r8, lsl #2
    92d8:	andeq	sl, r1, r0, ror ip
    92dc:	muleq	r0, r4, sp
    92e0:			; <UNDEFINED> instruction: 0xf85db410
    92e4:	stmib	r0, {r2, r8, r9, fp, lr}^
    92e8:	addvs	r3, r2, r0, lsl #2
    92ec:	svclt	0x00004770
    92f0:	movwcs	fp, #1528	; 0x5f8
    92f4:	orrvs	r6, r3, r4, asr #19
    92f8:	suble	r2, r2, r0, lsl #24
    92fc:	ldrmi	r4, [r8], -r7, lsl #12
    9300:	stmdavs	r4!, {r0, sp, lr, pc}^
    9304:	ldmib	r4, {r2, r4, r5, r6, r7, r8, ip, sp, pc}^
    9308:	addmi	r1, sp, #25165824	; 0x1800000
    930c:	strdlt	sp, [r0, #-9]!
    9310:	and	r4, r1, r3, lsl #12
    9314:	cmplt	r3, fp, lsl r8
    9318:	addsmi	r6, r1, #5898240	; 0x5a0000
    931c:	ldmvs	sl, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    9320:	smlalle	r4, lr, r5, r2
    9324:	blcs	23398 <_ZdlPv@@Base+0x15708>
    9328:	strdcs	sp, [ip], -r6
    932c:	stc2	0, cr15, [ip], {4}
    9330:	andne	lr, r6, #212, 18	; 0x350000
    9334:	stmdavs	r4!, {r0, r1, r3, r4, r5, r7, r8, fp, sp, lr}^
    9338:	andne	lr, r1, #192, 18	; 0x300000
    933c:			; <UNDEFINED> instruction: 0x61b86003
    9340:	mvnle	r2, r0, lsl #24
    9344:	strhlt	r6, [r0, #28]!
    9348:			; <UNDEFINED> instruction: 0xf1076805
    934c:	andvs	r0, r4, r8, lsl ip
    9350:	andsvs	r4, r0, r2, ror #12
    9354:	ldmibvs	ip!, {r0, r2, r3, r5, r7, r8, ip, sp, pc}
    9358:	stmiavs	r9!, {r2, r5, r7, r8, ip, sp, pc}
    935c:	and	r4, r2, r2, ror #12
    9360:	stmdavs	r4!, {r1, r5, r9, sl, lr}
    9364:	stmiavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
    9368:	blle	119dd4 <_ZdlPv@@Base+0x10c144>
    936c:	stmdavs	lr!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    9370:	addsmi	r6, lr, #6488064	; 0x630000
    9374:			; <UNDEFINED> instruction: 0x4628ddf4
    9378:	andvs	r6, r4, r5, lsl #16
    937c:	stccs	0, cr6, [r0, #-64]	; 0xffffffc0
    9380:	ldfltp	f5, [r8, #932]!	; 0x3a4
    9384:	strtmi	r4, [r8], -r2, ror #12
    9388:	svclt	0x0000e7f6
    938c:	ldrbtlt	r6, [r0], #-3267	; 0xfffff33d
    9390:	svceq	0x001cf013
    9394:	andsle	r6, r4, r5, asr #16
    9398:	movwcs	r2, #4610	; 0x1202
    939c:	movwcc	lr, #63936	; 0xf9c0
    93a0:	strbvs	r2, [r2], #-3329	; 0xfffff2ff
    93a4:	blvs	11007d8 <_ZdlPv@@Base+0x10f2b48>
    93a8:	streq	pc, [r8], #-419	; 0xfffffe5d
    93ac:	bl	117fc4 <_ZdlPv@@Base+0x10a334>
    93b0:			; <UNDEFINED> instruction: 0xf8530485
    93b4:	addsmi	r1, ip, #4, 30
    93b8:	strbvs	r4, [r2], #-1034	; 0xfffffbf6
    93bc:	ldfltp	f5, [r0], #-996	; 0xfffffc1c
    93c0:	stmdavs	r4, {r4, r5, r6, r8, r9, sl, lr}
    93c4:	stcle	12, cr2, [sp, #-0]
    93c8:	strcs	r6, [r1], -r3, lsl #21
    93cc:	streq	lr, [r4], #2819	; 0xb03
    93d0:	blcs	147524 <_ZdlPv@@Base+0x139894>
    93d4:	tstlt	r1, r1, lsl r8
    93d8:	ldclpl	3, cr6, [r2, #-792]	; 0xfffffce8
    93dc:	strvs	fp, [r6], #-258	; 0xfffffefe
    93e0:	mvnsle	r4, r3, lsr #5
    93e4:	movwcs	lr, #63952	; 0xf9d0
    93e8:	bfi	r4, sl, #8, #18
    93ec:	svcmi	0x00f0e92d
    93f0:	sfm	f2, 4, [sp, #-0]
    93f4:	strmi	r8, [r7], -r2, lsl #22
    93f8:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    93fc:			; <UNDEFINED> instruction: 0xf8df2101
    9400:	ldrbtmi	lr, [fp], #-1104	; 0xfffffbb0
    9404:	strbgt	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9408:	ldrbtmi	fp, [lr], #145	; 0x91
    940c:	ldrbteq	pc, [r4], -r3, lsl #2	; <UNPREDICTABLE>
    9410:			; <UNDEFINED> instruction: 0xf8df461d
    9414:	cfstrsge	mvf3, [ip], {68}	; 0x44
    9418:	ldrtmi	r9, [r0], -r0, lsl #4
    941c:	ldrbtmi	r9, [fp], #-1795	; 0xfffff8fd
    9420:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    9424:			; <UNDEFINED> instruction: 0xf8dc220e
    9428:			; <UNDEFINED> instruction: 0xf8cdc000
    942c:			; <UNDEFINED> instruction: 0xf04fc03c
    9430:			; <UNDEFINED> instruction: 0xf7f80c00
    9434:	ldrtmi	lr, [r1], -r8, lsl #23
    9438:			; <UNDEFINED> instruction: 0xf0044620
    943c:			; <UNDEFINED> instruction: 0xf105fc95
    9440:			; <UNDEFINED> instruction: 0xf8df0310
    9444:			; <UNDEFINED> instruction: 0x46210418
    9448:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    944c:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    9450:	ldc2l	7, cr15, [r6, #1004]!	; 0x3ec
    9454:	strvs	pc, [r8], #-2271	; 0xfffff721
    9458:			; <UNDEFINED> instruction: 0xf0044620
    945c:			; <UNDEFINED> instruction: 0xf8dffccb
    9460:	ldrbtmi	r3, [lr], #-1028	; 0xfffffbfc
    9464:	strbcc	sl, [r8], -r9, lsl #26
    9468:	andcs	r4, r0, #2063597568	; 0x7b000000
    946c:	andls	r2, r0, #1073741824	; 0x40000000
    9470:	andcs	r4, lr, #48, 12	; 0x3000000
    9474:	bl	19c745c <_ZdlPv@@Base+0x19b97cc>
    9478:			; <UNDEFINED> instruction: 0x46284631
    947c:	ldc2l	0, cr15, [r4], #-16
    9480:			; <UNDEFINED> instruction: 0x46206bf9
    9484:	cdp2	0, 14, cr15, cr14, cr4, {0}
    9488:			; <UNDEFINED> instruction: 0x46224bf7
    948c:			; <UNDEFINED> instruction: 0x462948f7
    9490:	tstcc	r0, #2063597568	; 0x7b000000
    9494:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    9498:			; <UNDEFINED> instruction: 0xf7fb3300
    949c:			; <UNDEFINED> instruction: 0x4620fdd1
    94a0:	stc2	0, cr15, [r8], #16
    94a4:			; <UNDEFINED> instruction: 0x46284ef2
    94a8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    94ac:			; <UNDEFINED> instruction: 0x9604447e
    94b0:	stc2	0, cr15, [r0], #16
    94b4:	blmi	ffc1c078 <_ZdlPv@@Base+0xffc0e3e8>
    94b8:	beq	7458d8 <_ZdlPv@@Base+0x737c48>
    94bc:	mcrge	4, 0, r4, cr6, cr10, {3}
    94c0:	tstcc	r0, #2063597568	; 0x7b000000
    94c4:	bcs	444cec <_ZdlPv@@Base+0x43705c>
    94c8:	movwcs	r9, #773	; 0x305
    94cc:	add	r9, r7, r2, lsl #6
    94d0:			; <UNDEFINED> instruction: 0x83a8f8df
    94d4:	blmi	ffa91d14 <_ZdlPv@@Base+0xffa84084>
    94d8:	ldrbtmi	r2, [r8], #257	; 0x101
    94dc:	andls	pc, r0, sp, asr #17
    94e0:	bleq	1245908 <_ZdlPv@@Base+0x1237c78>
    94e4:			; <UNDEFINED> instruction: 0xf108447b
    94e8:			; <UNDEFINED> instruction: 0x4658081c
    94ec:	bl	ac74d4 <_ZdlPv@@Base+0xab9844>
    94f0:			; <UNDEFINED> instruction: 0x46304659
    94f4:	ldc2	0, cr15, [r8], #-16
    94f8:	tstcs	r1, r2, lsl #22
    94fc:	andcs	r4, lr, #64, 12	; 0x4000000
    9500:	blmi	ff82e108 <_ZdlPv@@Base+0xff820478>
    9504:			; <UNDEFINED> instruction: 0xf7f8447b
    9508:			; <UNDEFINED> instruction: 0x4641eb1e
    950c:			; <UNDEFINED> instruction: 0xf0044628
    9510:	blvs	1f085c4 <_ZdlPv@@Base+0x1efa934>
    9514:	svcls	0x00024620
    9518:	eorne	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    951c:	cdp2	0, 10, cr15, cr2, cr4, {0}
    9520:			; <UNDEFINED> instruction: 0x462348d9
    9524:	ldrtmi	r4, [r1], -sl, lsr #12
    9528:	andscc	r4, r0, r8, ror r4
    952c:	andeq	lr, r0, sp, asr #19
    9530:	ldrbtmi	r4, [r8], #-2262	; 0xfffff72a
    9534:	stc2	7, cr15, [r4, #1004]	; 0x3ec
    9538:			; <UNDEFINED> instruction: 0xf0044620
    953c:			; <UNDEFINED> instruction: 0x4628fc5b
    9540:	mrrc2	0, 0, pc, r8, cr4	; <UNPREDICTABLE>
    9544:	movthi	pc, #35039	; 0x88df	; <UNPREDICTABLE>
    9548:			; <UNDEFINED> instruction: 0xf0044630
    954c:	blmi	ff4886a0 <_ZdlPv@@Base+0xff47aa10>
    9550:	andcs	r4, lr, #248, 8	; 0xf8000000
    9554:	bleq	1d4597c <_ZdlPv@@Base+0x1d37cec>
    9558:	tstcs	r1, fp, ror r4
    955c:	andls	pc, r0, sp, asr #17
    9560:			; <UNDEFINED> instruction: 0xf1084658
    9564:			; <UNDEFINED> instruction: 0xf7f8081c
    9568:	ldrbmi	lr, [r9], -lr, ror #21
    956c:			; <UNDEFINED> instruction: 0xf0044630
    9570:	blmi	ff288564 <_ZdlPv@@Base+0xff27a8d4>
    9574:	strbmi	r2, [r0], -r1, lsl #2
    9578:	andcs	r4, lr, #2063597568	; 0x7b000000
    957c:			; <UNDEFINED> instruction: 0xf7f89700
    9580:	strbmi	lr, [r1], -r2, ror #21
    9584:			; <UNDEFINED> instruction: 0xf0044628
    9588:			; <UNDEFINED> instruction: 0xf8dffbef
    958c:	tstcs	r1, r0, lsl r3
    9590:	andcs	r4, lr, #199680	; 0x30c00
    9594:			; <UNDEFINED> instruction: 0xf8cd44f8
    9598:			; <UNDEFINED> instruction: 0xf1089000
    959c:	ldrbtmi	r0, [fp], #-2120	; 0xfffff7b8
    95a0:			; <UNDEFINED> instruction: 0xf7f84640
    95a4:			; <UNDEFINED> instruction: 0x4641ead0
    95a8:			; <UNDEFINED> instruction: 0xf0044620
    95ac:	popmi	{r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    95b0:	strtmi	r4, [sl], -r3, lsr #12
    95b4:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    95b8:	stmib	sp, {r4, ip, sp}^
    95bc:	ldmmi	sl!, {}	; <UNPREDICTABLE>
    95c0:			; <UNDEFINED> instruction: 0xf7fb4478
    95c4:			; <UNDEFINED> instruction: 0x4620fd3d
    95c8:	ldc2	0, cr15, [r4], {4}
    95cc:			; <UNDEFINED> instruction: 0xf0044628
    95d0:			; <UNDEFINED> instruction: 0x4630fc11
    95d4:			; <UNDEFINED> instruction: 0xf1093701
    95d8:	strls	r0, [r2, -r1, lsl #18]
    95dc:	stc2	0, cr15, [sl], {4}
    95e0:	andcs	r9, lr, #2, 30
    95e4:	bcc	444e4c <_ZdlPv@@Base+0x4371bc>
    95e8:	ldrbmi	r2, [r0], -r1, lsl #2
    95ec:	svcls	0x00049700
    95f0:	b	fea475d8 <_ZdlPv@@Base+0xfea39948>
    95f4:			; <UNDEFINED> instruction: 0x46304651
    95f8:	blx	fedc5612 <_ZdlPv@@Base+0xfedb7982>
    95fc:	stmdaeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}^
    9600:	tstcs	r1, r2, lsl #30
    9604:	strbmi	r4, [r0], -r9, lsr #23
    9608:	ldrbtmi	r2, [fp], #-526	; 0xfffffdf2
    960c:			; <UNDEFINED> instruction: 0xf7f89700
    9610:			; <UNDEFINED> instruction: 0x4641ea9a
    9614:			; <UNDEFINED> instruction: 0xf0044628
    9618:	ldrtmi	pc, [sl], -r7, lsr #23	; <UNPREDICTABLE>
    961c:			; <UNDEFINED> instruction: 0x46204639
    9620:			; <UNDEFINED> instruction: 0xf7fe9702
    9624:	bls	188a88 <_ZdlPv@@Base+0x17adf8>
    9628:	stmiami	r1!, {r0, r1, r5, r9, sl, lr}
    962c:	andls	r4, r1, #51380224	; 0x3100000
    9630:	andls	r4, r0, #120, 8	; 0x78000000
    9634:			; <UNDEFINED> instruction: 0xf7fb462a
    9638:	strtmi	pc, [r0], -r3, lsl #26
    963c:	blx	ff6c5656 <_ZdlPv@@Base+0xff6b79c6>
    9640:			; <UNDEFINED> instruction: 0xf0044628
    9644:			; <UNDEFINED> instruction: 0x4630fbd7
    9648:	blx	ff545662 <_ZdlPv@@Base+0xff5379d2>
    964c:	ldmdavs	fp!, {r0, r1, r8, r9, sl, fp, ip, pc}^
    9650:			; <UNDEFINED> instruction: 0xf73f454b
    9654:			; <UNDEFINED> instruction: 0xf8dfaf3d
    9658:	andcs	r8, lr, #92, 4	; 0xc0000005
    965c:	mrscs	r9, SP_irq
    9660:	blmi	fe55aa48 <_ZdlPv@@Base+0xfe54cdb8>
    9664:	ldmdbeq	r4!, {r3, r8, ip, sp, lr, pc}^
    9668:	ldmdaeq	ip, {r3, r8, ip, sp, lr, pc}
    966c:			; <UNDEFINED> instruction: 0x4648447b
    9670:	b	1a47658 <_ZdlPv@@Base+0x1a399c8>
    9674:	ldrtmi	r4, [r0], -r9, asr #12
    9678:	blx	1dc5692 <_ZdlPv@@Base+0x1db7a02>
    967c:	tstcs	r1, r2, lsl #22
    9680:	andcs	r4, lr, #64, 12	; 0x4000000
    9684:	blmi	fe36e28c <_ZdlPv@@Base+0xfe3605fc>
    9688:			; <UNDEFINED> instruction: 0xf7f8447b
    968c:			; <UNDEFINED> instruction: 0x4641ea5c
    9690:			; <UNDEFINED> instruction: 0xf0044628
    9694:	svcls	0x0003fb69
    9698:	ldcvs	6, cr4, [r9], #-128	; 0xffffff80
    969c:	stc2l	0, cr15, [r2, #16]!
    96a0:	strtmi	r4, [r3], -r7, lsl #17
    96a4:	ldrtmi	r4, [r1], -sl, lsr #12
    96a8:	andscc	r4, r0, r8, ror r4
    96ac:	andeq	lr, r0, sp, asr #19
    96b0:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
    96b4:	stc2l	7, cr15, [r4], {251}	; 0xfb
    96b8:			; <UNDEFINED> instruction: 0xf0044620
    96bc:			; <UNDEFINED> instruction: 0x4628fb9b
    96c0:	blx	fe6456da <_ZdlPv@@Base+0xfe637a4a>
    96c4:	ldrtmi	r4, [r0], -r0, lsl #27
    96c8:	blx	fe5456e2 <_ZdlPv@@Base+0xfe537a52>
    96cc:	ldrbtmi	r6, [sp], #-2174	; 0xfffff782
    96d0:	blmi	1faf2e4 <_ZdlPv@@Base+0x1fa1654>
    96d4:	ldrbeq	pc, [r4, -r5, lsl #2]!	; <UNPREDICTABLE>
    96d8:	tstcs	r1, lr, lsl #4
    96dc:			; <UNDEFINED> instruction: 0x4638447b
    96e0:			; <UNDEFINED> instruction: 0xf7f89600
    96e4:			; <UNDEFINED> instruction: 0x4639ea30
    96e8:			; <UNDEFINED> instruction: 0xf0044620
    96ec:			; <UNDEFINED> instruction: 0xf105fb3d
    96f0:	ldmdami	r7!, {r4, r8, r9}^
    96f4:	ldrmi	r4, [sl], -r1, lsr #12
    96f8:	movwcc	lr, #2509	; 0x9cd
    96fc:			; <UNDEFINED> instruction: 0xf7fb4478
    9700:			; <UNDEFINED> instruction: 0x4620fc9f
    9704:	blx	1dc571e <_ZdlPv@@Base+0x1db7a8e>
    9708:	fldmiaxvs	fp, {d25}	;@ Deprecated
    970c:	strle	r0, [ip], #-1755	; 0xfffff925
    9710:	blmi	141c0d8 <_ZdlPv@@Base+0x140e448>
    9714:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9718:	blls	3e3788 <_ZdlPv@@Base+0x3d5af8>
    971c:	qdaddle	r4, sl, r2
    9720:	ldc	0, cr11, [sp], #68	; 0x44
    9724:	pop	{r1, r8, r9, fp, pc}
    9728:	stclmi	15, cr8, [fp, #-960]!	; 0xfffffc40
    972c:	blmi	1ad1f6c <_ZdlPv@@Base+0x1ac42dc>
    9730:	ldrbtmi	r2, [sp], #-256	; 0xffffff00
    9734:			; <UNDEFINED> instruction: 0xf1059100
    9738:	ldrbtmi	r0, [fp], #-1652	; 0xfffff98c
    973c:	ldrtmi	r2, [r0], -r1, lsl #2
    9740:	b	47728 <_ZdlPv@@Base+0x39a98>
    9744:			; <UNDEFINED> instruction: 0x46204631
    9748:	blx	3c5762 <_ZdlPv@@Base+0x3b7ad2>
    974c:	tsteq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    9750:	strtmi	r4, [r1], -r3, ror #16
    9754:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    9758:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    975c:	ldc2l	7, cr15, [r0], #-1004	; 0xfffffc14
    9760:	stclmi	6, cr4, [r0, #-128]!	; 0xffffff80
    9764:	blx	11c577e <_ZdlPv@@Base+0x11b7aee>
    9768:	ldrbtmi	r9, [sp], #-2819	; 0xfffff4fd
    976c:			; <UNDEFINED> instruction: 0xf105220e
    9770:	tstcs	r1, r4, ror r6
    9774:	blmi	17238dc <_ZdlPv@@Base+0x1715c4c>
    9778:	ldrbtmi	r9, [fp], #-0
    977c:			; <UNDEFINED> instruction: 0xf7f84630
    9780:	ldrtmi	lr, [r1], -r2, ror #19
    9784:			; <UNDEFINED> instruction: 0xf0044620
    9788:			; <UNDEFINED> instruction: 0xf105faef
    978c:	ldmdami	r7, {r4, r8, r9}^
    9790:	ldrmi	r4, [sl], -r1, lsr #12
    9794:	movwcc	lr, #2509	; 0x9cd
    9798:			; <UNDEFINED> instruction: 0xf7fb4478
    979c:			; <UNDEFINED> instruction: 0x4620fc51
    97a0:	blx	a457ba <_ZdlPv@@Base+0xa37b2a>
    97a4:			; <UNDEFINED> instruction: 0xf7f8e7b4
    97a8:			; <UNDEFINED> instruction: 0x4620e936
    97ac:	blx	8c57c6 <_ZdlPv@@Base+0x8b7b36>
    97b0:	ldmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    97b4:			; <UNDEFINED> instruction: 0xf0044620
    97b8:			; <UNDEFINED> instruction: 0xf7f8fb1d
    97bc:			; <UNDEFINED> instruction: 0x4620e932
    97c0:	blx	6457da <_ZdlPv@@Base+0x637b4a>
    97c4:			; <UNDEFINED> instruction: 0xf0044628
    97c8:			; <UNDEFINED> instruction: 0xf7f8fb15
    97cc:	ldrb	lr, [r9, sl, lsr #18]!
    97d0:			; <UNDEFINED> instruction: 0xf0044630
    97d4:			; <UNDEFINED> instruction: 0xf7f8fb0f
    97d8:	strtmi	lr, [r0], -r4, lsr #18
    97dc:	blx	2c57f6 <_ZdlPv@@Base+0x2b7b66>
    97e0:			; <UNDEFINED> instruction: 0xf0044628
    97e4:	ldrtmi	pc, [r0], -r7, lsl #22	; <UNPREDICTABLE>
    97e8:	blx	145802 <_ZdlPv@@Base+0x137b72>
    97ec:	ldmdb	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    97f0:	udf	#36470	; 0x8e76
    97f4:			; <UNDEFINED> instruction: 0xf0044620
    97f8:			; <UNDEFINED> instruction: 0x4628fafd
    97fc:	blx	ffec5814 <_ZdlPv@@Base+0xffeb7b84>
    9800:			; <UNDEFINED> instruction: 0xf0044630
    9804:			; <UNDEFINED> instruction: 0xf7f8faf7
    9808:	ldrb	lr, [r6, ip, lsl #18]!
    980c:			; <UNDEFINED> instruction: 0x4620e7f8
    9810:	blx	ffc45828 <_ZdlPv@@Base+0xffc37b98>
    9814:			; <UNDEFINED> instruction: 0xf0044628
    9818:	ldrtmi	pc, [r0], -sp, ror #21	; <UNPREDICTABLE>
    981c:	blx	ffac5834 <_ZdlPv@@Base+0xffab7ba4>
    9820:	ldm	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9824:	udf	#36470	; 0x8e76
    9828:			; <UNDEFINED> instruction: 0xf0044620
    982c:	strtmi	pc, [r8], -r3, ror #21
    9830:	blx	ff845848 <_ZdlPv@@Base+0xff837bb8>
    9834:	ldrb	lr, [sl, ip, asr #15]!
    9838:			; <UNDEFINED> instruction: 0xf0044620
    983c:			; <UNDEFINED> instruction: 0xf7f8fadb
    9840:			; <UNDEFINED> instruction: 0x4620e8f0
    9844:	blx	ff5c585c <_ZdlPv@@Base+0xff5b7bcc>
    9848:	stmia	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    984c:	andeq	ip, r1, sl, lsr #24
    9850:	andeq	sl, r1, lr, asr #21
    9854:	andeq	r0, r0, r4, asr #1
    9858:	andeq	r6, r0, r6, asr #26
    985c:	andeq	r7, r0, r6, asr sl
    9860:	andeq	ip, r1, sl, asr #23
    9864:	andeq	r6, r0, r4, asr #25
    9868:	muleq	r1, ip, fp
    986c:	andeq	r7, r0, ip, lsl sl
    9870:	andeq	ip, r1, r0, lsl #23
    9874:	ldrdeq	r6, [r0], -r4
    9878:	andeq	ip, r1, ip, ror #22
    987c:	andeq	ip, r1, r2, asr fp
    9880:	andeq	r6, r0, r8, asr #24
    9884:	andeq	r6, r0, ip, lsl #23
    9888:	andeq	ip, r1, r4, lsl #22
    988c:	andeq	r7, r0, sl, lsr #19
    9890:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    9894:	andeq	r6, r0, ip, lsl #24
    9898:	andeq	r6, r0, r8, lsl fp
    989c:	muleq	r1, r8, sl
    98a0:	andeq	r6, r0, lr, lsl #23
    98a4:	andeq	ip, r1, r6, ror sl
    98a8:	andeq	r7, r0, ip, lsr r9
    98ac:	andeq	r6, r0, r2, lsr #22
    98b0:	muleq	r0, r4, r8
    98b4:	andeq	ip, r1, ip, asr #19
    98b8:	strdeq	r6, [r0], -r8
    98bc:	andeq	r6, r0, r8, lsl #20
    98c0:	andeq	ip, r1, r4, lsl #19
    98c4:	andeq	r7, r0, sl, lsr #16
    98c8:	andeq	ip, r1, lr, asr r9
    98cc:	andeq	r6, r0, r8, lsl #21
    98d0:	andeq	r7, r0, r8, lsl r8
    98d4:	andeq	sl, r1, r4, asr #15
    98d8:	strdeq	ip, [r1], -sl
    98dc:	andeq	r6, r0, sl, lsr #20
    98e0:	andeq	r7, r0, sl, asr #15
    98e4:	andeq	ip, r1, r2, asr #17
    98e8:	andeq	r6, r0, sl, ror #19
    98ec:	muleq	r0, r8, r7
    98f0:	blmi	161c254 <_ZdlPv@@Base+0x160e5c4>
    98f4:	push	{r1, r3, r4, r5, r6, sl, lr}
    98f8:	strdlt	r4, [sp], r0
    98fc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9900:			; <UNDEFINED> instruction: 0xf04f930b
    9904:	blmi	150a50c <_ZdlPv@@Base+0x14fc87c>
    9908:	movwls	r4, #13435	; 0x347b
    990c:	stmdavs	r3, {r1, r3, r4, r9, sl, lr}^
    9910:	vstrle	d18, [r5, #-0]
    9914:	ldrdhi	pc, [r4, #-143]	; 0xffffff71
    9918:	svcmi	0x00514605
    991c:	ldrbtmi	r2, [r8], #1024	; 0x400
    9920:	ldrdge	pc, [r0, #-143]	; 0xffffff71
    9924:	ldrdlt	pc, [r0, #-143]	; 0xffffff71
    9928:	ldmdaeq	r0, {r3, r8, ip, sp, lr, pc}
    992c:	ldrbtmi	r4, [sl], #1151	; 0x47f
    9930:	ldrbtmi	r3, [fp], #1808	; 0x710
    9934:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9938:	ands	r4, r0, r6, asr #12
    993c:	blx	fe2c793e <_ZdlPv@@Base+0xfe2b9cae>
    9940:	ldrtmi	r4, [fp], -r1, asr #12
    9944:			; <UNDEFINED> instruction: 0x4650463a
    9948:	strvc	lr, [r0, -sp, asr #19]
    994c:	blx	1e47942 <_ZdlPv@@Base+0x1e39cb2>
    9950:			; <UNDEFINED> instruction: 0xf0044640
    9954:	stmdavs	fp!, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}^
    9958:	adcmi	r3, r3, #16777216	; 0x1000000
    995c:	blvs	feac0dd8 <_ZdlPv@@Base+0xfeab3148>
    9960:	bcs	20db0 <_ZdlPv@@Base+0x13120>
    9964:			; <UNDEFINED> instruction: 0xf10dd0f8
    9968:			; <UNDEFINED> instruction: 0xf1b90820
    996c:	qsub8mi	r3, r2, pc	; <UNPREDICTABLE>
    9970:	strbmi	r4, [r0], -r1, lsr #12
    9974:			; <UNDEFINED> instruction: 0xf7fed1e2
    9978:	strbmi	pc, [r1], -sp, ror #22	; <UNPREDICTABLE>
    997c:			; <UNDEFINED> instruction: 0x46324633
    9980:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
    9984:			; <UNDEFINED> instruction: 0xf7fb6600
    9988:			; <UNDEFINED> instruction: 0x4640fb5b
    998c:			; <UNDEFINED> instruction: 0xf00446a1
    9990:	stmdavs	fp!, {r0, r4, r5, r9, fp, ip, sp, lr, pc}^
    9994:	adcmi	r3, r3, #16777216	; 0x1000000
    9998:			; <UNDEFINED> instruction: 0xf1b9dce1
    999c:	strdle	r3, [sl, -pc]
    99a0:	blmi	b1c270 <_ZdlPv@@Base+0xb0e5e0>
    99a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    99a8:	blls	2e3a18 <_ZdlPv@@Base+0x2d5d88>
    99ac:	teqle	r9, sl, asr r0
    99b0:	pop	{r0, r2, r3, ip, sp, pc}
    99b4:	bls	ed97c <_ZdlPv@@Base+0xdfcec>
    99b8:	blmi	b519e8 <_ZdlPv@@Base+0xb43d58>
    99bc:	streq	pc, [r1], #-265	; 0xfffffef7
    99c0:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    99c4:	ldmda	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    99c8:	addsmi	r6, ip, #7012352	; 0x6b0000
    99cc:	svcmi	0x0029dae8
    99d0:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
    99d4:	ldrbtmi	r4, [r8], #1151	; 0x47f
    99d8:	and	r3, r2, r0, lsl r7
    99dc:	adcmi	r3, r3, #16777216	; 0x1000000
    99e0:	blvs	feac1160 <_ZdlPv@@Base+0xfeab34d0>
    99e4:	bcs	20e34 <_ZdlPv@@Base+0x131a4>
    99e8:			; <UNDEFINED> instruction: 0xf10dd0f8
    99ec:			; <UNDEFINED> instruction: 0xae080a14
    99f0:	strtmi	r4, [r1], -r2, lsr #12
    99f4:			; <UNDEFINED> instruction: 0xf7fe4650
    99f8:	ldrtmi	pc, [r0], -sp, lsr #22	; <UNPREDICTABLE>
    99fc:	strbmi	r4, [r9], -sl, asr #12
    9a00:	blx	a47a02 <_ZdlPv@@Base+0xa39d72>
    9a04:			; <UNDEFINED> instruction: 0x4632463b
    9a08:			; <UNDEFINED> instruction: 0x46404651
    9a0c:	strls	r9, [r0, -r1, lsl #14]
    9a10:	blx	5c7a06 <_ZdlPv@@Base+0x5b9d76>
    9a14:			; <UNDEFINED> instruction: 0xf0044630
    9a18:	ldrbmi	pc, [r0], -sp, ror #19	; <UNPREDICTABLE>
    9a1c:			; <UNDEFINED> instruction: 0xf9eaf004
    9a20:	ldrb	r6, [fp, fp, ror #16]
    9a24:	svc	0x00f6f7f7
    9a28:			; <UNDEFINED> instruction: 0xf0044640
    9a2c:			; <UNDEFINED> instruction: 0xf7f7f9e3
    9a30:			; <UNDEFINED> instruction: 0x4640eff8
    9a34:			; <UNDEFINED> instruction: 0xf9def004
    9a38:	svc	0x00f2f7f7
    9a3c:	ldrtmi	lr, [r0], -r2
    9a40:			; <UNDEFINED> instruction: 0xf9d8f004
    9a44:			; <UNDEFINED> instruction: 0xf0044650
    9a48:			; <UNDEFINED> instruction: 0xf7f7f9d5
    9a4c:	svclt	0x0000efea
    9a50:	andeq	sl, r1, r4, ror #11
    9a54:	andeq	r0, r0, r4, asr #1
    9a58:	ldrdeq	sl, [r1], -r0
    9a5c:	andeq	ip, r1, lr, lsl #14
    9a60:	andeq	ip, r1, r0, lsl #14
    9a64:	andeq	r7, r0, lr, lsl r6
    9a68:	andeq	r7, r0, sl, lsl #12
    9a6c:	andeq	sl, r1, r4, lsr r5
    9a70:	andeq	r0, r0, r8, lsl #2
    9a74:	andeq	ip, r1, r8, asr r6
    9a78:	andeq	r7, r0, r2, lsl #11
    9a7c:	svcmi	0x00f0e92d
    9a80:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    9a84:	strmi	r8, [sp], -r2, lsl #22
    9a88:	tstcs	r1, pc, ror ip
    9a8c:	ldrbtmi	r4, [ip], #-2687	; 0xfffff581
    9a90:	addlt	r4, fp, pc, ror fp
    9a94:	stmiapl	r2!, {r0, r1, r2, r3, r4, r5, r6, fp, lr}
    9a98:	cfldrdmi	mvd4, [pc], #-492	; 98b4 <__printf_chk@plt+0x7d0c>
    9a9c:	ldmdavs	r2, {r3, r4, r5, r6, sl, lr}
    9aa0:			; <UNDEFINED> instruction: 0xf04f9209
    9aa4:	eorscs	r0, r3, #0, 4
    9aa8:	andls	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    9aac:	ldrdcc	pc, [r0], -r9
    9ab0:	svc	0x00e4f7f7
    9ab4:	ldrdcc	pc, [r0], -r8
    9ab8:	vhsub.u8	d20, d16, d27
    9abc:	blmi	1de9e04 <_ZdlPv@@Base+0x1ddc174>
    9ac0:	ldmdbmi	r7!, {r1, r3, r5, r7}^
    9ac4:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    9ac8:			; <UNDEFINED> instruction: 0xf1039304
    9acc:	blmi	1d4c8a4 <_ZdlPv@@Base+0x1d3ec14>
    9ad0:	andls	r4, r2, #2030043136	; 0x79000000
    9ad4:	bcc	11acc8 <_ZdlPv@@Base+0x10d038>
    9ad8:			; <UNDEFINED> instruction: 0xf1019203
    9adc:			; <UNDEFINED> instruction: 0xee080a74
    9ae0:	blmi	1c58328 <_ZdlPv@@Base+0x1c4a698>
    9ae4:	ldrdcs	pc, [r4], -r8
    9ae8:	tstls	r5, fp, ror r4
    9aec:	bcc	fe445314 <_ZdlPv@@Base+0xfe437684>
    9af0:	blle	75a550 <_ZdlPv@@Base+0x74c8c0>
    9af4:	andcs	r4, r4, #7143424	; 0x6d0000
    9af8:	ldrdcc	pc, [r0], -r9
    9afc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    9b00:	svc	0x00bcf7f7
    9b04:			; <UNDEFINED> instruction: 0xf8d9486a
    9b08:	andscs	r3, r1, #0
    9b0c:	tstcs	r1, r8, ror r4
    9b10:	svc	0x00b4f7f7
    9b14:	blmi	175c4b8 <_ZdlPv@@Base+0x174e828>
    9b18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9b1c:	blls	263b8c <_ZdlPv@@Base+0x255efc>
    9b20:			; <UNDEFINED> instruction: 0xf040405a
    9b24:	andlt	r8, fp, r5, lsr #1
    9b28:	blhi	c4e24 <_ZdlPv@@Base+0xb7194>
    9b2c:	svchi	0x00f0e8bd
    9b30:	ldrdcc	pc, [r4], -r8	; <UNPREDICTABLE>
    9b34:	ldmdapl	r9, {r1, r8, fp, ip, pc}^
    9b38:	eorcc	pc, r6, r1, asr r8	; <UNPREDICTABLE>
    9b3c:	ldmdbvs	r8, {r0, r1, r5, r8, ip, sp, pc}
    9b40:	svclt	0x001842a8
    9b44:	bicsle	r3, r3, r1, lsl #12
    9b48:	tstlt	r3, r4, lsr r6
    9b4c:	adcmi	r6, fp, #442368	; 0x6c000
    9b50:	strcc	sp, [r1], #-261	; 0xfffffefb
    9b54:	mulle	r4, r4, r2
    9b58:	eorcc	pc, r4, r1, asr r8	; <UNPREDICTABLE>
    9b5c:	adcmi	lr, r6, #64225280	; 0x3d40000
    9b60:	svcge	0x0006dac8
    9b64:	bcc	4453cc <_ZdlPv@@Base+0x43773c>
    9b68:	tstcs	r1, lr, lsl #4
    9b6c:			; <UNDEFINED> instruction: 0x96004658
    9b70:	svc	0x00e8f7f7
    9b74:			; <UNDEFINED> instruction: 0x46384659
    9b78:			; <UNDEFINED> instruction: 0xf8f6f004
    9b7c:	vnmls.f64	d9, d8, d4
    9b80:			; <UNDEFINED> instruction: 0x46390a90
    9b84:	stmib	sp, {r4, r8, r9, ip, sp}^
    9b88:	ldrmi	r3, [sl], -r0, lsl #6
    9b8c:	blx	1647b80 <_ZdlPv@@Base+0x1639ef0>
    9b90:			; <UNDEFINED> instruction: 0xf0044638
    9b94:	vstrcs.16	s30, [r0, #-94]	; 0xffffffa2	; <UNPREDICTABLE>
    9b98:			; <UNDEFINED> instruction: 0xf8d8dd06
    9b9c:	bls	d5c44 <_ZdlPv@@Base+0xc7fb4>
    9ba0:	ldcpl	8, cr5, [fp, #620]	; 0x26c
    9ba4:	suble	r2, r8, r2, lsl #22
    9ba8:	ldrdcc	pc, [r0], -r8
    9bac:	sfmle	f4, 4, [r6, #-684]	; 0xfffffd54
    9bb0:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
    9bb4:	ldmpl	fp, {r1, r9, fp, ip, pc}
    9bb8:	blcs	a122c <_ZdlPv@@Base+0x9359c>
    9bbc:			; <UNDEFINED> instruction: 0xf8d9d03d
    9bc0:	eorcs	r1, r7, r0
    9bc4:	svc	0x0052f7f7
    9bc8:	andcs	r4, lr, #60416	; 0xec00
    9bcc:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    9bd0:	strls	r4, [r0], #-1616	; 0xfffff9b0
    9bd4:	svc	0x00b6f7f7
    9bd8:			; <UNDEFINED> instruction: 0x46384651
    9bdc:			; <UNDEFINED> instruction: 0xf8c4f004
    9be0:	ldmdami	r6!, {r0, r2, r8, r9, fp, ip, pc}
    9be4:	tstcc	r0, #59768832	; 0x3900000
    9be8:	movwcc	lr, #2509	; 0x9cd
    9bec:			; <UNDEFINED> instruction: 0x461a4478
    9bf0:	blx	9c7be4 <_ZdlPv@@Base+0x9b9f54>
    9bf4:			; <UNDEFINED> instruction: 0xf0044638
    9bf8:	stccs	8, cr15, [r0, #-1012]	; 0xfffffc0c
    9bfc:			; <UNDEFINED> instruction: 0xf8d8dd06
    9c00:	bls	d5ca8 <_ZdlPv@@Base+0xc8018>
    9c04:	ldcpl	8, cr5, [fp, #-620]	; 0xfffffd94
    9c08:	andsle	r2, pc, r2, lsl #22
    9c0c:	ldrdcc	pc, [r0], -r8
    9c10:	sfmle	f4, 4, [r6, #-684]	; 0xfffffd54
    9c14:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
    9c18:	ldmpl	fp, {r1, r9, fp, ip, pc}
    9c1c:	blcs	a1090 <_ZdlPv@@Base+0x93400>
    9c20:	stmdami	r7!, {r2, r4, ip, lr, pc}
    9c24:			; <UNDEFINED> instruction: 0xf8d92203
    9c28:	mrscs	r3, (UNDEF: 1)
    9c2c:			; <UNDEFINED> instruction: 0x46264478
    9c30:	svc	0x0024f7f7
    9c34:	ldrdcs	pc, [r4], -r8
    9c38:	stmdami	r2!, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    9c3c:			; <UNDEFINED> instruction: 0xf8d92203
    9c40:	mrscs	r3, (UNDEF: 1)
    9c44:			; <UNDEFINED> instruction: 0xf7f74478
    9c48:			; <UNDEFINED> instruction: 0xe7b8ef1a
    9c4c:	andcs	r4, r3, #1966080	; 0x1e0000
    9c50:	ldrdcc	pc, [r0], -r9
    9c54:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    9c58:	svc	0x0010f7f7
    9c5c:	ldmdami	fp, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9c60:			; <UNDEFINED> instruction: 0xf8d92210
    9c64:	mrscs	r3, (UNDEF: 1)
    9c68:			; <UNDEFINED> instruction: 0xf7f74478
    9c6c:	strb	lr, [r1, -r8, lsl #30]
    9c70:	mrc	7, 6, APSR_nzcv, cr0, cr7, {7}
    9c74:			; <UNDEFINED> instruction: 0xf0044638
    9c78:			; <UNDEFINED> instruction: 0xf7f7f8bd
    9c7c:			; <UNDEFINED> instruction: 0x4638eed2
    9c80:			; <UNDEFINED> instruction: 0xf8b8f004
    9c84:	mcr	7, 6, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    9c88:	andeq	sl, r1, sl, asr #8
    9c8c:	andeq	r0, r0, r4, asr #1
    9c90:	andeq	sl, r1, r0, asr #8
    9c94:	andeq	r7, r0, ip, asr #9
    9c98:	andeq	r0, r0, r8, lsl #2
    9c9c:	andeq	ip, r1, r6, ror #10
    9ca0:	andeq	ip, r1, ip, asr r5
    9ca4:	muleq	r0, r0, r6
    9ca8:	andeq	r6, r0, r4, lsl #13
    9cac:			; <UNDEFINED> instruction: 0x000074b2
    9cb0:	andeq	r7, r0, r4, asr #10
    9cb4:	andeq	sl, r1, r0, asr #7
    9cb8:	muleq	r0, r6, r5
    9cbc:	andeq	r6, r0, r8, lsr #11
    9cc0:	strdeq	r7, [r0], -r4
    9cc4:	muleq	r0, r8, r5
    9cc8:	andeq	r6, r0, lr, asr r6
    9ccc:	andeq	r7, r0, r4, lsr r3
    9cd0:	andcs	r4, r1, #3145728	; 0x300000
    9cd4:	tstvc	sl, #8, 12	; 0x800000
    9cd8:			; <UNDEFINED> instruction: 0xf7ff6899
    9cdc:	svclt	0x0000becf
    9ce0:	svcmi	0x00f0e92d
    9ce4:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    9ce8:	strmi	r8, [lr], -r4, lsl #22
    9cec:	smlabtcs	r1, sl, ip, r4
    9cf0:	ldrbtmi	r4, [ip], #-2762	; 0xfffff536
    9cf4:	addlt	r4, sp, sl, asr #23
    9cf8:	stmiapl	r2!, {r1, r3, r6, r7, fp, lr}
    9cfc:	cfstrdmi	mvd4, [sl], {123}	; 0x7b
    9d00:	ldmdavs	r2, {r3, r4, r5, r6, sl, lr}
    9d04:			; <UNDEFINED> instruction: 0xf04f920b
    9d08:	eorscs	r0, r6, #0, 4
    9d0c:	andge	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    9d10:	ldrdcc	pc, [r0], -sl
    9d14:	mrc	7, 5, APSR_nzcv, cr2, cr7, {7}
    9d18:	ldrdcc	pc, [r0], -r9
    9d1c:	vqsub.u8	d20, d16, d19
    9d20:	blmi	ff0aa294 <_ZdlPv@@Base+0xff09c604>
    9d24:	stmibmi	r2, {r1, r4, r5, r7}^
    9d28:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9d2c:	movwls	r4, #21627	; 0x547b
    9d30:	ldrbtmi	r3, [r9], #-884	; 0xfffffc8c
    9d34:	bcc	12e54c <_ZdlPv@@Base+0x1208bc>
    9d38:	bcc	fe445560 <_ZdlPv@@Base+0xfe4378d0>
    9d3c:	cmneq	r4, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    9d40:	cdp	2, 0, cr9, cr9, cr7, {0}
    9d44:	blmi	feed878c <_ZdlPv@@Base+0xfeecaafc>
    9d48:	ldrdcs	pc, [r4], -r9
    9d4c:	tstls	r6, fp, ror r4
    9d50:	bcc	445578 <_ZdlPv@@Base+0x4378e8>
    9d54:	ldrbtmi	r4, [fp], #-3000	; 0xfffff448
    9d58:	bcc	445584 <_ZdlPv@@Base+0x4378f4>
    9d5c:	blle	55b3a4 <_ZdlPv@@Base+0x54d714>
    9d60:	andscs	r4, r5, #11927552	; 0xb60000
    9d64:	ldrdcc	pc, [r0], -sl
    9d68:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    9d6c:	mcr	7, 4, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    9d70:	blmi	fea9c844 <_ZdlPv@@Base+0xfea8ebb4>
    9d74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9d78:	blls	2e3de8 <_ZdlPv@@Base+0x2d6158>
    9d7c:			; <UNDEFINED> instruction: 0xf040405a
    9d80:	andlt	r8, sp, r4, lsr r1
    9d84:	blhi	145080 <_ZdlPv@@Base+0x1373f0>
    9d88:	svchi	0x00f0e8bd
    9d8c:	ldrdcc	pc, [r4], -r9	; <UNPREDICTABLE>
    9d90:	ldmdapl	r9, {r2, r8, fp, ip, pc}^
    9d94:	eorcc	pc, r8, r1, asr r8	; <UNPREDICTABLE>
    9d98:	ldmdbvs	r8, {r0, r1, r3, r5, r8, ip, sp, pc}
    9d9c:	svclt	0x001842b0
    9da0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    9da4:			; <UNDEFINED> instruction: 0x4644d1da
    9da8:	ldmdbvs	fp, {r0, r1, r4, r8, ip, sp, pc}
    9dac:			; <UNDEFINED> instruction: 0xd10542b3
    9db0:	addsmi	r3, r4, #16777216	; 0x1000000
    9db4:			; <UNDEFINED> instruction: 0xf851d004
    9db8:	ldrb	r3, [r5, r4, lsr #32]!
    9dbc:	ble	ff3db444 <_ZdlPv@@Base+0xff3cd7b4>
    9dc0:	vcge.f32	d18, d0, d0
    9dc4:			; <UNDEFINED> instruction: 0xf8d980c2
    9dc8:	bls	1d5e70 <_ZdlPv@@Base+0x1c81e0>
    9dcc:			; <UNDEFINED> instruction: 0xf812589a
    9dd0:	stmdbcs	r2, {r3, ip}
    9dd4:	rschi	pc, r0, r0
    9dd8:	ldrdne	pc, [r0], -r9
    9ddc:	vqsub.u8	d4, d16, d17
    9de0:	ldcpl	0, cr8, [r3, #-752]	; 0xfffffd10
    9de4:			; <UNDEFINED> instruction: 0xf0002b02
    9de8:	movwcs	r8, #236	; 0xec
    9dec:	movwcc	lr, #10701	; 0x29cd
    9df0:	cdp	13, 1, cr10, cr8, cr8, {0}
    9df4:	andcs	r3, lr, #16, 20	; 0x10000
    9df8:	mufe	f2, f0, f1
    9dfc:			; <UNDEFINED> instruction: 0xf8cd0a90
    9e00:			; <UNDEFINED> instruction: 0xf7f78000
    9e04:	cdp	14, 1, cr14, cr8, cr0, {5}
    9e08:			; <UNDEFINED> instruction: 0x46281a90
    9e0c:			; <UNDEFINED> instruction: 0xffacf003
    9e10:	vnmls.f64	d9, d9, d5
    9e14:			; <UNDEFINED> instruction: 0x46290a10
    9e18:	stmib	sp, {r4, r8, r9, ip, sp}^
    9e1c:	ldrmi	r3, [sl], -r0, lsl #6
    9e20:			; <UNDEFINED> instruction: 0xf90ef7fb
    9e24:			; <UNDEFINED> instruction: 0xf0034628
    9e28:	blls	109dc4 <_ZdlPv@@Base+0xfc134>
    9e2c:			; <UNDEFINED> instruction: 0xf8dab123
    9e30:	ldrmi	r1, [r8], -r0
    9e34:	mrc	7, 4, APSR_nzcv, cr4, cr7, {7}
    9e38:	ldrdne	pc, [r0], -sl
    9e3c:			; <UNDEFINED> instruction: 0xf7f72027
    9e40:	blmi	fe0456a0 <_ZdlPv@@Base+0xfe037a10>
    9e44:	tstcs	r1, lr, lsl #4
    9e48:	mrc	4, 0, r4, cr9, cr11, {3}
    9e4c:	strls	r0, [r0], #-2704	; 0xfffff570
    9e50:	mrc	7, 3, APSR_nzcv, cr8, cr7, {7}
    9e54:	bne	fe4456c0 <_ZdlPv@@Base+0xfe437a30>
    9e58:			; <UNDEFINED> instruction: 0xf0034628
    9e5c:	blls	1c9c78 <_ZdlPv@@Base+0x1bbfe8>
    9e60:			; <UNDEFINED> instruction: 0x46294879
    9e64:	stmib	sp, {r4, r8, r9, ip, sp}^
    9e68:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    9e6c:			; <UNDEFINED> instruction: 0xf7fb461a
    9e70:	strtmi	pc, [r8], -r7, ror #17
    9e74:			; <UNDEFINED> instruction: 0xffbef003
    9e78:			; <UNDEFINED> instruction: 0xb1239b02
    9e7c:	ldrdne	pc, [r0], -sl
    9e80:			; <UNDEFINED> instruction: 0xf7f74618
    9e84:	svcmi	0x0071ee6e
    9e88:	ldmdami	r1!, {r0, r1, r9, sp}^
    9e8c:			; <UNDEFINED> instruction: 0xf8da2101
    9e90:	ldrbtmi	r3, [pc], #-0	; 9e98 <__printf_chk@plt+0x82f0>
    9e94:			; <UNDEFINED> instruction: 0xf1074478
    9e98:			; <UNDEFINED> instruction: 0xf7f70b74
    9e9c:	blmi	1b85664 <_ZdlPv@@Base+0x1b779d4>
    9ea0:	tstcs	r1, lr, lsl #4
    9ea4:			; <UNDEFINED> instruction: 0x4658447b
    9ea8:	andhi	pc, r0, sp, asr #17
    9eac:	mcr	7, 2, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    9eb0:			; <UNDEFINED> instruction: 0x46284659
    9eb4:			; <UNDEFINED> instruction: 0xff58f003
    9eb8:	tsteq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    9ebc:	strtmi	r4, [r9], -r6, ror #16
    9ec0:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    9ec4:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    9ec8:			; <UNDEFINED> instruction: 0xf8baf7fb
    9ecc:			; <UNDEFINED> instruction: 0xf0034628
    9ed0:	blls	109d1c <_ZdlPv@@Base+0xfc08c>
    9ed4:			; <UNDEFINED> instruction: 0xf8dab123
    9ed8:	ldrmi	r1, [r8], -r0
    9edc:	mcr	7, 2, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    9ee0:	eorcs	r4, r7, lr, asr pc
    9ee4:	ldrdne	pc, [r0], -sl
    9ee8:			; <UNDEFINED> instruction: 0xf7f7447f
    9eec:			; <UNDEFINED> instruction: 0xf107edc0
    9ef0:	blmi	16cc0c8 <_ZdlPv@@Base+0x16be438>
    9ef4:	tstcs	r1, lr, lsl #4
    9ef8:			; <UNDEFINED> instruction: 0x4640447b
    9efc:			; <UNDEFINED> instruction: 0xf7f79400
    9f00:	strbmi	lr, [r1], -r2, lsr #28
    9f04:			; <UNDEFINED> instruction: 0xf0034628
    9f08:			; <UNDEFINED> instruction: 0xf107ff2f
    9f0c:	ldmdami	r5, {r4, r8, r9}^
    9f10:	ldrmi	r4, [sl], -r9, lsr #12
    9f14:	movwcc	lr, #2509	; 0x9cd
    9f18:			; <UNDEFINED> instruction: 0xf7fb4478
    9f1c:			; <UNDEFINED> instruction: 0x4628f891
    9f20:			; <UNDEFINED> instruction: 0xff68f003
    9f24:			; <UNDEFINED> instruction: 0xb1239b02
    9f28:	ldrdne	pc, [r0], -sl
    9f2c:			; <UNDEFINED> instruction: 0xf7f74618
    9f30:	stmdami	sp, {r3, r4, r9, sl, fp, sp, lr, pc}^
    9f34:			; <UNDEFINED> instruction: 0xf8da2203
    9f38:	mrscs	r3, (UNDEF: 1)
    9f3c:	sxtabmi	r4, r0, r8, ror #8
    9f40:	ldc	7, cr15, [ip, #988]	; 0x3dc
    9f44:	ldrdcs	pc, [r4], -r9
    9f48:			; <UNDEFINED> instruction: 0xf8d9e708
    9f4c:	adcsmi	r3, r3, #0
    9f50:			; <UNDEFINED> instruction: 0xf8d9bfc8
    9f54:			; <UNDEFINED> instruction: 0xf77f3028
    9f58:	bls	135c80 <_ZdlPv@@Base+0x127ff0>
    9f5c:			; <UNDEFINED> instruction: 0xf812589a
    9f60:	stmdbcs	r2, {r3, ip}
    9f64:	cdpcs	0, 0, cr13, cr0, cr7, {1}
    9f68:	movwcs	fp, #4060	; 0xfdc
    9f6c:	stcle	3, cr9, [r8, #-12]
    9f70:	ldmpl	sl, {r0, r1, r2, r9, fp, ip, pc}
    9f74:	bcs	a13c4 <_ZdlPv@@Base+0x93734>
    9f78:	andcs	sp, r0, #35	; 0x23
    9f7c:	bls	12e790 <_ZdlPv@@Base+0x120b00>
    9f80:	ldcpl	8, cr5, [r3, #-616]	; 0xfffffd98
    9f84:	svclt	0x001c2b02
    9f88:	movwls	r2, #8960	; 0x2300
    9f8c:	svcge	0x0030f47f
    9f90:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
    9f94:	str	r9, [fp, -r2, lsl #6]!
    9f98:	ldmpl	sl, {r0, r1, r2, r9, fp, ip, pc}
    9f9c:	bcs	a13ec <_ZdlPv@@Base+0x9375c>
    9fa0:			; <UNDEFINED> instruction: 0xf8d9d016
    9fa4:	adcsmi	r2, r2, #0
    9fa8:	blmi	c80fe8 <_ZdlPv@@Base+0xc73358>
    9fac:	movwls	r4, #13435	; 0x347b
    9fb0:	movwls	r2, #8960	; 0x2300
    9fb4:	mcrcs	7, 0, lr, cr0, cr12, {0}
    9fb8:	bmi	bc1378 <_ZdlPv@@Base+0xbb36e8>
    9fbc:	andls	r4, r3, #2046820352	; 0x7a000000
    9fc0:	movwcs	lr, #2013	; 0x7dd
    9fc4:	strb	r9, [r3, r3, lsl #6]!
    9fc8:	ldrbtmi	r4, [sl], #-2603	; 0xfffff5d5
    9fcc:	ldrb	r9, [r6, r3, lsl #4]
    9fd0:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    9fd4:	ldrb	r9, [fp, r3, lsl #6]
    9fd8:	eorscs	r4, r3, #2686976	; 0x290000
    9fdc:	ldrdcc	pc, [r0], -sl
    9fe0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    9fe4:	stcl	7, cr15, [sl, #-988]	; 0xfffffc24
    9fe8:			; <UNDEFINED> instruction: 0xf7f7e6ba
    9fec:			; <UNDEFINED> instruction: 0x4628ed14
    9ff0:			; <UNDEFINED> instruction: 0xff00f003
    9ff4:	ldc	7, cr15, [r4, #-988]	; 0xfffffc24
    9ff8:			; <UNDEFINED> instruction: 0xf0034628
    9ffc:			; <UNDEFINED> instruction: 0xf7f7fefb
    a000:			; <UNDEFINED> instruction: 0x4628ed10
    a004:	cdp2	0, 15, cr15, cr6, cr3, {0}
    a008:	stc	7, cr15, [sl, #-988]	; 0xfffffc24
    a00c:			; <UNDEFINED> instruction: 0xf0034628
    a010:			; <UNDEFINED> instruction: 0xf7f7fef1
    a014:	svclt	0x0000ed06
    a018:	andeq	sl, r1, r6, ror #3
    a01c:	andeq	r0, r0, r4, asr #1
    a020:	ldrdeq	sl, [r1], -ip
    a024:			; <UNDEFINED> instruction: 0x000072b8
    a028:	andeq	r0, r0, r8, lsl #2
    a02c:	andeq	ip, r1, r0, lsl #6
    a030:	strdeq	ip, [r1], -sl
    a034:	andeq	r6, r0, r8, lsl r4
    a038:	andeq	r7, r0, lr, asr #5
    a03c:	andeq	r7, r0, r2, ror #5
    a040:	andeq	sl, r1, r4, ror #2
    a044:	andeq	r6, r0, ip, lsl r3
    a048:	andeq	r6, r0, sl, lsr #6
    a04c:	muleq	r1, sl, r1
    a050:	andeq	r7, r0, ip, lsl #3
    a054:	andeq	r6, r0, r0, asr #5
    a058:	andeq	r7, r0, r2, ror r1
    a05c:	andeq	ip, r1, r4, asr #2
    a060:	andeq	r6, r0, ip, ror #4
    a064:	andeq	r6, r0, ip, ror r2
    a068:	andeq	r7, r0, r4, ror #1
    a06c:	andeq	r6, r0, r2, lsr #6
    a070:	andeq	r6, r0, r0, lsr r2
    a074:	andeq	r6, r0, r0, lsr #4
    a078:	andeq	r6, r0, r2, lsl r2
    a07c:	andeq	r6, r0, sl, lsl #4
    a080:	andeq	r7, r0, lr
    a084:	andcs	r4, r1, #3145728	; 0x300000
    a088:	tstvc	sl, #8, 12	; 0x800000
    a08c:			; <UNDEFINED> instruction: 0xf7ff6899
    a090:	svclt	0x0000be27
    a094:	mvnsmi	lr, #737280	; 0xb4000
    a098:	bvs	ff05b8d4 <_ZdlPv@@Base+0xff04dc44>
    a09c:			; <UNDEFINED> instruction: 0x46064617
    a0a0:	ssatmi	r4, #10, r8, lsl #13
    a0a4:	bcs	215d4 <_ZdlPv@@Base+0x13944>
    a0a8:	stmdavs	r3, {r1, r3, r4, r5, ip, lr, pc}
    a0ac:	adcmi	r3, fp, #1024	; 0x400
    a0b0:	bcs	c1590 <_ZdlPv@@Base+0xb3900>
    a0b4:	addhi	pc, r9, r0
    a0b8:			; <UNDEFINED> instruction: 0x4640495e
    a0bc:			; <UNDEFINED> instruction: 0xf0034479
    a0c0:			; <UNDEFINED> instruction: 0xf105feb7
    a0c4:	svccs	0x00000901
    a0c8:	bvs	1cc1508 <_ZdlPv@@Base+0x1cb3878>
    a0cc:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    a0d0:	tsteq	r3, r9, lsl #22
    a0d4:			; <UNDEFINED> instruction: 0xf852443b
    a0d8:			; <UNDEFINED> instruction: 0xf8522021
    a0dc:			; <UNDEFINED> instruction: 0xb1244023
    a0e0:	movwcs	lr, #18900	; 0x49d4
    a0e4:			; <UNDEFINED> instruction: 0xd05b429a
    a0e8:	ldmdavs	r3!, {sl, sp}^
    a0ec:	sfmle	f4, 4, [ip, #-748]	; 0xfffffd14
    a0f0:			; <UNDEFINED> instruction: 0xf1096a72
    a0f4:	blcc	5aefc <_ZdlPv@@Base+0x4d26c>
    a0f8:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    a0fc:	eorpl	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    a100:	ldmib	r5, {r0, r2, r3, r4, r8, ip, sp, pc}^
    a104:	addsmi	r2, sl, #4, 6	; 0x10000000
    a108:	bvs	ffcfe1b4 <_ZdlPv@@Base+0xffcf0524>
    a10c:	ldrmi	r2, [r9], #1280	; 0x500
    a110:	stccc	8, cr15, [r1], {25}
    a114:			; <UNDEFINED> instruction: 0xd12e2b00
    a118:	cmple	r8, r0, lsl #24
    a11c:	mvnshi	lr, #12386304	; 0xbd0000
    a120:	strbmi	r4, [r0], -r5, asr #18
    a124:			; <UNDEFINED> instruction: 0xf0034479
    a128:	stccs	14, cr15, [r0, #-524]	; 0xfffffdf4
    a12c:	ldmdbvs	r4!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}^
    a130:	bfi	fp, ip, (invalid: 18:8)
    a134:	stccs	8, cr6, [r0], {100}	; 0x64
    a138:	stmiavs	r1!, {r0, r2, r6, r7, ip, lr, pc}
    a13c:	sfmle	f4, 2, [r2], {169}	; 0xa9
    a140:	stmdavs	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    a144:	ldmvs	fp, {r5, r9, sl, lr}^
    a148:			; <UNDEFINED> instruction: 0x46034798
    a14c:	blcs	1b9d4 <_ZdlPv@@Base+0xdd44>
    a150:	stmdavs	r3!, {r2, r5, r6, r7, r8, ip, lr, pc}
    a154:			; <UNDEFINED> instruction: 0x4798691b
    a158:	rscle	r2, fp, r0, lsl #16
    a15c:	stmdavs	fp!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a160:	bvs	6dba08 <_ZdlPv@@Base+0x6cdd78>
    a164:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    a168:	strcs	sp, [r2, #-92]	; 0xffffffa4
    a16c:	ldrmi	r6, [r9], #2803	; 0xaf3
    a170:	stccc	8, cr15, [r1], {25}
    a174:	blcs	b7008 <_ZdlPv@@Base+0xa9378>
    a178:			; <UNDEFINED> instruction: 0xf1a4d1d0
    a17c:			; <UNDEFINED> instruction: 0xf1a50202
    a180:	blx	fec8ad90 <_ZdlPv@@Base+0xfec7d100>
    a184:	blx	fed06b94 <_ZdlPv@@Base+0xfecf8f04>
    a188:	ldmdbeq	r2, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    a18c:	addsmi	r0, sl, #1490944	; 0x16c000
    a190:	stmdbmi	sl!, {r0, r5, ip, lr, pc}
    a194:	pop	{r6, r9, sl, lr}
    a198:	ldrbtmi	r4, [r9], #-1016	; 0xfffffc08
    a19c:	cdplt	0, 10, cr15, cr0, cr3, {0}
    a1a0:	strtmi	r6, [r0], -r3, lsr #16
    a1a4:			; <UNDEFINED> instruction: 0x47986a1b
    a1a8:	strcs	fp, [r2], #-928	; 0xfffffc60
    a1ac:	stmdbmi	r4!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    a1b0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    a1b4:	cdp2	0, 9, cr15, cr4, cr3, {0}
    a1b8:			; <UNDEFINED> instruction: 0xd1af2c02
    a1bc:	strbmi	r4, [r0], -r1, lsr #18
    a1c0:	mvnsmi	lr, #12386304	; 0xbd0000
    a1c4:			; <UNDEFINED> instruction: 0xf0034479
    a1c8:	ldmdbmi	pc, {r0, r1, r3, r7, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    a1cc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    a1d0:	cdp2	0, 2, cr15, cr14, cr3, {0}
    a1d4:	stccs	7, cr14, [r1, #-468]	; 0xfffffe2c
    a1d8:	stccs	15, cr11, [r1], {24}
    a1dc:			; <UNDEFINED> instruction: 0xe7edd19e
    a1e0:			; <UNDEFINED> instruction: 0x4640491a
    a1e4:	streq	pc, [r2, #-421]	; 0xfffffe5b
    a1e8:	blx	fed5b3d4 <_ZdlPv@@Base+0xfed4d744>
    a1ec:			; <UNDEFINED> instruction: 0xf003f585
    a1f0:			; <UNDEFINED> instruction: 0xf1a4fe77
    a1f4:	blx	feccae04 <_ZdlPv@@Base+0xfecbd174>
    a1f8:	stmdbeq	sp!, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    a1fc:	adcmi	r0, fp, #1490944	; 0x16c000
    a200:	stfcsd	f5, [r2], {220}	; 0xdc
    a204:	ldmdbmi	r2, {r1, r3, r7, r8, ip, lr, pc}
    a208:	pop	{r6, r9, sl, lr}
    a20c:	ldrbtmi	r4, [r9], #-1016	; 0xfffffc08
    a210:	cdplt	0, 6, cr15, cr6, cr3, {0}
    a214:	strtmi	r6, [r0], -r3, lsr #16
    a218:			; <UNDEFINED> instruction: 0x479869db
    a21c:	svclt	0x00181e04
    a220:	strb	r2, [r2, -r1, lsl #8]!
    a224:	strtmi	r6, [r8], -fp, lsr #16
    a228:	ldmibvs	fp, {r0, r8, sl, sp}^
    a22c:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    a230:			; <UNDEFINED> instruction: 0xe76ad19c
    a234:			; <UNDEFINED> instruction: 0x00006fb8
    a238:	ldrdeq	r6, [r0], -r4
    a23c:	strdeq	r6, [r0], -r2
    a240:	andeq	r6, r0, lr, asr #29
    a244:	andeq	r6, r0, r8, lsl r0
    a248:	muleq	r0, r6, lr
    a24c:	muleq	r0, r8, lr
    a250:	andeq	r6, r0, r6, lsr #1
    a254:	mvnsmi	lr, #737280	; 0xb4000
    a258:	bvs	ff05ba94 <_ZdlPv@@Base+0xff04de04>
    a25c:			; <UNDEFINED> instruction: 0x46074699
    a260:	stclpl	6, cr4, [fp, #-576]	; 0xfffffdc0
    a264:	svclt	0x00182b00
    a268:	mrrcle	13, 0, r2, ip, cr0
    a26c:	ldmdblt	r4, {r2, r6, r8, fp, sp, lr}
    a270:	stmdavs	r4!, {r0, r1, r2, sp, lr, pc}^
    a274:	stmiavs	r6!, {r2, r3, r5, r8, ip, sp, pc}
    a278:	lfmle	f4, 2, [sl, #696]!	; 0x2b8
    a27c:	addsmi	r1, lr, #27392	; 0x6b00
    a280:	ldmdavs	fp!, {r0, r6, ip, lr, pc}
    a284:	adcmi	r3, fp, #1024	; 0x400
    a288:	bvs	ffefe3a8 <_ZdlPv@@Base+0xffef0718>
    a28c:	cfldr64pl	mvdx3, [fp, #-4]
    a290:	suble	r2, lr, r1, lsl #22
    a294:	rsbsle	r2, r8, r2, lsl #22
    a298:			; <UNDEFINED> instruction: 0x4648495b
    a29c:			; <UNDEFINED> instruction: 0xf0034479
    a2a0:			; <UNDEFINED> instruction: 0xf1b8fdc7
    a2a4:	stcle	15, cr0, [ip, #-0]
    a2a8:			; <UNDEFINED> instruction: 0xf1086a7a
    a2ac:	blcc	5b0b4 <_ZdlPv@@Base+0x4d424>
    a2b0:	eorcs	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    a2b4:	eormi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    a2b8:	ldmib	r4, {r2, r5, r8, ip, sp, pc}^
    a2bc:	addsmi	r2, sl, #4, 6	; 0x10000000
    a2c0:	strcs	sp, [r0], #-61	; 0xffffffc3
    a2c4:	strbmi	r6, [r3, #-2171]	; 0xfffff785
    a2c8:	bvs	1f016f4 <_ZdlPv@@Base+0x1ef3a64>
    a2cc:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    a2d0:	eorvs	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    a2d4:	ldmib	r6, {r1, r2, r3, r4, r8, ip, sp, pc}^
    a2d8:	addsmi	r2, sl, #4, 6	; 0x10000000
    a2dc:	bvs	ffefe3c0 <_ZdlPv@@Base+0xffef0730>
    a2e0:	ldmdblt	fp, {r0, r1, r3, r4, r6, r8, sl, fp, ip, lr}
    a2e4:	cmple	r6, r0, lsl #24
    a2e8:	mvnshi	lr, #12386304	; 0xbd0000
    a2ec:	mvnsle	r2, r2, lsl #22
    a2f0:	rscsle	r2, r9, r2, lsl #24
    a2f4:	rscsle	r2, r7, r0, lsl #24
    a2f8:	strbmi	r4, [r8], -r4, asr #18
    a2fc:	mvnsmi	lr, #12386304	; 0xbd0000
    a300:			; <UNDEFINED> instruction: 0xf0034479
    a304:	stmdavs	r3!, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    a308:	ldmdbvs	fp, {r5, r9, sl, lr}
    a30c:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    a310:	stmiavs	r3!, {r2, r3, r4, r6, r8, ip, lr, pc}
    a314:			; <UNDEFINED> instruction: 0xd1b4429e
    a318:			; <UNDEFINED> instruction: 0x4648493d
    a31c:	mvnsmi	lr, #12386304	; 0xbd0000
    a320:			; <UNDEFINED> instruction: 0xf0034479
    a324:	ldmdbmi	fp!, {r0, r2, r7, r8, sl, fp, ip, sp, pc}
    a328:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    a32c:	stc2	0, cr15, [r0, #12]
    a330:	ldmdbmi	r9!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a334:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    a338:	ldc2l	0, cr15, [sl, #-12]!
    a33c:	stmdavs	r3!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a340:	bvs	6dbbc8 <_ZdlPv@@Base+0x6cdf38>
    a344:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    a348:	strcs	sp, [r2], #-71	; 0xffffffb9
    a34c:	ldmdavs	r3!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a350:	bvs	6dbc18 <_ZdlPv@@Base+0x6cdf88>
    a354:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    a358:	strcs	sp, [r2], -r7, asr #32
    a35c:	vldrpl	s13, [fp, #-1004]	; 0xfffffc14
    a360:	stmdbmi	lr!, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, pc}
    a364:			; <UNDEFINED> instruction: 0xf1a64648
    a368:	ldrbtmi	r0, [r9], #-1538	; 0xfffff9fe
    a36c:			; <UNDEFINED> instruction: 0xf686fab6
    a370:	ldc2l	0, cr15, [lr, #-12]
    a374:	movweq	pc, #8612	; 0x21a4	; <UNPREDICTABLE>
    a378:			; <UNDEFINED> instruction: 0xf383fab3
    a37c:	ldmdbeq	fp, {r1, r2, r4, r5, r6, r8, fp}^
    a380:			; <UNDEFINED> instruction: 0xd10f42b3
    a384:	adcsle	r2, r7, r2, lsl #24
    a388:	stmdbmi	r5!, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    a38c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    a390:	stc2l	0, cr15, [lr, #-12]
    a394:	stmdbmi	r3!, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
    a398:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    a39c:	stc2l	0, cr15, [r8, #-12]
    a3a0:			; <UNDEFINED> instruction: 0xd1a12c02
    a3a4:	strbmi	r4, [r8], -r0, lsr #18
    a3a8:	mvnsmi	lr, #12386304	; 0xbd0000
    a3ac:			; <UNDEFINED> instruction: 0xf0034479
    a3b0:	blcs	b9a14 <_ZdlPv@@Base+0xabd84>
    a3b4:	stfcsd	f5, [r2], {152}	; 0x98
    a3b8:	cdpcs	15, 0, cr11, cr2, cr8, {0}
    a3bc:	ldmdbmi	fp, {r0, r2, r3, r4, r8, ip, lr, pc}
    a3c0:	pop	{r3, r6, r9, sl, lr}
    a3c4:	ldrbtmi	r4, [r9], #-1016	; 0xfffffc08
    a3c8:	stclt	0, cr15, [sl, #12]
    a3cc:			; <UNDEFINED> instruction: 0x46484918
    a3d0:	mvnsmi	lr, #12386304	; 0xbd0000
    a3d4:			; <UNDEFINED> instruction: 0xf0034479
    a3d8:	stmdavs	r3!, {r0, r1, r3, r5, r8, sl, fp, ip, sp, pc}
    a3dc:	ldmibvs	fp, {r5, r9, sl, lr}^
    a3e0:	mcrne	7, 0, r4, cr4, cr8, {4}
    a3e4:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    a3e8:	ldmdavs	r3!, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    a3ec:			; <UNDEFINED> instruction: 0x26014630
    a3f0:			; <UNDEFINED> instruction: 0x479869db
    a3f4:			; <UNDEFINED> instruction: 0xd1b12800
    a3f8:	mcrcs	7, 0, lr, cr2, cr1, {3}
    a3fc:	svcge	0x0074f43f
    a400:			; <UNDEFINED> instruction: 0xf47f2c02
    a404:			; <UNDEFINED> instruction: 0xe76faf79
    a408:	andeq	r6, r0, ip, asr ip
    a40c:	ldrdeq	r5, [r0], -ip
    a410:	ldrdeq	r6, [r0], -r8
    a414:	andeq	r6, r0, lr, asr #23
    a418:	andeq	r7, r0, lr, asr #9
    a41c:	andeq	r6, r0, lr, lsr #26
    a420:	andeq	r6, r0, r2, lsl #26
    a424:	strdeq	r6, [r0], -lr
    a428:	andeq	r5, r0, r8, lsl #30
    a42c:	andeq	r6, r0, r6, asr #25
    a430:			; <UNDEFINED> instruction: 0x00006cb8
    a434:	mvnsmi	lr, #737280	; 0xb4000
    a438:	strmi	fp, [r4], -r3, lsl #1
    a43c:	cdpls	0, 0, cr2, cr10, cr12, {1}
    a440:	ldrmi	r4, [r0], r9, lsl #13
    a444:			; <UNDEFINED> instruction: 0xf003461d
    a448:	stmdbvs	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    a44c:	strls	r4, [r0], -fp, lsr #12
    a450:	strbmi	r4, [r9], -r2, asr #12
    a454:	strmi	r9, [r6], -r1, lsl #14
    a458:			; <UNDEFINED> instruction: 0xf9e4f7fc
    a45c:	tsteq	r4, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
    a460:	strtmi	r4, [sl], -r9, asr #12
    a464:			; <UNDEFINED> instruction: 0x61264620
    a468:	mrc2	7, 0, pc, cr4, cr15, {7}
    a46c:	strtmi	r6, [sl], -r3, lsr #18
    a470:			; <UNDEFINED> instruction: 0x33204641
    a474:	andlt	r4, r3, r0, lsr #12
    a478:	mvnsmi	lr, #12386304	; 0xbd0000
    a47c:	mcrlt	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    a480:			; <UNDEFINED> instruction: 0xf0034630
    a484:			; <UNDEFINED> instruction: 0xf7f7fc05
    a488:	svclt	0x0000eacc
    a48c:	subcs	r4, sl, #39936	; 0x9c00
    a490:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    a494:	strmi	r4, [r5], -r6, lsr #24
    a498:	tstcs	r1, r6, lsr #16
    a49c:	ldrbtmi	r5, [r8], #-2334	; 0xfffff6e2
    a4a0:			; <UNDEFINED> instruction: 0xf7f76833
    a4a4:	vstmiavs	fp!, {s29-s264}
    a4a8:	svceq	0x001cf013
    a4ac:	stmdami	r2!, {r1, r5, r8, ip, lr, pc}
    a4b0:	ldmdavs	r3!, {r0, r1, r2, r3, r9, sp}
    a4b4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    a4b8:	b	ff84849c <_ZdlPv@@Base+0xff83a80c>
    a4bc:	teqlt	r4, ip, lsr #18
    a4c0:	strtmi	r4, [r9], -r0, lsr #12
    a4c4:			; <UNDEFINED> instruction: 0xf9dcf7fc
    a4c8:	stccs	8, cr6, [r0], {36}	; 0x24
    a4cc:	stfvsp	f5, [sl], #992	; 0x3e0
    a4d0:			; <UNDEFINED> instruction: 0x06d26833
    a4d4:	ldmdami	r9, {r0, r5, sl, ip, lr, pc}
    a4d8:	tstcs	r1, sp, lsl #4
    a4dc:			; <UNDEFINED> instruction: 0xf7f74478
    a4e0:	ldmdami	r7, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
    a4e4:	subscs	r6, r2, #3342336	; 0x330000
    a4e8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a4ec:	tstcs	r1, r8, ror r4
    a4f0:	blt	ff0c84d4 <_ZdlPv@@Base+0xff0ba844>
    a4f4:	andscs	r4, r8, #1245184	; 0x130000
    a4f8:	tstcs	r1, r3, lsr r8
    a4fc:			; <UNDEFINED> instruction: 0xf7f74478
    a500:			; <UNDEFINED> instruction: 0x4628eabe
    a504:			; <UNDEFINED> instruction: 0xf7ff2100
    a508:	stmdami	pc, {r0, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    a50c:	andcs	r6, r4, #3342336	; 0x330000
    a510:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    a514:	b	fecc84f8 <_ZdlPv@@Base+0xfecba868>
    a518:	stmdami	ip, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    a51c:	smlattcs	r1, r6, r2, r2
    a520:			; <UNDEFINED> instruction: 0xf7f74478
    a524:	ldmdavs	r3!, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    a528:	svclt	0x0000e7d5
    a52c:	andeq	r9, r1, r6, asr #20
    a530:	andeq	r0, r0, r8, lsl #2
    a534:	andeq	r6, r0, sl, lsl #24
    a538:	andeq	r6, r0, sl, asr ip
    a53c:	andeq	r6, r0, ip, lsr #26
    a540:	andeq	r6, r0, ip, lsr #26
    a544:	strdeq	r6, [r0], -r8
    a548:	andeq	r5, r0, r2, lsl lr
    a54c:	andeq	r6, r0, r0, lsl #24
    a550:	cfrshl64ne	mvdx13, mvdx0, fp
    a554:	ldrmi	r4, [r4], -r6, lsl #12
    a558:	stmdavs	r3, {r2, r8, r9, fp, ip, lr, pc}
    a55c:	svclt	0x00a82a00
    a560:	lfmle	f4, 4, [r8], {171}	; 0xab
    a564:			; <UNDEFINED> instruction: 0xf6404914
    a568:	ldrbtmi	r2, [r9], #-132	; 0xffffff7c
    a56c:			; <UNDEFINED> instruction: 0xf986f002
    a570:	ldmdavs	r3!, {r2, r3, r4, r5, r6, r8, ip, sp, pc}^
    a574:	andle	r4, ip, r3, lsr #5
    a578:			; <UNDEFINED> instruction: 0xf8536a73
    a57c:			; <UNDEFINED> instruction: 0xf8533025
    a580:	teqlt	r0, r4, lsr #32
    a584:	adcmi	r6, r3, #2146304	; 0x20c000
    a588:	stmdavs	r3, {r0, r1, ip, lr, pc}
    a58c:			; <UNDEFINED> instruction: 0x47986a1b
    a590:	andcs	fp, r0, r8, lsr #2
    a594:	stmdavs	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    a598:	ble	ffa5afec <_ZdlPv@@Base+0xffa4d35c>
    a59c:	bvs	1d0452c <_ZdlPv@@Base+0x1cf689c>
    a5a0:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    a5a4:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    a5a8:	ldmibvs	fp, {r0, r1, fp, sp, lr}^
    a5ac:	blx	fec1c414 <_ZdlPv@@Base+0xfec0e784>
    a5b0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    a5b4:	svclt	0x0000bd70
    a5b8:	andeq	r5, r0, sl, lsr #21
    a5bc:	push	{r0, r1, r6, r7, sl, fp, sp, lr}
    a5c0:			; <UNDEFINED> instruction: 0x46044ff0
    a5c4:	ldreq	r6, [r8, -r2, lsl #16]
    a5c8:	ldrle	fp, [fp, #-133]	; 0xffffff7b
    a5cc:	stmdbcs	r1, {r0, r5, r6, fp, sp, lr}
    a5d0:	smladcs	r1, r8, sp, sp
    a5d4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a5d8:	stmdavs	r1!, {r0, r1, sp, lr, pc}^
    a5dc:	adcsmi	r3, r9, #262144	; 0x40000
    a5e0:			; <UNDEFINED> instruction: 0xf04fdd0f
    a5e4:	ldrmi	r0, [r0, #2048]	; 0x800
    a5e8:			; <UNDEFINED> instruction: 0x463adaf7
    a5ec:	strtmi	r4, [r0], -r1, asr #12
    a5f0:			; <UNDEFINED> instruction: 0xffaef7ff
    a5f4:			; <UNDEFINED> instruction: 0xf0002800
    a5f8:			; <UNDEFINED> instruction: 0xf10880d3
    a5fc:	stmdavs	r2!, {r0, fp}
    a600:	stclvs	7, cr14, [r3], #964	; 0x3c4
    a604:	svceq	0x001cf013
    a608:	rschi	pc, r8, r0, asr #32
    a60c:	vstmdble	r8!, {s5-s4}
    a610:			; <UNDEFINED> instruction: 0xf04f6861
    a614:	ldrbmi	r0, [r0], r0, lsl #20
    a618:	mvnscc	pc, #79	; 0x4f
    a61c:	stmdbcs	r0, {r1, r8, r9, ip, pc}
    a620:			; <UNDEFINED> instruction: 0xf10846c1
    a624:	svclt	0x00a10801
    a628:	streq	lr, [sl, pc, asr #20]
    a62c:	b	13d3a34 <_ZdlPv@@Base+0x13c5da4>
    a630:	movwls	r0, #13192	; 0x3388
    a634:	sub	sp, ip, r3, lsl #20
    a638:	adcmi	r3, r9, #4194304	; 0x400000
    a63c:	bvs	fe901364 <_ZdlPv@@Base+0xfe8f36d4>
    a640:	vldrpl.16	s11, [fp, #-438]	; 0xfffffe4a	; <UNPREDICTABLE>
    a644:	rscsle	r2, r7, r0, lsl #22
    a648:	strbmi	r4, [r9], -sl, lsr #12
    a64c:			; <UNDEFINED> instruction: 0xf7ff4620
    a650:			; <UNDEFINED> instruction: 0x4606ff7f
    a654:	teqle	r7, r0, lsl #16
    a658:	stmdavs	r3!, {r1, r5, r7, r9, fp, sp, lr}
    a65c:	blcc	60da8 <_ZdlPv@@Base+0x53118>
    a660:			; <UNDEFINED> instruction: 0xf8114553
    a664:	andle	ip, r5, r5
    a668:	ldmpl	r3, {r0, r1, r8, r9, fp, ip, pc}^
    a66c:	strbmi	r5, [r3, #-3419]!	; 0xfffff2a5
    a670:	addhi	pc, r4, r0
    a674:	mrrcne	11, 0, r9, r9, cr2	; <UNPREDICTABLE>
    a678:			; <UNDEFINED> instruction: 0xd10f469b
    a67c:			; <UNDEFINED> instruction: 0xf7ffe018
    a680:	bvs	fe8ca424 <_ZdlPv@@Base+0xfe8bc794>
    a684:	stmdacs	r0, {r1, r2, r9, sl, lr}
    a688:	addhi	pc, r4, r0, asr #32
    a68c:			; <UNDEFINED> instruction: 0xf10b59d1
    a690:			; <UNDEFINED> instruction: 0xf1bb3bff
    a694:			; <UNDEFINED> instruction: 0xf8113fff
    a698:	andle	ip, r9, r5
    a69c:	eorvs	pc, fp, r2, asr r8	; <UNPREDICTABLE>
    a6a0:			; <UNDEFINED> instruction: 0x462a4659
    a6a4:	ldclpl	6, cr4, [r6, #-128]!	; 0xffffff80
    a6a8:	rscle	r4, r8, r6, ror #10
    a6ac:	streq	pc, [r1], -fp, lsl #2
    a6b0:	svceq	0x0001f1bc
    a6b4:			; <UNDEFINED> instruction: 0x464a4631
    a6b8:	svclt	0x00944620
    a6bc:	movwcs	r2, #4864	; 0x1300
    a6c0:	strtmi	r9, [fp], -r0, lsl #6
    a6c4:	mrc2	7, 5, pc, cr6, cr15, {7}
    a6c8:	strcc	r6, [r1, #-2145]	; 0xfffff79f
    a6cc:	ble	fed9b178 <_ZdlPv@@Base+0xfed8d4e8>
    a6d0:	blls	a4760 <_ZdlPv@@Base+0x96ad0>
    a6d4:			; <UNDEFINED> instruction: 0xf10a4542
    a6d8:			; <UNDEFINED> instruction: 0xf1030a01
    a6dc:	movwls	r0, #8961	; 0x2301
    a6e0:	stmdbvs	r6!, {r0, r2, r3, r4, r7, sl, fp, ip, lr, pc}
    a6e4:	suble	r2, r6, r0, lsl #28
    a6e8:	strbmi	pc, [r0, -pc, rrx]	; <UNPREDICTABLE>
    a6ec:	ldmdavs	r6!, {r1, sp, lr, pc}
    a6f0:	suble	r2, r0, r0, lsl #28
    a6f4:	blcs	297c8 <_ZdlPv@@Base+0x1bb38>
    a6f8:	ldmib	r6, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    a6fc:	addsmi	r5, r5, #268435456	; 0x10000000
    a700:	ldmvs	r3!, {r0, r2, r4, r5, r6, r7, sl, fp, ip, lr, pc}^
    a704:	vldrle	d2, [r6, #-0]
    a708:	ldmibne	r9, {r5, r6, r9, fp, sp, lr}^
    a70c:	eoreq	pc, r5, r0, asr r8	; <UNPREDICTABLE>
    a710:	eoreq	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    a714:	stmibvs	r1, {r3, r4, r5, r6, r8, ip, sp, pc}^
    a718:	ldfccp	f7, [pc], #12	; a72c <__printf_chk@plt+0x8b84>
    a71c:	tstle	sl, r1, ror #10
    a720:	stmdavs	r3, {r0, r4, r5, r6, fp, sp, lr}
    a724:	svclt	0x00184295
    a728:	bvs	ff6db1d4 <_ZdlPv@@Base+0xff6cd544>
    a72c:	tstcs	r1, ip, lsl #30
    a730:	ldrmi	r2, [r8, r0, lsl #2]
    a734:	stmdavs	r2!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
    a738:	lfmle	f4, 4, [r5, #-616]	; 0xfffffd98
    a73c:			; <UNDEFINED> instruction: 0xf8526a62
    a740:			; <UNDEFINED> instruction: 0xf8522025
    a744:	cmnlt	r8, r3, lsr #32
    a748:	addsmi	r6, sl, #2129920	; 0x208000
    a74c:	ldmdavs	r3!, {r2, r3, r8, ip, lr, pc}^
    a750:	stmdavs	r3, {r0, r1, r3, r5, r7, r9, lr}
    a754:	ldmvs	r1!, {r2, r4, r8, r9, sl, fp, ip, sp, pc}
    a758:	blvs	6d2b64 <_ZdlPv@@Base+0x6c4ed4>
    a75c:	blne	127a3dc <_ZdlPv@@Base+0x126c74c>
    a760:			; <UNDEFINED> instruction: 0xf181fab1
    a764:	ldrmi	r0, [r8, r9, asr #18]
    a768:	strcc	r6, [r1, #-2226]	; 0xfffff74e
    a76c:	ble	ff21b21c <_ZdlPv@@Base+0xff20d58c>
    a770:	mcrcs	8, 0, r6, cr0, cr6, {1}
    a774:			; <UNDEFINED> instruction: 0xb005d1be
    a778:	svchi	0x00f0e8bd
    a77c:	strbmi	r4, [r1], -sl, lsr #12
    a780:			; <UNDEFINED> instruction: 0xf7ff4620
    a784:	stmdacs	r0, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a788:	bvs	fe8bea08 <_ZdlPv@@Base+0xfe8b0d78>
    a78c:			; <UNDEFINED> instruction: 0xf81359d3
    a790:	strb	ip, [pc, -r5]!
    a794:			; <UNDEFINED> instruction: 0xf10b59d3
    a798:			; <UNDEFINED> instruction: 0xf8130601
    a79c:	str	ip, [r7, r5]
    a7a0:	strbmi	r6, [r2, #-2082]	; 0xfffff7de
    a7a4:	svcge	0x0019f77f
    a7a8:	and	r4, r3, r5, asr #12
    a7ac:	adcsmi	r6, r3, #2293760	; 0x230000
    a7b0:	ldrtmi	sp, [r5], -sl, lsl #26
    a7b4:			; <UNDEFINED> instruction: 0x4629463a
    a7b8:	stclne	6, cr4, [lr], #-128	; 0xffffff80
    a7bc:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    a7c0:	rscsle	r2, r3, r0, lsl #16
    a7c4:	stccc	6, cr4, [r1, #-184]	; 0xffffff48
    a7c8:	strtmi	r4, [sl], -r1, asr #12
    a7cc:			; <UNDEFINED> instruction: 0x4620463b
    a7d0:	andls	pc, r0, sp, asr #17
    a7d4:			; <UNDEFINED> instruction: 0xf7ff46b0
    a7d8:	ldr	pc, [r0, -sp, lsr #28]
    a7dc:	bcc	52be4 <_ZdlPv@@Base+0x44f54>
    a7e0:	strtmi	r4, [r0], -fp, lsl #12
    a7e4:			; <UNDEFINED> instruction: 0xf7ff9100
    a7e8:	stmdavs	r2!, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}
    a7ec:	strtmi	r2, [r0], -r0, lsl #2
    a7f0:	tstls	r0, r1, lsl #20
    a7f4:			; <UNDEFINED> instruction: 0xf7ff6863
    a7f8:	stmdavs	r2!, {r0, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    a7fc:	svclt	0x0000e706
    a800:	mcrne	5, 0, fp, cr12, cr8, {1}
    a804:	blle	55c020 <_ZdlPv@@Base+0x54e390>
    a808:	adcmi	r6, r3, #196608	; 0x30000
    a80c:	stmdavs	r9!, {r1, r4, r8, sl, fp, ip, lr, pc}^
    a810:	vstrle.16	s4, [sp, #-0]	; <UNPREDICTABLE>
    a814:	movwcs	r6, #2666	; 0xa6a
    a818:	eoreq	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    a81c:			; <UNDEFINED> instruction: 0xf8503804
    a820:	movwcc	r2, #7940	; 0x1f04
    a824:	ldmdbvs	r2, {r1, r4, r8, ip, sp, pc}
    a828:	smlatble	sl, r2, r2, r4
    a82c:	mvnsle	r4, fp, lsl #5
    a830:	ldclt	0, cr2, [r8, #-4]!
    a834:			; <UNDEFINED> instruction: 0xf6404904
    a838:	ldrbtmi	r2, [r9], #-142	; 0xffffff72
    a83c:			; <UNDEFINED> instruction: 0xf81ef002
    a840:	andcs	lr, r0, r5, ror #15
    a844:	svclt	0x0000bd38
    a848:	ldrdeq	r5, [r0], -sl
    a84c:	mcrne	5, 0, fp, cr12, cr8, {1}
    a850:	blle	55c06c <_ZdlPv@@Base+0x54e3dc>
    a854:	adcmi	r6, r3, #196608	; 0x30000
    a858:	stmdavs	r9!, {r1, r4, r8, sl, fp, ip, lr, pc}^
    a85c:	vstrle.16	s4, [sp, #-0]	; <UNPREDICTABLE>
    a860:	movwcs	r6, #2666	; 0xa6a
    a864:	eoreq	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    a868:			; <UNDEFINED> instruction: 0xf8503804
    a86c:	movwcc	r2, #7940	; 0x1f04
    a870:	ldmdbvs	r2, {r1, r4, r8, ip, sp, pc}^
    a874:	smlatble	sl, r2, r2, r4
    a878:	mvnsle	r4, fp, lsl #5
    a87c:	ldclt	0, cr2, [r8, #-4]!
    a880:			; <UNDEFINED> instruction: 0xf6404904
    a884:	ldrbtmi	r2, [r9], #-151	; 0xffffff69
    a888:			; <UNDEFINED> instruction: 0xfff8f001
    a88c:	andcs	lr, r0, r5, ror #15
    a890:	svclt	0x0000bd38
    a894:	andeq	r5, r0, lr, lsl #15
    a898:	bmi	10dcda8 <_ZdlPv@@Base+0x10cf118>
    a89c:	blmi	10dba88 <_ZdlPv@@Base+0x10cddf8>
    a8a0:	mvnsmi	lr, sp, lsr #18
    a8a4:	stmpl	sl, {r2, r3, r7, ip, sp, pc}
    a8a8:	cfstrdmi	mvd4, [r1, #-492]	; 0xfffffe14
    a8ac:	ldmdavs	r2, {r2, r9, sl, lr}
    a8b0:			; <UNDEFINED> instruction: 0xf04f920b
    a8b4:	ldmdami	pc!, {r9}	; <UNPREDICTABLE>
    a8b8:	tstcs	r1, r7, lsl #4
    a8bc:	ldrbtmi	r5, [r8], #-2398	; 0xfffff6a2
    a8c0:			; <UNDEFINED> instruction: 0xf7f76833
    a8c4:	stclvs	8, cr14, [r3], #880	; 0x370
    a8c8:	strle	r0, [r2], #-1690	; 0xfffff966
    a8cc:	svceq	0x001cf013
    a8d0:			; <UNDEFINED> instruction: 0xf013d154
    a8d4:	tstle	r1, r0, lsl r1
    a8d8:	svceq	0x000cf013
    a8dc:	bmi	dbed0c <_ZdlPv@@Base+0xdb107c>
    a8e0:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    a8e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a8e8:	subsmi	r9, sl, fp, lsl #22
    a8ec:	andlt	sp, ip, pc, asr #2
    a8f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a8f4:			; <UNDEFINED> instruction: 0xf7ff4620
    a8f8:	ldrb	pc, [r0, r1, asr #17]!	; <UNPREDICTABLE>
    a8fc:	rsbcs	r4, r5, #3080192	; 0x2f0000
    a900:	tstcs	r1, pc, lsr #26
    a904:	ldrbtmi	r6, [r8], #-2099	; 0xfffff7cd
    a908:			; <UNDEFINED> instruction: 0xf7f7447d
    a90c:	ldrbcc	lr, [r4, #-2232]!	; 0xfffff748
    a910:	svcge	0x00054b2c
    a914:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    a918:	andls	r2, r0, #1073741824	; 0x40000000
    a91c:	andcs	r4, lr, #40, 12	; 0x2800000
    a920:			; <UNDEFINED> instruction: 0xf7f79303
    a924:			; <UNDEFINED> instruction: 0x4629e910
    a928:			; <UNDEFINED> instruction: 0xf10d4638
    a92c:			; <UNDEFINED> instruction: 0xf0030820
    a930:	stmdavs	r4!, {r0, r1, r3, r4, r9, fp, ip, sp, lr, pc}^
    a934:	blls	d2d40 <_ZdlPv@@Base+0xc50b0>
    a938:	andcs	r4, lr, #40, 12	; 0x2800000
    a93c:			; <UNDEFINED> instruction: 0xf7f79400
    a940:	strtmi	lr, [r9], -r2, lsl #18
    a944:			; <UNDEFINED> instruction: 0xf0034640
    a948:	blmi	80918c <_ZdlPv@@Base+0x7fb4fc>
    a94c:	ldmdami	pc, {r1, r6, r9, sl, lr}	; <UNPREDICTABLE>
    a950:	ldrbtmi	r4, [fp], #-1593	; 0xfffff9c7
    a954:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    a958:	movwcc	lr, #2509	; 0x9cd
    a95c:	blx	1c4894e <_ZdlPv@@Base+0x1c3acbe>
    a960:			; <UNDEFINED> instruction: 0xf0034640
    a964:	ldrtmi	pc, [r8], -r7, asr #20	; <UNPREDICTABLE>
    a968:	blx	114697c <_ZdlPv@@Base+0x1138cec>
    a96c:	ldmdavs	r3!, {r3, r4, fp, lr}
    a970:	tstcs	r1, r1, lsl r2
    a974:			; <UNDEFINED> instruction: 0xf7f74478
    a978:	ldr	lr, [r0, r2, lsl #17]!
    a97c:	andcs	r4, r8, #1376256	; 0x150000
    a980:	tstcs	r1, r3, lsr r8
    a984:			; <UNDEFINED> instruction: 0xf7f74478
    a988:	stclvs	8, cr14, [r3], #488	; 0x1e8
    a98c:			; <UNDEFINED> instruction: 0xf7f7e7a1
    a990:	and	lr, r2, r2, asr #16
    a994:			; <UNDEFINED> instruction: 0xf0034640
    a998:	ldrtmi	pc, [r8], -sp, lsr #20	; <UNPREDICTABLE>
    a99c:	blx	ac69b0 <_ZdlPv@@Base+0xab8d20>
    a9a0:	ldmda	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9a4:	andeq	r9, r1, ip, lsr r6
    a9a8:	andeq	r0, r0, r4, asr #1
    a9ac:	andeq	r9, r1, r0, lsr r6
    a9b0:	andeq	r0, r0, r8, lsl #2
    a9b4:	andeq	r6, r0, lr, lsr #19
    a9b8:	strdeq	r9, [r1], -r6
    a9bc:	andeq	r6, r0, sl, ror r9
    a9c0:	andeq	fp, r1, r4, lsr #14
    a9c4:	andeq	r5, r0, lr, asr #16
    a9c8:	ldrdeq	fp, [r1], -sl
    a9cc:	muleq	r0, r2, r9
    a9d0:	ldrdeq	r6, [r0], -ip
    a9d4:	strdeq	r6, [r0], -r0
    a9d8:	blmi	121d2fc <_ZdlPv@@Base+0x120f66c>
    a9dc:	mvnsmi	lr, #737280	; 0xb4000
    a9e0:	addlt	r4, r9, sl, ror r4
    a9e4:	vmlsmi.f16	s13, s12, s8	; <UNPREDICTABLE>
    a9e8:	andls	r4, r3, r5, lsl #12
    a9ec:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    a9f0:	movwls	r6, #30747	; 0x781b
    a9f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a9f8:	stmdavs	sl!, {r2, r3, r4, r6, r8, ip, sp, pc}
    a9fc:	addsmi	r6, sl, #10682368	; 0xa30000
    aa00:	stmdavs	r3!, {r2, sl, fp, ip, lr, pc}
    aa04:	strtmi	r4, [r0], -r9, lsr #12
    aa08:			; <UNDEFINED> instruction: 0x4798681b
    aa0c:	stccs	8, cr6, [r0], {100}	; 0x64
    aa10:	stfvsp	f5, [fp], #972	; 0x3cc
    aa14:	ldrble	r0, [sp, #-1688]	; 0xfffff968
    aa18:			; <UNDEFINED> instruction: 0xf10d4b3a
    aa1c:	stmdavs	pc!, {r4, fp}	; <UNPREDICTABLE>
    aa20:	ldrbtmi	r2, [fp], #-526	; 0xfffffdf2
    aa24:			; <UNDEFINED> instruction: 0xf1032101
    aa28:	ldrmi	r0, [ip], -r4, lsl #19
    aa2c:			; <UNDEFINED> instruction: 0x46484b36
    aa30:	ldrbtmi	r9, [fp], #-1792	; 0xfffff900
    aa34:	stm	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aa38:	strbmi	r4, [r0], -r9, asr #12
    aa3c:			; <UNDEFINED> instruction: 0xf994f003
    aa40:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    aa44:			; <UNDEFINED> instruction: 0x46414831
    aa48:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    aa4c:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    aa50:	blx	ffdc8a40 <_ZdlPv@@Base+0xffdbadb0>
    aa54:			; <UNDEFINED> instruction: 0xf0034640
    aa58:	blmi	b89194 <_ZdlPv@@Base+0xb7b504>
    aa5c:	subcs	r4, fp, #2949120	; 0x2d0000
    aa60:	ldmpl	r4!, {r0, r8, sp}^
    aa64:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    aa68:	stmda	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aa6c:	stmdavs	r3!, {r1, r3, r5, r6, r7, sl, fp, sp, lr}
    aa70:	strle	r0, [r2], #-1681	; 0xfffff96f
    aa74:	svceq	0x001cf012
    aa78:	stmdami	r7!, {r1, r3, r4, r8, ip, lr, pc}
    aa7c:	tstcs	r1, r6, lsr #4
    aa80:			; <UNDEFINED> instruction: 0xf7f64478
    aa84:	stclvs	15, cr14, [sl], #1008	; 0x3f0
    aa88:	ldrbeq	r6, [r2], r3, lsr #16
    aa8c:	stmdami	r3!, {r1, r3, r4, sl, ip, lr, pc}
    aa90:	tstcs	r1, r5, lsl r2
    aa94:			; <UNDEFINED> instruction: 0xf7f64478
    aa98:	bmi	886a68 <_ZdlPv@@Base+0x878dd8>
    aa9c:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    aaa0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aaa4:	subsmi	r9, sl, r7, lsl #22
    aaa8:	andlt	sp, r9, lr, lsl r1
    aaac:	mvnshi	lr, #12386304	; 0xbd0000
    aab0:	andcs	r4, fp, #28, 16	; 0x1c0000
    aab4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    aab8:	svc	0x00e0f7f6
    aabc:	stmdavs	r3!, {r1, r3, r5, r6, r7, sl, fp, sp, lr}
    aac0:	strble	r0, [r4, #1746]!	; 0x6d2
    aac4:	andcs	r4, r7, #24, 16	; 0x180000
    aac8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    aacc:	svc	0x00d6f7f6
    aad0:	ldrb	r6, [ip, r3, lsr #16]
    aad4:	andcs	r4, sl, #14336	; 0x3800
    aad8:	tstcs	r1, r4, lsl r8
    aadc:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    aae0:			; <UNDEFINED> instruction: 0xf7f6681b
    aae4:	ldr	lr, [r7, ip, asr #31]
    aae8:	svc	0x0094f7f6
    aaec:			; <UNDEFINED> instruction: 0xf0034640
    aaf0:			; <UNDEFINED> instruction: 0xf7f6f981
    aaf4:	svclt	0x0000ef96
    aaf8:	strdeq	r9, [r1], -r8
    aafc:	andeq	r0, r0, r4, asr #1
    ab00:	andeq	r9, r1, sl, ror #9
    ab04:	andeq	fp, r1, sl, lsl #12
    ab08:	andeq	r5, r0, r6, asr r8
    ab0c:	ldrdeq	r6, [r0], -sl
    ab10:	andeq	r0, r0, r8, lsl #2
    ab14:	andeq	r6, r0, ip, asr #17
    ab18:	andeq	r6, r0, r8, lsl #18
    ab1c:	andeq	r6, r0, r4, lsr #18
    ab20:	andeq	r9, r1, sl, lsr r4
    ab24:	andeq	r6, r0, r6, asr #17
    ab28:	andeq	r6, r0, r6, ror #17
    ab2c:	andeq	r6, r0, lr, lsr r8
    ab30:	ldrbmi	r6, [r0, -r0, lsl #16]!
    ab34:	blmi	10dd444 <_ZdlPv@@Base+0x10cf7b4>
    ab38:	mvnsmi	lr, sp, lsr #18
    ab3c:	svcmi	0x0042447a
    ab40:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
    ab44:	ldrbtmi	r4, [pc], #-1549	; ab4c <__printf_chk@plt+0x8fa4>
    ab48:	ldmdavs	fp, {r2, r9, sl, lr}
    ab4c:			; <UNDEFINED> instruction: 0xf04f930b
    ab50:			; <UNDEFINED> instruction: 0xf8d70300
    ab54:	ldmdblt	r3!, {r2, r3, r5, r8, ip, sp}
    ab58:	teqne	r0, r7	; <illegal shifter operand>	; <UNPREDICTABLE>
    ab5c:			; <UNDEFINED> instruction: 0xf7f6b119
    ab60:	stmdacs	r0, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    ab64:	svcge	0x0002d044
    ab68:	ldrtmi	r4, [r8], -r1, lsr #12
    ab6c:			; <UNDEFINED> instruction: 0xf8fcf003
    ab70:	andcc	lr, r3, #3620864	; 0x374000
    ab74:	ble	d9b5c8 <_ZdlPv@@Base+0xd8d938>
    ab78:	mrrcne	10, 0, r9, r9, cr2	; <UNPREDICTABLE>
    ab7c:	tstls	r3, r8, lsr r6
    ab80:	ldrbpl	r2, [r1], #256	; 0x100
    ab84:			; <UNDEFINED> instruction: 0xf850f003
    ab88:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    ab8c:	strbmi	r4, [r0], -r9, lsr #12
    ab90:	blx	1a46ba6 <_ZdlPv@@Base+0x1a38f16>
    ab94:	stmdbls	r2, {r3, r9, sl, fp, sp, pc}
    ab98:			; <UNDEFINED> instruction: 0xf0034630
    ab9c:	blmi	b08f38 <_ZdlPv@@Base+0xafb2a8>
    aba0:	stmdami	fp!, {r1, r4, r5, r9, sl, lr}
    aba4:	ldrbtmi	r4, [fp], #-1601	; 0xfffff9bf
    aba8:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    abac:	movwcc	lr, #2509	; 0x9cd
    abb0:	blx	11c8ba0 <_ZdlPv@@Base+0x11baf10>
    abb4:			; <UNDEFINED> instruction: 0xf0034630
    abb8:			; <UNDEFINED> instruction: 0x4640f91d
    abbc:			; <UNDEFINED> instruction: 0xf91af003
    abc0:	ldrtmi	r4, [r8], -r4, lsr #22
    abc4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    abc8:	strbcs	lr, [fp], #-2499	; 0xfffff63d
    abcc:			; <UNDEFINED> instruction: 0xf912f003
    abd0:	blmi	71d45c <_ZdlPv@@Base+0x70f7cc>
    abd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    abd8:	blls	2e4c48 <_ZdlPv@@Base+0x2d6fb8>
    abdc:	tstle	sl, sl, asr r0
    abe0:	pop	{r2, r3, ip, sp, pc}
    abe4:			; <UNDEFINED> instruction: 0x463881f0
    abe8:			; <UNDEFINED> instruction: 0xf96af003
    abec:	strb	r9, [r3, r3, lsl #22]
    abf0:	strtmi	sl, [r9], -r8, lsl #28
    abf4:			; <UNDEFINED> instruction: 0xf0034630
    abf8:			; <UNDEFINED> instruction: 0xf107fb35
    abfc:	ldmdami	r7, {r4, r8, r9}
    ac00:			; <UNDEFINED> instruction: 0x461a4631
    ac04:	movwcc	lr, #2509	; 0x9cd
    ac08:			; <UNDEFINED> instruction: 0xf7fa4478
    ac0c:			; <UNDEFINED> instruction: 0x4630fa19
    ac10:			; <UNDEFINED> instruction: 0xf8f0f003
    ac14:			; <UNDEFINED> instruction: 0xf7f6e7dc
    ac18:			; <UNDEFINED> instruction: 0x4630eefe
    ac1c:			; <UNDEFINED> instruction: 0xf8eaf003
    ac20:	mrc	7, 7, APSR_nzcv, cr14, cr6, {7}
    ac24:			; <UNDEFINED> instruction: 0xf0034630
    ac28:	strbmi	pc, [r0], -r5, ror #17	; <UNPREDICTABLE>
    ac2c:			; <UNDEFINED> instruction: 0xf8e2f003
    ac30:			; <UNDEFINED> instruction: 0xf0034638
    ac34:			; <UNDEFINED> instruction: 0xf7f6f8df
    ac38:	udf	#28388	; 0x6ee4
    ac3c:	svclt	0x0000e7f8
    ac40:	muleq	r1, ip, r3
    ac44:	andeq	r0, r0, r4, asr #1
    ac48:	andeq	fp, r1, r6, ror #9
    ac4c:	andeq	fp, r1, r6, lsl #9
    ac50:	andeq	r6, r0, lr, lsr #16
    ac54:	andeq	fp, r1, r6, ror #8
    ac58:	andeq	r9, r1, r4, lsl #6
    ac5c:	andeq	r6, r0, r8, asr #15
    ac60:	ldrdne	lr, [r2], -r0
    ac64:	svclt	0x0066f7ff
    ac68:			; <UNDEFINED> instruction: 0x4604b538
    ac6c:	andcs	r4, r3, #20, 22	; 0x5000
    ac70:	tstcs	r1, r4, lsl sp
    ac74:	ldmdami	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    ac78:	ldrbtmi	r5, [r8], #-2397	; 0xfffff6a3
    ac7c:			; <UNDEFINED> instruction: 0xf7f6682b
    ac80:	stmdavs	r3!, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    ac84:	blvs	16dc50c <_ZdlPv@@Base+0x16ce87c>
    ac88:	stmdavs	r9!, {r3, r4, r7, r8, r9, sl, lr}
    ac8c:			; <UNDEFINED> instruction: 0xf7f6200a
    ac90:	ldmib	r4, {r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    ac94:			; <UNDEFINED> instruction: 0xf7ff1002
    ac98:	stmdami	ip, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    ac9c:	andcs	r6, r2, #2818048	; 0x2b0000
    aca0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    aca4:	mcr	7, 7, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    aca8:	strtmi	r6, [r0], -r3, lsr #16
    acac:	blvs	fe6d30b4 <_ZdlPv@@Base+0xfe6c5424>
    acb0:	stmdavs	r9!, {r3, r4, r7, r8, r9, sl, lr}
    acb4:	pop	{r1, r3, sp}
    acb8:			; <UNDEFINED> instruction: 0xf7f64038
    acbc:	svclt	0x0000beb7
    acc0:	andeq	r9, r1, r4, ror #4
    acc4:	andeq	r0, r0, r8, lsl #2
    acc8:	andeq	r6, r0, sl, ror #14
    accc:	andeq	r6, r0, r6, asr #14
    acd0:	andcs	r4, sl, #19456	; 0x4c00
    acd4:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    acd8:			; <UNDEFINED> instruction: 0x26014d12
    acdc:	strmi	r7, [r4], -r6, lsl #6
    ace0:			; <UNDEFINED> instruction: 0x46314811
    ace4:	ldrbtmi	r5, [r8], #-2397	; 0xfffff6a3
    ace8:			; <UNDEFINED> instruction: 0xf7f6682b
    acec:	ldmib	r4, {r3, r6, r7, r9, sl, fp, sp, lr, pc}^
    acf0:			; <UNDEFINED> instruction: 0xf7ff0107
    acf4:	stmdbvs	r2!, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
    acf8:	stmdami	ip, {r1, r5, r6, r8, fp, ip, sp, pc}
    acfc:	stmdavs	fp!, {r1, r2, r9, sp}
    ad00:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    ad04:	mrc	7, 5, APSR_nzcv, cr10, cr6, {7}
    ad08:	andcs	r4, r1, #9216	; 0x2400
    ad0c:			; <UNDEFINED> instruction: 0xf8c3447b
    ad10:	ldflte	f2, [r0, #-176]!	; 0xffffff50
    ad14:	ldrtmi	r6, [r1], -r0, lsr #18
    ad18:			; <UNDEFINED> instruction: 0xf7f6682b
    ad1c:			; <UNDEFINED> instruction: 0xe7eceeb0
    ad20:	andeq	r9, r1, r2, lsl #4
    ad24:	andeq	r0, r0, r8, lsl #2
    ad28:	andeq	r6, r0, r6, lsl #14
    ad2c:			; <UNDEFINED> instruction: 0x000067b6
    ad30:	andeq	fp, r1, r0, lsr #6
    ad34:	blmi	89d5c0 <_ZdlPv@@Base+0x88f930>
    ad38:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    ad3c:	strmi	fp, [r4], -r8, lsl #1
    ad40:	cdpmi	13, 2, cr10, cr0, cr4, {0}
    ad44:	ldmpl	r3, {r0, r1, ip, pc}^
    ad48:	ldmib	r0, {r1, r2, r3, r4, r5, r6, sl, lr}^
    ad4c:	ldmdavs	fp, {r1, ip}
    ad50:			; <UNDEFINED> instruction: 0xf04f9307
    ad54:			; <UNDEFINED> instruction: 0xf7ff0300
    ad58:	ldmib	r4, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    ad5c:	strtmi	r1, [r8], -r6, lsl #4
    ad60:			; <UNDEFINED> instruction: 0xf978f7fd
    ad64:	ldmdami	r9, {r3, r4, r8, r9, fp, lr}
    ad68:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
    ad6c:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    ad70:	movwcc	lr, #2509	; 0x9cd
    ad74:			; <UNDEFINED> instruction: 0xf7fa461a
    ad78:	strtmi	pc, [r8], -r3, ror #18
    ad7c:			; <UNDEFINED> instruction: 0xf83af003
    ad80:			; <UNDEFINED> instruction: 0xf7fb4620
    ad84:	blmi	4c9cf0 <_ZdlPv@@Base+0x4bc060>
    ad88:	andcs	r4, r7, #1179648	; 0x120000
    ad8c:	ldmpl	r3!, {r0, r8, sp}^
    ad90:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    ad94:	mrc	7, 3, APSR_nzcv, cr2, cr6, {7}
    ad98:	blmi	25d5dc <_ZdlPv@@Base+0x24f94c>
    ad9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ada0:	blls	1e4e10 <_ZdlPv@@Base+0x1d7180>
    ada4:	qaddle	r4, sl, r1
    ada8:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    adac:	mrc	7, 1, APSR_nzcv, cr2, cr6, {7}
    adb0:			; <UNDEFINED> instruction: 0xf0034628
    adb4:			; <UNDEFINED> instruction: 0xf7f6f81f
    adb8:	svclt	0x0000ee34
    adbc:	muleq	r1, lr, r1
    adc0:	andeq	r0, r0, r4, asr #1
    adc4:	muleq	r1, r0, r1
    adc8:	andeq	fp, r1, r2, asr #5
    adcc:	andeq	r6, r0, sl, lsl #13
    add0:	andeq	r0, r0, r8, lsl #2
    add4:	andeq	r6, r0, r0, lsl #13
    add8:	andeq	r9, r1, ip, lsr r1
    addc:	blmi	fe05d7e4 <_ZdlPv@@Base+0xfe04fb54>
    ade0:	push	{r1, r3, r4, r5, r6, sl, lr}
    ade4:	strdlt	r4, [fp], r0
    ade8:			; <UNDEFINED> instruction: 0x460458d3
    adec:	ldrsbhi	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
    adf0:	movwls	r6, #38939	; 0x981b
    adf4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    adf8:	ldrbtmi	r6, [r8], #2755	; 0xac3
    adfc:	rsbsle	r2, pc, r0, lsl #22
    ae00:	mcrge	13, 0, r4, cr6, cr10, {3}
    ae04:	stmiavs	r0, {r0, r7, fp, sp, lr}^
    ae08:			; <UNDEFINED> instruction: 0xf7ff447d
    ae0c:			; <UNDEFINED> instruction: 0xf8d4fe93
    ae10:	stmibvs	r1!, {r4, lr, pc}
    ae14:	ldreq	pc, [r4, r5, lsl #2]
    ae18:	andscs	r4, sl, #119808	; 0x1d400
    ae1c:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    ae20:	smlabtgt	r0, sp, r9, lr
    ae24:			; <UNDEFINED> instruction: 0xf7f62101
    ae28:	ldrtmi	lr, [r9], -lr, lsl #29
    ae2c:			; <UNDEFINED> instruction: 0xf0024630
    ae30:			; <UNDEFINED> instruction: 0xf105ff9b
    ae34:	stmdami	pc!, {r4, r8, r9}^	; <UNPREDICTABLE>
    ae38:			; <UNDEFINED> instruction: 0x461a4631
    ae3c:	movwcc	lr, #2509	; 0x9cd
    ae40:			; <UNDEFINED> instruction: 0xf7fa4478
    ae44:			; <UNDEFINED> instruction: 0x4630f8fd
    ae48:			; <UNDEFINED> instruction: 0xffd4f002
    ae4c:			; <UNDEFINED> instruction: 0xf7fb6a60
    ae50:	bvs	ff909914 <_ZdlPv@@Base+0xff8fbc84>
    ae54:	blmi	1a15a5c <_ZdlPv@@Base+0x1a07dcc>
    ae58:			; <UNDEFINED> instruction: 0xf858bfd8
    ae5c:	stcle	0, cr7, [fp, #-12]
    ae60:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    ae64:	bvs	fe8d426c <_ZdlPv@@Base+0xfe8c65dc>
    ae68:	ldclpl	8, cr6, [r8, #-228]	; 0xffffff1c
    ae6c:			; <UNDEFINED> instruction: 0xf7f63501
    ae70:	bvs	ff9065f8 <_ZdlPv@@Base+0xff8f8968>
    ae74:	lfmle	f4, 2, [r6], #684	; 0x2ac
    ae78:			; <UNDEFINED> instruction: 0xf10d6a60
    ae7c:			; <UNDEFINED> instruction: 0xf7fb090c
    ae80:	ldmdami	lr, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
    ae84:	andcs	r6, r7, #3866624	; 0x3b0000
    ae88:	svcmi	0x005d2101
    ae8c:			; <UNDEFINED> instruction: 0xf7f64478
    ae90:	ldmib	r4, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    ae94:	strbmi	r1, [r8], -r6, lsl #4
    ae98:			; <UNDEFINED> instruction: 0xf7fd447f
    ae9c:			; <UNDEFINED> instruction: 0xf8d4fc5b
    aea0:	stmibvs	r5!, {r4, lr, pc}
    aea4:	blmi	15d8cfc <_ZdlPv@@Base+0x15cb06c>
    aea8:	andscs	r2, sl, #1073741824	; 0x40000000
    aeac:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    aeb0:	strgt	lr, [r0, #-2509]	; 0xfffff633
    aeb4:	mcr	7, 2, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    aeb8:			; <UNDEFINED> instruction: 0x46304639
    aebc:			; <UNDEFINED> instruction: 0xff54f002
    aec0:			; <UNDEFINED> instruction: 0x46324b51
    aec4:			; <UNDEFINED> instruction: 0x46494851
    aec8:	tstcc	r0, #2063597568	; 0x7b000000
    aecc:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    aed0:			; <UNDEFINED> instruction: 0xf7fa3300
    aed4:			; <UNDEFINED> instruction: 0x4630f8b5
    aed8:			; <UNDEFINED> instruction: 0xff8cf002
    aedc:			; <UNDEFINED> instruction: 0xf0024648
    aee0:	ldmib	r4, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    aee4:	ldclpl	3, cr2, [r3], {10}
    aee8:	bmi	1279d1c <_ZdlPv@@Base+0x126c08c>
    aeec:	ldrbtmi	r4, [sl], #-2877	; 0xfffff4c3
    aef0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aef4:	subsmi	r9, sl, r9, lsl #22
    aef8:	andlt	sp, fp, r7, asr r1
    aefc:	mvnshi	lr, #12386304	; 0xbd0000
    af00:	vmlsge.f64	d4, d6, d4
    af04:	andscs	r6, sl, #114688	; 0x1c000
    af08:	tstcs	r1, fp, ror r4
    af0c:	ldmibeq	r4, {r0, r1, r8, ip, sp, lr, pc}
    af10:	stmibvs	r3!, {r0, r2, r3, r4, r9, sl, lr}
    af14:	stmib	sp, {r3, r6, r9, sl, lr}^
    af18:	blmi	fe7b20 <_ZdlPv@@Base+0xfd9e90>
    af1c:			; <UNDEFINED> instruction: 0xf7f6447b
    af20:			; <UNDEFINED> instruction: 0x4649ee12
    af24:			; <UNDEFINED> instruction: 0xf0024630
    af28:			; <UNDEFINED> instruction: 0xf105ff1f
    af2c:	ldmdami	fp!, {r4, r8, r9}
    af30:			; <UNDEFINED> instruction: 0x461a4631
    af34:	movwcc	lr, #2509	; 0x9cd
    af38:			; <UNDEFINED> instruction: 0xf7fa4478
    af3c:	ldrtmi	pc, [r0], -r1, lsl #17	; <UNPREDICTABLE>
    af40:			; <UNDEFINED> instruction: 0xff58f002
    af44:	movwcs	lr, #43476	; 0xa9d4
    af48:	blcs	2229c <_ZdlPv@@Base+0x1460c>
    af4c:	ldmib	r4, {r0, r2, r3, r6, r7, ip, lr, pc}^
    af50:			; <UNDEFINED> instruction: 0xf7ff1002
    af54:	ldmib	r4, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    af58:	ldrtmi	r1, [r0], -r6, lsl #4
    af5c:	stc2	7, cr15, [sl], #-1012	; 0xfffffc0c
    af60:	ldmdami	r0!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
    af64:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    af68:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    af6c:	movwcc	lr, #2509	; 0x9cd
    af70:			; <UNDEFINED> instruction: 0xf7fa461a
    af74:	ldrtmi	pc, [r0], -r5, ror #16	; <UNPREDICTABLE>
    af78:			; <UNDEFINED> instruction: 0xff3cf002
    af7c:			; <UNDEFINED> instruction: 0xf7fb6a60
    af80:	blmi	7897e4 <_ZdlPv@@Base+0x77bb54>
    af84:	andeq	lr, sl, #212, 18	; 0x350000
    af88:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    af8c:	stmdavs	r9!, {r4, sl, lr}
    af90:	stcl	7, cr15, [r6, #984]!	; 0x3d8
    af94:			; <UNDEFINED> instruction: 0xf7fb6a60
    af98:	stmdami	r3!, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}
    af9c:	andcs	r6, r7, #2818048	; 0x2b0000
    afa0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    afa4:	stcl	7, cr15, [sl, #-984]!	; 0xfffffc28
    afa8:			; <UNDEFINED> instruction: 0xf7f6e79f
    afac:			; <UNDEFINED> instruction: 0x4630ed34
    afb0:			; <UNDEFINED> instruction: 0xff20f002
    afb4:	ldc	7, cr15, [r4, #-984]!	; 0xfffffc28
    afb8:			; <UNDEFINED> instruction: 0xf0024630
    afbc:			; <UNDEFINED> instruction: 0xf7f6ff1b
    afc0:			; <UNDEFINED> instruction: 0x4630ed30
    afc4:			; <UNDEFINED> instruction: 0xff16f002
    afc8:			; <UNDEFINED> instruction: 0xf0024648
    afcc:			; <UNDEFINED> instruction: 0xf7f6ff13
    afd0:	ldrb	lr, [r9, r8, lsr #26]!
    afd4:			; <UNDEFINED> instruction: 0xf0024630
    afd8:			; <UNDEFINED> instruction: 0xf7f6ff0d
    afdc:	svclt	0x0000ed22
    afe0:	strdeq	r9, [r1], -r8
    afe4:	andeq	r0, r0, r4, asr #1
    afe8:	ldrdeq	r9, [r1], -lr
    afec:	andeq	fp, r1, r4, lsr #4
    aff0:	andeq	r5, r0, sl, lsl lr
    aff4:	ldrdeq	r6, [r0], -r8
    aff8:	andeq	r0, r0, r8, lsl #2
    affc:	andeq	r6, r0, r4, lsl #11
    b000:	muleq	r1, r4, r1
    b004:	andeq	r5, r0, sl, lsl #27
    b008:	andeq	fp, r1, r4, ror #2
    b00c:	andeq	r6, r0, r0, ror #10
    b010:	andeq	r8, r1, sl, ror #31
    b014:	andeq	fp, r1, r4, lsr #2
    b018:	andeq	r5, r0, ip, lsl sp
    b01c:	andeq	r5, r0, ip, ror #30
    b020:	andeq	fp, r1, r6, asr #1
    b024:	andeq	r6, r0, lr, lsl #9
    b028:	andeq	r6, r0, lr, ror #8
    b02c:	blmi	85d8b4 <_ZdlPv@@Base+0x84fc24>
    b030:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    b034:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    b038:	strmi	sl, [r4], -r2, lsl #26
    b03c:	ldrdne	lr, [r2], -r0
    b040:	movwls	r6, #22555	; 0x581b
    b044:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b048:	ldc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
    b04c:	andne	lr, r6, #212, 18	; 0x350000
    b050:			; <UNDEFINED> instruction: 0xf7fd4628
    b054:	blmi	64a228 <_ZdlPv@@Base+0x63c598>
    b058:			; <UNDEFINED> instruction: 0x46294818
    b05c:	mrcmi	4, 0, r4, cr8, cr11, {3}
    b060:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    b064:	movwcc	lr, #2509	; 0x9cd
    b068:			; <UNDEFINED> instruction: 0x461a447e
    b06c:			; <UNDEFINED> instruction: 0xffe8f7f9
    b070:			; <UNDEFINED> instruction: 0xf0024628
    b074:			; <UNDEFINED> instruction: 0x4620febf
    b078:	blx	17c906c <_ZdlPv@@Base+0x17bb3dc>
    b07c:	ldmdami	r2, {r0, r4, r8, r9, fp, lr}
    b080:	tstcs	r1, r7, lsl #4
    b084:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    b088:			; <UNDEFINED> instruction: 0xf7f6681b
    b08c:	bmi	406474 <_ZdlPv@@Base+0x3f87e4>
    b090:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    b094:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b098:	subsmi	r9, sl, r5, lsl #22
    b09c:	andlt	sp, r6, r1, lsl #2
    b0a0:			; <UNDEFINED> instruction: 0xf7f6bd70
    b0a4:			; <UNDEFINED> instruction: 0x4628ecb8
    b0a8:	cdp2	0, 10, cr15, cr4, cr2, {0}
    b0ac:	ldc	7, cr15, [r8], #984	; 0x3d8
    b0b0:	andeq	r8, r1, r8, lsr #29
    b0b4:	andeq	r0, r0, r4, asr #1
    b0b8:	ldrdeq	sl, [r1], -r0
    b0bc:	muleq	r0, r6, r3
    b0c0:	andeq	r8, r1, r0, ror lr
    b0c4:	andeq	r0, r0, r8, lsl #2
    b0c8:	andeq	r6, r0, sl, lsl #7
    b0cc:	andeq	r8, r1, r6, asr #28
    b0d0:	svcmi	0x00f0e92d
    b0d4:			; <UNDEFINED> instruction: 0x4617b091
    b0d8:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    b0dc:	strmi	r9, [r4], -r3, lsl #6
    b0e0:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    b0e4:	tstls	r5, sl, ror r4
    b0e8:	ldmpl	r3, {r7, r8, fp, sp, lr}^
    b0ec:	ldmdavs	fp, {r0, r2, r5, r6, r7, r8, fp, sp, lr}
    b0f0:			; <UNDEFINED> instruction: 0xf04f930f
    b0f4:	blls	68bcfc <_ZdlPv@@Base+0x67e06c>
    b0f8:	strthi	pc, [r8], #-2271	; 0xfffff721
    b0fc:	ldrbtmi	r4, [r8], #680	; 0x2a8
    b100:	vcgt.u8	d9, d0, d4
    b104:	bvs	8eb654 <_ZdlPv@@Base+0x8dd9c4>
    b108:	ldcvs	14, cr1, [r9, #-264]	; 0xfffffef8
    b10c:	and	r4, r4, sl, lsl #8
    b110:	bne	16d7d20 <_ZdlPv@@Base+0x16ca090>
    b114:	vhsub.u8	d4, d16, d27
    b118:	ldrmi	r8, [r3], -r8, asr #2
    b11c:	svcvs	0x0001f812
    b120:	rscsle	r2, r5, r0, lsl #28
    b124:	blcs	31d98 <_ZdlPv@@Base+0x24108>
    b128:	teqhi	r3, r0	; <UNPREDICTABLE>
    b12c:	vmlage.f16	s12, s24, s7	; <UNPREDICTABLE>
    b130:	andscs	r4, sl, #16192	; 0x3f40
    b134:	andls	r2, r1, r1, lsl #2
    b138:	movwls	r4, #1149	; 0x47d
    b13c:	ldmdbeq	r8, {r0, r2, r8, ip, sp, lr, pc}^
    b140:			; <UNDEFINED> instruction: 0x46484bfa
    b144:			; <UNDEFINED> instruction: 0xf7f6447b
    b148:			; <UNDEFINED> instruction: 0x4649ecfe
    b14c:			; <UNDEFINED> instruction: 0xf0024630
    b150:			; <UNDEFINED> instruction: 0xf105fe0b
    b154:	ldmmi	r6!, {r4, r8, r9}^
    b158:			; <UNDEFINED> instruction: 0x461a4631
    b15c:	movwcc	lr, #2509	; 0x9cd
    b160:			; <UNDEFINED> instruction: 0xf7f94478
    b164:	ldrtmi	pc, [r0], -sp, ror #30	; <UNPREDICTABLE>
    b168:	cdp2	0, 4, cr15, cr4, cr2, {0}
    b16c:	ldmmi	r2!, {r0, r4, r5, r6, r7, r8, r9, fp, lr}^
    b170:	tstcs	r1, r7, lsl r2
    b174:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    b178:			; <UNDEFINED> instruction: 0xf8d84478
    b17c:			; <UNDEFINED> instruction: 0xf7f63000
    b180:	stmiami	lr!, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}^
    b184:			; <UNDEFINED> instruction: 0xf8d82204
    b188:	ldrbtmi	r3, [r8], #-0
    b18c:			; <UNDEFINED> instruction: 0xf7f62101
    b190:	ldmib	r4, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}^
    b194:	addsmi	r5, r5, #1610612736	; 0x60000000
    b198:	orrhi	pc, r6, r0, lsl #6
    b19c:	tstcs	ip, r3, lsl #22
    b1a0:	ldrdgt	pc, [r0], -r4	; <UNPREDICTABLE>
    b1a4:	tstcc	r5, r1, lsl #22	; <UNPREDICTABLE>
    b1a8:	stmdavs	r8, {r0, r1, r3, r5, r9, sl, lr}^
    b1ac:			; <UNDEFINED> instruction: 0xf8dcb928
    b1b0:	stclpl	0, cr0, [r0], {80}	; 0x50
    b1b4:			; <UNDEFINED> instruction: 0xf0002800
    b1b8:	movwcc	r8, #4431	; 0x114f
    b1bc:	addsmi	r3, r3, #12, 2
    b1c0:	svcmi	0x00dfddf3
    b1c4:			; <UNDEFINED> instruction: 0xf8df4663
    b1c8:			; <UNDEFINED> instruction: 0xf8df937c
    b1cc:	ldrbtmi	fp, [pc], #-892	; b1d4 <__printf_chk@plt+0x962c>
    b1d0:	cmnge	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    b1d4:			; <UNDEFINED> instruction: 0x371044f9
    b1d8:			; <UNDEFINED> instruction: 0xf10944fb
    b1dc:	ldrbtmi	r0, [sl], #2320	; 0x910
    b1e0:	andcs	lr, ip, #39	; 0x27
    b1e4:			; <UNDEFINED> instruction: 0xf8d82101
    b1e8:	ldrbmi	r3, [r0], -r0
    b1ec:	mcrr	7, 15, pc, r6, cr6	; <UNPREDICTABLE>
    b1f0:	strcc	r6, [r1, #-2530]	; 0xfffff61e
    b1f4:	adcmi	r6, sl, #2637824	; 0x284000
    b1f8:	addmi	sp, sp, #48128	; 0xbc00
    b1fc:	blls	142664 <_ZdlPv@@Base+0x1349d4>
    b200:	blcc	137834 <_ZdlPv@@Base+0x129ba4>
    b204:			; <UNDEFINED> instruction: 0xf8534630
    b208:			; <UNDEFINED> instruction: 0xf0031025
    b20c:	ldmmi	r0, {r0, r1, r3, r5, fp, ip, sp, lr, pc}^
    b210:	strbmi	r4, [sl], -fp, asr #12
    b214:			; <UNDEFINED> instruction: 0x46314478
    b218:	stmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    b21c:			; <UNDEFINED> instruction: 0xff10f7f9
    b220:			; <UNDEFINED> instruction: 0xf0024630
    b224:			; <UNDEFINED> instruction: 0xf8d8fde7
    b228:	eorcs	r1, fp, r0
    b22c:	stc	7, cr15, [r0], {246}	; 0xf6
    b230:	vldrvs	s12, [fp, #-140]	; 0xffffff74
    b234:	blcs	227a8 <_ZdlPv@@Base+0x14b18>
    b238:	bls	ff98c <_ZdlPv@@Base+0xf1cfc>
    b23c:	ldrtmi	r2, [fp], -ip, lsl #2
    b240:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
    b244:	blx	68e4e <_ZdlPv@@Base+0x5b1be>
    b248:	ldrtmi	r2, [sl], -r5, lsl #2
    b24c:	mrc2	7, 7, pc, cr8, cr9, {7}
    b250:	strcc	r6, [r1, #-2530]	; 0xfffff61e
    b254:	adcmi	r6, sl, #2637824	; 0x284000
    b258:	ldrtmi	sp, [r0], -pc, asr #21
    b25c:	mrc2	7, 7, pc, cr10, cr12, {7}
    b260:	popmi	{r2, r3, r4, r5, r7, r8, r9, fp, lr}
    b264:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    b268:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    b26c:	movwcc	lr, #2509	; 0x9cd
    b270:			; <UNDEFINED> instruction: 0xf7f9461a
    b274:	ldrtmi	pc, [r0], -r5, ror #29	; <UNPREDICTABLE>
    b278:	ldc2	0, cr15, [ip, #8]!
    b27c:			; <UNDEFINED> instruction: 0xf8d89b05
    b280:	blcs	f288 <_ZdlPv@@Base+0x15f8>
    b284:	addshi	pc, r6, r0, asr #32
    b288:			; <UNDEFINED> instruction: 0xf7f6200a
    b28c:	ldmmi	r3!, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    b290:	ldrdcc	pc, [r0], -r8
    b294:	tstcs	r1, sl, lsl #4
    b298:			; <UNDEFINED> instruction: 0xf7f64478
    b29c:	bvs	1846264 <_ZdlPv@@Base+0x18385d4>
    b2a0:			; <UNDEFINED> instruction: 0xffbcf7fa
    b2a4:	ldrdne	lr, [r2], -r4
    b2a8:	mcrr2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    b2ac:	ldrdne	pc, [r0], -r8
    b2b0:			; <UNDEFINED> instruction: 0xf7f66aa0
    b2b4:	stmiami	sl!, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
    b2b8:	ldrdcc	pc, [r0], -r8
    b2bc:	ldrbtmi	r2, [r8], #-526	; 0xfffffdf2
    b2c0:			; <UNDEFINED> instruction: 0xf7f62101
    b2c4:	bvs	190623c <_ZdlPv@@Base+0x18f85ac>
    b2c8:	mlacc	r4, r3, r8, pc	; <UNPREDICTABLE>
    b2cc:	stmibvs	r2!, {r0, r1, r4, r7, r8, fp, ip, sp, pc}^
    b2d0:	stmibvs	r1!, {r4, r5, r9, sl, lr}
    b2d4:	mrc2	7, 5, pc, cr14, cr12, {7}
    b2d8:	stmiami	r3!, {r1, r5, r7, r8, r9, fp, lr}
    b2dc:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    b2e0:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    b2e4:	movwcc	lr, #2509	; 0x9cd
    b2e8:			; <UNDEFINED> instruction: 0xf7f9461a
    b2ec:	ldrtmi	pc, [r0], -r9, lsr #29	; <UNPREDICTABLE>
    b2f0:	stc2	0, cr15, [r0, #8]
    b2f4:	andscs	r4, sl, #160768	; 0x27400
    b2f8:			; <UNDEFINED> instruction: 0xc010f8d4
    b2fc:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    b300:			; <UNDEFINED> instruction: 0xf10369a5
    b304:	ldrmi	r0, [pc], -ip, lsr #18
    b308:	stmib	sp, {r0, r3, r4, r7, r8, r9, fp, lr}^
    b30c:	strbmi	ip, [r8], -r0, lsl #10
    b310:			; <UNDEFINED> instruction: 0xf7f6447b
    b314:			; <UNDEFINED> instruction: 0x4649ec18
    b318:			; <UNDEFINED> instruction: 0xf0024630
    b31c:			; <UNDEFINED> instruction: 0xf107fd25
    b320:	ldmmi	r4, {r4, r8, r9}
    b324:			; <UNDEFINED> instruction: 0x461a4631
    b328:	movwcc	lr, #2509	; 0x9cd
    b32c:			; <UNDEFINED> instruction: 0xf7f94478
    b330:	ldcmi	14, cr15, [r1, #540]	; 0x21c
    b334:			; <UNDEFINED> instruction: 0xf0024630
    b338:	stmdbvs	r1!, {r0, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    b33c:	stmibvs	r7!, {r0, r2, r3, r4, r5, r6, sl, lr}
    b340:	andscs	r4, sl, #145408	; 0x23800
    b344:	ldrcc	r4, [r4, #1580]	; 0x62c
    b348:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b34c:	strtmi	r1, [r8], -r0, lsl #14
    b350:			; <UNDEFINED> instruction: 0xf7f62101
    b354:			; <UNDEFINED> instruction: 0x4629ebf8
    b358:			; <UNDEFINED> instruction: 0xf0024630
    b35c:			; <UNDEFINED> instruction: 0xf104fd05
    b360:	stmmi	r7, {r4, r8, r9}
    b364:			; <UNDEFINED> instruction: 0x461a4631
    b368:	movwcc	lr, #2509	; 0x9cd
    b36c:			; <UNDEFINED> instruction: 0xf7f94478
    b370:	ldrtmi	pc, [r0], -r7, ror #28	; <UNPREDICTABLE>
    b374:	ldc2	0, cr15, [lr, #-8]!
    b378:			; <UNDEFINED> instruction: 0xf8d84882
    b37c:	andscs	r3, r9, #0
    b380:	tstcs	r1, r8, ror r4
    b384:	bl	1ec9364 <_ZdlPv@@Base+0x1ebb6d4>
    b388:	andcs	r4, r1, #130048	; 0x1fc00
    b38c:			; <UNDEFINED> instruction: 0xf8c3447b
    b390:	bmi	1f93848 <_ZdlPv@@Base+0x1f85bb8>
    b394:	ldrbtmi	r4, [sl], #-2914	; 0xfffff49e
    b398:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b39c:	subsmi	r9, sl, pc, lsl #22
    b3a0:	addhi	pc, r4, r0, asr #32
    b3a4:	pop	{r0, r4, ip, sp, pc}
    b3a8:	blls	6ef370 <_ZdlPv@@Base+0x6e16e0>
    b3ac:			; <UNDEFINED> instruction: 0xf43f2b00
    b3b0:			; <UNDEFINED> instruction: 0xe7eeaebd
    b3b4:			; <UNDEFINED> instruction: 0x460b4876
    b3b8:	tstcs	r1, r3, lsl #4
    b3bc:			; <UNDEFINED> instruction: 0xf7f64478
    b3c0:			; <UNDEFINED> instruction: 0xf8d8eb5e
    b3c4:	andcs	r1, sl, r0
    b3c8:	bl	14493a8 <_ZdlPv@@Base+0x143b718>
    b3cc:			; <UNDEFINED> instruction: 0xf8d84871
    b3d0:	andcs	r3, sl, #0
    b3d4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b3d8:	bl	14493b8 <_ZdlPv@@Base+0x143b728>
    b3dc:			; <UNDEFINED> instruction: 0xf7fa6a60
    b3e0:	ldmib	r4, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
    b3e4:			; <UNDEFINED> instruction: 0xf7ff1002
    b3e8:			; <UNDEFINED> instruction: 0xf8d8fba5
    b3ec:	bvs	fe80f3f4 <_ZdlPv@@Base+0xfe801764>
    b3f0:	bl	fedc93d0 <_ZdlPv@@Base+0xfedbb740>
    b3f4:			; <UNDEFINED> instruction: 0xf8d84868
    b3f8:	andcs	r3, lr, #0
    b3fc:	tstcs	r1, r8, ror r4
    b400:	bl	f493e0 <_ZdlPv@@Base+0xf3b750>
    b404:			; <UNDEFINED> instruction: 0xf8936a63
    b408:	blcs	174a0 <_ZdlPv@@Base+0x9810>
    b40c:	svcge	0x0072f47f
    b410:	ldrtmi	r6, [r0], -r2, ror #19
    b414:			; <UNDEFINED> instruction: 0xf7fc69a1
    b418:	blmi	184ac94 <_ZdlPv@@Base+0x183d004>
    b41c:	ldrtmi	r4, [r1], -r0, ror #16
    b420:	tstcc	r0, #2063597568	; 0x7b000000
    b424:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    b428:	ldrmi	r3, [sl], -r0, lsl #6
    b42c:	mcr2	7, 0, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    b430:			; <UNDEFINED> instruction: 0xf0024630
    b434:	ldmib	r4, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
    b438:	ldrtmi	r1, [r0], -r6, lsl #4
    b43c:	blx	1fc9438 <_ZdlPv@@Base+0x1fbb7a8>
    b440:	ldmdami	r9, {r3, r4, r6, r8, r9, fp, lr}^
    b444:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    b448:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    b44c:	movwcc	lr, #2509	; 0x9cd
    b450:			; <UNDEFINED> instruction: 0xf7f9461a
    b454:			; <UNDEFINED> instruction: 0xe74afdf5
    b458:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    b45c:	stcge	6, cr4, [r9, #-164]	; 0xffffff5c
    b460:			; <UNDEFINED> instruction: 0xf7fc4648
    b464:	ldmib	r4, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    b468:	strtmi	r3, [r8], -r6, lsl #2
    b46c:	smlabtcc	r1, r9, sl, r1
    b470:	cdp2	0, 15, cr15, cr8, cr2, {0}
    b474:			; <UNDEFINED> instruction: 0x46301c79
    b478:	cdp2	0, 15, cr15, cr4, cr2, {0}
    b47c:	ldrtmi	r4, [r3], -fp, asr #16
    b480:	strbmi	r4, [r9], -sl, lsr #12
    b484:	andscc	r4, r0, r8, ror r4
    b488:	andeq	lr, r0, sp, asr #19
    b48c:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
    b490:	ldc2l	7, cr15, [r6, #996]	; 0x3e4
    b494:			; <UNDEFINED> instruction: 0xf0024630
    b498:	strtmi	pc, [r8], -sp, lsr #25
    b49c:	stc2	0, cr15, [sl], #8
    b4a0:			; <UNDEFINED> instruction: 0xf0024648
    b4a4:	strbt	pc, [r9], r7, lsr #25	; <UNPREDICTABLE>
    b4a8:	ldrb	r4, [r6], r9, lsr #12
    b4ac:	b	fecc948c <_ZdlPv@@Base+0xfecbb7fc>
    b4b0:			; <UNDEFINED> instruction: 0xf0024630
    b4b4:			; <UNDEFINED> instruction: 0xf7f6fc9f
    b4b8:			; <UNDEFINED> instruction: 0x4630eab4
    b4bc:	ldc2	0, cr15, [sl], {2}
    b4c0:	b	febc94a0 <_ZdlPv@@Base+0xfebbb810>
    b4c4:			; <UNDEFINED> instruction: 0xf0024630
    b4c8:			; <UNDEFINED> instruction: 0xf7f6fc95
    b4cc:	ldrtmi	lr, [r0], -sl, lsr #21
    b4d0:	ldc2	0, cr15, [r0], {2}
    b4d4:	b	fe9494b4 <_ZdlPv@@Base+0xfe93b824>
    b4d8:			; <UNDEFINED> instruction: 0xf0024630
    b4dc:			; <UNDEFINED> instruction: 0xf7f6fc8b
    b4e0:	ldrtmi	lr, [r0], -r0, lsr #21
    b4e4:	stc2	0, cr15, [r6], {2}
    b4e8:	b	fe6c94c8 <_ZdlPv@@Base+0xfe6bb838>
    b4ec:			; <UNDEFINED> instruction: 0xf0024630
    b4f0:			; <UNDEFINED> instruction: 0xf7f6fc81
    b4f4:			; <UNDEFINED> instruction: 0x4630ea96
    b4f8:	ldc2l	0, cr15, [ip], #-8
    b4fc:	b	fe4494dc <_ZdlPv@@Base+0xfe43b84c>
    b500:	and	lr, r2, r6
    b504:			; <UNDEFINED> instruction: 0xf0024630
    b508:			; <UNDEFINED> instruction: 0x4628fc75
    b50c:	ldc2l	0, cr15, [r2], #-8
    b510:			; <UNDEFINED> instruction: 0xf0024648
    b514:			; <UNDEFINED> instruction: 0xf7f6fc6f
    b518:	svclt	0x0000ea84
    b51c:	strdeq	r8, [r1], -r4
    b520:	andeq	r0, r0, r4, asr #1
    b524:	ldrdeq	r8, [r1], -sl
    b528:	strdeq	sl, [r1], -r4
    b52c:	andeq	r5, r0, r0
    b530:	andeq	r6, r0, r4, ror #5
    b534:	andeq	r0, r0, r8, lsl #2
    b538:	ldrdeq	r6, [r0], -r4
    b53c:	ldrdeq	r6, [r0], -sl
    b540:	andeq	sl, r1, lr, asr lr
    b544:	andeq	sl, r1, r8, asr lr
    b548:	andeq	r6, r0, r4, lsr #5
    b54c:	andeq	r6, r0, lr, lsl #5
    b550:	andeq	r5, r0, r0, lsl ip
    b554:	andeq	sl, r1, r6, asr #27
    b558:	andeq	r6, r0, sl, lsl r2
    b55c:	andeq	r6, r0, r4, asr r1
    b560:	strdeq	r6, [r0], -r2
    b564:	andeq	sl, r1, lr, asr #26
    b568:	strdeq	r6, [r0], -sl
    b56c:	andeq	sl, r1, lr, lsr #26
    b570:	muleq	r0, r4, sp
    b574:	andeq	r6, r0, r8, asr #3
    b578:	strdeq	sl, [r1], -r0
    b57c:	strdeq	r5, [r0], -r0
    b580:	muleq	r0, r8, r1
    b584:	muleq	r0, r4, r1
    b588:	andeq	sl, r1, r0, lsr #25
    b58c:	andeq	r8, r1, r2, asr #22
    b590:	strdeq	r6, [r0], -r0
    b594:	andeq	r6, r0, r6, lsl r0
    b598:	strheq	r6, [r0], -r4
    b59c:	andeq	sl, r1, ip, lsl #24
    b5a0:	muleq	r0, ip, r0
    b5a4:	andeq	sl, r1, r6, ror #23
    b5a8:	muleq	r0, r2, r0
    b5ac:	andeq	sl, r1, r8, lsr #23
    b5b0:	andeq	r6, r0, r2
    b5b4:	addlt	fp, r3, r0, lsr r5
    b5b8:			; <UNDEFINED> instruction: 0x460a4615
    b5bc:	tstcs	r0, r6, lsl #24
    b5c0:	strtmi	r9, [fp], -r0, lsl #6
    b5c4:			; <UNDEFINED> instruction: 0xf7ff9401
    b5c8:	andcs	pc, r1, r3, lsl #27
    b5cc:	ldclt	0, cr11, [r0, #-12]!
    b5d0:	addlt	fp, r3, r0, lsr r5
    b5d4:			; <UNDEFINED> instruction: 0x460a4615
    b5d8:	tstcs	r1, r6, lsl #24
    b5dc:	strtmi	r9, [fp], -r0, lsl #6
    b5e0:			; <UNDEFINED> instruction: 0xf7ff9401
    b5e4:	andcs	pc, r1, r5, ror sp	; <UNPREDICTABLE>
    b5e8:	ldclt	0, cr11, [r0, #-12]!
    b5ec:	blmi	fe0ddffc <_ZdlPv@@Base+0xfe0d036c>
    b5f0:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}^
    b5f4:	ldrbmi	lr, [r0, sp, lsr #18]!
    b5f8:	ldmpl	r3, {r8, fp, sp}^
    b5fc:	stcmi	0, cr11, [r0], {134}	; 0x86
    b600:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    b604:			; <UNDEFINED> instruction: 0xf04f9305
    b608:	ldrbtmi	r0, [ip], #-768	; 0xfffffd00
    b60c:	sbcshi	pc, sl, r0, asr #6
    b610:			; <UNDEFINED> instruction: 0xf04f6d03
    b614:	ldrmi	r0, [r9], #-2048	; 0xfffff800
    b618:	stmdbcc	r1, {r0, r8, r9, fp, ip, sp}
    b61c:	svccs	0x0001f813
    b620:			; <UNDEFINED> instruction: 0xf108b10a
    b624:	addsmi	r0, r9, #65536	; 0x10000
    b628:	blmi	1dbfe10 <_ZdlPv@@Base+0x1db2180>
    b62c:	ldmdami	r6!, {r0, r8, sp}^
    b630:			; <UNDEFINED> instruction: 0xf8542219
    b634:	ldrbtmi	r9, [r8], #-3
    b638:	ldrdcc	pc, [r0], -r9
    b63c:	b	7c961c <_ZdlPv@@Base+0x7bb98c>
    b640:	stmdbcs	r0, {r0, r3, r5, r6, fp, sp, lr}
    b644:	svcmi	0x0071dd23
    b648:			; <UNDEFINED> instruction: 0xf8df2400
    b64c:	ldrbtmi	sl, [pc], #-452	; b654 <__printf_chk@plt+0x9aac>
    b650:			; <UNDEFINED> instruction: 0x371044fa
    b654:	strcc	lr, [r1], #-2
    b658:	lfmle	f4, 4, [r8, #-644]	; 0xfffffd7c
    b65c:	ldcpl	13, cr6, [fp, #-172]	; 0xffffff54
    b660:	mvnsle	r2, r0, lsl #22
    b664:	strtmi	sl, [r2], -r2, lsl #28
    b668:	ldrtmi	r4, [r0], -r1, lsr #12
    b66c:	ldc2l	7, cr15, [r2], #1008	; 0x3f0
    b670:			; <UNDEFINED> instruction: 0x463b4631
    b674:			; <UNDEFINED> instruction: 0x4650463a
    b678:	strvc	lr, [r0, -sp, asr #19]
    b67c:	stc2l	7, cr15, [r0], #996	; 0x3e4
    b680:	strcc	r4, [r1], #-1584	; 0xfffff9d0
    b684:	blx	fedc7696 <_ZdlPv@@Base+0xfedb9a06>
    b688:	adcmi	r6, r1, #6881280	; 0x690000
    b68c:	stclvs	12, cr13, [r9], #-920	; 0xfffffc68
    b690:	mvfged	f3, #1.0
    b694:			; <UNDEFINED> instruction: 0xf0024630
    b698:	blmi	17cae34 <_ZdlPv@@Base+0x17bd1a4>
    b69c:			; <UNDEFINED> instruction: 0x4631485e
    b6a0:	tstcc	r0, #2063597568	; 0x7b000000
    b6a4:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    b6a8:	ldrmi	r3, [sl], -r0, lsl #6
    b6ac:	stc2l	7, cr15, [r8], {249}	; 0xf9
    b6b0:			; <UNDEFINED> instruction: 0xf0024630
    b6b4:			; <UNDEFINED> instruction: 0xf8d9fb9f
    b6b8:	andcs	r1, sl, r0
    b6bc:	ldmib	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6c0:			; <UNDEFINED> instruction: 0xf8d94856
    b6c4:	andscs	r3, r6, #0
    b6c8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b6cc:	ldmib	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6d0:	ldmib	r3, {r0, r1, r3, r5, r6, r7, r8, fp, sp, lr}^
    b6d4:			; <UNDEFINED> instruction: 0xf7ff1002
    b6d8:	vstmiavs	fp!, {s31-s75}
    b6dc:	ldrble	r0, [r0, #-1563]	; 0xfffff9e5
    b6e0:	andcs	r4, r4, #5177344	; 0x4f0000
    b6e4:	ldrdcc	pc, [r0], -r9
    b6e8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b6ec:	stmib	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6f0:	svceq	0x0001f1b8
    b6f4:	stmdavs	r9!, {r0, r4, r5, sl, fp, ip, lr, pc}^
    b6f8:			; <UNDEFINED> instruction: 0xdd232900
    b6fc:	strcs	r4, [r0], #-3913	; 0xfffff0b7
    b700:	ldrdhi	pc, [r4, -pc]!	; <UNPREDICTABLE>
    b704:	ldrbtmi	r4, [r8], #1151	; 0x47f
    b708:	and	r3, r2, r0, lsl r7
    b70c:	adcmi	r3, r1, #16777216	; 0x1000000
    b710:	stcvs	13, cr13, [fp, #-96]!	; 0xffffffa0
    b714:	blcs	22b88 <_ZdlPv@@Base+0x14ef8>
    b718:	mcrge	0, 0, sp, cr2, cr8, {7}
    b71c:	strtmi	r4, [r1], -r2, lsr #12
    b720:			; <UNDEFINED> instruction: 0xf7fc4630
    b724:			; <UNDEFINED> instruction: 0x4631fc97
    b728:			; <UNDEFINED> instruction: 0x463a463b
    b72c:	stmib	sp, {r6, r9, sl, lr}^
    b730:			; <UNDEFINED> instruction: 0xf7f97700
    b734:	ldrtmi	pc, [r0], -r5, lsl #25	; <UNPREDICTABLE>
    b738:			; <UNDEFINED> instruction: 0xf0023401
    b73c:	stmdavs	r9!, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
    b740:	sfmle	f4, 2, [r6], #644	; 0x284
    b744:	blmi	b5e030 <_ZdlPv@@Base+0xb503a0>
    b748:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b74c:	blls	1657bc <_ZdlPv@@Base+0x157b2c>
    b750:	teqle	sl, sl, asr r0
    b754:	pop	{r1, r2, ip, sp, pc}
    b758:	mcrge	7, 0, r8, cr2, cr0, {7}
    b75c:	ldrtmi	r4, [r0], -r1, asr #12
    b760:	stc2	0, cr15, [r0, #8]
    b764:	ldmdami	r3!, {r1, r4, r5, r8, r9, fp, lr}
    b768:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    b76c:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    b770:	movwcc	lr, #2509	; 0x9cd
    b774:			; <UNDEFINED> instruction: 0xf7f9461a
    b778:	ldrtmi	pc, [r0], -r3, ror #24	; <UNPREDICTABLE>
    b77c:	blx	ec778e <_ZdlPv@@Base+0xeb9afe>
    b780:	stmdami	sp!, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    b784:			; <UNDEFINED> instruction: 0xf8d92219
    b788:	mrscs	r3, (UNDEF: 1)
    b78c:			; <UNDEFINED> instruction: 0xf7f64478
    b790:	stmdami	sl!, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
    b794:	ldrdcc	pc, [r0], -r9
    b798:	tstcs	r1, r6, asr r2
    b79c:			; <UNDEFINED> instruction: 0xf7f64478
    b7a0:	stmdami	r7!, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
    b7a4:	ldrdcc	pc, [r0], -r9
    b7a8:	tstcs	r1, r8, lsl r2
    b7ac:			; <UNDEFINED> instruction: 0xf7f64478
    b7b0:	stmdami	r4!, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
    b7b4:	ldrdcc	pc, [r0], -r9
    b7b8:	tstcs	r1, lr, lsl #4
    b7bc:			; <UNDEFINED> instruction: 0xf7f64478
    b7c0:			; <UNDEFINED> instruction: 0xe78de95e
    b7c4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b7c8:			; <UNDEFINED> instruction: 0xf7f6e72f
    b7cc:	ldrtmi	lr, [r0], -r4, lsr #18
    b7d0:	blx	4477e2 <_ZdlPv@@Base+0x439b52>
    b7d4:	stmdb	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7d8:			; <UNDEFINED> instruction: 0xf0024630
    b7dc:			; <UNDEFINED> instruction: 0xf7f6fb0b
    b7e0:	ldrtmi	lr, [r0], -r0, lsr #18
    b7e4:	blx	1c77f6 <_ZdlPv@@Base+0x1b9b66>
    b7e8:	ldmdb	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7ec:			; <UNDEFINED> instruction: 0xf0024630
    b7f0:			; <UNDEFINED> instruction: 0xf7f6fb01
    b7f4:	svclt	0x0000e916
    b7f8:	andeq	r8, r1, r8, ror #17
    b7fc:	andeq	r0, r0, r4, asr #1
    b800:	andeq	r8, r1, lr, asr #17
    b804:	andeq	r0, r0, r8, lsl #2
    b808:	strdeq	r5, [r0], -sl
    b80c:	ldrdeq	sl, [r1], -lr
    b810:	strdeq	r5, [r0], -ip
    b814:	andeq	sl, r1, ip, lsl #19
    b818:			; <UNDEFINED> instruction: 0x00005eb0
    b81c:	muleq	r0, r2, lr
    b820:	andeq	r4, r0, sl, lsr ip
    b824:	andeq	sl, r1, r8, lsr #18
    b828:	andeq	r5, r0, sl, lsr #30
    b82c:	muleq	r1, r0, r7
    b830:	andeq	sl, r1, r2, asr #17
    b834:	andeq	r5, r0, r6, lsr #29
    b838:	andeq	r5, r0, r8, ror #27
    b83c:	strdeq	r5, [r0], -r4
    b840:	andeq	r5, r0, ip, lsr lr
    b844:	andeq	r5, r0, r8, asr #28
    b848:	bmi	15ddda8 <_ZdlPv@@Base+0x15d0118>
    b84c:	blmi	15dca38 <_ZdlPv@@Base+0x15ceda8>
    b850:	mvnsmi	lr, #737280	; 0xb4000
    b854:	stmpl	sl, {r0, r1, r2, r7, ip, sp, pc}
    b858:	cfldrdmi	mvd4, [r5], {123}	; 0x7b
    b85c:	ldmdavs	r2, {r0, r1, r2, r9, sl, lr}
    b860:			; <UNDEFINED> instruction: 0xf04f9205
    b864:	ldmdami	r3, {r9}^
    b868:	tstcs	r1, r6, lsl r2
    b86c:	andls	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    b870:			; <UNDEFINED> instruction: 0xf8d94478
    b874:			; <UNDEFINED> instruction: 0xf7f63000
    b878:	ldmdavs	fp!, {r1, r8, fp, sp, lr, pc}^
    b87c:	svclt	0x00d82b00
    b880:	ldcle	14, cr10, [fp, #-8]
    b884:	cdpge	13, 0, cr4, cr2, cr12, {2}
    b888:	teqhi	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    b88c:	ldrbtmi	r2, [sp], #-1024	; 0xfffffc00
    b890:	ldrcc	r4, [r0, #-1272]	; 0xfffffb08
    b894:	strtmi	r4, [r1], -r2, lsr #12
    b898:			; <UNDEFINED> instruction: 0xf7fc4630
    b89c:			; <UNDEFINED> instruction: 0x462bfbdb
    b8a0:	ldrtmi	r4, [r1], -sl, lsr #12
    b8a4:	stmib	sp, {r6, r9, sl, lr}^
    b8a8:			; <UNDEFINED> instruction: 0xf7f95500
    b8ac:	ldrtmi	pc, [r0], -r9, asr #23	; <UNPREDICTABLE>
    b8b0:			; <UNDEFINED> instruction: 0xf0023401
    b8b4:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}^
    b8b8:	sfmle	f4, 2, [fp], #652	; 0x28c
    b8bc:			; <UNDEFINED> instruction: 0x46306c79
    b8c0:	ldc2l	0, cr15, [r0], {2}
    b8c4:	ldmdami	pc!, {r1, r2, r3, r4, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    b8c8:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    b8cc:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    b8d0:	movwcc	lr, #2509	; 0x9cd
    b8d4:			; <UNDEFINED> instruction: 0xf7f9461a
    b8d8:			; <UNDEFINED> instruction: 0x4630fbb3
    b8dc:	blx	fe2c78ec <_ZdlPv@@Base+0xfe2b9c5c>
    b8e0:	andscs	r4, r4, #3735552	; 0x390000
    b8e4:	ldrdcc	pc, [r0], -r9
    b8e8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b8ec:	stmia	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b8f0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
    b8f4:			; <UNDEFINED> instruction: 0xf7ff1002
    b8f8:			; <UNDEFINED> instruction: 0x6cfbf91d
    b8fc:	strle	r0, [r2, #-1562]!	; 0xfffff9e6
    b900:	andscs	r4, ip, #3276800	; 0x320000
    b904:	ldrdcc	pc, [r0], -r9
    b908:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b90c:	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b910:	ldmib	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
    b914:			; <UNDEFINED> instruction: 0xf7ff1002
    b918:			; <UNDEFINED> instruction: 0x6cfbf90d
    b91c:	strle	r0, [r3, #-1563]!	; 0xfffff9e5
    b920:	andcs	r4, r4, #2818048	; 0x2b0000
    b924:	ldrdcc	pc, [r0], -r9
    b928:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b92c:	stmia	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b930:	blmi	75e1d8 <_ZdlPv@@Base+0x750548>
    b934:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b938:	blls	1659a8 <_ZdlPv@@Base+0x157d18>
    b93c:	qsuble	r4, sl, r4
    b940:	pop	{r0, r1, r2, ip, sp, pc}
    b944:	stmdami	r4!, {r4, r5, r6, r7, r8, r9, pc}
    b948:			; <UNDEFINED> instruction: 0xf8d92219
    b94c:	mrscs	r3, (UNDEF: 1)
    b950:			; <UNDEFINED> instruction: 0xf7f64478
    b954:	stmdami	r1!, {r2, r4, r7, fp, sp, lr, pc}
    b958:	ldrdcc	pc, [r0], -r9
    b95c:	tstcs	r1, r3, ror #4
    b960:			; <UNDEFINED> instruction: 0xf7f64478
    b964:	strb	lr, [fp, ip, lsl #17]
    b968:	rsbcs	r4, r9, #1900544	; 0x1d0000
    b96c:	ldrdcc	pc, [r0], -r9
    b970:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b974:	stm	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b978:			; <UNDEFINED> instruction: 0xf8d9481a
    b97c:	andscs	r3, r8, #0
    b980:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b984:	ldmda	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b988:			; <UNDEFINED> instruction: 0xf7f6e7ca
    b98c:	ldrtmi	lr, [r0], -r4, asr #16
    b990:	blx	c479a0 <_ZdlPv@@Base+0xc39d10>
    b994:	stmda	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b998:			; <UNDEFINED> instruction: 0xf0024630
    b99c:			; <UNDEFINED> instruction: 0xf7f6fa2b
    b9a0:	svclt	0x0000e840
    b9a4:	andeq	r8, r1, ip, lsl #13
    b9a8:	andeq	r0, r0, r4, asr #1
    b9ac:	andeq	r8, r1, r0, lsl #13
    b9b0:	andeq	r0, r0, r8, lsl #2
    b9b4:	ldrdeq	r5, [r0], -ip
    b9b8:	muleq	r1, lr, r7
    b9bc:			; <UNDEFINED> instruction: 0x00005cbc
    b9c0:	andeq	sl, r1, r2, ror #14
    b9c4:	muleq	r0, r6, sp
    b9c8:	andeq	r5, r0, r2, lsl #27
    b9cc:	ldrdeq	r5, [r0], -lr
    b9d0:	strdeq	r4, [r0], -sl
    b9d4:	andeq	r8, r1, r4, lsr #11
    b9d8:	andeq	r5, r0, r4, lsr #24
    b9dc:	andeq	r5, r0, r4, lsr #26
    b9e0:	muleq	r0, r6, sp
    b9e4:	andeq	r5, r0, r6, ror #24
    b9e8:	blmi	fe71e45c <_ZdlPv@@Base+0xfe7107cc>
    b9ec:	mvnsmi	lr, #737280	; 0xb4000
    b9f0:	cfldrsmi	mvf4, [fp, #488]	; 0x1e8
    b9f4:	cdpmi	0, 9, cr11, cr11, cr7, {4}
    b9f8:	ldmpl	r3, {r2, r9, sl, lr}^
    b9fc:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    ba00:			; <UNDEFINED> instruction: 0xf04f9305
    ba04:			; <UNDEFINED> instruction: 0xf7fd0300
    ba08:			; <UNDEFINED> instruction: 0x462bfc73
    ba0c:	ldmmi	r6, {r0, r1, r3, r5, r7, r8, fp, ip, lr}
    ba10:	tstcs	r1, ip, lsl #4
    ba14:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    ba18:	ldmda	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ba1c:	blcs	25bb0 <_ZdlPv@@Base+0x17f20>
    ba20:	svcmi	0x0092dd2e
    ba24:			; <UNDEFINED> instruction: 0xf8df2600
    ba28:	ldrtmi	r8, [r5], -r8, asr #4
    ba2c:	ldrbtmi	r4, [r8], #1151	; 0x47f
    ba30:	and	r3, r4, r0, lsl r7
    ba34:	strcc	r6, [r1, #-2147]	; 0xfffff79d
    ba38:	adcmi	r3, fp, #12, 12	; 0xc00000
    ba3c:	strtmi	sp, [r9], -r0, lsr #26
    ba40:			; <UNDEFINED> instruction: 0xf7fd4628
    ba44:	blvs	909fe0 <_ZdlPv@@Base+0x8fc350>
    ba48:	ldmdavs	fp, {r0, r1, r4, r5, sl, lr}^
    ba4c:	rscsle	r2, r1, r0, lsl #22
    ba50:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    ba54:	strtmi	r4, [r9], -sl, lsr #12
    ba58:			; <UNDEFINED> instruction: 0xf7fc4648
    ba5c:	blvs	8ca650 <_ZdlPv@@Base+0x8bc9c0>
    ba60:	ldrtmi	r4, [fp], -r9, asr #12
    ba64:			; <UNDEFINED> instruction: 0x46404432
    ba68:	strls	r9, [r0, -r1, lsl #14]
    ba6c:	blx	ffa49a58 <_ZdlPv@@Base+0xffa3bdc8>
    ba70:	strcc	r4, [r1, #-1608]	; 0xfffff9b8
    ba74:			; <UNDEFINED> instruction: 0xf9bef002
    ba78:	strcc	r6, [ip], -r3, ror #16
    ba7c:	lfmle	f4, 2, [lr], {171}	; 0xab
    ba80:	teqlt	r5, r5, lsr #19
    ba84:	ldrdeq	lr, [r1, -r5]
    ba88:			; <UNDEFINED> instruction: 0xf942f7fd
    ba8c:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    ba90:	stmibvs	r5!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    ba94:	bvs	1af7ff0 <_ZdlPv@@Base+0x1aea360>
    ba98:	mlacc	r4, r3, r8, pc	; <UNPREDICTABLE>
    ba9c:	stmdavs	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    baa0:	ldmvs	fp, {r3, r5, r9, sl, lr}^
    baa4:	stmdavs	sp!, {r3, r4, r7, r8, r9, sl, lr}^
    baa8:	mvnsle	r2, r0, lsl #26
    baac:	blcs	25c40 <_ZdlPv@@Base+0x17fb0>
    bab0:	strcs	sp, [r0, #-3336]	; 0xfffff2f8
    bab4:	strtmi	r4, [r8], -r9, lsr #12
    bab8:			; <UNDEFINED> instruction: 0xf994f7fd
    babc:	strcc	r6, [r1, #-2147]	; 0xfffff79d
    bac0:	lfmle	f4, 2, [r7], #684	; 0x2ac
    bac4:	teqlt	r5, r5, lsr #19
    bac8:	ldrdeq	lr, [r1, -r5]
    bacc:			; <UNDEFINED> instruction: 0xf98af7fd
    bad0:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    bad4:			; <UNDEFINED> instruction: 0x4620d1f8
    bad8:			; <UNDEFINED> instruction: 0xff0af7fd
    badc:	teqlt	sp, r5, lsr #19
    bae0:	strtmi	r6, [r0], -sl, lsr #17
    bae4:			; <UNDEFINED> instruction: 0xf7fd6869
    bae8:	stmdavs	sp!, {r0, r1, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    baec:	mvnsle	r2, r0, lsl #26
    baf0:			; <UNDEFINED> instruction: 0xf7fd4620
    baf4:	stmibvs	r5!, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}
    baf8:	ldmib	r5, {r0, r2, r6, r8, ip, sp, pc}^
    bafc:	movwcs	r1, #513	; 0x201
    bb00:			; <UNDEFINED> instruction: 0xf7fd4620
    bb04:	stmdavs	sp!, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    bb08:	mvnsle	r2, r0, lsl #26
    bb0c:	vstrcs.16	s12, [r0, #-458]	; 0xfffffe36	; <UNPREDICTABLE>
    bb10:	addshi	pc, r8, r0
    bb14:	ldrtmi	r2, [r7], -r0, lsl #12
    bb18:			; <UNDEFINED> instruction: 0xe00146b0
    bb1c:	cmplt	sp, #7143424	; 0x6d0000
    bb20:	strtmi	r6, [r8], -r3, ror #25
    bb24:			; <UNDEFINED> instruction: 0xf013682a
    bb28:	stmdavs	r1!, {r1, r8, r9}^
    bb2c:	ldrdls	pc, [r8], -r2
    bb30:	blvs	18fb798 <_ZdlPv@@Base+0x18edb08>
    bb34:			; <UNDEFINED> instruction: 0xf8cd6b22
    bb38:	strbmi	r8, [r8, r0]
    bb3c:	rscle	r2, sp, r0, lsl #16
    bb40:	ldrdcc	lr, [r6], -r5
    bb44:	sfmle	f4, 2, [r7], #-608	; 0xfffffda0
    bb48:	vmlscs.f64	d13, d16, d24
    bb4c:			; <UNDEFINED> instruction: 0xf8d4d1e6
    bb50:	blcc	7bc38 <_ZdlPv@@Base+0x6dfa8>
    bb54:	cfldrdne	mvd4, [r9], {99}	; 0x63
    bb58:	stmdblt	sl, {r1, r3, r4, r6, fp, ip, sp, lr}^
    bb5c:	bl	fe8d876c <_ZdlPv@@Base+0xfe8caadc>
    bb60:	addsmi	r0, r8, #12, 6	; 0x30000000
    bb64:			; <UNDEFINED> instruction: 0x460bdbda
    bb68:	ldmdavc	sl, {r0, r3, r4, r6, sl, fp, ip}^
    bb6c:	rscsle	r2, r5, r0, lsl #20
    bb70:	strcs	r6, [r1], -sp, ror #16
    bb74:	bicsle	r2, r3, r0, lsl #26
    bb78:	cmple	pc, r0, lsl #28
    bb7c:	stmibvs	r5!, {r0, r1, r2, r3, r6, r8, ip, sp, pc}
    bb80:	stmiavs	sl!, {r0, r2, r3, r4, r5, r8, ip, sp, pc}
    bb84:	stmdavs	r9!, {r5, r9, sl, lr}^
    bb88:			; <UNDEFINED> instruction: 0xf996f7fd
    bb8c:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    bb90:			; <UNDEFINED> instruction: 0x4620d1f7
    bb94:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    bb98:	ldreq	r6, [fp, r3, ror #25]
    bb9c:	cfstr64vs	mvdx13, [r3], #-8
    bba0:	teqle	pc, r0, lsl #22
    bba4:	smlaltblt	r6, r5, r5, r9
    bba8:	andne	lr, r1, #3489792	; 0x354000
    bbac:	strtmi	r2, [r0], -r1, lsl #6
    bbb0:	blx	ff9c9bac <_ZdlPv@@Base+0xff9bbf1c>
    bbb4:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    bbb8:	stmibvs	r5!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    bbbc:			; <UNDEFINED> instruction: 0xf04fb19d
    bbc0:	stmdavs	r9!, {r0, fp}
    bbc4:			; <UNDEFINED> instruction: 0xf8cd2300
    bbc8:	strtmi	r8, [r8], -r0
    bbcc:	stmvs	lr, {r1, r5, r8, r9, fp, sp, lr}
    bbd0:	ldrmi	r6, [r0, r1, ror #16]!
    bbd4:	ldmib	r5, {r5, r8, ip, sp, pc}^
    bbd8:	addsmi	r3, sl, #1610612736	; 0x60000000
    bbdc:	strcs	fp, [r1, -r8, asr #31]
    bbe0:	stccs	8, cr6, [r0, #-436]	; 0xfffffe4c
    bbe4:	smlalttlt	sp, pc, sp, r1	; <UNPREDICTABLE>
    bbe8:	teqlt	sp, r5, lsr #19
    bbec:	strtmi	r6, [r0], -sl, lsr #17
    bbf0:			; <UNDEFINED> instruction: 0xf7fd6869
    bbf4:	stmdavs	sp!, {r0, r5, r6, r8, fp, ip, sp, lr, pc}
    bbf8:	mvnsle	r2, r0, lsl #26
    bbfc:			; <UNDEFINED> instruction: 0xf7fd4620
    bc00:	bmi	74abdc <_ZdlPv@@Base+0x73cf4c>
    bc04:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    bc08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bc0c:	subsmi	r9, sl, r5, lsl #22
    bc10:	andlt	sp, r7, sl, lsl r1
    bc14:	mvnshi	lr, #12386304	; 0xbd0000
    bc18:	ldr	r2, [r6, r1, lsl #14]
    bc1c:			; <UNDEFINED> instruction: 0xf7fd4620
    bc20:	str	pc, [fp, r7, ror #28]!
    bc24:			; <UNDEFINED> instruction: 0xf7ff4620
    bc28:	stmibvs	r5!, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    bc2c:	rscle	r2, r5, r0, lsl #26
    bc30:	andne	lr, r1, #3489792	; 0x354000
    bc34:	strtmi	r2, [r0], -r0, lsl #6
    bc38:	blx	fe8c9c34 <_ZdlPv@@Base+0xfe8bbfa4>
    bc3c:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    bc40:			; <UNDEFINED> instruction: 0xe7dbd1f6
    bc44:	str	r4, [r4, pc, lsr #12]!
    bc48:	mcr	7, 7, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    bc4c:			; <UNDEFINED> instruction: 0xf0024648
    bc50:			; <UNDEFINED> instruction: 0xf7f5f8d1
    bc54:	svclt	0x0000eee6
    bc58:	andeq	r8, r1, r8, ror #9
    bc5c:	andeq	r0, r0, r4, asr #1
    bc60:	ldrdeq	r8, [r1], -ip
    bc64:	andeq	r0, r0, r8, lsl #2
    bc68:	andeq	r5, r0, lr, asr sp
    bc6c:	andeq	sl, r1, r0, lsl #12
    bc70:	andeq	r5, r0, r6, asr sp
    bc74:	ldrdeq	r8, [r1], -r2
    bc78:	svcmi	0x00f0e92d
    bc7c:	stc	6, cr4, [sp, #-16]!
    bc80:	strmi	r8, [sp], -r2, lsl #22
    bc84:			; <UNDEFINED> instruction: 0x27d8f8df
    bc88:			; <UNDEFINED> instruction: 0x37d8f8df
    bc8c:	addlt	r4, sp, sl, ror r4
    bc90:			; <UNDEFINED> instruction: 0xf8df58d3
    bc94:	ldmdavs	fp, {r2, r4, r6, r7, r8, r9, sl, sp}
    bc98:			; <UNDEFINED> instruction: 0xf04f930b
    bc9c:	stclvs	3, cr0, [r3], {0}
    bca0:	andls	r4, r2, #2046820352	; 0x7a000000
    bca4:			; <UNDEFINED> instruction: 0xf140069e
    bca8:	stmdbvs	r6!, {r1, r2, r4, r8, r9, pc}^
    bcac:	movt	fp, #43302	; 0xa926
    bcb0:	mcrcs	8, 0, r6, cr0, cr6, {3}
    bcb4:	movthi	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    bcb8:	adcmi	r6, fp, #11730944	; 0xb30000
    bcbc:			; <UNDEFINED> instruction: 0x4637dbf8
    bcc0:	blvc	f03d00 <_ZdlPv@@Base+0xef6070>
    bcc4:	ldmdavs	fp!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}
    bcc8:	ldmvs	fp, {r3, r4, r5, r9, sl, lr}^
    bccc:	ldmdblt	r0!, {r3, r4, r7, r8, r9, sl, lr}^
    bcd0:			; <UNDEFINED> instruction: 0x4638683b
    bcd4:			; <UNDEFINED> instruction: 0x4798691b
    bcd8:	ldmdavs	pc!, {r3, r6, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    bcdc:	ldmvs	fp!, {r0, r1, r2, r4, r8, ip, sp, pc}
    bce0:	smlalle	r4, lr, sp, r2
    bce4:	vldrpl	s13, [fp, #-908]	; 0xfffffc74
    bce8:			; <UNDEFINED> instruction: 0xf0002b00
    bcec:			; <UNDEFINED> instruction: 0xf10d8331
    bcf0:			; <UNDEFINED> instruction: 0xf8df0a20
    bcf4:	smlsdxcs	r0, r8, r7, r9
    bcf8:			; <UNDEFINED> instruction: 0xb774f8df
    bcfc:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    bd00:	stmeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    bd04:	blvc	d03dc4 <_ZdlPv@@Base+0xcf6134>
    bd08:	ldmdavs	r3!, {r0, r1, r4, r6, r8, r9, fp, ip, sp, pc}
    bd0c:	ldrtmi	r4, [r0], -r1, lsr #12
    bd10:			; <UNDEFINED> instruction: 0x4798681b
    bd14:	ldmdavs	r3!, {r0, r1, r2, r5, r8, r9, fp, ip, sp, pc}
    bd18:	ldmvs	fp, {r4, r5, r9, sl, lr}^
    bd1c:	stmdblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    bd20:			; <UNDEFINED> instruction: 0x46306833
    bd24:			; <UNDEFINED> instruction: 0x4798691b
    bd28:	biclt	r4, r8, r7, lsl #12
    bd2c:	andcs	r4, lr, #95420416	; 0x5b00000
    bd30:	strbmi	r2, [r0], -r1, lsl #2
    bd34:			; <UNDEFINED> instruction: 0xf7f59500
    bd38:	strbmi	lr, [r1], -r6, lsl #30
    bd3c:			; <UNDEFINED> instruction: 0xf0024650
    bd40:			; <UNDEFINED> instruction: 0xf109f813
    bd44:			; <UNDEFINED> instruction: 0xf8df0310
    bd48:	ldrbmi	r0, [r1], -ip, lsr #14
    bd4c:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    bd50:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    bd54:			; <UNDEFINED> instruction: 0xf974f7f9
    bd58:	smlsdcs	r1, r0, r6, r4
    bd5c:			; <UNDEFINED> instruction: 0xf84af002
    bd60:	tstlt	r6, r6, ror r8
    bd64:	adcmi	r6, fp, #11730944	; 0xb30000
    bd68:	strtmi	sp, [r9], -sp, asr #1
    bd6c:			; <UNDEFINED> instruction: 0xf0024650
    bd70:			; <UNDEFINED> instruction: 0xf8dffa79
    bd74:			; <UNDEFINED> instruction: 0xf8df3704
    bd78:	ldrbmi	r0, [r1], -r4, lsl #14
    bd7c:	tstcc	r0, #2063597568	; 0x7b000000
    bd80:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    bd84:	ldrmi	r3, [sl], -r0, lsl #6
    bd88:			; <UNDEFINED> instruction: 0xf95af7f9
    bd8c:			; <UNDEFINED> instruction: 0xf0024650
    bd90:	stmdblt	r7!, {r0, r4, r5, fp, ip, sp, lr, pc}
    bd94:	vldrpl	s13, [fp, #-908]	; 0xfffffc74
    bd98:			; <UNDEFINED> instruction: 0xf0402b00
    bd9c:	sfmvs	f0, 3, [r3], #724	; 0x2d4
    bda0:			; <UNDEFINED> instruction: 0xf1400699
    bda4:	bls	ac7dc <_ZdlPv@@Base+0x9eb4c>
    bda8:			; <UNDEFINED> instruction: 0x36d4f8df
    bdac:	movwls	r5, #10451	; 0x28d3
    bdb0:	andscs	r9, sl, #2048	; 0x800
    bdb4:			; <UNDEFINED> instruction: 0x06ccf8df
    bdb8:			; <UNDEFINED> instruction: 0xf8df2101
    bdbc:	ldmdavs	fp, {r2, r3, r6, r7, r9, sl, ip, sp, lr}
    bdc0:			; <UNDEFINED> instruction: 0xf7f54478
    bdc4:	ldrbtmi	lr, [pc], #-3676	; bdcc <__printf_chk@plt+0xa224>
    bdc8:			; <UNDEFINED> instruction: 0x36c0f8df
    bdcc:	tstcs	r1, lr, lsl #4
    bdd0:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    bdd4:			; <UNDEFINED> instruction: 0xf7f59500
    bdd8:			; <UNDEFINED> instruction: 0x4639eeb6
    bddc:			; <UNDEFINED> instruction: 0xf0014650
    bde0:			; <UNDEFINED> instruction: 0xf107ffc3
    bde4:			; <UNDEFINED> instruction: 0xf8df0310
    bde8:	ldrbmi	r0, [r1], -r8, lsr #13
    bdec:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    bdf0:	ldrbtmi	r3, [r8], #-768	; 0xfffffd00
    bdf4:			; <UNDEFINED> instruction: 0xf924f7f9
    bdf8:			; <UNDEFINED> instruction: 0xf0014650
    bdfc:	blls	cbdf0 <_ZdlPv@@Base+0xbe160>
    be00:			; <UNDEFINED> instruction: 0x0690f8df
    be04:	andscs	r2, r2, #1073741824	; 0x40000000
    be08:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    be0c:	mrc	7, 1, APSR_nzcv, cr6, cr5, {7}
    be10:	stmdbcs	r0, {r0, r5, r6, fp, sp, lr}
    be14:	subhi	pc, r9, #64, 6
    be18:	stmeq	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    be1c:	andcs	r4, r1, r9, lsr #13
    be20:	bvs	1894a28 <_ZdlPv@@Base+0x1886d98>
    be24:	andcs	pc, r8, r2, asr r8	; <UNPREDICTABLE>
    be28:	eorvc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    be2c:	ldmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, ip, sp, pc}^
    be30:	smlatble	r9, fp, r2, r4
    be34:			; <UNDEFINED> instruction: 0x4638683b
    be38:			; <UNDEFINED> instruction: 0x4798691b
    be3c:	stmdavs	r1!, {r0, r1, r3, r4, r5, r8, fp, sp, lr}^
    be40:	ldrmi	r2, [r9]
    be44:	ldrmi	fp, [r9], r8, lsr #31
    be48:	movwcc	r6, #6651	; 0x19fb
    be4c:	sfmle	f4, 2, [r8], #612	; 0x264
    be50:	andls	pc, ip, sp, asr #17
    be54:			; <UNDEFINED> instruction: 0xf0402800
    be58:	bvs	ff8ec704 <_ZdlPv@@Base+0xff8dea74>
    be5c:	blcs	233d0 <_ZdlPv@@Base+0x15740>
    be60:	strtmi	sp, [fp], r4, asr #2
    be64:	stmdavs	r1!, {r0, r1, r8, r9, fp, ip, pc}^
    be68:	vshl.s64	d20, d11, #0
    be6c:			; <UNDEFINED> instruction: 0xf8df812a
    be70:	b	13d5718 <_ZdlPv@@Base+0x13c7a88>
    be74:			; <UNDEFINED> instruction: 0xf8df0885
    be78:	ldrbtmi	r3, [sl], #-1572	; 0xfffff9dc
    be7c:			; <UNDEFINED> instruction: 0xf8df9206
    be80:	ldrbtmi	r2, [fp], #-1568	; 0xfffff9e0
    be84:	ldrbtmi	r9, [sl], #-1541	; 0xfffff9fb
    be88:	bcc	fe4476b0 <_ZdlPv@@Base+0xfe439a20>
    be8c:	movwls	r3, #17168	; 0x4310
    be90:	bcs	4476b8 <_ZdlPv@@Base+0x439a28>
    be94:			; <UNDEFINED> instruction: 0x360cf8df
    be98:	movwls	r4, #29819	; 0x747b
    be9c:	vmls.i8	d18, d0, d0
    bea0:	strcs	r8, [r0, -r9, lsl #2]
    bea4:	and	r4, r4, fp, lsr r6
    bea8:	movwcc	r6, #6643	; 0x19f3
    beac:	vqsub.u8	d20, d16, d9
    beb0:	bvs	18ac15c <_ZdlPv@@Base+0x189e4cc>
    beb4:	andcs	pc, r8, r2, asr r8	; <UNPREDICTABLE>
    beb8:	eorvs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    bebc:	rscsle	r2, r4, r0, lsl #28
    bec0:	adcmi	r6, fp, #1884160	; 0x1cc000
    bec4:	ldmdbvs	r3!, {r4, r5, r6, r7, r8, ip, lr, pc}
    bec8:	mvnle	r4, fp, asr r5
    becc:			; <UNDEFINED> instruction: 0x46306833
    bed0:			; <UNDEFINED> instruction: 0x47986a5b
    bed4:	teqlt	r8, r1, lsl #13
    bed8:			; <UNDEFINED> instruction: 0xf0002f00
    bedc:			; <UNDEFINED> instruction: 0xf8d981a4
    bee0:	strbmi	r3, [r8], -r0
    bee4:			; <UNDEFINED> instruction: 0x47986b5b
    bee8:	ldrb	r6, [sp, r1, ror #16]
    beec:	andcs	r9, r6, #2048	; 0x800
    bef0:	ldreq	pc, [r4, #2271]!	; 0x8df
    bef4:	ldmdavs	fp, {r0, r8, sp}
    bef8:			; <UNDEFINED> instruction: 0xf7f54478
    befc:	bvs	ff907604 <_ZdlPv@@Base+0xff8f9974>
    bf00:	blcs	a3474 <_ZdlPv@@Base+0x957e4>
    bf04:	rsbhi	pc, pc, #0
    bf08:	andscs	r9, r0, #2, 30
    bf0c:	ldreq	pc, [ip, #2271]	; 0x8df
    bf10:	ldmdavs	fp!, {r0, r8, sp}
    bf14:			; <UNDEFINED> instruction: 0xf7f54478
    bf18:			; <UNDEFINED> instruction: 0xf8dfedb2
    bf1c:	ldmdavs	fp!, {r2, r4, r7, r8, sl}
    bf20:	tstcs	r1, r2, lsl #4
    bf24:			; <UNDEFINED> instruction: 0xf7f54478
    bf28:			; <UNDEFINED> instruction: 0xf8dfedaa
    bf2c:	ldmdavs	fp!, {r3, r7, r8, sl}
    bf30:	ldrbtmi	r2, [r8], #-519	; 0xfffffdf9
    bf34:			; <UNDEFINED> instruction: 0xf7f52101
    bf38:	bvs	ff9075c8 <_ZdlPv@@Base+0xff8f9938>
    bf3c:	blcs	a34b0 <_ZdlPv@@Base+0x95820>
    bf40:	subshi	pc, sl, #0
    bf44:	eorcs	r9, r7, r2, lsl #22
    bf48:			; <UNDEFINED> instruction: 0xf7f56819
    bf4c:	stmdavs	r1!, {r4, r7, r8, sl, fp, sp, lr, pc}^
    bf50:	svclt	0x00c42900
    bf54:	stmeq	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    bf58:	ldcle	3, cr2, [r6, #-0]
    bf5c:			; <UNDEFINED> instruction: 0xf8526a62
    bf60:			; <UNDEFINED> instruction: 0xf8522008
    bf64:	cmnlt	pc, r3, lsr #32
    bf68:	andcc	lr, r4, #3522560	; 0x35c000
    bf6c:			; <UNDEFINED> instruction: 0xd108429a
    bf70:			; <UNDEFINED> instruction: 0x4638683b
    bf74:			; <UNDEFINED> instruction: 0x47986a5b
    bf78:	stmdavs	r3, {r0, r8, sp}
    bf7c:			; <UNDEFINED> instruction: 0x47986b9b
    bf80:	ldmibvs	fp!, {r0, r5, r6, fp, sp, lr}^
    bf84:	addsmi	r3, r9, #67108864	; 0x4000000
    bf88:	blls	c3330 <_ZdlPv@@Base+0xb56a0>
    bf8c:			; <UNDEFINED> instruction: 0xf8df200a
    bf90:	ldmdavs	r9, {r3, r5, r8, sl, ip, sp, lr}
    bf94:			; <UNDEFINED> instruction: 0xf7f5447f
    bf98:	bls	c7548 <_ZdlPv@@Base+0xb98b8>
    bf9c:	ldreq	pc, [ip, #-2271]	; 0xfffff721
    bfa0:	ldmdavs	r3, {r0, r8, sp}
    bfa4:	andcs	r4, r8, #120, 8	; 0x78000000
    bfa8:	stcl	7, cr15, [r8, #-980]!	; 0xfffffc2c
    bfac:			; <UNDEFINED> instruction: 0xf8df9a02
    bfb0:	tstcs	r1, r0, lsl r5
    bfb4:	ldrbtmi	r6, [r8], #-2067	; 0xfffff7ed
    bfb8:			; <UNDEFINED> instruction: 0xf7f5221a
    bfbc:			; <UNDEFINED> instruction: 0xf8dfed60
    bfc0:	andcs	r3, lr, #4, 10	; 0x1000000
    bfc4:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    bfc8:	strls	r4, [r0, #-1592]	; 0xfffff9c8
    bfcc:	ldc	7, cr15, [sl, #980]!	; 0x3d4
    bfd0:			; <UNDEFINED> instruction: 0x46504639
    bfd4:	cdp2	0, 12, cr15, cr8, cr1, {0}
    bfd8:	tsteq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    bfdc:	strbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    bfe0:			; <UNDEFINED> instruction: 0x461a4651
    bfe4:	movwcc	lr, #2509	; 0x9cd
    bfe8:			; <UNDEFINED> instruction: 0xf7f94478
    bfec:	ldrbmi	pc, [r0], -r9, lsr #16	; <UNPREDICTABLE>
    bff0:			; <UNDEFINED> instruction: 0xff00f001
    bff4:	vldrpl	s13, [fp, #-908]	; 0xfffffc74
    bff8:			; <UNDEFINED> instruction: 0xf43f2b00
    bffc:			; <UNDEFINED> instruction: 0xf105af32
    c000:			; <UNDEFINED> instruction: 0xe72f3bff
    c004:	subsle	r2, r5, r0, lsl #30
    c008:	andcs	r9, sl, r2, lsl #28
    c00c:			; <UNDEFINED> instruction: 0xf7f56831
    c010:	ldmdavs	fp!, {r4, r8, sl, fp, sp, lr, pc}
    c014:	ldmibvs	fp, {r3, r4, r5, r9, sl, lr}
    c018:	ldmib	r7, {r3, r4, r7, r8, r9, sl, lr}^
    c01c:			; <UNDEFINED> instruction: 0xf7fe1002
    c020:	ldmdavs	r3!, {r0, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    c024:	tstcs	r1, r2, lsl #4
    c028:	beq	447890 <_ZdlPv@@Base+0x439c00>
    c02c:	stc	7, cr15, [r6, #-980]!	; 0xfffffc2c
    c030:	tstcs	r0, fp, lsr r8
    c034:	blvs	fe6dd91c <_ZdlPv@@Base+0xfe6cfc8c>
    c038:	ldmibvs	fp!, {r3, r4, r7, r8, r9, sl, lr}^
    c03c:	movwcc	r6, #6241	; 0x1861
    c040:	sfmle	f4, 4, [sp, #-612]	; 0xfffffd9c
    c044:			; <UNDEFINED> instruction: 0xf8526a62
    c048:			; <UNDEFINED> instruction: 0xf8522008
    c04c:	cdpcs	0, 0, cr6, cr0, cr3, {1}
    c050:	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
    c054:	subsle	r4, sl, fp, lsr #5
    c058:	movwcc	r6, #6643	; 0x19f3
    c05c:	lfmle	f4, 2, [r1], #612	; 0x264
    c060:	andcs	r9, sl, r2, lsl #28
    c064:			; <UNDEFINED> instruction: 0xf7f56831
    c068:			; <UNDEFINED> instruction: 0xf8dfece4
    c06c:	ldmdavs	r3!, {r5, r6, sl}
    c070:	tstcs	r1, sl, lsl r2
    c074:			; <UNDEFINED> instruction: 0xf7f54478
    c078:			; <UNDEFINED> instruction: 0xf8dfed02
    c07c:	andcs	r3, lr, #84, 8	; 0x54000000
    c080:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    c084:	beq	fe4478ec <_ZdlPv@@Base+0xfe439c5c>
    c088:			; <UNDEFINED> instruction: 0xf7f59500
    c08c:	mrc	13, 0, lr, cr8, cr12, {2}
    c090:			; <UNDEFINED> instruction: 0x46501a90
    c094:	cdp2	0, 6, cr15, cr8, cr1, {0}
    c098:			; <UNDEFINED> instruction: 0xf8df9b04
    c09c:			; <UNDEFINED> instruction: 0x46510438
    c0a0:			; <UNDEFINED> instruction: 0x461a4478
    c0a4:	movwcc	lr, #2509	; 0x9cd
    c0a8:			; <UNDEFINED> instruction: 0xffcaf7f8
    c0ac:			; <UNDEFINED> instruction: 0xf0014650
    c0b0:	stmdavs	r1!, {r0, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    c0b4:			; <UNDEFINED> instruction: 0xf10b9b03
    c0b8:	ldrmi	r3, [fp, #3071]	; 0xbff
    c0bc:	mcrge	6, 7, pc, cr14, cr15, {5}	; <UNPREDICTABLE>
    c0c0:	stmdbcs	r0, {r0, r2, r9, sl, fp, ip, pc}
    c0c4:			; <UNDEFINED> instruction: 0xf8dfdd47
    c0c8:	b	13f1110 <_ZdlPv@@Base+0x13e3480>
    c0cc:			; <UNDEFINED> instruction: 0xf8df0885
    c0d0:	ldrbtmi	r3, [r9], #1036	; 0x40c
    c0d4:			; <UNDEFINED> instruction: 0xf109447b
    c0d8:	movwls	r0, #15120	; 0x3b10
    c0dc:	and	r2, r3, r0, lsl #6
    c0e0:	movwcc	r6, #6651	; 0x19fb
    c0e4:	lfmle	f4, 4, [r6, #-612]!	; 0xfffffd9c
    c0e8:			; <UNDEFINED> instruction: 0xf8526a62
    c0ec:			; <UNDEFINED> instruction: 0xf8522008
    c0f0:	svccs	0x00007023
    c0f4:	ldmdbvs	fp!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
    c0f8:	mvnsle	r4, fp, lsr #5
    c0fc:			; <UNDEFINED> instruction: 0x4638683b
    c100:			; <UNDEFINED> instruction: 0x47986a5b
    c104:			; <UNDEFINED> instruction: 0xf0002800
    c108:	stmdavs	r1!, {r5, r7, pc}^
    c10c:	ldmdbvs	r3!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c110:			; <UNDEFINED> instruction: 0xd1a1455b
    c114:			; <UNDEFINED> instruction: 0x46306833
    c118:			; <UNDEFINED> instruction: 0x47986a5b
    c11c:	biclt	r4, r0, r7, lsl #12
    c120:	andcc	lr, r4, #3506176	; 0x358000
    c124:	mulle	pc, sl, r2	; <UNPREDICTABLE>
    c128:	andcs	r9, sl, r2, lsl #22
    c12c:			; <UNDEFINED> instruction: 0xf7f56819
    c130:	ldmdavs	fp!, {r7, sl, fp, sp, lr, pc}
    c134:	ldmibvs	fp, {r3, r4, r5, r9, sl, lr}
    c138:	blls	9dfa0 <_ZdlPv@@Base+0x90310>
    c13c:	andcs	r9, r2, #458752	; 0x70000
    c140:	ldmdavs	fp, {r0, r8, sp}
    c144:	ldc	7, cr15, [sl], {245}	; 0xf5
    c148:			; <UNDEFINED> instruction: 0x4638683b
    c14c:	blvs	fe6d4554 <_ZdlPv@@Base+0xfe6c68c4>
    c150:	stmdavs	r1!, {r3, r4, r7, r8, r9, sl, lr}^
    c154:	blls	c5f5c <_ZdlPv@@Base+0xb82cc>
    c158:	stmiami	r1!, {r3, r4, r5, r9, sp}^
    c15c:	ldmdavs	fp, {r0, r8, sp}
    c160:			; <UNDEFINED> instruction: 0xf7f54478
    c164:	stmdavs	r3!, {r2, r3, r7, sl, fp, sp, lr, pc}
    c168:	adcmi	r3, fp, #1024	; 0x400
    c16c:	stclvs	0, cr13, [r3], #208	; 0xd0
    c170:	strble	r0, [r7], #-1818	; 0xfffff8e6
    c174:	ldmvs	r2!, {r1, r2, r5, r8, ip, sp, pc}
    c178:	addsmi	r1, sl, #27392	; 0x6b00
    c17c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    c180:	mvnslt	r6, r6, lsr #18
    c184:	andcs	r4, r0, #860	; 0x35c
    c188:	and	r4, r1, pc, ror r4
    c18c:			; <UNDEFINED> instruction: 0xb1be6836
    c190:	adcmi	r6, fp, #11730944	; 0xb30000
    c194:	ldmdblt	r2!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    c198:	andcs	r9, r9, #2048	; 0x800
    c19c:	ldrtmi	r2, [r8], -r1, lsl #2
    c1a0:			; <UNDEFINED> instruction: 0xf7f5681b
    c1a4:	ldrtmi	lr, [r0], -ip, ror #24
    c1a8:	ldc2l	7, cr15, [ip], #1000	; 0x3e8
    c1ac:	mcrcs	8, 0, r6, cr0, cr6, {1}
    c1b0:	ldmvs	r3!, {r1, r6, ip, lr, pc}
    c1b4:	rscsle	r4, r6, fp, lsr #5
    c1b8:	andcs	r6, r1, #3538944	; 0x360000
    c1bc:	mvnle	r2, r0, lsl #28
    c1c0:	teqle	r9, r0, lsl #20
    c1c4:	ldreq	r6, [fp], r3, ror #25
    c1c8:	strtmi	sp, [r9], -r6, lsl #8
    c1cc:			; <UNDEFINED> instruction: 0xf7fe4620
    c1d0:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    c1d4:	addhi	pc, pc, r0, asr #32
    c1d8:	andscs	r9, ip, #2048	; 0x800
    c1dc:	smlabtcs	r1, r2, r8, r4
    c1e0:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    c1e4:	mcrr	7, 15, pc, sl, cr5	; <UNPREDICTABLE>
    c1e8:	blmi	fe79ecf0 <_ZdlPv@@Base+0xfe791060>
    c1ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c1f0:	blls	2e6260 <_ZdlPv@@Base+0x2d85d0>
    c1f4:			; <UNDEFINED> instruction: 0xf040405a
    c1f8:	andlt	r8, sp, r8, lsl #2
    c1fc:	blhi	c74f8 <_ZdlPv@@Base+0xb9868>
    c200:	svchi	0x00f0e8bd
    c204:	strtmi	r1, [r0], -r9, ror #24
    c208:	ldc2	7, cr15, [r8], #-1012	; 0xfffffc0c
    c20c:	ldmmi	r8!, {r1, r8, r9, fp, ip, pc}
    c210:	tstcs	r1, r7, lsl r2
    c214:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    c218:	ldc	7, cr15, [r0], #-980	; 0xfffffc2c
    c21c:	blcc	662b0 <_ZdlPv@@Base+0x58620>
    c220:			; <UNDEFINED> instruction: 0xd1a742ab
    c224:	blls	c618c <_ZdlPv@@Base+0xb84fc>
    c228:	stmdals	r6, {r0, r1, r9, sp}
    c22c:	strbmi	r2, [pc], -r1, lsl #2
    c230:			; <UNDEFINED> instruction: 0xf7f5681b
    c234:	ldrb	lr, [r2], -r4, lsr #24
    c238:	andcs	r9, r9, #2048	; 0x800
    c23c:	smlatbcs	r1, sp, r8, r4
    c240:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    c244:	ldc	7, cr15, [sl], {245}	; 0xf5
    c248:	blls	c6140 <_ZdlPv@@Base+0xb84b0>
    c24c:	tstcs	r1, r9, lsl #4
    c250:	ldmdavs	fp, {r0, r1, fp, ip, pc}
    c254:	ldc	7, cr15, [r2], {245}	; 0xf5
    c258:			; <UNDEFINED> instruction: 0x4638683b
    c25c:			; <UNDEFINED> instruction: 0x4798699b
    c260:			; <UNDEFINED> instruction: 0x4638683b
    c264:			; <UNDEFINED> instruction: 0x4798695b
    c268:	stmiami	r3!, {r1, r8, r9, fp, ip, pc}
    c26c:	tstcs	r1, sl, lsl r2
    c270:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    c274:	stc	7, cr15, [r2], {245}	; 0xf5
    c278:	andcs	r4, lr, #160, 22	; 0x28000
    c27c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    c280:	strls	r4, [r0, #-1608]	; 0xfffff9b8
    c284:	mrrc	7, 15, pc, lr, cr5	; <UNPREDICTABLE>
    c288:	ldrbmi	r4, [r0], -r9, asr #12
    c28c:	stc2l	0, cr15, [ip, #-4]!
    c290:			; <UNDEFINED> instruction: 0x465b489b
    c294:	ldrbtmi	r4, [r8], #-1626	; 0xfffff9a6
    c298:	stmib	sp, {r0, r4, r6, r9, sl, lr}^
    c29c:			; <UNDEFINED> instruction: 0xf7f8bb00
    c2a0:	ldrbmi	pc, [r0], -pc, asr #29	; <UNPREDICTABLE>
    c2a4:	stc2	0, cr15, [r6, #4]!
    c2a8:	strls	lr, [r3, #-1839]	; 0xfffff8d1
    c2ac:	andcs	r9, sp, #2048	; 0x800
    c2b0:			; <UNDEFINED> instruction: 0x21014894
    c2b4:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    c2b8:	bl	ff84a294 <_ZdlPv@@Base+0xff83c604>
    c2bc:	strtmi	lr, [r9], -sp, asr #11
    c2c0:			; <UNDEFINED> instruction: 0xf7fe4620
    c2c4:	blmi	1bcad40 <_ZdlPv@@Base+0x1bbd0b0>
    c2c8:			; <UNDEFINED> instruction: 0xf0402800
    c2cc:	bls	ac4d8 <_ZdlPv@@Base+0x9e848>
    c2d0:	movwls	r5, #10451	; 0x28d3
    c2d4:			; <UNDEFINED> instruction: 0xf7fee56c
    c2d8:	stmdacs	r0, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}
    c2dc:	cfstrdge	mvd15, [r5], #252	; 0xfc
    c2e0:	andcs	r9, r7, #2, 28
    c2e4:	tstcs	r1, r6, ror #22
    c2e8:	ldmpl	r3!, {r0, r1, r2, r7, fp, lr}^
    c2ec:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    c2f0:	bl	ff14a2cc <_ZdlPv@@Base+0xff13c63c>
    c2f4:	blls	c5660 <_ZdlPv@@Base+0xb79d0>
    c2f8:	stmmi	r4, {r1, r3, r9, sp}
    c2fc:	ldmdavs	fp, {r0, r8, sp}
    c300:			; <UNDEFINED> instruction: 0xf7f54478
    c304:			; <UNDEFINED> instruction: 0xe767ebbc
    c308:	andcs	r4, lr, #132096	; 0x20400
    c30c:	strls	r2, [r0, #-257]	; 0xfffffeff
    c310:			; <UNDEFINED> instruction: 0xf103447b
    c314:	ldrmi	r0, [pc], -r4, lsl #17
    c318:			; <UNDEFINED> instruction: 0x46404b7e
    c31c:			; <UNDEFINED> instruction: 0xf7f5447b
    c320:			; <UNDEFINED> instruction: 0x4641ec12
    c324:			; <UNDEFINED> instruction: 0xf0014650
    c328:			; <UNDEFINED> instruction: 0xf107fd1f
    c32c:	ldmdami	sl!, {r4, r8, r9}^
    c330:			; <UNDEFINED> instruction: 0x461a4651
    c334:	movwcc	lr, #2509	; 0x9cd
    c338:			; <UNDEFINED> instruction: 0xf7f84478
    c33c:	ldrbmi	pc, [r0], -r1, lsl #29	; <UNPREDICTABLE>
    c340:	ldc2l	0, cr15, [r8, #-4]
    c344:	bvs	ff9057f8 <_ZdlPv@@Base+0xff8f7b68>
    c348:	beq	848784 <_ZdlPv@@Base+0x83aaf4>
    c34c:	bllt	5a38cc <_ZdlPv@@Base+0x595c3c>
    c350:			; <UNDEFINED> instruction: 0xf10d4b72
    c354:	andcs	r0, lr, #32, 20	; 0x20000
    c358:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    c35c:			; <UNDEFINED> instruction: 0xf1039500
    c360:	ldrmi	r0, [pc], -r4, lsl #17
    c364:	strbmi	r4, [r0], -lr, ror #22
    c368:			; <UNDEFINED> instruction: 0xf7f5447b
    c36c:	strbmi	lr, [r1], -ip, ror #23
    c370:			; <UNDEFINED> instruction: 0xf0014650
    c374:			; <UNDEFINED> instruction: 0xf107fcf9
    c378:	stmdami	sl!, {r4, r8, r9}^
    c37c:			; <UNDEFINED> instruction: 0x461a4651
    c380:	movwcc	lr, #2509	; 0x9cd
    c384:			; <UNDEFINED> instruction: 0xf7f84478
    c388:			; <UNDEFINED> instruction: 0x4650fe5b
    c38c:	ldc2	0, cr15, [r2, #-4]!
    c390:			; <UNDEFINED> instruction: 0xf47f2e00
    c394:	strcs	sl, [r0, -lr, lsr #25]
    c398:	strbt	r4, [r6], #1598	; 0x63e
    c39c:			; <UNDEFINED> instruction: 0x46306833
    c3a0:			; <UNDEFINED> instruction: 0x479868db
    c3a4:	ldmdavs	r3!, {r4, r5, r8, fp, ip, sp, pc}
    c3a8:	ldmdbvs	fp, {r4, r5, r9, sl, lr}
    c3ac:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    c3b0:	mcrge	4, 7, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    c3b4:			; <UNDEFINED> instruction: 0x46306833
    c3b8:	ldmdavs	fp, {r0, r5, r9, sl, lr}
    c3bc:	blls	9e224 <_ZdlPv@@Base+0x90594>
    c3c0:	andscs	r4, r7, #5832704	; 0x590000
    c3c4:	ldmdavs	fp, {r0, r8, sp}
    c3c8:			; <UNDEFINED> instruction: 0xf7f54478
    c3cc:			; <UNDEFINED> instruction: 0xe6d7eb58
    c3d0:	andcs	r9, r7, #2, 30
    c3d4:	tstcs	r1, r5, asr r8
    c3d8:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    c3dc:	ldmdavs	fp, {r1, r8, r9, ip, pc}
    c3e0:	bl	134a3bc <_ZdlPv@@Base+0x133c72c>
    c3e4:	blls	c577c <_ZdlPv@@Base+0xb7aec>
    c3e8:	ldmdami	r1, {r0, r1, r9, sp}^
    c3ec:	ldmdavs	fp, {r0, r8, sp}
    c3f0:			; <UNDEFINED> instruction: 0xf7f54478
    c3f4:	str	lr, [r7, #2884]	; 0xb44
    c3f8:	andcs	r9, r3, #2048	; 0x800
    c3fc:	tstcs	r1, sp, asr #16
    c400:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    c404:	bl	eca3e0 <_ZdlPv@@Base+0xebc750>
    c408:			; <UNDEFINED> instruction: 0xf7f5e59c
    c40c:	ldrbmi	lr, [r0], -r4, lsl #22
    c410:	ldc2l	0, cr15, [r0], #4
    c414:	bl	14a3f0 <_ZdlPv@@Base+0x13c760>
    c418:			; <UNDEFINED> instruction: 0xf0014650
    c41c:			; <UNDEFINED> instruction: 0xf7f5fceb
    c420:	ldrbmi	lr, [r0], -r0, lsl #22
    c424:	stc2l	0, cr15, [r6], #4
    c428:	b	ffeca404 <_ZdlPv@@Base+0xffebc774>
    c42c:			; <UNDEFINED> instruction: 0xf0014650
    c430:			; <UNDEFINED> instruction: 0xf7f5fce1
    c434:			; <UNDEFINED> instruction: 0x4650eaf6
    c438:	ldc2l	0, cr15, [ip], {1}
    c43c:	b	ffc4a418 <_ZdlPv@@Base+0xffc3c788>
    c440:			; <UNDEFINED> instruction: 0xf0014650
    c444:			; <UNDEFINED> instruction: 0xf7f5fcd7
    c448:	ldrbmi	lr, [r0], -ip, ror #21
    c44c:	ldc2l	0, cr15, [r2], {1}
    c450:	b	ff9ca42c <_ZdlPv@@Base+0xff9bc79c>
    c454:			; <UNDEFINED> instruction: 0xf0014650
    c458:			; <UNDEFINED> instruction: 0xf7f5fccd
    c45c:	svclt	0x0000eae2
    c460:	andeq	r8, r1, ip, asr #4
    c464:	andeq	r0, r0, r4, asr #1
    c468:	andeq	r8, r1, r8, lsr r2
    c46c:	andeq	sl, r1, r0, lsr r3
    c470:	andeq	r4, r0, sl, lsl #11
    c474:	andeq	r5, r0, sl, asr #20
    c478:			; <UNDEFINED> instruction: 0x0001a2b0
    c47c:	andeq	r5, r0, r8, lsr #20
    c480:	andeq	r0, r0, r8, lsl #2
    c484:	andeq	r5, r0, r0, lsl #20
    c488:	andeq	sl, r1, r6, ror #4
    c48c:	andeq	r4, r0, r2, ror #4
    c490:	andeq	r5, r0, r6, lsr r5
    c494:	ldrdeq	r5, [r0], -r2
    c498:	andeq	r5, r0, sl, ror #10
    c49c:	andeq	sl, r1, sl, lsr #3
    c4a0:	andeq	r5, r0, r2, ror #10
    c4a4:	andeq	r5, r0, r0, asr r5
    c4a8:	andeq	r5, r0, r8, lsl #18
    c4ac:	strdeq	r5, [r0], -r8
    c4b0:	andeq	r5, r0, r4, asr #9
    c4b4:	andeq	r5, r0, lr, ror #17
    c4b8:	muleq	r1, r8, r0
    c4bc:	andeq	r5, r0, r4, lsl #17
    c4c0:	andeq	r5, r0, lr, ror r8
    c4c4:	andeq	r4, r0, lr, rrx
    c4c8:	andeq	r4, r0, r4, asr r0
    c4cc:	andeq	r5, r0, r0, asr #15
    c4d0:			; <UNDEFINED> instruction: 0x00003fb2
    c4d4:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    c4d8:	andeq	r9, r1, sl, asr pc
    c4dc:			; <UNDEFINED> instruction: 0x000057b8
    c4e0:	strdeq	r5, [r0], -r0
    c4e4:	andeq	r5, r0, r8, lsr #14
    c4e8:	andeq	r5, r0, r6, ror #13
    c4ec:	andeq	r7, r1, ip, ror #25
    c4f0:	andeq	r5, r0, r2, lsl #13
    c4f4:	andeq	r5, r0, sl, ror r6
    c4f8:	andeq	r5, r0, r2, asr #11
    c4fc:			; <UNDEFINED> instruction: 0x00003db6
    c500:	andeq	r3, r0, r6, lsr #27
    c504:	andeq	r5, r0, sl, lsr r5
    c508:	andeq	r5, r0, r8, lsr #9
    c50c:	andeq	r5, r0, ip, lsl r0
    c510:	andeq	r9, r1, ip, lsl sp
    c514:	andeq	r3, r0, ip, ror #30
    c518:	andeq	r5, r0, r4, ror #8
    c51c:	ldrdeq	r9, [r1], -r2
    c520:	andeq	r3, r0, r0, lsr #30
    c524:	andeq	r5, r0, r8, lsl r4
    c528:	ldrdeq	r5, [r0], -r0
    c52c:			; <UNDEFINED> instruction: 0x000053ba
    c530:	andeq	r5, r0, r8, lsl r4
    c534:	ldrdeq	r3, [r0], -sl
    c538:	ldrblt	r4, [r0, #-2855]!	; 0xfffff4d9
    c53c:			; <UNDEFINED> instruction: 0x4605447b
    c540:			; <UNDEFINED> instruction: 0xf8c32601
    c544:			; <UNDEFINED> instruction: 0xf7fb612c
    c548:			; <UNDEFINED> instruction: 0x4628fbf5
    c54c:			; <UNDEFINED> instruction: 0xf7fb4c23
    c550:			; <UNDEFINED> instruction: 0x4628fc97
    c554:	ldc2	7, cr15, [lr], {251}	; 0xfb
    c558:			; <UNDEFINED> instruction: 0xf7ff4628
    c55c:	vstmiavs	fp!, {s31-s99}
    c560:			; <UNDEFINED> instruction: 0xf013447c
    c564:	blmi	790170 <_ZdlPv@@Base+0x7824e0>
    c568:	stmiapl	r4!, {r2, r5, ip, lr, pc}^
    c56c:	eorscs	r4, r9, #1900544	; 0x1d0000
    c570:	tstcs	r1, r3, lsr #16
    c574:			; <UNDEFINED> instruction: 0xf7f54478
    c578:	vstmiavs	fp!, {s29-s158}
    c57c:	strle	r0, [r2, #-2011]!	; 0xfffff825
    c580:			; <UNDEFINED> instruction: 0xf7fe4628
    c584:			; <UNDEFINED> instruction: 0x4628f81b
    c588:			; <UNDEFINED> instruction: 0xff80f7fd
    c58c:			; <UNDEFINED> instruction: 0xf7fe4628
    c590:	stmdavs	fp!, {r0, r1, r7, r8, fp, ip, sp, lr, pc}
    c594:	vstrle	d2, [r8, #-0]
    c598:	strtmi	r2, [r1], -r0, lsl #8
    c59c:			; <UNDEFINED> instruction: 0xf7ff4628
    c5a0:	stmdavs	fp!, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    c5a4:	adcmi	r3, r3, #16777216	; 0x1000000
    c5a8:			; <UNDEFINED> instruction: 0x4628dcf7
    c5ac:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c5b0:	blt	4ca5b0 <_ZdlPv@@Base+0x4bc920>
    c5b4:	ldrtmi	r5, [r1], -r4, ror #17
    c5b8:	andscs	r4, r0, #720896	; 0xb0000
    c5bc:	ldrbtmi	r6, [r8], #-2083	; 0xfffff7dd
    c5c0:	b	174a59c <_ZdlPv@@Base+0x173c90c>
    c5c4:	stmdami	r9, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    c5c8:	stmdavs	r3!, {r2, r9, sp}
    c5cc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c5d0:	b	154a5ac <_ZdlPv@@Base+0x153c91c>
    c5d4:	svclt	0x0000e7d4
    c5d8:	strdeq	r9, [r1], -r0
    c5dc:	andeq	r7, r1, r8, ror r9
    c5e0:	andeq	r0, r0, r8, lsl #2
    c5e4:	andeq	r5, r0, r8, lsl #7
    c5e8:	andeq	r5, r0, sl, lsr #6
    c5ec:	andeq	r3, r0, r6, asr sp
    c5f0:			; <UNDEFINED> instruction: 0xf7f8b108
    c5f4:	ldrbmi	fp, [r0, -r5, lsr #26]!
    c5f8:	svclt	0x00004770
    c5fc:	ldrbmi	r2, [r0, -r0]!
    c600:	ldrbmi	r2, [r0, -r0]!
    c604:	svclt	0x00004770
    c608:	svclt	0x00004770
    c60c:	svclt	0x00004770
    c610:	svclt	0x00004770
    c614:	svclt	0x00004770
    c618:	svclt	0x00004770
    c61c:	svclt	0x00004770
    c620:			; <UNDEFINED> instruction: 0x4604b510
    c624:	blx	d48632 <_ZdlPv@@Base+0xd3a9a2>
    c628:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c62c:			; <UNDEFINED> instruction: 0x4604b510
    c630:	blx	bc863e <_ZdlPv@@Base+0xbba9ae>
    c634:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c638:			; <UNDEFINED> instruction: 0x4604b510
    c63c:	blx	a4864a <_ZdlPv@@Base+0xa3a9ba>
    c640:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c644:			; <UNDEFINED> instruction: 0x4604b510
    c648:	blx	8c8656 <_ZdlPv@@Base+0x8ba9c6>
    c64c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c650:			; <UNDEFINED> instruction: 0x4604b510
    c654:	blx	748662 <_ZdlPv@@Base+0x73a9d2>
    c658:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c65c:			; <UNDEFINED> instruction: 0x4604b510
    c660:	blx	5c866e <_ZdlPv@@Base+0x5ba9de>
    c664:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c668:			; <UNDEFINED> instruction: 0x4604b510
    c66c:	blx	44867a <_ZdlPv@@Base+0x43a9ea>
    c670:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c674:			; <UNDEFINED> instruction: 0x4604b510
    c678:	blx	2c8686 <_ZdlPv@@Base+0x2ba9f6>
    c67c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c680:			; <UNDEFINED> instruction: 0x4604b510
    c684:			; <UNDEFINED> instruction: 0xf7f56a80
    c688:	strtmi	lr, [r0], -r2, lsl #19
    c68c:	svclt	0x0000bd10
    c690:			; <UNDEFINED> instruction: 0x4604b510
    c694:			; <UNDEFINED> instruction: 0xf7f56a80
    c698:			; <UNDEFINED> instruction: 0x4620e97a
    c69c:	blx	ffe486a8 <_ZdlPv@@Base+0xffe3aa18>
    c6a0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c6a4:			; <UNDEFINED> instruction: 0x4604b510
    c6a8:			; <UNDEFINED> instruction: 0xf7f56a80
    c6ac:			; <UNDEFINED> instruction: 0x4620e970
    c6b0:	svclt	0x0000bd10
    c6b4:			; <UNDEFINED> instruction: 0x4604b510
    c6b8:			; <UNDEFINED> instruction: 0xf7f56a80
    c6bc:	strtmi	lr, [r0], -r8, ror #18
    c6c0:	blx	ff9c86cc <_ZdlPv@@Base+0xff9baa3c>
    c6c4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c6c8:			; <UNDEFINED> instruction: 0x4604b510
    c6cc:			; <UNDEFINED> instruction: 0xf7f56a80
    c6d0:			; <UNDEFINED> instruction: 0x4620e95e
    c6d4:	svclt	0x0000bd10
    c6d8:			; <UNDEFINED> instruction: 0x4604b510
    c6dc:			; <UNDEFINED> instruction: 0xf7f56a80
    c6e0:			; <UNDEFINED> instruction: 0x4620e956
    c6e4:	blx	ff5486f0 <_ZdlPv@@Base+0xff53aa60>
    c6e8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c6ec:			; <UNDEFINED> instruction: 0x4604b510
    c6f0:			; <UNDEFINED> instruction: 0xf7f56a80
    c6f4:	strtmi	lr, [r0], -ip, asr #18
    c6f8:	svclt	0x0000bd10
    c6fc:			; <UNDEFINED> instruction: 0x4604b510
    c700:			; <UNDEFINED> instruction: 0xf7f56a80
    c704:	strtmi	lr, [r0], -r4, asr #18
    c708:	blx	ff0c8714 <_ZdlPv@@Base+0xff0baa84>
    c70c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c710:			; <UNDEFINED> instruction: 0x4604b510
    c714:			; <UNDEFINED> instruction: 0xf7f56a80
    c718:			; <UNDEFINED> instruction: 0x4620e93a
    c71c:	svclt	0x0000bd10
    c720:			; <UNDEFINED> instruction: 0x4604b510
    c724:			; <UNDEFINED> instruction: 0xf7f56a80
    c728:			; <UNDEFINED> instruction: 0x4620e932
    c72c:	blx	fec48738 <_ZdlPv@@Base+0xfec3aaa8>
    c730:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c734:			; <UNDEFINED> instruction: 0x4604b510
    c738:			; <UNDEFINED> instruction: 0xf7f56a80
    c73c:	strtmi	lr, [r0], -r8, lsr #18
    c740:	svclt	0x0000bd10
    c744:			; <UNDEFINED> instruction: 0x4604b510
    c748:			; <UNDEFINED> instruction: 0xf7f56a80
    c74c:	strtmi	lr, [r0], -r0, lsr #18
    c750:	blx	fe7c875c <_ZdlPv@@Base+0xfe7baacc>
    c754:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c758:			; <UNDEFINED> instruction: 0x4604b510
    c75c:			; <UNDEFINED> instruction: 0xf7f56a80
    c760:			; <UNDEFINED> instruction: 0x4620e916
    c764:	svclt	0x0000bd10
    c768:			; <UNDEFINED> instruction: 0x4604b510
    c76c:			; <UNDEFINED> instruction: 0xf7f56a80
    c770:	strtmi	lr, [r0], -lr, lsl #18
    c774:	blx	fe348780 <_ZdlPv@@Base+0xfe33aaf0>
    c778:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c77c:			; <UNDEFINED> instruction: 0x4604b510
    c780:	bvs	fe01f398 <_ZdlPv@@Base+0xfe011708>
    c784:	movwcc	r4, #33915	; 0x847b
    c788:	tstlt	r8, r3, lsr #32
    c78c:	ldmdb	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c790:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c794:	andeq	r7, r1, r8, asr #8
    c798:			; <UNDEFINED> instruction: 0x4604b510
    c79c:	bvs	fe01f3bc <_ZdlPv@@Base+0xfe01172c>
    c7a0:	movwcc	r4, #33915	; 0x847b
    c7a4:	tstlt	r8, r3, lsr #32
    c7a8:	stmdb	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c7ac:			; <UNDEFINED> instruction: 0xf0014620
    c7b0:	strtmi	pc, [r0], -pc, ror #20
    c7b4:	svclt	0x0000bd10
    c7b8:	andeq	r7, r1, ip, lsr #8
    c7bc:			; <UNDEFINED> instruction: 0x4604b510
    c7c0:	bvs	fe01f3d8 <_ZdlPv@@Base+0xfe011748>
    c7c4:	movwcc	r4, #33915	; 0x847b
    c7c8:	tstlt	r8, r3, lsr #32
    c7cc:	ldmdb	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c7d0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c7d4:	andeq	r7, r1, r8, lsl #8
    c7d8:			; <UNDEFINED> instruction: 0x4604b510
    c7dc:	bvs	fe01f3fc <_ZdlPv@@Base+0xfe01176c>
    c7e0:	movwcc	r4, #33915	; 0x847b
    c7e4:	tstlt	r8, r3, lsr #32
    c7e8:	stmdb	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c7ec:			; <UNDEFINED> instruction: 0xf0014620
    c7f0:	strtmi	pc, [r0], -pc, asr #20
    c7f4:	svclt	0x0000bd10
    c7f8:	andeq	r7, r1, ip, ror #7
    c7fc:			; <UNDEFINED> instruction: 0x4604b510
    c800:	bvs	fe01f418 <_ZdlPv@@Base+0xfe011788>
    c804:	movwcc	r4, #33915	; 0x847b
    c808:	tstlt	r8, r3, lsr #32
    c80c:	ldmdb	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c810:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c814:	andeq	r7, r1, r8, asr #7
    c818:			; <UNDEFINED> instruction: 0x4604b510
    c81c:	bvs	fe01f43c <_ZdlPv@@Base+0xfe0117ac>
    c820:	movwcc	r4, #33915	; 0x847b
    c824:	tstlt	r8, r3, lsr #32
    c828:	stmdb	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c82c:			; <UNDEFINED> instruction: 0xf0014620
    c830:	strtmi	pc, [r0], -pc, lsr #20
    c834:	svclt	0x0000bd10
    c838:	andeq	r7, r1, ip, lsr #7
    c83c:			; <UNDEFINED> instruction: 0x4604b510
    c840:	bvs	fe01f458 <_ZdlPv@@Base+0xfe0117c8>
    c844:	movwcc	r4, #33915	; 0x847b
    c848:	tstlt	r8, r3, lsr #32
    c84c:	ldm	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c850:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c854:	andeq	r7, r1, r8, lsl #7
    c858:			; <UNDEFINED> instruction: 0x4604b510
    c85c:	bvs	fe01f47c <_ZdlPv@@Base+0xfe0117ec>
    c860:	movwcc	r4, #33915	; 0x847b
    c864:	tstlt	r8, r3, lsr #32
    c868:	stmia	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c86c:			; <UNDEFINED> instruction: 0xf0014620
    c870:	strtmi	pc, [r0], -pc, lsl #20
    c874:	svclt	0x0000bd10
    c878:	andeq	r7, r1, ip, ror #6
    c87c:			; <UNDEFINED> instruction: 0x460bb530
    c880:	addlt	r4, r3, pc, lsl #26
    c884:	strmi	r4, [r4], -pc, lsl #20
    c888:	stmiapl	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
    c88c:	orrslt	r6, sl, r2, lsl r8
    c890:	tstls	r1, sp, lsl #16
    c894:	stmdapl	sp!, {r0, r2, r3, r8, fp, lr}
    c898:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    c89c:	stc2	0, cr15, [lr, #-4]!
    c8a0:	stmdbmi	fp, {r0, r8, r9, fp, ip, pc}
    c8a4:	stmdavs	r8!, {r1, r5, r9, sl, lr}
    c8a8:			; <UNDEFINED> instruction: 0xf0014479
    c8ac:	stmdavs	r8!, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    c8b0:	ldmdb	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c8b4:	ldm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c8b8:	stmiapl	sp!, {r0, r1, r9, fp, lr}
    c8bc:	svclt	0x0000e7f1
    c8c0:	andeq	r7, r1, r0, asr r6
    c8c4:	ldrdeq	r0, [r0], -ip
    c8c8:	andeq	r0, r0, r8, ror #1
    c8cc:	muleq	r0, r4, r2
    c8d0:	andeq	r5, r0, ip, lsl #5
    c8d4:	mvnsmi	lr, sp, lsr #18
    c8d8:	svcmi	0x00202400
    c8dc:	ldrbtmi	r2, [pc], #-769	; c8e4 <__printf_chk@plt+0xad3c>
    c8e0:	strvc	pc, [r2, #1287]	; 0x507
    c8e4:	blcc	10aa08 <_ZdlPv@@Base+0xfcd78>
    c8e8:	rsbseq	pc, pc, #52	; 0x34
    c8ec:	b	13f9480 <_ZdlPv@@Base+0x13eb7f0>
    c8f0:			; <UNDEFINED> instruction: 0xd1230844
    c8f4:	stmia	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c8f8:	strmi	r6, [r6], -r3, lsl #16
    c8fc:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    c900:	svclt	0x0058059a
    c904:	strle	r7, [r5, #-44]	; 0xffffffd4
    c908:	stmda	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c90c:			; <UNDEFINED> instruction: 0xf8536803
    c910:	eorvc	r3, fp, r4, lsr #32
    c914:			; <UNDEFINED> instruction: 0xf8336833
    c918:	ldrbeq	r3, [fp, #8]
    c91c:			; <UNDEFINED> instruction: 0xf7f5d518
    c920:	strcc	lr, [r1, #-2328]	; 0xfffff6e8
    c924:			; <UNDEFINED> instruction: 0xf8536803
    c928:	strcc	r3, [r1], #-36	; 0xffffffdc
    c92c:	rsbseq	pc, pc, #52	; 0x34
    c930:	stmdaeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    c934:	svccc	0x0001f807
    c938:	sbcsle	fp, fp, r3, ror #5
    c93c:			; <UNDEFINED> instruction: 0xf8053401
    c940:			; <UNDEFINED> instruction: 0xf5b43b01
    c944:			; <UNDEFINED> instruction: 0xf8077f80
    c948:	bicle	r3, sp, r1, lsl #30
    c94c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c950:	svcmi	0x0001f807
    c954:	strcc	r3, [r1], #-1281	; 0xfffffaff
    c958:	svclt	0x0000e7c6
    c95c:	andeq	r9, r1, sl, lsl #17
    c960:	movwcs	r1, #3650	; 0xe42
    c964:	svccc	0x0001f802
    c968:			; <UNDEFINED> instruction: 0xf5b33301
    c96c:	mvnsle	r7, r0, lsl #31
    c970:	svclt	0x00004770
    c974:	svclt	0x00004770
    c978:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    c97c:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    c980:	addlt	fp, r3, r0, lsl #10
    c984:			; <UNDEFINED> instruction: 0xf7ff9001
    c988:	stmdals	r1, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c98c:			; <UNDEFINED> instruction: 0xf85db003
    c990:	ldrbmi	pc, [r0, -r4, lsl #22]!	; <UNPREDICTABLE>
    c994:	andeq	r9, r1, lr, ror #15
    c998:	svcmi	0x00f0e92d
    c99c:	stmibmi	r3, {r0, r3, r7, ip, sp, pc}
    c9a0:	stmmi	r3, {sl, sp}
    c9a4:	stceq	0, cr15, [r1], {79}	; 0x4f
    c9a8:	ldrbtmi	r4, [r9], #-2946	; 0xfffff47e
    c9ac:	ldrbtmi	r4, [r8], #-3458	; 0xfffff27e
    c9b0:	andlt	pc, r8, #14614528	; 0xdf0000
    c9b4:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    c9b8:	ldrbtmi	r9, [fp], #1287	; 0x507
    c9bc:	andvc	pc, r4, #268435456	; 0x10000000
    c9c0:			; <UNDEFINED> instruction: 0xf50b4f7f
    c9c4:	andls	r7, r2, #532480	; 0x82000
    c9c8:	andvc	pc, r4, #0, 4
    c9cc:			; <UNDEFINED> instruction: 0xf6039203
    c9d0:	blls	1cd1e8 <_ZdlPv@@Base+0x1bf558>
    c9d4:			; <UNDEFINED> instruction: 0xf50b447f
    c9d8:			; <UNDEFINED> instruction: 0xf50b7601
    c9dc:	vmla.i8	<illegal reg q3.5>, <illegal reg q5.5>, <illegal reg q0.5>
    c9e0:	vrshl.s8	d4, d4, d11
    c9e4:			; <UNDEFINED> instruction: 0xf6035804
    c9e8:	strls	r1, [r6, -r4, lsl #6]
    c9ec:	vhsub.s8	d9, d11, d4
    c9f0:	movwls	r6, #22276	; 0x5704
    c9f4:	blgt	10ab28 <_ZdlPv@@Base+0xfce98>
    c9f8:			; <UNDEFINED> instruction: 0xf0349700
    c9fc:	cmnle	ip, pc, ror r3
    ca00:			; <UNDEFINED> instruction: 0xf7f59101
    ca04:	stmdbls	r1, {r3, r5, fp, sp, lr, pc}
    ca08:	stmdavs	r2, {r0, r1, r5, r6}
    ca0c:	andscs	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    ca10:	addvs	pc, r0, #301989888	; 0x12000000
    ca14:	andcs	fp, r1, #28, 30	; 0x70
    ca18:	andcs	pc, r0, sl, lsl #17
    ca1c:			; <UNDEFINED> instruction: 0xf88ad101
    ca20:	stmdavs	r2, {sp}
    ca24:			; <UNDEFINED> instruction: 0xf4125ad2
    ca28:	svclt	0x000e7280
    ca2c:	andcs	r7, r1, #50	; 0x32
    ca30:	stmdavs	r2, {r1, r4, r5, ip, sp, lr}
    ca34:			; <UNDEFINED> instruction: 0xf4125ad2
    ca38:	svclt	0x000e7200
    ca3c:	andcs	pc, r0, r9, lsl #17
    ca40:			; <UNDEFINED> instruction: 0xf8892201
    ca44:			; <UNDEFINED> instruction: 0xf1a42000
    ca48:	bcs	24d310 <_ZdlPv@@Base+0x23f680>
    ca4c:	adchi	pc, sl, r0, asr #4
    ca50:	eorvc	r2, sl, r0, lsl #4
    ca54:	bpl	ff4a6a64 <_ZdlPv@@Base+0xff498dd4>
    ca58:	addpl	pc, r0, #301989888	; 0x12000000
    ca5c:	addhi	pc, sp, r0, asr #32
    ca60:	ldrdgt	pc, [r0, #-143]!	; 0xffffff71
    ca64:	vqshl.s8	q2, q14, q14
    ca68:			; <UNDEFINED> instruction: 0xf80c7c04
    ca6c:	stmdavs	r2, {r2, sp}
    ca70:			; <UNDEFINED> instruction: 0xf4125ad2
    ca74:			; <UNDEFINED> instruction: 0xf0405200
    ca78:			; <UNDEFINED> instruction: 0xf8888089
    ca7c:	stmdavs	r2, {sp}
    ca80:			; <UNDEFINED> instruction: 0xf0125ad2
    ca84:	cmnle	ip, r4, lsl #4
    ca88:	teqgt	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    ca8c:			; <UNDEFINED> instruction: 0xf60c44fc
    ca90:			; <UNDEFINED> instruction: 0xf80c0c04
    ca94:	stmdavs	r2, {r2, sp}
    ca98:			; <UNDEFINED> instruction: 0xf0125ad2
    ca9c:	cmnle	r8, r8, lsl #4
    caa0:	eorsvc	r9, sl, r0, lsl #30
    caa4:	bpl	ff4a6ab4 <_ZdlPv@@Base+0xff498e24>
    caa8:	cfstrsmi	mvf15, [r0], {18}
    caac:			; <UNDEFINED> instruction: 0xf8dfd14a
    cab0:	ldrbtmi	lr, [lr], #284	; 0x11c
    cab4:	andne	pc, r4, #14680064	; 0xe00000
    cab8:	andgt	pc, r4, r2, lsl #16
    cabc:	cdppl	8, 13, cr6, cr2, cr2, {0}
    cac0:	svclt	0x00a42a00
    cac4:	cfmadd32cs	mvax0, mvfx15, mvfx4, mvfx14
    cac8:	andgt	pc, r4, lr, lsl #16
    cacc:	stmdavs	r2, {r1, r5, r6, r8, r9, fp, ip, lr, pc}
    cad0:			; <UNDEFINED> instruction: 0xf10a3401
    cad4:	strcc	r0, [r1], -r1, lsl #20
    cad8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    cadc:	bpl	ff4d9ee8 <_ZdlPv@@Base+0xff4cc258>
    cae0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    cae4:	vmlsl.u8	<illegal reg q12.5>, d3, d0
    cae8:			; <UNDEFINED> instruction: 0xf80b0340
    caec:			; <UNDEFINED> instruction: 0xf0343f01
    caf0:			; <UNDEFINED> instruction: 0xf102037f
    caf4:	andls	r0, r0, #268435456	; 0x10000000
    caf8:	svcls	0x0002d082
    cafc:	andcs	pc, r4, #1048576	; 0x100000
    cb00:	stceq	6, cr15, [r4], {1}
    cb04:	andne	pc, r4, r1, lsl #12
    cb08:	strtpl	r2, [r3], #768	; 0x300
    cb0c:	andcc	pc, ip, r4, lsl #16
    cb10:	strbpl	r9, [r3, #2560]!	; 0xa00
    cb14:	strcc	r5, [r1], #-1059	; 0xfffffbdd
    cb18:	svcvc	0x0080f5b4
    cb1c:	blcc	8ab2c <_ZdlPv@@Base+0x7ce9c>
    cb20:	blcc	8ab50 <_ZdlPv@@Base+0x7cec0>
    cb24:	blcc	8ab44 <_ZdlPv@@Base+0x7ceb4>
    cb28:	blcc	8ab54 <_ZdlPv@@Base+0x7cec4>
    cb2c:	blcc	8ab48 <_ZdlPv@@Base+0x7ceb8>
    cb30:	blcc	8ab58 <_ZdlPv@@Base+0x7cec8>
    cb34:			; <UNDEFINED> instruction: 0xf80b9200
    cb38:			; <UNDEFINED> instruction: 0xf47f3f01
    cb3c:	andlt	sl, r9, lr, asr pc
    cb40:	svchi	0x00f0e8bd
    cb44:	andcs	r9, r1, #5, 30
    cb48:	stmdavs	r2, {r1, r3, r4, r5, r8, sl, ip, lr}
    cb4c:	bcs	2469c <_ZdlPv@@Base+0x16a0c>
    cb50:	bls	2037d8 <_ZdlPv@@Base+0x1f5b48>
    cb54:	stceq	0, cr15, [r0], {79}	; 0x4f
    cb58:	andcs	pc, r4, #2097152	; 0x200000
    cb5c:	andgt	pc, r4, r2, lsl #16
    cb60:	svcls	0x0004e7b5
    cb64:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    cb68:	bpl	ff4a6b78 <_ZdlPv@@Base+0xff498ee8>
    cb6c:	andeq	pc, r8, #18
    cb70:	svcls	0x0000d096
    cb74:	eorsvc	r2, sl, r1, lsl #4
    cb78:	svcls	0x0003e794
    cb7c:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    cb80:	bpl	ff4a6b90 <_ZdlPv@@Base+0xff498f00>
    cb84:	andpl	pc, r0, #301989888	; 0x12000000
    cb88:	svcge	0x0077f43f
    cb8c:			; <UNDEFINED> instruction: 0xf8882201
    cb90:	ldrb	r2, [r4, -r0]!
    cb94:			; <UNDEFINED> instruction: 0xf04f9a06
    cb98:			; <UNDEFINED> instruction: 0xf6020c01
    cb9c:			; <UNDEFINED> instruction: 0xf8022204
    cba0:	ldr	ip, [r4, r4]
    cba4:	eorvc	r2, sl, r1, lsl #4
    cba8:	svclt	0x0000e754
    cbac:	andeq	r9, r1, r2, asr #19
    cbb0:			; <UNDEFINED> instruction: 0x000199be
    cbb4:			; <UNDEFINED> instruction: 0x000199b8
    cbb8:			; <UNDEFINED> instruction: 0x000199b6
    cbbc:			; <UNDEFINED> instruction: 0x000199b2
    cbc0:	muleq	r1, r8, r9
    cbc4:	andeq	r9, r1, r8, lsl #18
    cbc8:	andeq	r9, r1, r0, ror #17
    cbcc:			; <UNDEFINED> instruction: 0x000198ba
    cbd0:			; <UNDEFINED> instruction: 0xf1001e43
    cbd4:	strdcs	r0, [r0, -pc]
    cbd8:	svcne	0x0001f803
    cbdc:			; <UNDEFINED> instruction: 0xd1fb4293
    cbe0:	svclt	0x00004770
    cbe4:			; <UNDEFINED> instruction: 0xf1001e43
    cbe8:	strdcs	r0, [r0, -pc]
    cbec:	svcne	0x0001f803
    cbf0:			; <UNDEFINED> instruction: 0xd1fb4293
    cbf4:	svclt	0x00004770
    cbf8:	mcrne	4, 2, fp, cr3, cr0, {0}
    cbfc:	ldrbteq	pc, [pc], #256	; cc04 <__printf_chk@plt+0xb05c>	; <UNPREDICTABLE>
    cc00:			; <UNDEFINED> instruction: 0xf8032200
    cc04:	adcmi	r2, r3, #1, 30
    cc08:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    cc0c:	andcs	fp, r1, #-1073741814	; 0xc000000a
    cc10:			; <UNDEFINED> instruction: 0xf81154c2
    cc14:	blcs	1c820 <_ZdlPv@@Base+0xeb90>
    cc18:			; <UNDEFINED> instruction: 0xf85dd1fa
    cc1c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    cc20:	mcrne	4, 2, fp, cr3, cr0, {0}
    cc24:	ldrbteq	pc, [pc], #256	; cc2c <__printf_chk@plt+0xb084>	; <UNPREDICTABLE>
    cc28:			; <UNDEFINED> instruction: 0xf8032200
    cc2c:	adcmi	r2, r3, #1, 30
    cc30:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    cc34:	andcs	fp, r1, #-1073741814	; 0xc000000a
    cc38:			; <UNDEFINED> instruction: 0xf81154c2
    cc3c:	blcs	1c848 <_ZdlPv@@Base+0xebb8>
    cc40:			; <UNDEFINED> instruction: 0xf85dd1fa
    cc44:	ldrbmi	r4, [r0, -r4, lsl #22]!
    cc48:	svclt	0x00004770
    cc4c:	stmdbcc	r1, {r4, r5, sl, ip, sp, pc}
    cc50:	strvc	pc, [r0], #1280	; 0x500
    cc54:	strcs	r4, [r1, #-1539]	; 0xfffff9fd
    cc58:	svccs	0x0001f811
    cc5c:	andsvc	fp, sp, r2, lsl #2
    cc60:	adcmi	r3, r3, #67108864	; 0x4000000
    cc64:	ldfltd	f5, [r0], #-992	; 0xfffffc20
    cc68:	svclt	0x00004770
    cc6c:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    cc70:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    cc74:	addlt	fp, r3, r0, lsl #10
    cc78:			; <UNDEFINED> instruction: 0xf7ff9001
    cc7c:	stmdals	r1, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    cc80:			; <UNDEFINED> instruction: 0xf85db003
    cc84:	ldrbmi	pc, [r0, -r4, lsl #22]!	; <UNPREDICTABLE>
    cc88:	strdeq	r9, [r1], -lr
    cc8c:	andvs	r2, r3, r1, lsl #6
    cc90:	addvs	fp, r1, r9, lsl #2
    cc94:	stmdbmi	r2, {r4, r5, r6, r8, r9, sl, lr}
    cc98:	addvs	r4, r1, r9, ror r4
    cc9c:	svclt	0x00004770
    cca0:	andeq	r4, r0, r8, asr #29
    cca4:	andvs	r2, r2, r0, lsl #4
    cca8:	svclt	0x00004770
    ccac:	addvs	r2, r1, r3, lsl #4
    ccb0:	ldrbmi	r6, [r0, -r2]!
    ccb4:	addvs	r2, r1, r4, lsl #4
    ccb8:	ldrbmi	r6, [r0, -r2]!
    ccbc:	andvc	r2, r1, #536870912	; 0x20000000
    ccc0:	ldrbmi	r6, [r0, -r2]!
    ccc4:	sfm	f2, 4, [r0, #20]
    ccc8:	andvs	r0, r2, r2, lsl #22
    cccc:	svclt	0x00004770
    ccd0:	blx	fec26cd8 <_ZdlPv@@Base+0xfec19048>
    ccd4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    ccd8:	svclt	0x00004770
    ccdc:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    cce0:			; <UNDEFINED> instruction: 0x4c193b01
    cce4:	blcs	11dedc <_ZdlPv@@Base+0x11024c>
    cce8:	ldm	pc, {r0, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    ccec:	strne	pc, [lr], -r3
    ccf0:	andeq	r2, r3, lr, lsl r8
    ccf4:	ldmib	r0, {r0, r2, r4, r8, sl, fp, lr}^
    ccf8:	ldmdbmi	r5, {r1, r8, r9, sp}
    ccfc:	ldrbtmi	r5, [r9], #-2400	; 0xfffff6a0
    cd00:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    cd04:			; <UNDEFINED> instruction: 0xf0016800
    cd08:	blmi	43b8f4 <_ZdlPv@@Base+0x42dc64>
    cd0c:	stmiapl	r3!, {r7, fp, sp, lr}^
    cd10:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    cd14:			; <UNDEFINED> instruction: 0xf7f46819
    cd18:	blmi	33c9a4 <_ZdlPv@@Base+0x32ed14>
    cd1c:	stmiapl	r3!, {r9, fp, ip, sp, lr}^
    cd20:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    cd24:			; <UNDEFINED> instruction: 0xf7f46819
    cd28:	stmvs	r0, {r0, r7, r9, sl, fp, ip, sp, pc}
    cd2c:	cdp2	0, 8, cr15, cr4, cr0, {0}
    cd30:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
    cd34:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    cd38:			; <UNDEFINED> instruction: 0xf7f46819
    cd3c:	stmvs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, pc}
    cd40:	cdp2	0, 11, cr15, cr4, cr0, {0}
    cd44:	ldcllt	7, cr14, [r0, #-976]!	; 0xfffffc30
    cd48:	strdeq	r7, [r1], -r4
    cd4c:	andeq	r0, r0, r8, ror #1
    cd50:	andeq	r4, r0, sl, ror #28
    cd54:	svcmi	0x00f0e92d
    cd58:	ldcmi	0, cr11, [r5, #-524]!	; 0xfffffdf4
    cd5c:	movwls	r4, #5636	; 0x1604
    cd60:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    cd64:			; <UNDEFINED> instruction: 0x4698d05d
    cd68:			; <UNDEFINED> instruction: 0xf8134603
    cd6c:			; <UNDEFINED> instruction: 0xb3200b01
    cd70:	ldrdls	pc, [r0], #143	; 0x8f
    cd74:			; <UNDEFINED> instruction: 0xf8df460e
    cd78:	ldrmi	fp, [r7], -r0, asr #1
    cd7c:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
    cd80:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    cd84:	stmdacs	r5!, {r1, r3, r4, r5, r6, r7, sl, lr}
    cd88:	stmdavc	r3!, {r2, r4, r5, r8, ip, lr, pc}^
    cd8c:	blcc	959d9c <_ZdlPv@@Base+0x94c10c>
    cd90:	stmdale	r9, {r1, r2, r3, r8, r9, fp, sp}
    cd94:			; <UNDEFINED> instruction: 0xf003e8df
    cd98:	stmdaeq	r8, {r0, r1, r2, r5, fp}
    cd9c:	stmdaeq	r8, {r3, fp}
    cda0:	stmdaeq	r8, {r3, fp}
    cda4:	andseq	r1, r4, r1, lsr #22
    cda8:	rsbscs	r4, r8, r9, asr #12
    cdac:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
    cdb0:			; <UNDEFINED> instruction: 0xf8134623
    cdb4:	stmdacs	r0, {r0, r8, r9, fp}
    cdb8:	andlt	sp, r3, r5, ror #3
    cdbc:	svchi	0x00f0e8bd
    cdc0:	ldrdcc	pc, [r0], -r8
    cdc4:	strbmi	fp, [r0], -fp, ror #3
    cdc8:			; <UNDEFINED> instruction: 0xff88f7ff
    cdcc:	ldmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    cdd0:			; <UNDEFINED> instruction: 0x4638b313
    cdd4:			; <UNDEFINED> instruction: 0xff82f7ff
    cdd8:	ldmdavs	r3!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    cddc:			; <UNDEFINED> instruction: 0x4630b1b3
    cde0:			; <UNDEFINED> instruction: 0xff7cf7ff
    cde4:	blmi	5c6d7c <_ZdlPv@@Base+0x5b90ec>
    cde8:	stmiapl	fp!, {r0, r2, r5, sp}^
    cdec:			; <UNDEFINED> instruction: 0xf7f46819
    cdf0:			; <UNDEFINED> instruction: 0xe7ddee3e
    cdf4:			; <UNDEFINED> instruction: 0x461c4a12
    cdf8:	ldmdavs	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
    cdfc:	mrc	7, 0, APSR_nzcv, cr8, cr4, {7}
    ce00:			; <UNDEFINED> instruction: 0x4659e7d6
    ce04:			; <UNDEFINED> instruction: 0xf7ff2074
    ce08:			; <UNDEFINED> instruction: 0xe7dcfd39
    ce0c:	rsbcs	r4, ip, sp, lsl #18
    ce10:			; <UNDEFINED> instruction: 0xf7ff4479
    ce14:			; <UNDEFINED> instruction: 0xe7e2fd33
    ce18:	rsbscs	r4, r0, r1, asr r6
    ce1c:	stc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
    ce20:	stmdbmi	r9, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    ce24:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    ce28:	stc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
    ce2c:	cdple	8, 15, cr7, cr15, cr3, {1}
    ce30:	andeq	r7, r1, r8, ror r1
    ce34:	andeq	r4, r0, ip, ror #27
    ce38:	andeq	r4, r0, sl, ror #27
    ce3c:	andeq	r4, r0, r8, ror #27
    ce40:	andeq	r0, r0, r8, ror #1
    ce44:	andeq	r4, r0, ip, asr sp
    ce48:	andeq	r4, r0, r6, asr #26
    ce4c:	svcmi	0x00f0e92d
    ce50:	mcrrmi	0, 8, fp, r4, cr5
    ce54:			; <UNDEFINED> instruction: 0xf8df4617
    ce58:	bicsmi	ip, r2, #16, 2
    ce5c:	svceq	0x00d2447c
    ce60:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, lr}
    ce64:	sadd16mi	fp, r3, r4
    ce68:			; <UNDEFINED> instruction: 0xf8542300
    ce6c:	ldmib	sp, {r2, r3, ip, lr}^
    ce70:	ldmib	sp, {r1, r2, r3, r8, fp, pc}^
    ce74:	strls	sl, [r2, #-2832]	; 0xfffff4f0
    ce78:	bls	9e694 <_ZdlPv@@Base+0x90a04>
    ce7c:	ldmdavs	r2, {r0, r1, r8, ip, pc}
    ce80:	subsle	r2, r9, r0, lsl #20
    ce84:	movwls	r4, #10297	; 0x2839
    ce88:	stmdapl	r4!, {r0, r3, r4, r5, r8, fp, lr}
    ce8c:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    ce90:	blx	d48e9c <_ZdlPv@@Base+0xd3b20c>
    ce94:	orrlt	r9, r3, r2, lsl #22
    ce98:	blcs	b6af4c <_ZdlPv@@Base+0xb5d2bc>
    ce9c:	stmdavc	fp!, {r0, r1, r8, ip, lr, pc}^
    cea0:			; <UNDEFINED> instruction: 0x4d34b90b
    cea4:	blls	de0a0 <_ZdlPv@@Base+0xd0410>
    cea8:	blcs	26f30 <_ZdlPv@@Base+0x192a0>
    ceac:	ldmdbmi	r2!, {r1, r2, r3, r6, ip, lr, pc}
    ceb0:	strls	r4, [r0, -sl, lsr #12]
    ceb4:			; <UNDEFINED> instruction: 0xf0014479
    ceb8:	stmdavs	r1!, {r0, r5, r9, fp, ip, sp, lr, pc}
    cebc:			; <UNDEFINED> instruction: 0xf7f42020
    cec0:	ldrsblt	lr, [r6, #214]!	; 0xd6
    cec4:			; <UNDEFINED> instruction: 0xd1272e02
    cec8:	andcs	r4, ip, #44, 16	; 0x2c0000
    cecc:	tstcs	r1, r3, lsr #16
    ced0:			; <UNDEFINED> instruction: 0xf7f44478
    ced4:	stmdavs	r1!, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    ced8:			; <UNDEFINED> instruction: 0xf7f42020
    cedc:	ldrbmi	lr, [fp], -r8, asr #27
    cee0:			; <UNDEFINED> instruction: 0x46494652
    cee4:			; <UNDEFINED> instruction: 0xf7ff4640
    cee8:	stmdavs	r1!, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    ceec:			; <UNDEFINED> instruction: 0xf7f4200a
    cef0:	stmdavs	r0!, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    cef4:	mrc	7, 0, APSR_nzcv, cr4, cr4, {7}
    cef8:	pop	{r0, r2, ip, sp, pc}
    cefc:			; <UNDEFINED> instruction: 0xf0004ff0
    cf00:	ldmdami	pc, {r0, r1, r3, r5, r6, r7, fp, ip, sp, pc}	; <UNPREDICTABLE>
    cf04:	stmdavs	r3!, {r0, r8, sp}
    cf08:	ldrbtmi	r2, [r8], #-520	; 0xfffffdf8
    cf0c:	ldc	7, cr15, [r6, #976]!	; 0x3d0
    cf10:	eorcs	r6, r0, r1, lsr #16
    cf14:	stc	7, cr15, [sl, #976]!	; 0x3d0
    cf18:			; <UNDEFINED> instruction: 0x4652465b
    cf1c:	strbmi	r4, [r0], -r9, asr #12
    cf20:			; <UNDEFINED> instruction: 0xff18f7ff
    cf24:	andcs	r6, sl, r1, lsr #16
    cf28:	stc	7, cr15, [r0, #976]!	; 0x3d0
    cf2c:	andlt	r6, r5, r0, lsr #16
    cf30:	svcmi	0x00f0e8bd
    cf34:	ldcllt	7, cr15, [r2, #976]!	; 0x3d0
    cf38:	blmi	33b38c <_ZdlPv@@Base+0x32d6fc>
    cf3c:	strb	r5, [r0, r4, ror #17]
    cf40:	stmiapl	r4!, {r1, r3, r8, r9, fp, lr}^
    cf44:	blcs	b6aff8 <_ZdlPv@@Base+0xb5d368>
    cf48:	str	sp, [r8, sp, lsr #3]!
    cf4c:	ldrtmi	r4, [fp], -sp, lsl #18
    cf50:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    cf54:			; <UNDEFINED> instruction: 0xf9d2f001
    cf58:	eorcs	r6, r0, r1, lsr #16
    cf5c:	stc	7, cr15, [r6, #976]	; 0x3d0
    cf60:	svclt	0x0000e7af
    cf64:	andeq	r7, r1, ip, ror r0
    cf68:	ldrdeq	r0, [r0], -ip
    cf6c:	andeq	r0, r0, r8, ror #1
    cf70:	andeq	r4, r0, r8, lsl sp
    cf74:	andeq	r4, r0, ip, ror #25
    cf78:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    cf7c:	andeq	r4, r0, ip, ror #25
    cf80:	andeq	r4, r0, r2, asr #25
    cf84:	andeq	r4, r0, r2, ror #24
    cf88:			; <UNDEFINED> instruction: 0x4605b5f0
    cf8c:	strmi	r4, [lr], -lr, lsl #24
    cf90:	ldrmi	r4, [r7], -lr, lsl #16
    cf94:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    cf98:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    cf9c:	strtmi	fp, [r2], -r7, lsl #1
    cfa0:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    cfa4:	ldmdapl	r2, {r0, r8, r9, sp}^
    cfa8:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    cfac:	andls	r6, r5, #65536	; 0x10000
    cfb0:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    cfb4:	stmib	sp, {fp, sp, lr}^
    cfb8:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    cfbc:			; <UNDEFINED> instruction: 0xf7ff5600
    cfc0:	andlt	pc, r7, r5, asr #30
    cfc4:	svclt	0x0000bdf0
    cfc8:	andeq	r6, r1, r2, asr #30
    cfcc:	andeq	r0, r0, r4, lsl #2
    cfd0:	strdeq	r0, [r0], -ip
    cfd4:	ldrdeq	r0, [r0], -r8
    cfd8:			; <UNDEFINED> instruction: 0x4605b5f0
    cfdc:	strmi	r4, [lr], -lr, lsl #24
    cfe0:	ldrmi	r4, [r7], -lr, lsl #16
    cfe4:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    cfe8:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    cfec:	strtmi	fp, [r2], -r7, lsl #1
    cff0:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    cff4:	ldmdapl	r2, {r8, r9, sp}^
    cff8:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    cffc:	andls	r6, r5, #65536	; 0x10000
    d000:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    d004:	stmib	sp, {fp, sp, lr}^
    d008:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    d00c:			; <UNDEFINED> instruction: 0xf7ff5600
    d010:	andlt	pc, r7, sp, lsl pc	; <UNPREDICTABLE>
    d014:	svclt	0x0000bdf0
    d018:	strdeq	r6, [r1], -r2
    d01c:	andeq	r0, r0, r4, lsl #2
    d020:	strdeq	r0, [r0], -ip
    d024:	ldrdeq	r0, [r0], -r8
    d028:			; <UNDEFINED> instruction: 0x4605b5f0
    d02c:	strmi	r4, [lr], -lr, lsl #24
    d030:	ldrmi	r4, [r7], -lr, lsl #16
    d034:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    d038:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    d03c:	strtmi	fp, [r2], -r7, lsl #1
    d040:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    d044:	ldmdapl	r2, {r1, r8, r9, sp}^
    d048:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    d04c:	andls	r6, r5, #65536	; 0x10000
    d050:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    d054:	stmib	sp, {fp, sp, lr}^
    d058:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    d05c:			; <UNDEFINED> instruction: 0xf7ff5600
    d060:	strdlt	pc, [r7], -r5
    d064:	svclt	0x0000bdf0
    d068:	andeq	r6, r1, r2, lsr #29
    d06c:	andeq	r0, r0, r4, lsl #2
    d070:	strdeq	r0, [r0], -ip
    d074:	ldrdeq	r0, [r0], -r8
    d078:	addlt	fp, r5, r0, lsr r5
    d07c:	strpl	lr, [r8], #-2525	; 0xfffff623
    d080:	strmi	r9, [sl], -r0, lsl #4
    d084:	stmib	sp, {r8, sp}^
    d088:	movwcs	r3, #5377	; 0x1501
    d08c:			; <UNDEFINED> instruction: 0xf7ff9403
    d090:	ldrdlt	pc, [r5], -sp
    d094:	svclt	0x0000bd30
    d098:	addlt	fp, r5, r0, lsr r5
    d09c:	strpl	lr, [r8], #-2525	; 0xfffff623
    d0a0:	movwcs	r9, #769	; 0x301
    d0a4:	strmi	r9, [sl], -r0, lsl #4
    d0a8:	ldrmi	r9, [r9], -r2, lsl #10
    d0ac:			; <UNDEFINED> instruction: 0xf7ff9403
    d0b0:	andlt	pc, r5, sp, asr #29
    d0b4:	svclt	0x0000bd30
    d0b8:	addlt	fp, r5, r0, lsr r5
    d0bc:	strpl	lr, [r8], #-2525	; 0xfffff623
    d0c0:	strmi	r9, [sl], -r0, lsl #4
    d0c4:	stmib	sp, {r8, sp}^
    d0c8:	movwcs	r3, #9473	; 0x2501
    d0cc:			; <UNDEFINED> instruction: 0xf7ff9403
    d0d0:			; <UNDEFINED> instruction: 0xb005febd
    d0d4:	svclt	0x0000bd30
    d0d8:	strlt	r2, [r8, #-3]
    d0dc:	stcl	7, cr15, [r2], #-976	; 0xfffffc30
    d0e0:	svcmi	0x00f0e92d
    d0e4:	ldmib	r1, {r0, r1, r3, r7, r9, sl, lr}^
    d0e8:			; <UNDEFINED> instruction: 0xf8d18608
    d0ec:	ldrmi	lr, [r0, #0]!
    d0f0:	ldrbmi	fp, [r6, #-4024]!	; 0xfffff048
    d0f4:	bl	3cff4 <_ZdlPv@@Base+0x2f364>
    d0f8:	ldrbtmi	r0, [r7], -r6, lsl #25
    d0fc:	ble	79ea10 <_ZdlPv@@Base+0x790d80>
    d100:	bl	fe993ff0 <_ZdlPv@@Base+0xfe986360>
    d104:	strbmi	r0, [sl, #-2307]	; 0xfffff6fd
    d108:	bl	fea04598 <_ZdlPv@@Base+0xfe9f6908>
    d10c:	ldrmi	r0, [r9], #1801	; 0x709
    d110:	addeq	lr, r3, #0, 22
    d114:	stmibeq	r9, {r8, r9, fp, sp, lr, pc}
    d118:	streq	lr, [r7], #2816	; 0xb00
    d11c:	ldmdavs	r5, {r0, r5, fp, sp, lr}
    d120:	blne	14b230 <_ZdlPv@@Base+0x13d5a0>
    d124:			; <UNDEFINED> instruction: 0xf8444591
    d128:	mvnsle	r5, r4, lsl #22
    d12c:	svclt	0x00d442b7
    d130:	andcs	r2, r1, #0, 4
    d134:	svclt	0x00a842b3
    d138:	bcs	15940 <_ZdlPv@@Base+0x7cb0>
    d13c:	bl	febc18c4 <_ZdlPv@@Base+0xfebb3c34>
    d140:			; <UNDEFINED> instruction: 0xf8cb0606
    d144:	strbmi	lr, [r6], #-36	; 0xffffffdc
    d148:	eorvs	pc, r0, fp, asr #17
    d14c:	svchi	0x00f0e8bd
    d150:	beq	107d60 <_ZdlPv@@Base+0xfa0d0>
    d154:	orreq	lr, r3, #0, 22
    d158:	bl	1eae8 <_ZdlPv@@Base+0x10e58>
    d15c:	ldmdavs	r4, {r1, r3, r7, r8, fp}
    d160:			; <UNDEFINED> instruction: 0xf843681d
    d164:	ldrmi	r4, [r9, #2820]	; 0xb04
    d168:	blpl	14b278 <_ZdlPv@@Base+0x13d5e8>
    d16c:			; <UNDEFINED> instruction: 0x4653d1f7
    d170:	svclt	0x0000e7dc
    d174:	svcmi	0x00f0e92d
    d178:			; <UNDEFINED> instruction: 0x4692b091
    d17c:	ldcls	8, cr7, [sp], {18}
    d180:	movwls	r2, #14906	; 0x3a3a
    d184:	stmdavs	r5!, {r1, r8, ip, pc}^
    d188:	movwcs	fp, #3852	; 0xf0c
    d18c:	cfmadd32ne	mvax1, mvfx4, mvfx6, mvfx11
    d190:			; <UNDEFINED> instruction: 0xf8df9304
    d194:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
    d198:	vcgt.u8	d25, d0, d5
    d19c:	stmdavs	r3!, {r2, r6, r7, pc}
    d1a0:	rscvs	r2, r2, r0, lsl #4
    d1a4:	cmple	r5, r0, lsl #22
    d1a8:	eorvs	r2, r3, r1, lsl #6
    d1ac:	andcs	r6, r0, #805306374	; 0x30000006
    d1b0:	blls	725a44 <_ZdlPv@@Base+0x717db4>
    d1b4:	blcs	25744 <_ZdlPv@@Base+0x17ab4>
    d1b8:	addshi	pc, r7, r0
    d1bc:	mvnvs	r2, r1, lsl #6
    d1c0:	mulne	r0, sl, r8
    d1c4:			; <UNDEFINED> instruction: 0xf000292d
    d1c8:	stmdbcs	fp!, {r0, r1, r2, r5, r7, r8, pc}
    d1cc:			; <UNDEFINED> instruction: 0x61a2bf1c
    d1d0:	tstle	r3, r3, lsr #2
    d1d4:	beq	89604 <_ZdlPv@@Base+0x7b974>
    d1d8:			; <UNDEFINED> instruction: 0x612361a2
    d1dc:	bvs	18e726c <_ZdlPv@@Base+0x18d95dc>
    d1e0:	bvs	8ddc34 <_ZdlPv@@Base+0x8cffa4>
    d1e4:	rsbvs	fp, r2, #200, 30	; 0x320
    d1e8:	stmibvs	r3!, {r1, r3, r4, r7, r9, lr}
    d1ec:	eorvs	fp, r2, #184, 30	; 0x2e0
    d1f0:			; <UNDEFINED> instruction: 0xf0002b01
    d1f4:	addsmi	r8, r6, #155	; 0x9b
    d1f8:	addshi	pc, r0, r0
    d1fc:			; <UNDEFINED> instruction: 0xf8509802
    d200:	stmdavc	fp!, {r1, r5, ip, lr}
    d204:	cmnle	r2, sp, lsr #22
    d208:	blcs	b6b3bc <_ZdlPv@@Base+0xb5d72c>
    d20c:	stmiavc	fp!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    d210:	cmple	ip, r0, lsl #22
    d214:	andcc	r6, r1, #143360	; 0x23000
    d218:	eorvs	r6, r2, r1, ror #20
    d21c:			; <UNDEFINED> instruction: 0xf000428b
    d220:	addmi	r8, sl, #0, 4
    d224:	strtmi	sp, [r1], -r3
    d228:			; <UNDEFINED> instruction: 0xff5af7ff
    d22c:	rsbvs	r6, r6, #143360	; 0x23000
    d230:	rsbs	r6, r5, r6, lsr #32
    d234:	bcs	276c4 <_ZdlPv@@Base+0x19a34>
    d238:	stmdbvs	r5!, {r3, r4, r5, r7, ip, lr, pc}^
    d23c:	sbcle	r2, sp, r0, lsl #26
    d240:	blcs	2b2f4 <_ZdlPv@@Base+0x1d664>
    d244:	blls	101574 <_ZdlPv@@Base+0xf38e4>
    d248:	stmdavs	r3!, {r0, r1, r4, r6, r7, r8, ip, sp, pc}
    d24c:	movwls	r9, #31234	; 0x7a02
    d250:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    d254:	stmib	sp, {r0, r4, r6, fp, ip, sp, lr}^
    d258:	addseq	r3, fp, r9, lsl #4
    d25c:	movwls	r2, #59693	; 0xe92d
    d260:	ldrmi	r9, [r3], -r8, lsl #2
    d264:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    d268:	cmplt	sl, fp, lsl sl
    d26c:	blcs	2b4e0 <_ZdlPv@@Base+0x1d850>
    d270:	rscshi	pc, fp, r0, asr #32
    d274:			; <UNDEFINED> instruction: 0xf7f44650
    d278:	stmdacs	r0, {r2, r3, r7, sl, fp, sp, lr, pc}
    d27c:	rscshi	pc, r5, r0
    d280:	cmnvs	r7, pc, ror #24
    d284:	mulhi	r0, r5, r8
    d288:			; <UNDEFINED> instruction: 0x46414650
    d28c:			; <UNDEFINED> instruction: 0xf7f446c1
    d290:	stmdavc	fp!, {r7, sl, fp, sp, lr, pc}^
    d294:	rsbsle	r2, fp, r0, lsl #22
    d298:	svceq	0x003af1b8
    d29c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d2a0:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    d2a4:	stmdavc	r3, {r1, fp, ip, sp, lr}^
    d2a8:	rsbsle	r2, r5, r7, asr sl
    d2ac:	tstle	r8, sl, lsr fp
    d2b0:	stmdavc	sl!, {r0, r1, r7, fp, ip, sp, lr}^
    d2b4:			; <UNDEFINED> instruction: 0xf0002b3a
    d2b8:	stmdavs	r3!, {r1, r2, r3, r5, r7, r8, pc}
    d2bc:			; <UNDEFINED> instruction: 0xf0002a00
    d2c0:	movwcc	r8, #4547	; 0x11c3
    d2c4:	eorvs	r6, r3, r7, ror #1
    d2c8:	cmnvs	r3, r0, lsl #6
    d2cc:	stmdavc	fp!, {r0, r3, sp, lr, pc}
    d2d0:	suble	r2, sp, sp, lsr #22
    d2d4:	teqlt	r3, #2670592	; 0x28c000
    d2d8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d2dc:	rscvs	r3, r5, r1, lsl #4
    d2e0:	strbmi	r6, [r8], -r2, lsr #32
    d2e4:	pop	{r0, r4, ip, sp, pc}
    d2e8:			; <UNDEFINED> instruction: 0xf8df8ff0
    d2ec:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
    d2f0:	ldc	7, cr15, [ip], #-976	; 0xfffffc30
    d2f4:			; <UNDEFINED> instruction: 0xf0002800
    d2f8:	movwcs	r8, #4257	; 0x10a1
    d2fc:			; <UNDEFINED> instruction: 0xf89a61e3
    d300:	stmdbvs	r5!, {ip, sp}^
    d304:			; <UNDEFINED> instruction: 0xf0002b2d
    d308:	blcs	aed5bc <_ZdlPv@@Base+0xadf92c>
    d30c:	blls	73cf84 <_ZdlPv@@Base+0x72f2f4>
    d310:			; <UNDEFINED> instruction: 0xf00061a3
    d314:	movwcs	r8, #4256	; 0x10a0
    d318:	str	r6, [pc, r3, lsr #2]
    d31c:			; <UNDEFINED> instruction: 0x3608e9d4
    d320:	svclt	0x001842b3
    d324:			; <UNDEFINED> instruction: 0xf04f6023
    d328:			; <UNDEFINED> instruction: 0xe7da39ff
    d32c:	movwne	lr, #35284	; 0x89d4
    d330:			; <UNDEFINED> instruction: 0xd07e4299
    d334:	mulle	r4, sl, r2
    d338:	strtmi	r9, [r1], -r2, lsl #16
    d33c:	mrc2	7, 6, pc, cr0, cr15, {7}
    d340:	addsmi	r6, lr, #2293760	; 0x230000
    d344:	rschi	pc, lr, r0, asr #6
    d348:	bl	b3b58 <_ZdlPv@@Base+0xa5ec8>
    d34c:	and	r0, r4, r3, lsl #3
    d350:	eorvs	r3, r3, r1, lsl #6
    d354:			; <UNDEFINED> instruction: 0xf00042b3
    d358:			; <UNDEFINED> instruction: 0xf85180e5
    d35c:	ldmdavc	r0, {r2, r8, r9, fp, sp}
    d360:	mvnsle	r2, sp, lsr #16
    d364:	bcs	2b4b4 <_ZdlPv@@Base+0x1d824>
    d368:	stmdavs	r2!, {r1, r4, r5, r6, r7, ip, lr, pc}
    d36c:	strb	r6, [r2, -r3, ror #4]
    d370:	blcs	2b524 <_ZdlPv@@Base+0x1d894>
    d374:			; <UNDEFINED> instruction: 0xf1a3d0ae
    d378:	bls	ce034 <_ZdlPv@@Base+0xc03a4>
    d37c:			; <UNDEFINED> instruction: 0xf383fab3
    d380:	bcs	f8f4 <_ZdlPv@@Base+0x1c64>
    d384:	movwcs	fp, #3848	; 0xf08
    d388:	ldrmi	r3, [sp], #-769	; 0xfffffcff
    d38c:	ldrb	r6, [sl, -r5, ror #2]
    d390:	movwcc	r6, #6179	; 0x1823
    d394:	ldrb	r6, [pc, -r3, lsr #32]!
    d398:	orrle	r2, r7, fp, lsr fp
    d39c:	stmdavs	r3!, {r1, r3, r5, r6, fp, ip, sp, lr}
    d3a0:			; <UNDEFINED> instruction: 0xf0002a00
    d3a4:	movwcc	r8, #4502	; 0x1196
    d3a8:	eorvs	r6, r3, r7, ror #1
    d3ac:	ldmdavc	sp!, {r0, r1, r2, r5, r6, r8, sp, lr}
    d3b0:	svclt	0x00182d00
    d3b4:			; <UNDEFINED> instruction: 0xf0002d3d
    d3b8:			; <UNDEFINED> instruction: 0x463b823e
    d3bc:	svcpl	0x0001f813
    d3c0:	svclt	0x00182d00
    d3c4:	mvnsle	r2, sp, lsr sp
    d3c8:	stmdbls	r3, {r1, r2, r8, r9, ip, pc}
    d3cc:	blcs	27400 <_ZdlPv@@Base+0x19770>
    d3d0:	eorshi	pc, r3, #0
    d3d4:			; <UNDEFINED> instruction: 0xf04f9a06
    d3d8:	ldrls	r0, [sp], #-2048	; 0xfffff800
    d3dc:	blne	ff49ee08 <_ZdlPv@@Base+0xff491178>
    d3e0:	strls	r9, [r8], -r7, lsl #10
    d3e4:			; <UNDEFINED> instruction: 0xf8cd461d
    d3e8:	strbmi	sl, [r6], -r4, lsr #32
    d3ec:	ldrsbtlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    d3f0:			; <UNDEFINED> instruction: 0x46444692
    d3f4:	andhi	pc, ip, sp, asr #17
    d3f8:	strcs	lr, [r1], -r7
    d3fc:	svcpl	0x0010f859
    d400:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    d404:			; <UNDEFINED> instruction: 0xf0002d00
    d408:			; <UNDEFINED> instruction: 0x4639813a
    d40c:			; <UNDEFINED> instruction: 0x46284652
    d410:	b	ff0cb3e8 <_ZdlPv@@Base+0xff0bd758>
    d414:	strtmi	r4, [r8], -r1, lsl #12
    d418:	mvnle	r2, r0, lsl #18
    d41c:	bl	104b3f4 <_ZdlPv@@Base+0x103d764>
    d420:			; <UNDEFINED> instruction: 0xf0004550
    d424:	stfcsd	f0, [r0], {193}	; 0xc1
    d428:	strbmi	sp, [ip], -r7, ror #3
    d42c:	andhi	pc, ip, sp, asr #17
    d430:	addsmi	lr, sl, #228, 14	; 0x3900000
    d434:	ldrmi	sp, [r3], -r5, lsl #1
    d438:	str	r6, [r2, r2, lsr #4]
    d43c:	stmdbvs	r5!, {r2, r3, r4, r8, r9, fp, ip, pc}^
    d440:			; <UNDEFINED> instruction: 0xf89a61e3
    d444:	blcs	b5944c <_ZdlPv@@Base+0xb4b7bc>
    d448:	blcs	b01478 <_ZdlPv@@Base+0xaf37e8>
    d44c:	movwcs	fp, #7964	; 0x1f1c
    d450:			; <UNDEFINED> instruction: 0xf47f61a3
    d454:	movwcs	sl, #3936	; 0xf60
    d458:	beq	89888 <_ZdlPv@@Base+0x7bbf8>
    d45c:	ldrb	r6, [sl, -r3, lsr #3]
    d460:			; <UNDEFINED> instruction: 0xf10a2302
    d464:			; <UNDEFINED> instruction: 0x61a30a01
    d468:	stmdavc	fp!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    d46c:	blcs	1ef18 <_ZdlPv@@Base+0x11288>
    d470:	blcs	f7d0d8 <_ZdlPv@@Base+0xf6f448>
    d474:	andle	r9, r5, pc, lsl #6
    d478:	svccc	0x0001f819
    d47c:	svclt	0x00182b00
    d480:	mvnsle	r2, sp, lsr fp
    d484:	ldmdavs	pc, {r0, r1, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    d488:			; <UNDEFINED> instruction: 0xf0002f00
    d48c:	bl	fea6d6f8 <_ZdlPv@@Base+0xfea5fa68>
    d490:			; <UNDEFINED> instruction: 0xf04f0205
    d494:	ldrmi	r0, [fp], r0, lsl #16
    d498:	strls	lr, [fp], -sp, asr #19
    d49c:	mvnscc	pc, #79	; 0x4f
    d4a0:	eorsge	pc, r4, sp, asr #17
    d4a4:			; <UNDEFINED> instruction: 0x4646941d
    d4a8:			; <UNDEFINED> instruction: 0x46444692
    d4ac:	and	r9, ip, r6, lsl #6
    d4b0:	stmdblt	r3!, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
    d4b4:			; <UNDEFINED> instruction: 0xf8db6860
    d4b8:	addmi	r1, r8, #4
    d4bc:			; <UNDEFINED> instruction: 0x2601d034
    d4c0:	svcvc	0x0010f85b
    d4c4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    d4c8:			; <UNDEFINED> instruction: 0x4652b1b7
    d4cc:	ldrtmi	r4, [r8], -r9, lsr #12
    d4d0:	b	18cb4a8 <_ZdlPv@@Base+0x18bd818>
    d4d4:	mvnsle	r2, r0, lsl #16
    d4d8:			; <UNDEFINED> instruction: 0xf7f44638
    d4dc:	ldrbmi	lr, [r0, #-2786]	; 0xfffff51e
    d4e0:	stccs	0, cr13, [r0], {68}	; 0x44
    d4e4:	ldrbmi	sp, [ip], -r4, ror #3
    d4e8:	svcvc	0x0010f85b
    d4ec:	andshi	pc, r8, sp, asr #17
    d4f0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    d4f4:	mvnle	r2, r0, lsl #30
    d4f8:			; <UNDEFINED> instruction: 0x46224633
    d4fc:			; <UNDEFINED> instruction: 0x960be9dd
    d500:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
    d504:	blcs	34580 <_ZdlPv@@Base+0x268f0>
    d508:	addhi	pc, lr, r0, asr #32
    d50c:	subsle	r2, r7, r0, lsl #20
    d510:			; <UNDEFINED> instruction: 0x8018f8dd
    d514:	eor	r4, pc, r7, lsl r6	; <UNPREDICTABLE>
    d518:			; <UNDEFINED> instruction: 0xf10a6123
    d51c:	movwcs	r0, #10753	; 0x2a01
    d520:	ldrb	r6, [fp], -r3, lsr #3
    d524:			; <UNDEFINED> instruction: 0xe721461a
    d528:			; <UNDEFINED> instruction: 0xf8db68a0
    d52c:	addmi	r1, r8, #8
    d530:	stmiavs	r0!, {r0, r2, r6, r7, r8, ip, lr, pc}^
    d534:	ldrdne	pc, [ip], -fp
    d538:	svclt	0x00184288
    d53c:	ldr	r2, [pc, r1, lsl #12]!
    d540:	cmnlt	r3, r4, lsl #22
    d544:	blmi	ffd73560 <_ZdlPv@@Base+0xffd658d0>
    d548:	stmibvs	r1!, {r1, r9, fp, ip, pc}^
    d54c:	ldmdavs	r2, {r0, r1, r6, r7, fp, ip, lr}
    d550:			; <UNDEFINED> instruction: 0x46436818
    d554:			; <UNDEFINED> instruction: 0xf0002900
    d558:	ldmibmi	r1!, {r0, r7, pc}^
    d55c:			; <UNDEFINED> instruction: 0xf0004479
    d560:			; <UNDEFINED> instruction: 0xf8c4fecd
    d564:			; <UNDEFINED> instruction: 0xf04f8008
    d568:			; <UNDEFINED> instruction: 0xe6ba093f
    d56c:			; <UNDEFINED> instruction: 0x960be9dd
    d570:			; <UNDEFINED> instruction: 0xf8dd465f
    d574:	ldcls	0, cr10, [sp], {52}	; 0x34
    d578:	ldmdavs	sl!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    d57c:	eorvs	r3, r3, r1, lsl #6
    d580:	mulne	r0, r9, r8
    d584:	bcs	7bc30 <_ZdlPv@@Base+0x6dfa0>
    d588:	strtmi	sp, [r8], -sp, rrx
    d58c:	b	fe24b564 <_ZdlPv@@Base+0xfe23d8d4>
    d590:	strtmi	r9, [r8], #-2842	; 0xfffff4e6
    d594:	tstlt	fp, r0, ror #2
    d598:	andhi	pc, r0, r3, asr #17
    d59c:			; <UNDEFINED> instruction: 0xf8d768bb
    d5a0:	blcs	315d8 <_ZdlPv@@Base+0x23948>
    d5a4:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
    d5a8:	andls	pc, r0, r3, asr #17
    d5ac:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d5b0:	bcs	47014 <_ZdlPv@@Base+0x39384>
    d5b4:	adchi	pc, r6, r0
    d5b8:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    d5bc:	strb	r6, [r4, r3, ror #1]!
    d5c0:	blcs	34234 <_ZdlPv@@Base+0x265a4>
    d5c4:	adcshi	pc, pc, r0
    d5c8:	blcs	b741f0 <_ZdlPv@@Base+0xb66560>
    d5cc:	tsthi	r5, r0	; <UNPREDICTABLE>
    d5d0:	ldrbmi	r9, [r0], -pc, lsl #18
    d5d4:	b	ff74b5ac <_ZdlPv@@Base+0xff73d91c>
    d5d8:			; <UNDEFINED> instruction: 0xf47f2800
    d5dc:	blls	138f28 <_ZdlPv@@Base+0x12b298>
    d5e0:	stmibmi	lr, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
    d5e4:	blls	2b3600 <_ZdlPv@@Base+0x2a5970>
    d5e8:	stmdapl	r0, {r1, r9, fp, ip, pc}^
    d5ec:	ldmdavc	fp, {r0, r2, r3, r6, r7, r8, fp, lr}
    d5f0:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    d5f4:	stmdavs	r0, {r8, sl, ip, pc}
    d5f8:	cdp2	0, 8, cr15, cr0, cr0, {0}
    d5fc:	movwls	r6, #38947	; 0x9823
    d600:	andcs	r4, r0, #205824	; 0x32400
    d604:			; <UNDEFINED> instruction: 0xf04f9909
    d608:	ldrbtmi	r0, [fp], #-2367	; 0xfffff6c1
    d60c:	smlatbcc	r1, r2, r0, r6
    d610:	eorvs	r6, r1, r3, ror #2
    d614:	mvnslt	lr, r5, ror #12
    d618:	rscvs	r6, r7, r3, lsr #16
    d61c:	eorvs	r3, r3, r1, lsl #6
    d620:			; <UNDEFINED> instruction: 0x4613e652
    d624:	str	r6, [r2], -r2, lsr #4
    d628:	blcs	34240 <_ZdlPv@@Base+0x265b0>
    d62c:			; <UNDEFINED> instruction: 0x4628d15b
    d630:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    d634:	b	d4b60c <_ZdlPv@@Base+0xd3d97c>
    d638:	movwcc	r9, #6919	; 0x1b07
    d63c:	movwcs	r6, #35	; 0x23
    d640:	strtmi	r6, [r8], #-163	; 0xffffff5d
    d644:	strb	r6, [ip], -r0, ror #2
    d648:			; <UNDEFINED> instruction: 0xf000429e
    d64c:	bls	ad8d0 <_ZdlPv@@Base+0x9fc40>
    d650:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    d654:	eorvs	r3, r3, r1, lsl #6
    d658:	ldrt	r6, [r5], -r2, ror #1
    d65c:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
    d660:	cdp2	0, 4, cr15, cr12, cr0, {0}
    d664:	adcsmi	lr, r3, #32768000	; 0x1f40000
    d668:	adchi	pc, r7, r0, lsl #5
    d66c:	blls	b3eac <_ZdlPv@@Base+0xa621c>
    d670:	bls	1de6c4 <_ZdlPv@@Base+0x1d0a34>
    d674:	andcc	r6, r2, #5963776	; 0x5b0000
    d678:	rscvs	r6, r3, r2, lsr #32
    d67c:			; <UNDEFINED> instruction: 0xf8cde785
    d680:			; <UNDEFINED> instruction: 0x4633b074
    d684:	ldmib	sp, {r0, r1, r5, r7, r9, sl, lr}^
    d688:			; <UNDEFINED> instruction: 0xf8dd5607
    d68c:	ldcls	0, cr10, [sp], {36}	; 0x24
    d690:			; <UNDEFINED> instruction: 0xf0402b00
    d694:			; <UNDEFINED> instruction: 0xf1bb80a4
    d698:			; <UNDEFINED> instruction: 0xf0000f00
    d69c:			; <UNDEFINED> instruction: 0xf8db80ce
    d6a0:	stccs	0, cr3, [r0, #-16]
    d6a4:	blcs	41840 <_ZdlPv@@Base+0x33bb0>
    d6a8:	sbcshi	pc, r3, r0
    d6ac:	movwcc	r9, #6918	; 0x1b06
    d6b0:	ldrtmi	r6, [r8], -r3, ror #1
    d6b4:	ldmib	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d6b8:	ldrtmi	r9, [r8], #-2842	; 0xfffff4e6
    d6bc:	tstlt	r3, r0, ror #2
    d6c0:	blls	def30 <_ZdlPv@@Base+0xd12a0>
    d6c4:	ldmib	fp, {r0, r1, r4, sp, lr}^
    d6c8:	blcs	1bad8 <_ZdlPv@@Base+0xde48>
    d6cc:	svcge	0x006cf47f
    d6d0:	addsmi	lr, lr, #7340032	; 0x700000
    d6d4:	addshi	pc, r5, r0
    d6d8:			; <UNDEFINED> instruction: 0xf8529a02
    d6dc:	movwcc	r7, #4131	; 0x1023
    d6e0:	rscvs	r6, r7, r3, lsr #32
    d6e4:	stcls	6, cr14, [r5, #-392]	; 0xfffffe78
    d6e8:	bls	9f920 <_ZdlPv@@Base+0x91c90>
    d6ec:	stmdapl	r8!, {r4, r7, r8, fp, lr}
    d6f0:	ldrbtmi	r9, [r9], #-2826	; 0xfffff4f6
    d6f4:	stmdavs	r0, {r1, r4, fp, sp, lr}
    d6f8:	cdp2	0, 0, cr15, cr0, cr0, {0}
    d6fc:	stmdbvs	r5!, {r0, r1, r5, fp, sp, lr}^
    d700:	ldr	r9, [r4, r7, lsl #6]
    d704:			; <UNDEFINED> instruction: 0xb1a39b04
    d708:	stmdals	r7, {r1, r9, fp, ip, pc}
    d70c:	stmdbls	r5, {r0, r1, r7, r8, r9, fp, lr}
    d710:	eorpl	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    d714:	stmiapl	r8, {r1, r4, fp, sp, lr}^
    d718:	ldmdavs	r9!, {r0, r1, r3, r5, r6, fp, ip, sp, lr}
    d71c:	stmdavs	r0, {r0, r2, r3, r5, r8, r9, fp, sp}
    d720:	addshi	pc, r0, r0
    d724:	tstls	r0, fp, lsr #16
    d728:	ldrbtmi	r4, [r9], #-2434	; 0xfffff67e
    d72c:	stc2l	0, cr15, [r6]
    d730:	strtmi	r6, [r8], -r5, ror #18
    d734:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    d738:	ldmib	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d73c:	strdvs	r6, [r3], fp	; <UNPREDICTABLE>
    d740:	cmnvs	r0, r8, lsr #8
    d744:	blls	146e80 <_ZdlPv@@Base+0x1391f0>
    d748:			; <UNDEFINED> instruction: 0xf43f2b00
    d74c:	blls	2394b8 <_ZdlPv@@Base+0x22b828>
    d750:			; <UNDEFINED> instruction: 0xf47f2b2d
    d754:	strtmi	sl, [fp], -r6, asr #30
    d758:	stcls	8, cr4, [r5, #-448]	; 0xfffffe40
    d75c:	ldmdbmi	r6!, {r1, r9, fp, ip, pc}^
    d760:	ldmdavs	r2, {r3, r5, fp, ip, lr}
    d764:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    d768:	stc2l	0, cr15, [r8]
    d76c:	movwls	r6, #38947	; 0x9823
    d770:	blcs	87490 <_ZdlPv@@Base+0x79800>
    d774:	stmdavs	r3!, {r0, r2, r3, r4, r7, r8, ip, lr, pc}
    d778:	vrshr.s64	d4, d19, #64
    d77c:	bls	ad9d0 <_ZdlPv@@Base+0x9fd40>
    d780:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    d784:	eorvs	r3, r3, r1, lsl #6
    d788:	ldr	r6, [r2, r2, ror #1]
    d78c:	blcs	343a4 <_ZdlPv@@Base+0x26714>
    d790:			; <UNDEFINED> instruction: 0xf8c4d145
    d794:			; <UNDEFINED> instruction: 0xf89a8008
    d798:	blcs	e997a0 <_ZdlPv@@Base+0xe8bb10>
    d79c:			; <UNDEFINED> instruction: 0xf04fbf0c
    d7a0:			; <UNDEFINED> instruction: 0xf04f093a
    d7a4:	str	r0, [pc, #2367]	; e0eb <_ZdlPv@@Base+0x45b>
    d7a8:	ldmib	sp, {r2, r3, r4, r6, r9, sl, lr}^
    d7ac:			; <UNDEFINED> instruction: 0xf8dd5607
    d7b0:	strbmi	sl, [fp], r4, lsr #32
    d7b4:	andhi	pc, ip, sp, asr #17
    d7b8:	blls	147584 <_ZdlPv@@Base+0x1398f4>
    d7bc:	cmple	r3, r0, lsl #22
    d7c0:			; <UNDEFINED> instruction: 0xf7f44628
    d7c4:	ldmvs	fp!, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}^
    d7c8:	strtmi	r6, [r8], #-163	; 0xffffff5d
    d7cc:			; <UNDEFINED> instruction: 0xf89a6160
    d7d0:	blcs	e997d8 <_ZdlPv@@Base+0xe8bb48>
    d7d4:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    d7d8:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d7dc:	blls	146de8 <_ZdlPv@@Base+0x139158>
    d7e0:	cmple	r0, r0, lsl #22
    d7e4:			; <UNDEFINED> instruction: 0xf04f4638
    d7e8:			; <UNDEFINED> instruction: 0xf7f4093f
    d7ec:	stmdavs	r3!, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
    d7f0:	eorvs	r3, r3, r1, lsl #6
    d7f4:	cmnvs	r0, r8, lsr r4
    d7f8:	blls	146dcc <_ZdlPv@@Base+0x13913c>
    d7fc:			; <UNDEFINED> instruction: 0xd1aa2b00
    d800:	blls	147400 <_ZdlPv@@Base+0x139770>
    d804:	cmple	fp, r0, lsl #22
    d808:	andhi	pc, r8, r4, asr #17
    d80c:	mulcc	r0, sl, r8
    d810:	svclt	0x000c2b3a
    d814:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d818:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    d81c:	cfstr32ls	mvfx14, [r5, #-388]	; 0xfffffe7c
    d820:	ldmdami	lr!, {r0, r1, r6, r9, sl, lr}
    d824:	stmdbmi	r5, {r1, r9, fp, ip, pc}^
    d828:	ldmdavs	r2, {r3, r5, fp, ip, lr}
    d82c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    d830:	stc2l	0, cr15, [r4, #-0]
    d834:	strls	lr, [r6, -sp, lsr #15]
    d838:	movwcs	lr, #1479	; 0x5c7
    d83c:	ldmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    d840:	strb	r6, [lr, #-355]	; 0xfffffe9d
    d844:	ldmdbmi	lr!, {r0, r1, r3, r9, sl, lr}
    d848:			; <UNDEFINED> instruction: 0xf0004479
    d84c:	stmdbvs	r5!, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    d850:	blls	147614 <_ZdlPv@@Base+0x139984>
    d854:	teqle	pc, r0, lsl #22
    d858:			; <UNDEFINED> instruction: 0xf04f4638
    d85c:			; <UNDEFINED> instruction: 0xf7f4093f
    d860:	ldrtmi	lr, [r8], #-2336	; 0xfffff6e0
    d864:	ldr	r6, [ip, #-352]!	; 0xfffffea0
    d868:	stmdals	r7, {r1, r9, fp, ip, pc}
    d86c:			; <UNDEFINED> instruction: 0xf852492b
    d870:	stmdals	r5, {r5, ip, sp}
    d874:	stmdapl	r0, {r1, r4, fp, sp, lr}^
    d878:	stmdavs	r0, {r1, r4, r5, r8, fp, lr}
    d87c:			; <UNDEFINED> instruction: 0xf0004479
    d880:	stmdbvs	r5!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
    d884:	blmi	9876fc <_ZdlPv@@Base+0x979a6c>
    d888:	stmdavs	r1!, {r0, r2, fp, ip, pc}
    d88c:	stmiapl	r0, {r1, r8, sl, fp, ip, pc}^
    d890:	eorcc	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    d894:	stmdavs	sl!, {r2, r3, r5, r8, fp, lr}
    d898:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    d89c:	stc2	0, cr15, [lr, #-0]
    d8a0:	ldr	r6, [pc, r7, ror #18]
    d8a4:	bllt	ab40bc <_ZdlPv@@Base+0xaa642c>
    d8a8:	strtmi	r6, [r8], -r5, ror #18
    d8ac:	ldm	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d8b0:	cmnvs	r0, r8, lsr #8
    d8b4:	mulcc	r0, sl, r8
    d8b8:			; <UNDEFINED> instruction: 0xf47f2b3a
    d8bc:			; <UNDEFINED> instruction: 0xe78bae54
    d8c0:	strbmi	r9, [r3], -r5, lsl #26
    d8c4:	bls	9f920 <_ZdlPv@@Base+0x91c90>
    d8c8:	stmdapl	r8!, {r5, r8, fp, lr}
    d8cc:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    d8d0:			; <UNDEFINED> instruction: 0xf0006800
    d8d4:			; <UNDEFINED> instruction: 0xe797fd13
    d8d8:	stmdals	r5, {r4, r8, fp, lr}
    d8dc:			; <UNDEFINED> instruction: 0xf8db9a02
    d8e0:	stmdapl	r0, {ip, sp}^
    d8e4:	ldmdavs	r2, {r1, r3, r4, r8, fp, lr}
    d8e8:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    d8ec:	stc2	0, cr15, [r6, #-0]
    d8f0:	ldr	r6, [r1, r7, ror #18]!
    d8f4:			; <UNDEFINED> instruction: 0xf1034909
    d8f8:	stmdals	r5, {r7, r8, r9, lr}
    d8fc:	vstrls	d3, [r2, #-4]
    d900:	ldmdbmi	r4, {r6, fp, ip, lr}
    d904:			; <UNDEFINED> instruction: 0xf855682a
    d908:	ldrbtmi	r3, [r9], #-35	; 0xffffffdd
    d90c:			; <UNDEFINED> instruction: 0xf0006800
    d910:			; <UNDEFINED> instruction: 0xe7c9fcf5
    d914:	andeq	r6, r1, r2, asr #26
    d918:	andeq	r4, r0, sl, ror #17
    d91c:	andeq	r0, r0, r8, ror #1
    d920:	andeq	r4, r0, r4, ror r7
    d924:			; <UNDEFINED> instruction: 0x000046be
    d928:	andeq	r3, r0, lr, ror #17
    d92c:	andeq	r4, r0, lr, lsl #13
    d930:	strdeq	r4, [r0], -r6
    d934:	andeq	r4, r0, lr, lsl #10
    d938:	andeq	r4, r0, ip, lsr #10
    d93c:	ldrdeq	r4, [r0], -ip
    d940:	andeq	r4, r0, r0, asr #7
    d944:	andeq	r4, r0, ip, ror #7
    d948:	muleq	r0, r6, r4
    d94c:	andeq	r4, r0, sl, lsr r4
    d950:	andeq	r4, r0, sl, ror #8
    d954:	andeq	r4, r0, lr, asr r3
    d958:	mvnsmi	lr, sp, lsr #18
    d95c:			; <UNDEFINED> instruction: 0xf8dfb084
    d960:	svcls	0x000a8044
    d964:	ldrbtmi	r9, [r8], #3339	; 0xd0b
    d968:			; <UNDEFINED> instruction: 0xf8d84c0f
    d96c:	ldrbtmi	r6, [ip], #-0
    d970:	strls	r9, [r3], #-1792	; 0xfffff900
    d974:	svcls	0x000c9501
    d978:	ldrdpl	pc, [r4], -r8
    d97c:	stmib	r4, {r1, r8, r9, sl, ip, pc}^
    d980:			; <UNDEFINED> instruction: 0xf7ff6500
    d984:	bmi	28c968 <_ZdlPv@@Base+0x27ecd8>
    d988:	blmi	267a14 <_ZdlPv@@Base+0x259d84>
    d98c:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}
    d990:	andne	pc, r0, r8, asr #17
    d994:	ldmpl	r3, {r0, r5, r6, r7, fp, sp, lr}^
    d998:	andpl	pc, r8, r8, asr #17
    d99c:	andlt	r6, r4, r9, lsl r0
    d9a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d9a4:	muleq	r1, lr, r6
    d9a8:	andeq	r9, r1, lr, lsl r5
    d9ac:	andeq	r6, r1, ip, asr #10
    d9b0:	ldrdeq	r0, [r0], -r4
    d9b4:	addlt	fp, r4, r0, lsl r5
    d9b8:	strcs	r2, [r1], #-768	; 0xfffffd00
    d9bc:	movwcc	lr, #2509	; 0x9cd
    d9c0:			; <UNDEFINED> instruction: 0xf7ff9402
    d9c4:	andlt	pc, r4, r9, asr #31
    d9c8:	svclt	0x0000bd10
    d9cc:	addlt	fp, r5, r0, lsr r5
    d9d0:	cfstrsls	mvf2, [r8, #-0]
    d9d4:	strmi	lr, [r1], #-2509	; 0xfffff633
    d9d8:			; <UNDEFINED> instruction: 0xf7ff9500
    d9dc:			; <UNDEFINED> instruction: 0xb005ffbd
    d9e0:	svclt	0x0000bd30
    d9e4:	addlt	fp, r4, r0, ror r5
    d9e8:	cfcpysls	mvf2, mvf8
    d9ec:	strls	r9, [r2], #-3337	; 0xfffff2f7
    d9f0:	strls	r9, [r3, #-1536]	; 0xfffffa00
    d9f4:			; <UNDEFINED> instruction: 0xf7ff9401
    d9f8:			; <UNDEFINED> instruction: 0xb004fbbd
    d9fc:	svclt	0x0000bd70
    da00:	addlt	fp, r5, r0, lsr r5
    da04:	stceq	0, cr15, [r0], {79}	; 0x4f
    da08:	cfstr32ls	mvfx2, [r8], {1}
    da0c:			; <UNDEFINED> instruction: 0x5c01e9cd
    da10:			; <UNDEFINED> instruction: 0xf7ff9400
    da14:	andlt	pc, r5, r1, lsr #31
    da18:	svclt	0x0000bd30
    da1c:	addlt	fp, r4, r0, ror r5
    da20:	stcls	6, cr2, [r8], {-0}
    da24:	strls	r9, [r2], -r9, lsl #26
    da28:	strcs	r9, [r1], #-1024	; 0xfffffc00
    da2c:	strls	r9, [r1], #-1283	; 0xfffffafd
    da30:	blx	fe84ba36 <_ZdlPv@@Base+0xfe83dda6>
    da34:	ldcllt	0, cr11, [r0, #-16]!
    da38:	ldrbtlt	r1, [r0], #-3587	; 0xfffff1fd
    da3c:			; <UNDEFINED> instruction: 0x4c19da1c
    da40:	strbvs	pc, [r7, #-582]!	; 0xfffffdba	; <UNPREDICTABLE>
    da44:	strbvs	pc, [r6, #-710]!	; 0xfffffd3a	; <UNPREDICTABLE>
    da48:	ldrbtmi	r2, [ip], #-1546	; 0xfffff9f6
    da4c:	blx	fe15aaa6 <_ZdlPv@@Base+0xfe14ce16>
    da50:	ldrbne	r2, [sl, r3, lsl #2]
    da54:	bl	ff09f2dc <_ZdlPv@@Base+0xff09164c>
    da58:	blx	18e4e6 <_ZdlPv@@Base+0x180856>
    da5c:			; <UNDEFINED> instruction: 0x46133112
    da60:	eorseq	pc, r0, #1073741872	; 0x40000030
    da64:	stccs	8, cr15, [r1, #-16]
    da68:	mvnsle	r2, r0, lsl #22
    da6c:			; <UNDEFINED> instruction: 0x232d3802
    da70:	stccc	8, cr15, [r1], {4}
    da74:			; <UNDEFINED> instruction: 0x4770bc70
    da78:			; <UNDEFINED> instruction: 0xf64c480b
    da7c:			; <UNDEFINED> instruction: 0xf6cc44cd
    da80:	strcs	r4, [sl, #-1228]	; 0xfffffb34
    da84:	andscc	r4, r4, r8, ror r4
    da88:	andne	pc, r3, #164, 22	; 0x29000
    da8c:	blx	14fdde <_ZdlPv@@Base+0x14214e>
    da90:			; <UNDEFINED> instruction: 0x46133112
    da94:	eorseq	pc, r0, #1073741824	; 0x40000000
    da98:	stccs	8, cr15, [r1, #-0]
    da9c:	mvnsle	r2, r0, lsl #22
    daa0:			; <UNDEFINED> instruction: 0x4770bc70
    daa4:	andeq	r9, r1, sl, ror #8
    daa8:	andeq	r9, r1, r0, lsr r4
    daac:	ldrbtlt	r4, [r0], #-2316	; 0xfffff6f4
    dab0:			; <UNDEFINED> instruction: 0xf64c4479
    dab4:	smlawtcc	ip, sp, r5, r4
    dab8:	strbmi	pc, [ip, #1740]	; 0x6cc	; <UNPREDICTABLE>
    dabc:	blx	fe9572ee <_ZdlPv@@Base+0xfe94965e>
    dac0:	strmi	r2, [r4], -r0, lsl #6
    dac4:	b	13d8af0 <_ZdlPv@@Base+0x13cae60>
    dac8:	blx	18ea1e <_ZdlPv@@Base+0x180d8e>
    dacc:			; <UNDEFINED> instruction: 0x46180213
    dad0:	teqeq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    dad4:	stccc	8, cr15, [r1, #-4]
    dad8:			; <UNDEFINED> instruction: 0x4608d8f1
    dadc:			; <UNDEFINED> instruction: 0x4770bc70
    dae0:	andeq	r9, r1, r4, lsl #8
    dae4:	blmi	1320418 <_ZdlPv@@Base+0x1312788>
    dae8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    daec:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    daf0:	ldmdavs	fp, {r1, r3, r6, r9, fp, lr}
    daf4:			; <UNDEFINED> instruction: 0xf04f9303
    daf8:	stmdavc	r3, {r8, r9}
    dafc:	blcs	81ecec <_ZdlPv@@Base+0x81105c>
    db00:			; <UNDEFINED> instruction: 0xf810d103
    db04:	blcs	81d710 <_ZdlPv@@Base+0x80fa80>
    db08:	stmdbmi	r5, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}^
    db0c:	stclpl	8, cr5, [ip], {81}	; 0x51
    db10:	subsle	r2, pc, r0, lsl #24
    db14:	strcs	r7, [r0], #-2051	; 0xfffff7fd
    db18:			; <UNDEFINED> instruction: 0xf1a3250a
    db1c:			; <UNDEFINED> instruction: 0xf8100230
    db20:	blx	15d72e <_ZdlPv@@Base+0x14fa9e>
    db24:	cfstrdpl	mvd2, [sl], {4}
    db28:	mvnsle	r2, r0, lsl #20
    db2c:	bicseq	pc, pc, r3
    db30:	svclt	0x00182b0a
    db34:	andle	r2, r2, r0, lsl #18
    db38:			; <UNDEFINED> instruction: 0xf810e061
    db3c:	blcs	81d748 <_ZdlPv@@Base+0x80fab8>
    db40:			; <UNDEFINED> instruction: 0xf1a3d0fb
    db44:	blx	fec8e374 <_ZdlPv@@Base+0xfec806e4>
    db48:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    db4c:	svclt	0x00082b00
    db50:	bcs	1635c <_ZdlPv@@Base+0x86cc>
    db54:	stmdavc	r1, {r0, r3, r6, r8, ip, lr, pc}
    db58:	ldmdbcs	ip, {r0, r2, r9, sl, lr}^
    db5c:	stmdbcs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    db60:	movwcs	fp, #7948	; 0x1f0c
    db64:			; <UNDEFINED> instruction: 0xf0112300
    db68:	svclt	0x00080fdf
    db6c:	ldmdblt	r3!, {r0, r8, r9, sp}^
    db70:	svccs	0x0001f815
    db74:	svclt	0x00182a5c
    db78:	svclt	0x000c2a0a
    db7c:	movwcs	r2, #769	; 0x301
    db80:	svceq	0x00dff012
    db84:	movwcs	fp, #7944	; 0x1f08
    db88:	rscsle	r2, r1, r0, lsl #22
    db8c:	strbtmi	r1, [lr], -sl, lsr #20
    db90:	ldrtmi	r4, [r0], -r1, lsl #12
    db94:			; <UNDEFINED> instruction: 0xf8caf000
    db98:	blcs	82bc4c <_ZdlPv@@Base+0x81dfbc>
    db9c:			; <UNDEFINED> instruction: 0xf815d103
    dba0:	blcs	81d7ac <_ZdlPv@@Base+0x80fb1c>
    dba4:	blcs	41f98 <_ZdlPv@@Base+0x34308>
    dba8:	blcs	2bd810 <_ZdlPv@@Base+0x2afb80>
    dbac:	ldmib	sp, {r0, r3, r5, r8, ip, lr, pc}^
    dbb0:	addsmi	r3, r3, #268435456	; 0x10000000
    dbb4:	bls	44434 <_ZdlPv@@Base+0x367a4>
    dbb8:	tstls	r1, r9, asr ip
    dbbc:	ldrbpl	r2, [r1], #256	; 0x100
    dbc0:			; <UNDEFINED> instruction: 0xf0009800
    dbc4:	strtmi	pc, [r0], -r7, ror #22
    dbc8:	blx	1ec9bd2 <_ZdlPv@@Base+0x1ebbf42>
    dbcc:	ldrtmi	r2, [r0], -r1, lsl #8
    dbd0:			; <UNDEFINED> instruction: 0xf910f000
    dbd4:	blmi	420428 <_ZdlPv@@Base+0x412798>
    dbd8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    dbdc:	blls	e7c4c <_ZdlPv@@Base+0xd9fbc>
    dbe0:	tstle	r0, sl, asr r0
    dbe4:	andlt	r4, r4, r0, lsr #12
    dbe8:			; <UNDEFINED> instruction: 0x4620bd70
    dbec:			; <UNDEFINED> instruction: 0xf0002401
    dbf0:	strb	pc, [pc, r7, ror #22]!	; <UNPREDICTABLE>
    dbf4:			; <UNDEFINED> instruction: 0xf0004630
    dbf8:	blls	8c18c <_ZdlPv@@Base+0x7e4fc>
    dbfc:			; <UNDEFINED> instruction: 0x4614e7db
    dc00:	strcs	lr, [r0], #-2024	; 0xfffff818
    dc04:			; <UNDEFINED> instruction: 0xf7f3e7e3
    dc08:	ldrtmi	lr, [r0], -r6, lsl #30
    dc0c:			; <UNDEFINED> instruction: 0xf8f2f000
    dc10:	svc	0x0006f7f3
    dc14:	strdeq	r6, [r1], -r0
    dc18:	andeq	r0, r0, r4, asr #1
    dc1c:	ldrdeq	r6, [r1], -ip
    dc20:	strdeq	r0, [r0], -r8
    dc24:	andeq	r6, r1, r0, lsl #6
    dc28:	svclt	0x00004770
    dc2c:	addlt	fp, r3, r0, lsl #10
    dc30:			; <UNDEFINED> instruction: 0xf7f39001
    dc34:	stmdbls	r1, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    dc38:	andcs	r4, r2, r2, lsl #12
    dc3c:			; <UNDEFINED> instruction: 0xf85db003
    dc40:			; <UNDEFINED> instruction: 0xf7f3eb04
    dc44:	svclt	0x0000bf3f

0000dc48 <_Znwj@@Base>:
    dc48:	cmp	r0, #1
    dc4a:	push	{r3, lr}
    dc4c:	it	cc
    dc4e:	movcc	r0, #1
    dc50:	blx	1a94 <malloc@plt>
    dc54:	ldr	r3, [pc, #40]	; (dc80 <_Znwj@@Base+0x38>)
    dc56:	add	r3, pc
    dc58:	cbz	r0, dc5c <_Znwj@@Base+0x14>
    dc5a:	pop	{r3, pc}
    dc5c:	ldr	r2, [pc, #36]	; (dc84 <_Znwj@@Base+0x3c>)
    dc5e:	ldr	r3, [r3, r2]
    dc60:	ldr	r0, [r3, #0]
    dc62:	cbz	r0, dc70 <_Znwj@@Base+0x28>
    dc64:	bl	dc2c <__printf_chk@plt+0xc084>
    dc68:	ldr	r0, [pc, #28]	; (dc88 <_Znwj@@Base+0x40>)
    dc6a:	add	r0, pc
    dc6c:	bl	dc2c <__printf_chk@plt+0xc084>
    dc70:	ldr	r0, [pc, #24]	; (dc8c <_Znwj@@Base+0x44>)
    dc72:	add	r0, pc
    dc74:	bl	dc2c <__printf_chk@plt+0xc084>
    dc78:	mov.w	r0, #4294967295	; 0xffffffff
    dc7c:	blx	1ae0 <_exit@plt>
    dc80:	str	r2, [r0, #40]	; 0x28
    dc82:	movs	r1, r0
    dc84:	lsls	r4, r3, #3
    dc86:	movs	r0, r0
    dc88:	asrs	r2, r3
    dc8a:	movs	r0, r0
    dc8c:	asrs	r6, r2
	...

0000dc90 <_ZdlPv@@Base>:
    dc90:	cbz	r0, dc96 <_ZdlPv@@Base+0x6>
    dc92:	b.w	1988 <free@plt>
    dc96:	bx	lr
    dc98:	cbz	r0, dc9e <_ZdlPv@@Base+0xe>
    dc9a:	b.w	1988 <free@plt>
    dc9e:	bx	lr
    dca0:	push	{r3, r4, r5, lr}
    dca2:	mov	r4, r2
    dca4:	cmp	r1, r4
    dca6:	mov	r5, r3
    dca8:	mov	r2, r0
    dcaa:	it	ge
    dcac:	strge	r1, [r3, #0]
    dcae:	bge.n	dcc8 <_ZdlPv@@Base+0x38>
    dcb0:	cbz	r2, dcb6 <_ZdlPv@@Base+0x26>
    dcb2:	blx	1a48 <_ZdaPv@plt>
    dcb6:	cbz	r4, dcc4 <_ZdlPv@@Base+0x34>
    dcb8:	lsls	r0, r4, #1
    dcba:	str	r0, [r5, #0]
    dcbc:	ldmia.w	sp!, {r3, r4, r5, lr}
    dcc0:	b.w	19c8 <_Znaj@plt>
    dcc4:	mov	r0, r4
    dcc6:	str	r4, [r5, #0]
    dcc8:	pop	{r3, r4, r5, pc}
    dcca:	nop
    dccc:	cmp	r1, r3
    dcce:	push	{r3, r4, r5, r6, r7, lr}
    dcd0:	mov	r5, r0
    dcd2:	bge.n	dd04 <_ZdlPv@@Base+0x74>
    dcd4:	mov	r4, r3
    dcd6:	cbz	r3, dcf4 <_ZdlPv@@Base+0x64>
    dcd8:	lsls	r0, r3, #1
    dcda:	ldr	r3, [sp, #24]
    dcdc:	mov	r6, r2
    dcde:	str	r0, [r3, #0]
    dce0:	blx	19cc <_Znaj@plt+0x4>
    dce4:	cmp	r6, #0
    dce6:	it	ne
    dce8:	cmpne	r4, r6
    dcea:	mov	r7, r0
    dcec:	bgt.n	dd0e <_ZdlPv@@Base+0x7e>
    dcee:	cbnz	r5, dd16 <_ZdlPv@@Base+0x86>
    dcf0:	mov	r0, r7
    dcf2:	pop	{r3, r4, r5, r6, r7, pc}
    dcf4:	cbz	r0, dcfa <_ZdlPv@@Base+0x6a>
    dcf6:	blx	1a48 <_ZdaPv@plt>
    dcfa:	ldr	r3, [sp, #24]
    dcfc:	movs	r7, #0
    dcfe:	mov	r0, r7
    dd00:	str	r7, [r3, #0]
    dd02:	pop	{r3, r4, r5, r6, r7, pc}
    dd04:	ldr	r3, [sp, #24]
    dd06:	mov	r7, r0
    dd08:	mov	r0, r7
    dd0a:	str	r1, [r3, #0]
    dd0c:	pop	{r3, r4, r5, r6, r7, pc}
    dd0e:	mov	r2, r6
    dd10:	mov	r1, r5
    dd12:	blx	1a88 <memcpy@plt>
    dd16:	mov	r0, r5
    dd18:	blx	1a48 <_ZdaPv@plt>
    dd1c:	mov	r0, r7
    dd1e:	pop	{r3, r4, r5, r6, r7, pc}
    dd20:	movs	r2, #0
    dd22:	strd	r2, r2, [r0]
    dd26:	str	r2, [r0, #8]
    dd28:	bx	lr
    dd2a:	nop
    dd2c:	cmp	r2, #0
    dd2e:	push	{r4, r5, r6, lr}
    dd30:	mov	r4, r0
    dd32:	mov	r5, r2
    dd34:	mov	r6, r1
    dd36:	str	r2, [r0, #4]
    dd38:	blt.n	dd58 <_ZdlPv@@Base+0xc8>
    dd3a:	itt	eq
    dd3c:	streq	r2, [r0, #8]
    dd3e:	streq	r2, [r0, #0]
    dd40:	beq.n	dd54 <_ZdlPv@@Base+0xc4>
    dd42:	lsls	r0, r5, #1
    dd44:	str	r0, [r4, #8]
    dd46:	blx	19cc <_Znaj@plt+0x4>
    dd4a:	mov	r2, r5
    dd4c:	mov	r1, r6
    dd4e:	str	r0, [r4, #0]
    dd50:	blx	1a88 <memcpy@plt>
    dd54:	mov	r0, r4
    dd56:	pop	{r4, r5, r6, pc}
    dd58:	ldr	r1, [pc, #8]	; (dd64 <_ZdlPv@@Base+0xd4>)
    dd5a:	movs	r0, #87	; 0x57
    dd5c:	add	r1, pc
    dd5e:	bl	c87c <__printf_chk@plt+0xacd4>
    dd62:	b.n	dd42 <_ZdlPv@@Base+0xb2>
    dd64:	ands	r4, r7
    dd66:	movs	r0, r0
    dd68:	push	{r3, r4, r5, lr}
    dd6a:	mov	r4, r0
    dd6c:	mov	r5, r1
    dd6e:	cbz	r1, dd9a <_ZdlPv@@Base+0x10a>
    dd70:	mov	r0, r1
    dd72:	blx	1aa0 <strlen@plt>
    dd76:	str	r0, [r4, #4]
    dd78:	cbz	r0, dd92 <_ZdlPv@@Base+0x102>
    dd7a:	lsls	r0, r0, #1
    dd7c:	str	r0, [r4, #8]
    dd7e:	blx	19cc <_Znaj@plt+0x4>
    dd82:	ldr	r2, [r4, #4]
    dd84:	str	r0, [r4, #0]
    dd86:	cbz	r2, dd8e <_ZdlPv@@Base+0xfe>
    dd88:	mov	r1, r5
    dd8a:	blx	1a88 <memcpy@plt>
    dd8e:	mov	r0, r4
    dd90:	pop	{r3, r4, r5, pc}
    dd92:	str	r0, [r4, #8]
    dd94:	str	r0, [r4, #0]
    dd96:	mov	r0, r4
    dd98:	pop	{r3, r4, r5, pc}
    dd9a:	strd	r1, r1, [r0]
    dd9e:	mov	r0, r4
    dda0:	str	r1, [r4, #8]
    dda2:	pop	{r3, r4, r5, pc}
    dda4:	push	{r3, r4, r5, lr}
    dda6:	movs	r3, #2
    dda8:	mov	r4, r0
    ddaa:	movs	r2, #1
    ddac:	strd	r2, r3, [r0, #4]
    ddb0:	mov	r0, r3
    ddb2:	mov	r5, r1
    ddb4:	blx	19cc <_Znaj@plt+0x4>
    ddb8:	mov	r3, r0
    ddba:	mov	r0, r4
    ddbc:	str	r3, [r4, #0]
    ddbe:	strb	r5, [r3, #0]
    ddc0:	pop	{r3, r4, r5, pc}
    ddc2:	nop
    ddc4:	push	{r3, r4, r5, lr}
    ddc6:	mov	r4, r0
    ddc8:	ldr	r0, [r1, #4]
    ddca:	str	r0, [r4, #4]
    ddcc:	cbz	r0, ddec <_ZdlPv@@Base+0x15c>
    ddce:	lsls	r0, r0, #1
    ddd0:	str	r0, [r4, #8]
    ddd2:	mov	r5, r1
    ddd4:	blx	19cc <_Znaj@plt+0x4>
    ddd8:	ldr	r2, [r4, #4]
    ddda:	str	r0, [r4, #0]
    dddc:	cbnz	r2, dde2 <_ZdlPv@@Base+0x152>
    ddde:	mov	r0, r4
    dde0:	pop	{r3, r4, r5, pc}
    dde2:	ldr	r1, [r5, #0]
    dde4:	blx	1a88 <memcpy@plt>
    dde8:	mov	r0, r4
    ddea:	pop	{r3, r4, r5, pc}
    ddec:	str	r0, [r4, #8]
    ddee:	str	r0, [r4, #0]
    ddf0:	mov	r0, r4
    ddf2:	pop	{r3, r4, r5, pc}
    ddf4:	push	{r4, lr}
    ddf6:	mov	r4, r0
    ddf8:	ldr	r0, [r0, #0]
    ddfa:	cbz	r0, de00 <_ZdlPv@@Base+0x170>
    ddfc:	blx	1a48 <_ZdaPv@plt>
    de00:	mov	r0, r4
    de02:	pop	{r4, pc}
    de04:	push	{r3, r4, r5, lr}
    de06:	add.w	r3, r0, #8
    de0a:	ldr	r2, [r1, #4]
    de0c:	mov	r4, r0
    de0e:	mov	r5, r1
    de10:	ldr	r1, [r0, #8]
    de12:	ldr	r0, [r0, #0]
    de14:	bl	dca0 <_ZdlPv@@Base+0x10>
    de18:	ldr	r2, [r5, #4]
    de1a:	strd	r0, r2, [r4]
    de1e:	cbnz	r2, de24 <_ZdlPv@@Base+0x194>
    de20:	mov	r0, r4
    de22:	pop	{r3, r4, r5, pc}
    de24:	ldr	r1, [r5, #0]
    de26:	blx	1a88 <memcpy@plt>
    de2a:	mov	r0, r4
    de2c:	pop	{r3, r4, r5, pc}
    de2e:	nop
    de30:	push	{r4, r5, r6, lr}
    de32:	mov	r4, r0
    de34:	cbz	r1, de58 <_ZdlPv@@Base+0x1c8>
    de36:	mov	r0, r1
    de38:	mov	r5, r1
    de3a:	blx	1aa0 <strlen@plt>
    de3e:	ldr	r1, [r4, #8]
    de40:	add.w	r3, r4, #8
    de44:	mov	r6, r0
    de46:	mov	r2, r0
    de48:	ldr	r0, [r4, #0]
    de4a:	bl	dca0 <_ZdlPv@@Base+0x10>
    de4e:	strd	r0, r6, [r4]
    de52:	cbnz	r6, de6c <_ZdlPv@@Base+0x1dc>
    de54:	mov	r0, r4
    de56:	pop	{r4, r5, r6, pc}
    de58:	ldr	r0, [r0, #0]
    de5a:	cbz	r0, de60 <_ZdlPv@@Base+0x1d0>
    de5c:	blx	1a48 <_ZdaPv@plt>
    de60:	movs	r3, #0
    de62:	mov	r0, r4
    de64:	strd	r3, r3, [r4]
    de68:	str	r3, [r4, #8]
    de6a:	pop	{r4, r5, r6, pc}
    de6c:	mov	r2, r6
    de6e:	mov	r1, r5
    de70:	blx	1a88 <memcpy@plt>
    de74:	mov	r0, r4
    de76:	pop	{r4, r5, r6, pc}
    de78:	push	{r3, r4, r5, lr}
    de7a:	movs	r2, #1
    de7c:	mov	r4, r0
    de7e:	add.w	r3, r0, #8
    de82:	mov	r5, r1
    de84:	ldr	r1, [r0, #8]
    de86:	ldr	r0, [r0, #0]
    de88:	bl	dca0 <_ZdlPv@@Base+0x10>
    de8c:	movs	r2, #1
    de8e:	str	r2, [r4, #4]
    de90:	mov	r3, r0
    de92:	str	r0, [r4, #0]
    de94:	mov	r0, r4
    de96:	strb	r5, [r3, #0]
    de98:	pop	{r3, r4, r5, pc}
    de9a:	nop
    de9c:	push	{r3, r4, r5, lr}
    de9e:	mov	r5, r0
    dea0:	ldr	r0, [r0, #0]
    dea2:	mov	r4, r1
    dea4:	cbz	r0, deaa <_ZdlPv@@Base+0x21a>
    dea6:	blx	1a48 <_ZdaPv@plt>
    deaa:	ldrd	r1, r2, [r4, #4]
    deae:	movs	r3, #0
    deb0:	ldr	r0, [r4, #0]
    deb2:	str	r2, [r5, #8]
    deb4:	strd	r0, r1, [r5]
    deb8:	strd	r3, r3, [r4]
    debc:	str	r3, [r4, #8]
    debe:	pop	{r3, r4, r5, pc}
    dec0:	push	{r4, r5, lr}
    dec2:	mov	r5, r0
    dec4:	ldr	r2, [r0, #4]
    dec6:	mov	r4, r0
    dec8:	ldr.w	r0, [r5], #8
    decc:	sub	sp, #12
    dece:	ldr	r1, [r4, #8]
    ded0:	adds	r3, r2, #1
    ded2:	str	r5, [sp, #0]
    ded4:	bl	dccc <_ZdlPv@@Base+0x3c>
    ded8:	str	r0, [r4, #0]
    deda:	add	sp, #12
    dedc:	pop	{r4, r5, pc}
    dede:	nop
    dee0:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dee4:	mov	r4, r0
    dee6:	sub	sp, #8
    dee8:	cbz	r1, df10 <_ZdlPv@@Base+0x280>
    deea:	mov	r0, r1
    deec:	mov	r5, r1
    deee:	blx	1aa0 <strlen@plt>
    def2:	ldr	r7, [r4, #4]
    def4:	ldr	r1, [r4, #8]
    def6:	add.w	r8, r0, r7
    defa:	mov	r6, r0
    defc:	cmp	r1, r8
    defe:	ldr	r0, [r4, #0]
    df00:	blt.n	df18 <_ZdlPv@@Base+0x288>
    df02:	add	r0, r7
    df04:	mov	r2, r6
    df06:	mov	r1, r5
    df08:	blx	1a88 <memcpy@plt>
    df0c:	str.w	r8, [r4, #4]
    df10:	mov	r0, r4
    df12:	add	sp, #8
    df14:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    df18:	add.w	r3, r4, #8
    df1c:	mov	r2, r7
    df1e:	str	r3, [sp, #0]
    df20:	mov	r3, r8
    df22:	bl	dccc <_ZdlPv@@Base+0x3c>
    df26:	ldr	r7, [r4, #4]
    df28:	str	r0, [r4, #0]
    df2a:	b.n	df02 <_ZdlPv@@Base+0x272>
    df2c:	ldr	r2, [r1, #4]
    df2e:	push	{r4, r5, r6, r7, lr}
    df30:	mov	r4, r0
    df32:	sub	sp, #12
    df34:	cbz	r2, df4e <_ZdlPv@@Base+0x2be>
    df36:	mov	r5, r1
    df38:	ldrd	r6, r1, [r0, #4]
    df3c:	ldr	r0, [r0, #0]
    df3e:	adds	r7, r2, r6
    df40:	cmp	r1, r7
    df42:	blt.n	df54 <_ZdlPv@@Base+0x2c4>
    df44:	ldr	r1, [r5, #0]
    df46:	add	r0, r6
    df48:	blx	1a88 <memcpy@plt>
    df4c:	str	r7, [r4, #4]
    df4e:	mov	r0, r4
    df50:	add	sp, #12
    df52:	pop	{r4, r5, r6, r7, pc}
    df54:	mov	r2, r6
    df56:	add.w	r3, r4, #8
    df5a:	str	r3, [sp, #0]
    df5c:	mov	r3, r7
    df5e:	bl	dccc <_ZdlPv@@Base+0x3c>
    df62:	ldr	r2, [r5, #4]
    df64:	ldr	r6, [r4, #4]
    df66:	str	r0, [r4, #0]
    df68:	b.n	df44 <_ZdlPv@@Base+0x2b4>
    df6a:	nop
    df6c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    df70:	subs	r5, r2, #0
    df72:	sub	sp, #8
    df74:	ble.n	df96 <_ZdlPv@@Base+0x306>
    df76:	mov	r7, r1
    df78:	ldrd	r6, r1, [r0, #4]
    df7c:	mov	r4, r0
    df7e:	ldr	r0, [r0, #0]
    df80:	add.w	r8, r6, r5
    df84:	cmp	r1, r8
    df86:	blt.n	df9c <_ZdlPv@@Base+0x30c>
    df88:	add	r0, r6
    df8a:	mov	r2, r5
    df8c:	mov	r1, r7
    df8e:	blx	1a88 <memcpy@plt>
    df92:	str.w	r8, [r4, #4]
    df96:	add	sp, #8
    df98:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    df9c:	add.w	r3, r4, #8
    dfa0:	mov	r2, r6
    dfa2:	str	r3, [sp, #0]
    dfa4:	mov	r3, r8
    dfa6:	bl	dccc <_ZdlPv@@Base+0x3c>
    dfaa:	ldr	r6, [r4, #4]
    dfac:	str	r0, [r4, #0]
    dfae:	b.n	df88 <_ZdlPv@@Base+0x2f8>
    dfb0:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    dfb4:	mov	r4, r0
    dfb6:	ldr	r6, [sp, #32]
    dfb8:	mov	r8, r1
    dfba:	mov	r5, r2
    dfbc:	mov	r7, r3
    dfbe:	cmp	r6, #0
    dfc0:	it	ge
    dfc2:	cmpge	r2, #0
    dfc4:	blt.n	dfd6 <_ZdlPv@@Base+0x346>
    dfc6:	adds	r0, r5, r6
    dfc8:	str	r0, [r4, #4]
    dfca:	cbnz	r0, dfe8 <_ZdlPv@@Base+0x358>
    dfcc:	str	r0, [r4, #8]
    dfce:	str	r0, [r4, #0]
    dfd0:	mov	r0, r4
    dfd2:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    dfd6:	ldr	r1, [pc, #72]	; (e020 <_ZdlPv@@Base+0x390>)
    dfd8:	movs	r0, #215	; 0xd7
    dfda:	add	r1, pc
    dfdc:	bl	c87c <__printf_chk@plt+0xacd4>
    dfe0:	adds	r0, r5, r6
    dfe2:	str	r0, [r4, #4]
    dfe4:	cmp	r0, #0
    dfe6:	beq.n	dfcc <_ZdlPv@@Base+0x33c>
    dfe8:	lsls	r0, r0, #1
    dfea:	str	r0, [r4, #8]
    dfec:	blx	19cc <_Znaj@plt+0x4>
    dff0:	mov	r9, r0
    dff2:	str	r0, [r4, #0]
    dff4:	cbz	r5, e010 <_ZdlPv@@Base+0x380>
    dff6:	mov	r1, r8
    dff8:	mov	r2, r5
    dffa:	blx	1a88 <memcpy@plt>
    dffe:	cmp	r6, #0
    e000:	beq.n	dfd0 <_ZdlPv@@Base+0x340>
    e002:	add.w	r0, r9, r5
    e006:	mov	r2, r6
    e008:	mov	r1, r7
    e00a:	blx	1a88 <memcpy@plt>
    e00e:	b.n	dfd0 <_ZdlPv@@Base+0x340>
    e010:	mov	r2, r6
    e012:	mov	r1, r7
    e014:	blx	1a88 <memcpy@plt>
    e018:	mov	r0, r4
    e01a:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    e01e:	nop
    e020:	subs	r5, #190	; 0xbe
    e022:	movs	r0, r0
    e024:	ldr	r2, [r0, #4]
    e026:	push	{r3, lr}
    e028:	mov	r3, r0
    e02a:	ldr	r0, [r1, #4]
    e02c:	cmp	r2, r0
    e02e:	bgt.n	e036 <_ZdlPv@@Base+0x3a6>
    e030:	movs	r0, #1
    e032:	cbnz	r2, e048 <_ZdlPv@@Base+0x3b8>
    e034:	pop	{r3, pc}
    e036:	cmp	r0, #0
    e038:	beq.n	e034 <_ZdlPv@@Base+0x3a4>
    e03a:	mov	r2, r0
    e03c:	ldr	r1, [r1, #0]
    e03e:	ldr	r0, [r3, #0]
    e040:	blx	1b38 <memcmp@plt>
    e044:	lsrs	r0, r0, #31
    e046:	pop	{r3, pc}
    e048:	ldr	r1, [r1, #0]
    e04a:	ldr	r0, [r3, #0]
    e04c:	blx	1b38 <memcmp@plt>
    e050:	cmp	r0, #0
    e052:	ite	gt
    e054:	movgt	r0, #0
    e056:	movle	r0, #1
    e058:	pop	{r3, pc}
    e05a:	nop
    e05c:	ldr	r2, [r0, #4]
    e05e:	push	{r3, lr}
    e060:	mov	r3, r0
    e062:	ldr	r0, [r1, #4]
    e064:	cmp	r2, r0
    e066:	bge.n	e06e <_ZdlPv@@Base+0x3de>
    e068:	movs	r0, #1
    e06a:	cbnz	r2, e080 <_ZdlPv@@Base+0x3f0>
    e06c:	pop	{r3, pc}
    e06e:	cmp	r0, #0
    e070:	beq.n	e06c <_ZdlPv@@Base+0x3dc>
    e072:	mov	r2, r0
    e074:	ldr	r1, [r1, #0]
    e076:	ldr	r0, [r3, #0]
    e078:	blx	1b38 <memcmp@plt>
    e07c:	lsrs	r0, r0, #31
    e07e:	pop	{r3, pc}
    e080:	ldr	r1, [r1, #0]
    e082:	ldr	r0, [r3, #0]
    e084:	blx	1b38 <memcmp@plt>
    e088:	cmp	r0, #0
    e08a:	ite	gt
    e08c:	movgt	r0, #0
    e08e:	movle	r0, #1
    e090:	pop	{r3, pc}
    e092:	nop
    e094:	ldr	r2, [r1, #4]
    e096:	push	{r3, lr}
    e098:	mov	r3, r0
    e09a:	ldr	r0, [r0, #4]
    e09c:	cmp	r0, r2
    e09e:	blt.n	e0a6 <_ZdlPv@@Base+0x416>
    e0a0:	movs	r0, #1
    e0a2:	cbnz	r2, e0be <_ZdlPv@@Base+0x42e>
    e0a4:	pop	{r3, pc}
    e0a6:	cmp	r0, #0
    e0a8:	beq.n	e0a4 <_ZdlPv@@Base+0x414>
    e0aa:	mov	r2, r0
    e0ac:	ldr	r1, [r1, #0]
    e0ae:	ldr	r0, [r3, #0]
    e0b0:	blx	1b38 <memcmp@plt>
    e0b4:	cmp	r0, #0
    e0b6:	ite	le
    e0b8:	movle	r0, #0
    e0ba:	movgt	r0, #1
    e0bc:	pop	{r3, pc}
    e0be:	ldr	r1, [r1, #0]
    e0c0:	ldr	r0, [r3, #0]
    e0c2:	blx	1b38 <memcmp@plt>
    e0c6:	mvns	r0, r0
    e0c8:	lsrs	r0, r0, #31
    e0ca:	pop	{r3, pc}
    e0cc:	ldr	r2, [r1, #4]
    e0ce:	push	{r3, lr}
    e0d0:	mov	r3, r0
    e0d2:	ldr	r0, [r0, #4]
    e0d4:	cmp	r0, r2
    e0d6:	ble.n	e0de <_ZdlPv@@Base+0x44e>
    e0d8:	movs	r0, #1
    e0da:	cbnz	r2, e0f6 <_ZdlPv@@Base+0x466>
    e0dc:	pop	{r3, pc}
    e0de:	cmp	r0, #0
    e0e0:	beq.n	e0dc <_ZdlPv@@Base+0x44c>
    e0e2:	mov	r2, r0
    e0e4:	ldr	r1, [r1, #0]
    e0e6:	ldr	r0, [r3, #0]
    e0e8:	blx	1b38 <memcmp@plt>
    e0ec:	cmp	r0, #0
    e0ee:	ite	le
    e0f0:	movle	r0, #0
    e0f2:	movgt	r0, #1
    e0f4:	pop	{r3, pc}
    e0f6:	ldr	r1, [r1, #0]
    e0f8:	ldr	r0, [r3, #0]
    e0fa:	blx	1b38 <memcmp@plt>
    e0fe:	mvns	r0, r0
    e100:	lsrs	r0, r0, #31
    e102:	pop	{r3, pc}
    e104:	push	{r4, r5, r6, lr}
    e106:	subs	r4, r1, #0
    e108:	sub	sp, #8
    e10a:	mov	r5, r0
    e10c:	blt.n	e11a <_ZdlPv@@Base+0x48a>
    e10e:	ldr	r1, [r5, #8]
    e110:	cmp	r1, r4
    e112:	blt.n	e12c <_ZdlPv@@Base+0x49c>
    e114:	str	r4, [r5, #4]
    e116:	add	sp, #8
    e118:	pop	{r4, r5, r6, pc}
    e11a:	ldr	r1, [pc, #40]	; (e144 <_ZdlPv@@Base+0x4b4>)
    e11c:	movw	r0, #263	; 0x107
    e120:	add	r1, pc
    e122:	bl	c87c <__printf_chk@plt+0xacd4>
    e126:	ldr	r1, [r5, #8]
    e128:	cmp	r1, r4
    e12a:	bge.n	e114 <_ZdlPv@@Base+0x484>
    e12c:	mov	r6, r5
    e12e:	ldr	r2, [r5, #4]
    e130:	ldr.w	r0, [r6], #8
    e134:	mov	r3, r4
    e136:	str	r6, [sp, #0]
    e138:	bl	dccc <_ZdlPv@@Base+0x3c>
    e13c:	str	r4, [r5, #4]
    e13e:	str	r0, [r5, #0]
    e140:	add	sp, #8
    e142:	pop	{r4, r5, r6, pc}
    e144:	subs	r4, #120	; 0x78
    e146:	movs	r0, r0
    e148:	movs	r3, #0
    e14a:	str	r3, [r0, #4]
    e14c:	bx	lr
    e14e:	nop
    e150:	push	{r4, lr}
    e152:	ldr	r4, [r0, #0]
    e154:	cbz	r4, e164 <_ZdlPv@@Base+0x4d4>
    e156:	ldr	r2, [r0, #4]
    e158:	mov	r0, r4
    e15a:	blx	1b04 <memchr@plt>
    e15e:	cbz	r0, e164 <_ZdlPv@@Base+0x4d4>
    e160:	subs	r0, r0, r4
    e162:	pop	{r4, pc}
    e164:	mov.w	r0, #4294967295	; 0xffffffff
    e168:	pop	{r4, pc}
    e16a:	nop
    e16c:	push	{r3, r4, r5, lr}
    e16e:	ldrd	r4, r5, [r0]
    e172:	cmp	r5, #0
    e174:	add.w	r0, r5, #1
    e178:	ble.n	e1b0 <_ZdlPv@@Base+0x520>
    e17a:	add	r5, r4
    e17c:	subs	r4, #1
    e17e:	subs	r5, #1
    e180:	movs	r1, #0
    e182:	mov	r3, r4
    e184:	ldrb.w	r2, [r3, #1]!
    e188:	cbnz	r2, e18c <_ZdlPv@@Base+0x4fc>
    e18a:	adds	r1, #1
    e18c:	cmp	r3, r5
    e18e:	bne.n	e184 <_ZdlPv@@Base+0x4f4>
    e190:	subs	r0, r0, r1
    e192:	blx	1a94 <malloc@plt>
    e196:	mov	r1, r0
    e198:	ldrb.w	r2, [r4, #1]!
    e19c:	mov	r3, r1
    e19e:	cbz	r2, e1a6 <_ZdlPv@@Base+0x516>
    e1a0:	strb.w	r2, [r3], #1
    e1a4:	mov	r1, r3
    e1a6:	cmp	r4, r5
    e1a8:	bne.n	e198 <_ZdlPv@@Base+0x508>
    e1aa:	movs	r3, #0
    e1ac:	strb	r3, [r1, #0]
    e1ae:	pop	{r3, r4, r5, pc}
    e1b0:	blx	1a94 <malloc@plt>
    e1b4:	movs	r3, #0
    e1b6:	mov	r1, r0
    e1b8:	strb	r3, [r1, #0]
    e1ba:	pop	{r3, r4, r5, pc}
    e1bc:	push	{r3, r4, r5, r6, r7, lr}
    e1be:	mov	r5, r0
    e1c0:	ldrd	r0, r2, [r0]
    e1c4:	subs	r7, r2, #1
    e1c6:	bmi.n	e1f6 <_ZdlPv@@Base+0x566>
    e1c8:	add	r2, r0
    e1ca:	mov	r3, r7
    e1cc:	b.n	e1d2 <_ZdlPv@@Base+0x542>
    e1ce:	subs	r3, #1
    e1d0:	bcc.n	e21c <_ZdlPv@@Base+0x58c>
    e1d2:	ldrb.w	r1, [r2, #-1]!
    e1d6:	cmp	r1, #32
    e1d8:	beq.n	e1ce <_ZdlPv@@Base+0x53e>
    e1da:	cbz	r3, e238 <_ZdlPv@@Base+0x5a8>
    e1dc:	ldrb	r2, [r0, #0]
    e1de:	cmp	r2, #32
    e1e0:	bne.n	e22e <_ZdlPv@@Base+0x59e>
    e1e2:	add	r3, r0
    e1e4:	adds	r2, r0, #1
    e1e6:	subs	r6, r3, r2
    e1e8:	mov	r4, r2
    e1ea:	ldrb.w	r1, [r2], #1
    e1ee:	cmp	r1, #32
    e1f0:	beq.n	e1e6 <_ZdlPv@@Base+0x556>
    e1f2:	cmp	r7, r6
    e1f4:	bne.n	e1f8 <_ZdlPv@@Base+0x568>
    e1f6:	pop	{r3, r4, r5, r6, r7, pc}
    e1f8:	cmp	r6, #0
    e1fa:	blt.n	e21c <_ZdlPv@@Base+0x58c>
    e1fc:	ldr	r0, [r5, #8]
    e1fe:	adds	r6, #1
    e200:	str	r6, [r5, #4]
    e202:	blx	19cc <_Znaj@plt+0x4>
    e206:	mov	r1, r4
    e208:	ldr	r2, [r5, #4]
    e20a:	mov	r4, r0
    e20c:	blx	1a88 <memcpy@plt>
    e210:	ldr	r0, [r5, #0]
    e212:	cbz	r0, e218 <_ZdlPv@@Base+0x588>
    e214:	blx	1a48 <_ZdaPv@plt>
    e218:	str	r4, [r5, #0]
    e21a:	pop	{r3, r4, r5, r6, r7, pc}
    e21c:	movs	r4, #0
    e21e:	str	r4, [r5, #4]
    e220:	cmp	r0, #0
    e222:	beq.n	e1f6 <_ZdlPv@@Base+0x566>
    e224:	blx	1a48 <_ZdaPv@plt>
    e228:	str	r4, [r5, #0]
    e22a:	str	r4, [r5, #8]
    e22c:	pop	{r3, r4, r5, r6, r7, pc}
    e22e:	cmp	r7, r3
    e230:	beq.n	e1f6 <_ZdlPv@@Base+0x566>
    e232:	mov	r4, r0
    e234:	mov	r6, r3
    e236:	b.n	e1fc <_ZdlPv@@Base+0x56c>
    e238:	cmp	r7, #0
    e23a:	bne.n	e232 <_ZdlPv@@Base+0x5a2>
    e23c:	pop	{r3, r4, r5, r6, r7, pc}
    e23e:	nop
    e240:	push	{r4, r5, r6, lr}
    e242:	ldrd	r4, r5, [r0]
    e246:	cmp	r5, #0
    e248:	ble.n	e260 <_ZdlPv@@Base+0x5d0>
    e24a:	add	r5, r4
    e24c:	subs	r4, #1
    e24e:	subs	r5, #1
    e250:	mov	r6, r1
    e252:	ldrb.w	r0, [r4, #1]!
    e256:	mov	r1, r6
    e258:	blx	1a30 <putc@plt+0x4>
    e25c:	cmp	r4, r5
    e25e:	bne.n	e252 <_ZdlPv@@Base+0x5c2>
    e260:	pop	{r4, r5, r6, pc}
    e262:	nop
    e264:	push	{r4, r5, lr}
    e266:	sub	sp, #12
    e268:	ldr	r5, [pc, #32]	; (e28c <_ZdlPv@@Base+0x5fc>)
    e26a:	mov	r4, r0
    e26c:	ldr	r3, [pc, #32]	; (e290 <_ZdlPv@@Base+0x600>)
    e26e:	movs	r2, #12
    e270:	add	r5, pc
    e272:	str	r1, [sp, #0]
    e274:	add	r3, pc
    e276:	movs	r1, #1
    e278:	mov	r0, r5
    e27a:	blx	1b44 <__sprintf_chk@plt>
    e27e:	mov	r1, r5
    e280:	mov	r0, r4
    e282:	bl	dd68 <_ZdlPv@@Base+0xd8>
    e286:	mov	r0, r4
    e288:	add	sp, #12
    e28a:	pop	{r4, r5, pc}
    e28c:	ldrh	r0, [r0, #36]	; 0x24
    e28e:	movs	r1, r0
    e290:	cmp	r2, #176	; 0xb0
    e292:	movs	r0, r0
    e294:	push	{r3, r4, r5, lr}
    e296:	mov	r4, r0
    e298:	ldr	r3, [pc, #28]	; (e2b8 <_ZdlPv@@Base+0x628>)
    e29a:	ldr	r2, [pc, #32]	; (e2bc <_ZdlPv@@Base+0x62c>)
    e29c:	add	r3, pc
    e29e:	ldr	r5, [r3, r2]
    e2a0:	ldr	r0, [r5, #0]
    e2a2:	cbz	r0, e2ac <_ZdlPv@@Base+0x61c>
    e2a4:	mov	r1, r4
    e2a6:	blx	1aec <strcmp@plt>
    e2aa:	cbz	r0, e2b4 <_ZdlPv@@Base+0x624>
    e2ac:	mov	r0, r4
    e2ae:	bl	e2d4 <_ZdlPv@@Base+0x644>
    e2b2:	str	r0, [r5, #0]
    e2b4:	pop	{r3, r4, r5, pc}
    e2b6:	nop
    e2b8:	ldrb	r4, [r7, r0]
    e2ba:	movs	r1, r0
    e2bc:	lsls	r4, r7, #3
    e2be:	movs	r0, r0
    e2c0:	ldr	r3, [pc, #8]	; (e2cc <_ZdlPv@@Base+0x63c>)
    e2c2:	ldr	r2, [pc, #12]	; (e2d0 <_ZdlPv@@Base+0x640>)
    e2c4:	add	r3, pc
    e2c6:	ldr	r3, [r3, r2]
    e2c8:	str	r0, [r3, #0]
    e2ca:	bx	lr
    e2cc:	ldrb	r4, [r2, r0]
    e2ce:	movs	r1, r0
    e2d0:	lsls	r0, r3, #3
    e2d2:	movs	r0, r0
    e2d4:	push	{r4, lr}
    e2d6:	mov	r4, r0
    e2d8:	sub	sp, #8
    e2da:	cbz	r0, e2f4 <_ZdlPv@@Base+0x664>
    e2dc:	blx	1aa0 <strlen@plt>
    e2e0:	adds	r2, r0, #1
    e2e2:	str	r2, [sp, #4]
    e2e4:	mov	r0, r2
    e2e6:	blx	1a94 <malloc@plt>
    e2ea:	mov	r1, r4
    e2ec:	ldr	r2, [sp, #4]
    e2ee:	mov	r4, r0
    e2f0:	blx	1a88 <memcpy@plt>
    e2f4:	mov	r0, r4
    e2f6:	add	sp, #8
    e2f8:	pop	{r4, pc}
    e2fa:	nop
    e2fc:	push	{r1, r2, r3}
    e2fe:	ldr.w	ip, [pc, #192]	; e3c0 <_ZdlPv@@Base+0x730>
    e302:	push	{r4, r5, r6, r7, lr}
    e304:	sub.w	sp, sp, #2016	; 0x7e0
    e308:	addw	r3, sp, #2036	; 0x7f4
    e30c:	ldr	r5, [pc, #180]	; (e3c4 <_ZdlPv@@Base+0x734>)
    e30e:	add	ip, pc
    e310:	add	r4, sp, #4
    e312:	ldr.w	r2, [r3], #4
    e316:	add	r7, sp, #12
    e318:	ldr.w	r5, [ip, r5]
    e31c:	mov	r1, r4
    e31e:	mov	r6, r0
    e320:	mov	r0, r7
    e322:	ldr	r5, [r5, #0]
    e324:	str.w	r5, [sp, #2012]	; 0x7dc
    e328:	mov.w	r5, #0
    e32c:	mov.w	r5, #2000	; 0x7d0
    e330:	str	r3, [sp, #8]
    e332:	str	r5, [sp, #4]
    e334:	bl	e3d8 <_ZdlPv@@Base+0x748>
    e338:	ldr	r4, [r4, #0]
    e33a:	cbz	r0, e398 <_ZdlPv@@Base+0x708>
    e33c:	mov	r3, r6
    e33e:	mov	r2, r4
    e340:	movs	r1, #1
    e342:	mov	r5, r0
    e344:	blx	1a7c <fwrite@plt+0x4>
    e348:	cmp	r0, r4
    e34a:	bcc.n	e378 <_ZdlPv@@Base+0x6e8>
    e34c:	cmp	r5, r7
    e34e:	beq.n	e356 <_ZdlPv@@Base+0x6c6>
    e350:	mov	r0, r5
    e352:	blx	198c <free@plt+0x4>
    e356:	subs	r0, r4, #0
    e358:	blt.n	e3a4 <_ZdlPv@@Base+0x714>
    e35a:	ldr	r2, [pc, #108]	; (e3c8 <_ZdlPv@@Base+0x738>)
    e35c:	ldr	r3, [pc, #100]	; (e3c4 <_ZdlPv@@Base+0x734>)
    e35e:	add	r2, pc
    e360:	ldr	r3, [r2, r3]
    e362:	ldr	r2, [r3, #0]
    e364:	ldr.w	r3, [sp, #2012]	; 0x7dc
    e368:	eors	r2, r3
    e36a:	bne.n	e3ba <_ZdlPv@@Base+0x72a>
    e36c:	add.w	sp, sp, #2016	; 0x7e0
    e370:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    e374:	add	sp, #12
    e376:	bx	lr
    e378:	cmp	r5, r7
    e37a:	it	eq
    e37c:	moveq.w	r0, #4294967295	; 0xffffffff
    e380:	beq.n	e35a <_ZdlPv@@Base+0x6ca>
    e382:	blx	1af8 <__errno_location@plt>
    e386:	mov	r4, r0
    e388:	mov	r0, r5
    e38a:	ldr	r5, [r4, #0]
    e38c:	blx	198c <free@plt+0x4>
    e390:	mov.w	r0, #4294967295	; 0xffffffff
    e394:	str	r5, [r4, #0]
    e396:	b.n	e35a <_ZdlPv@@Base+0x6ca>
    e398:	mov	r0, r6
    e39a:	bl	e3cc <_ZdlPv@@Base+0x73c>
    e39e:	mov.w	r0, #4294967295	; 0xffffffff
    e3a2:	b.n	e35a <_ZdlPv@@Base+0x6ca>
    e3a4:	blx	1af8 <__errno_location@plt>
    e3a8:	movs	r2, #75	; 0x4b
    e3aa:	mov	r3, r0
    e3ac:	mov	r0, r6
    e3ae:	str	r2, [r3, #0]
    e3b0:	bl	e3cc <_ZdlPv@@Base+0x73c>
    e3b4:	mov.w	r0, #4294967295	; 0xffffffff
    e3b8:	b.n	e35a <_ZdlPv@@Base+0x6ca>
    e3ba:	blx	1a14 <__stack_chk_fail@plt>
    e3be:	nop
    e3c0:	ldrh	r2, [r1, r7]
    e3c2:	movs	r1, r0
    e3c4:	lsls	r4, r0, #3
    e3c6:	movs	r0, r0
    e3c8:	ldrh	r2, [r7, r5]
    e3ca:	movs	r1, r0
    e3cc:	ldr	r3, [r0, #0]
    e3ce:	orr.w	r3, r3, #32
    e3d2:	str	r3, [r0, #0]
    e3d4:	bx	lr
    e3d6:	nop
    e3d8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e3dc:	sub.w	sp, sp, #572	; 0x23c
    e3e0:	add	r7, sp, #32
    e3e2:	mov	r6, r2
    e3e4:	add.w	r5, r7, #208	; 0xd0
    e3e8:	add.w	r4, r7, #88	; 0x58
    e3ec:	str	r5, [r7, #28]
    e3ee:	mov	r5, r0
    e3f0:	str	r5, [r7, #40]	; 0x28
    e3f2:	mov	r0, r2
    e3f4:	ldr.w	r5, [pc, #2556]	; edf4 <_ZdlPv@@Base+0x1164>
    e3f8:	str	r4, [r7, #60]	; 0x3c
    e3fa:	mov	r4, r1
    e3fc:	str	r4, [r7, #20]
    e3fe:	mov	r4, r3
    e400:	ldr.w	r3, [pc, #2548]	; edf8 <_ZdlPv@@Base+0x1168>
    e404:	add	r5, pc
    e406:	ldr.w	r8, [r7, #60]	; 0x3c
    e40a:	ldr	r1, [r7, #28]
    e40c:	ldr	r3, [r5, r3]
    e40e:	mov	r2, r8
    e410:	ldr	r3, [r3, #0]
    e412:	str.w	r3, [r7, #532]	; 0x214
    e416:	mov.w	r3, #0
    e41a:	bl	eeb0 <_ZdlPv@@Base+0x1220>
    e41e:	cmp	r0, #0
    e420:	blt.w	e884 <_ZdlPv@@Base+0xbf4>
    e424:	mov	r0, r4
    e426:	mov	r1, r8
    e428:	bl	ee00 <_ZdlPv@@Base+0x1170>
    e42c:	ldr	r3, [r7, #28]
    e42e:	cmp	r0, #0
    e430:	blt.w	ecd6 <_ZdlPv@@Base+0x1046>
    e434:	ldr	r2, [r3, #8]
    e436:	ldr	r3, [r3, #12]
    e438:	adds	r2, #7
    e43a:	it	cs
    e43c:	movcs.w	r2, #4294967295	; 0xffffffff
    e440:	adds	r3, r3, r2
    e442:	bcs.w	e86a <_ZdlPv@@Base+0xbda>
    e446:	movs	r0, #6
    e448:	adds	r0, r3, r0
    e44a:	bcs.w	e86a <_ZdlPv@@Base+0xbda>
    e44e:	cmp.w	r0, #4000	; 0xfa0
    e452:	bcc.w	e5f4 <_ZdlPv@@Base+0x964>
    e456:	adds	r5, r0, #1
    e458:	beq.w	e86a <_ZdlPv@@Base+0xbda>
    e45c:	blx	1a94 <malloc@plt>
    e460:	str	r0, [r7, #52]	; 0x34
    e462:	cmp	r0, #0
    e464:	beq.w	e86a <_ZdlPv@@Base+0xbda>
    e468:	ldr	r3, [r7, #40]	; 0x28
    e46a:	str	r0, [r7, #16]
    e46c:	cmp	r3, #0
    e46e:	beq.w	e60e <_ZdlPv@@Base+0x97e>
    e472:	ldr	r3, [r7, #20]
    e474:	ldr.w	r9, [r3]
    e478:	ldr	r3, [r7, #28]
    e47a:	movs	r4, #0
    e47c:	ldr	r5, [r7, #40]	; 0x28
    e47e:	str	r4, [r7, #24]
    e480:	ldr.w	fp, [r3, #4]
    e484:	ldr.w	r3, [fp]
    e488:	cmp	r3, r6
    e48a:	beq.w	e7de <_ZdlPv@@Base+0xb4e>
    e48e:	sub.w	r8, r3, r6
    e492:	adds.w	sl, r4, r8
    e496:	it	cs
    e498:	movcs.w	sl, #4294967295	; 0xffffffff
    e49c:	cmp	r9, sl
    e49e:	bcs.n	e4fa <_ZdlPv@@Base+0x86a>
    e4a0:	cmp.w	r9, #0
    e4a4:	beq.w	e852 <_ZdlPv@@Base+0xbc2>
    e4a8:	blt.w	e7ea <_ZdlPv@@Base+0xb5a>
    e4ac:	mov.w	r9, r9, lsl #1
    e4b0:	cmp	r9, sl
    e4b2:	it	cc
    e4b4:	movcc	r9, sl
    e4b6:	cmp.w	r9, #4294967295	; 0xffffffff
    e4ba:	beq.w	e7ea <_ZdlPv@@Base+0xb5a>
    e4be:	ldr	r2, [r7, #40]	; 0x28
    e4c0:	subs	r3, r5, r2
    e4c2:	cmp	r5, r2
    e4c4:	it	ne
    e4c6:	cmpne	r5, #0
    e4c8:	clz	r3, r3
    e4cc:	mov.w	r3, r3, lsr #5
    e4d0:	str	r3, [r7, #68]	; 0x44
    e4d2:	bne.w	e858 <_ZdlPv@@Base+0xbc8>
    e4d6:	mov	r0, r9
    e4d8:	blx	1a94 <malloc@plt>
    e4dc:	ldr	r3, [r7, #68]	; 0x44
    e4de:	cmp	r0, #0
    e4e0:	beq.w	e7ea <_ZdlPv@@Base+0xb5a>
    e4e4:	cmp	r4, #0
    e4e6:	it	eq
    e4e8:	moveq	r3, #0
    e4ea:	cmp	r3, #0
    e4ec:	beq.w	ecd2 <_ZdlPv@@Base+0x1042>
    e4f0:	mov	r1, r5
    e4f2:	mov	r2, r4
    e4f4:	mov	r5, r0
    e4f6:	blx	1a88 <memcpy@plt>
    e4fa:	adds	r0, r5, r4
    e4fc:	mov	r2, r8
    e4fe:	mov	r1, r6
    e500:	blx	1a88 <memcpy@plt>
    e504:	ldr	r3, [r7, #28]
    e506:	ldr	r2, [r7, #24]
    e508:	ldr	r3, [r3, #0]
    e50a:	cmp	r3, r2
    e50c:	beq.w	ed14 <_ZdlPv@@Base+0x1084>
    e510:	ldrb.w	r2, [fp, #36]	; 0x24
    e514:	ldr.w	r3, [fp, #40]	; 0x28
    e518:	cmp	r2, #37	; 0x25
    e51a:	beq.w	e75c <_ZdlPv@@Base+0xacc>
    e51e:	adds	r4, r3, #1
    e520:	beq.w	edf0 <_ZdlPv@@Base+0x1160>
    e524:	ldr	r1, [r7, #60]	; 0x3c
    e526:	lsls	r3, r3, #4
    e528:	cmp	r2, #110	; 0x6e
    e52a:	ldr	r6, [r1, #4]
    e52c:	add.w	r1, r6, r3
    e530:	ldr	r4, [r6, r3]
    e532:	beq.w	e74a <_ZdlPv@@Base+0xaba>
    e536:	ldr.w	r3, [fp, #8]
    e53a:	movs	r2, #37	; 0x25
    e53c:	ldr	r1, [r7, #52]	; 0x34
    e53e:	lsls	r0, r3, #31
    e540:	strb	r2, [r1, #0]
    e542:	itete	pl
    e544:	addpl	r2, r1, #1
    e546:	ldrmi	r1, [r7, #52]	; 0x34
    e548:	strpl	r2, [r7, #64]	; 0x40
    e54a:	addmi	r2, r1, #2
    e54c:	ittt	mi
    e54e:	strmi	r2, [r7, #64]	; 0x40
    e550:	movmi	r2, #39	; 0x27
    e552:	strbmi	r2, [r1, #1]
    e554:	lsls	r1, r3, #30
    e556:	itttt	mi
    e558:	ldrmi	r2, [r7, #64]	; 0x40
    e55a:	movmi	r1, #45	; 0x2d
    e55c:	strbmi.w	r1, [r2], #1
    e560:	strmi	r2, [r7, #64]	; 0x40
    e562:	lsls	r2, r3, #29
    e564:	itttt	mi
    e566:	ldrmi	r2, [r7, #64]	; 0x40
    e568:	movmi	r1, #43	; 0x2b
    e56a:	strbmi.w	r1, [r2], #1
    e56e:	strmi	r2, [r7, #64]	; 0x40
    e570:	lsls	r0, r3, #28
    e572:	itttt	mi
    e574:	ldrmi	r2, [r7, #64]	; 0x40
    e576:	movmi	r1, #32
    e578:	strbmi.w	r1, [r2], #1
    e57c:	strmi	r2, [r7, #64]	; 0x40
    e57e:	lsls	r1, r3, #27
    e580:	itttt	mi
    e582:	ldrmi	r2, [r7, #64]	; 0x40
    e584:	movmi	r1, #35	; 0x23
    e586:	strbmi.w	r1, [r2], #1
    e58a:	strmi	r2, [r7, #64]	; 0x40
    e58c:	lsls	r2, r3, #25
    e58e:	itttt	mi
    e590:	ldrmi	r2, [r7, #64]	; 0x40
    e592:	movmi	r1, #73	; 0x49
    e594:	strbmi.w	r1, [r2], #1
    e598:	strmi	r2, [r7, #64]	; 0x40
    e59a:	lsls	r0, r3, #26
    e59c:	ittt	mi
    e59e:	ldrmi	r3, [r7, #64]	; 0x40
    e5a0:	movmi	r2, #48	; 0x30
    e5a2:	strbmi.w	r2, [r3], #1
    e5a6:	ldrd	r1, r2, [fp, #12]
    e5aa:	it	mi
    e5ac:	strmi	r3, [r7, #64]	; 0x40
    e5ae:	cmp	r1, r2
    e5b0:	beq.n	e5c0 <_ZdlPv@@Base+0x930>
    e5b2:	ldr	r3, [r7, #64]	; 0x40
    e5b4:	subs	r2, r2, r1
    e5b6:	mov	r0, r3
    e5b8:	add	r3, r2
    e5ba:	str	r3, [r7, #64]	; 0x40
    e5bc:	blx	1a88 <memcpy@plt>
    e5c0:	ldrd	r1, r2, [fp, #24]
    e5c4:	cmp	r1, r2
    e5c6:	beq.n	e5d6 <_ZdlPv@@Base+0x946>
    e5c8:	ldr	r3, [r7, #64]	; 0x40
    e5ca:	subs	r2, r2, r1
    e5cc:	mov	r0, r3
    e5ce:	add	r3, r2
    e5d0:	str	r3, [r7, #64]	; 0x40
    e5d2:	blx	1a88 <memcpy@plt>
    e5d6:	subs	r3, r4, #7
    e5d8:	cmp	r3, #9
    e5da:	bhi.n	e628 <_ZdlPv@@Base+0x998>
    e5dc:	tbh	[pc, r3, lsl #1]
    e5e0:	movs	r7, r3
    e5e2:	movs	r7, r3
    e5e4:	movs	r2, r3
    e5e6:	movs	r2, r3
    e5e8:	movs	r4, r4
    e5ea:	lsls	r6, r0, #11
    e5ec:	movs	r4, r4
    e5ee:	movs	r7, r3
    e5f0:	movs	r4, r4
    e5f2:	movs	r7, r3
    e5f4:	adds	r3, #13
    e5f6:	movs	r2, #0
    e5f8:	bic.w	r3, r3, #7
    e5fc:	str	r2, [r7, #16]
    e5fe:	sub.w	sp, sp, r3
    e602:	add	r3, sp, #32
    e604:	str	r3, [r7, #52]	; 0x34
    e606:	ldr	r3, [r7, #40]	; 0x28
    e608:	cmp	r3, #0
    e60a:	bne.w	e472 <_ZdlPv@@Base+0x7e2>
    e60e:	ldr.w	r9, [r7, #40]	; 0x28
    e612:	b.n	e478 <_ZdlPv@@Base+0x7e8>
    e614:	ldr	r3, [r7, #64]	; 0x40
    e616:	movs	r2, #108	; 0x6c
    e618:	strb.w	r2, [r3], #1
    e61c:	str	r3, [r7, #64]	; 0x40
    e61e:	ldr	r3, [r7, #64]	; 0x40
    e620:	movs	r2, #108	; 0x6c
    e622:	strb.w	r2, [r3], #1
    e626:	str	r3, [r7, #64]	; 0x40
    e628:	ldrb.w	r3, [fp, #36]	; 0x24
    e62c:	mov.w	r0, #0
    e630:	ldr	r2, [r7, #64]	; 0x40
    e632:	strb	r0, [r2, #1]
    e634:	strb	r3, [r2, #0]
    e636:	ldr.w	r3, [fp, #20]
    e63a:	adds	r1, r3, #1
    e63c:	beq.w	e87e <_ZdlPv@@Base+0xbee>
    e640:	lsls	r3, r3, #4
    e642:	adds	r2, r6, r3
    e644:	ldr	r3, [r6, r3]
    e646:	cmp	r3, #5
    e648:	bne.w	edf0 <_ZdlPv@@Base+0x1160>
    e64c:	ldr	r2, [r2, #8]
    e64e:	mov.w	r8, #1
    e652:	str	r2, [r7, #80]	; 0x50
    e654:	ldr.w	r3, [fp, #32]
    e658:	adds	r2, r3, #1
    e65a:	beq.n	e676 <_ZdlPv@@Base+0x9e6>
    e65c:	lsls	r3, r3, #4
    e65e:	adds	r2, r6, r3
    e660:	ldr	r3, [r6, r3]
    e662:	cmp	r3, #5
    e664:	bne.w	edf0 <_ZdlPv@@Base+0x1160>
    e668:	ldr	r2, [r2, #8]
    e66a:	add.w	r3, r7, #80	; 0x50
    e66e:	str.w	r2, [r3, r8, lsl #2]
    e672:	add.w	r8, r8, #1
    e676:	movs	r3, #2
    e678:	adds.w	r3, sl, r3
    e67c:	str	r3, [r7, #36]	; 0x24
    e67e:	bcs.w	e7e2 <_ZdlPv@@Base+0xb52>
    e682:	cmp	r9, r3
    e684:	bcs.w	ec6a <_ZdlPv@@Base+0xfda>
    e688:	cmp.w	r9, #0
    e68c:	bne.w	eb44 <_ZdlPv@@Base+0xeb4>
    e690:	ldr	r3, [r7, #36]	; 0x24
    e692:	cmp	r3, #12
    e694:	it	ls
    e696:	movls.w	r9, #12
    e69a:	bhi.w	eb54 <_ZdlPv@@Base+0xec4>
    e69e:	ldr	r2, [r7, #40]	; 0x28
    e6a0:	subs	r3, r5, r2
    e6a2:	cmp	r5, r2
    e6a4:	it	ne
    e6a6:	cmpne	r5, #0
    e6a8:	clz	r3, r3
    e6ac:	mov.w	r3, r3, lsr #5
    e6b0:	str	r3, [r7, #68]	; 0x44
    e6b2:	bne.w	ec58 <_ZdlPv@@Base+0xfc8>
    e6b6:	mov	r0, r9
    e6b8:	blx	1a94 <malloc@plt>
    e6bc:	ldr	r3, [r7, #68]	; 0x44
    e6be:	mov	r6, r0
    e6c0:	cmp	r0, #0
    e6c2:	beq.w	e7ea <_ZdlPv@@Base+0xb5a>
    e6c6:	cmp.w	sl, #0
    e6ca:	it	eq
    e6cc:	moveq	r3, #0
    e6ce:	cbz	r3, e6d8 <_ZdlPv@@Base+0xa48>
    e6d0:	mov	r1, r5
    e6d2:	mov	r2, sl
    e6d4:	blx	1a88 <memcpy@plt>
    e6d8:	mov.w	r3, #0
    e6dc:	strb.w	r3, [r6, sl]
    e6e0:	subs	r3, r4, #1
    e6e2:	str	r3, [r7, #44]	; 0x2c
    e6e4:	blx	1af8 <__errno_location@plt>
    e6e8:	add.w	r4, r7, #76	; 0x4c
    e6ec:	sub.w	r5, r9, sl
    e6f0:	str.w	fp, [r7, #48]	; 0x30
    e6f4:	str	r5, [r7, #68]	; 0x44
    e6f6:	ldr	r3, [r0, #0]
    e6f8:	str	r0, [r7, #56]	; 0x38
    e6fa:	str	r3, [r7, #12]
    e6fc:	add.w	r3, r7, #80	; 0x50
    e700:	str	r3, [r7, #32]
    e702:	mov.w	r3, #4294967295	; 0xffffffff
    e706:	str	r3, [r4, #0]
    e708:	ldr	r3, [r7, #56]	; 0x38
    e70a:	ldr	r1, [r7, #68]	; 0x44
    e70c:	mov	r2, r3
    e70e:	cmp	r1, #0
    e710:	mov.w	r3, #0
    e714:	str	r3, [r2, #0]
    e716:	ldr	r3, [r7, #44]	; 0x2c
    e718:	it	lt
    e71a:	mvnlt.w	r1, #2147483648	; 0x80000000
    e71e:	cmp	r3, #16
    e720:	bhi.w	edf0 <_ZdlPv@@Base+0x1160>
    e724:	tbh	[pc, r3, lsl #1]
    e728:	lsls	r7, r7, #7
    e72a:	lsls	r1, r6, #7
    e72c:	lsls	r3, r1, #7
    e72e:	lsls	r5, r5, #6
    e730:	lsls	r6, r0, #3
    e732:	lsls	r6, r0, #3
    e734:	lsls	r6, r0, #3
    e736:	lsls	r6, r0, #3
    e738:	lsls	r0, r7, #4
    e73a:	lsls	r0, r7, #4
    e73c:	lsls	r6, r1, #6
    e73e:	lsls	r6, r1, #6
    e740:	lsls	r6, r0, #3
    e742:	lsls	r6, r0, #3
    e744:	lsls	r6, r0, #3
    e746:	lsls	r6, r0, #3
    e748:	lsls	r6, r0, #3
    e74a:	subs	r4, #18
    e74c:	cmp	r4, #4
    e74e:	bhi.w	edf0 <_ZdlPv@@Base+0x1160>
    e752:	tbb	[pc, r4]
    e756:	add	r5, pc, #680	; (adr r5, ea00 <_ZdlPv@@Base+0xd70>)
    e758:	ldr	r1, [sp, #612]	; 0x264
    e75a:	lsls	r6, r3, #2
    e75c:	adds	r3, #1
    e75e:	bne.w	edf0 <_ZdlPv@@Base+0x1160>
    e762:	movs	r4, #1
    e764:	adds.w	r4, sl, r4
    e768:	it	cs
    e76a:	movcs.w	r4, #4294967295	; 0xffffffff
    e76e:	cmp	r9, r4
    e770:	bcs.n	e7c0 <_ZdlPv@@Base+0xb30>
    e772:	cmp.w	r9, #0
    e776:	bne.w	eb62 <_ZdlPv@@Base+0xed2>
    e77a:	mov.w	r9, #12
    e77e:	cmp	r9, r4
    e780:	it	cc
    e782:	movcc	r9, r4
    e784:	cmp.w	r9, #4294967295	; 0xffffffff
    e788:	beq.n	e7ea <_ZdlPv@@Base+0xb5a>
    e78a:	ldr	r3, [r7, #40]	; 0x28
    e78c:	subs	r6, r5, r3
    e78e:	cmp	r5, r3
    e790:	it	ne
    e792:	cmpne	r5, #0
    e794:	clz	r6, r6
    e798:	mov.w	r6, r6, lsr #5
    e79c:	bne.w	ecc0 <_ZdlPv@@Base+0x1030>
    e7a0:	mov	r0, r9
    e7a2:	blx	1a94 <malloc@plt>
    e7a6:	cbz	r0, e7ea <_ZdlPv@@Base+0xb5a>
    e7a8:	cmp.w	sl, #0
    e7ac:	it	eq
    e7ae:	moveq	r6, #0
    e7b0:	cmp	r6, #0
    e7b2:	beq.w	ed10 <_ZdlPv@@Base+0x1080>
    e7b6:	mov	r1, r5
    e7b8:	mov	r2, sl
    e7ba:	mov	r5, r0
    e7bc:	blx	1a88 <memcpy@plt>
    e7c0:	movs	r3, #37	; 0x25
    e7c2:	strb.w	r3, [r5, sl]
    e7c6:	ldr.w	r6, [fp, #4]
    e7ca:	add.w	fp, fp, #44	; 0x2c
    e7ce:	ldr	r3, [r7, #24]
    e7d0:	adds	r3, #1
    e7d2:	str	r3, [r7, #24]
    e7d4:	ldr.w	r3, [fp]
    e7d8:	cmp	r3, r6
    e7da:	bne.w	e48e <_ZdlPv@@Base+0x7fe>
    e7de:	mov	sl, r4
    e7e0:	b.n	e504 <_ZdlPv@@Base+0x874>
    e7e2:	cmp.w	r9, #4294967295	; 0xffffffff
    e7e6:	beq.w	ec6a <_ZdlPv@@Base+0xfda>
    e7ea:	blx	1af8 <__errno_location@plt>
    e7ee:	str	r0, [r7, #56]	; 0x38
    e7f0:	ldr	r3, [r7, #40]	; 0x28
    e7f2:	cmp	r5, r3
    e7f4:	it	ne
    e7f6:	cmpne	r5, #0
    e7f8:	bne.w	eb7e <_ZdlPv@@Base+0xeee>
    e7fc:	ldr	r3, [r7, #16]
    e7fe:	cbz	r3, e806 <_ZdlPv@@Base+0xb76>
    e800:	mov	r0, r3
    e802:	blx	198c <free@plt+0x4>
    e806:	ldr	r3, [r7, #28]
    e808:	ldr	r0, [r3, #4]
    e80a:	add.w	r3, r7, #224	; 0xe0
    e80e:	cmp	r0, r3
    e810:	beq.n	e816 <_ZdlPv@@Base+0xb86>
    e812:	blx	198c <free@plt+0x4>
    e816:	ldr	r3, [r7, #60]	; 0x3c
    e818:	ldr	r0, [r3, #4]
    e81a:	add.w	r3, r7, #96	; 0x60
    e81e:	cmp	r0, r3
    e820:	beq.n	e826 <_ZdlPv@@Base+0xb96>
    e822:	blx	198c <free@plt+0x4>
    e826:	ldr	r2, [r7, #56]	; 0x38
    e828:	movs	r5, #0
    e82a:	movs	r3, #12
    e82c:	str	r3, [r2, #0]
    e82e:	ldr.w	r2, [pc, #1484]	; edfc <_ZdlPv@@Base+0x116c>
    e832:	ldr.w	r3, [pc, #1476]	; edf8 <_ZdlPv@@Base+0x1168>
    e836:	add	r2, pc
    e838:	ldr	r3, [r2, r3]
    e83a:	ldr	r2, [r3, #0]
    e83c:	ldr.w	r3, [r7, #532]	; 0x214
    e840:	eors	r2, r3
    e842:	bne.w	edec <_ZdlPv@@Base+0x115c>
    e846:	mov	r0, r5
    e848:	add.w	r7, r7, #540	; 0x21c
    e84c:	mov	sp, r7
    e84e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e852:	mov.w	r9, #12
    e856:	b.n	e4b0 <_ZdlPv@@Base+0x820>
    e858:	mov	r1, r9
    e85a:	mov	r0, r5
    e85c:	blx	19fc <realloc@plt>
    e860:	cmp	r0, #0
    e862:	beq.w	eb78 <_ZdlPv@@Base+0xee8>
    e866:	mov	r5, r0
    e868:	b.n	e4fa <_ZdlPv@@Base+0x86a>
    e86a:	blx	1af8 <__errno_location@plt>
    e86e:	ldr	r3, [r7, #28]
    e870:	str	r0, [r7, #56]	; 0x38
    e872:	ldr	r0, [r3, #4]
    e874:	add.w	r3, r7, #224	; 0xe0
    e878:	cmp	r0, r3
    e87a:	bne.n	e812 <_ZdlPv@@Base+0xb82>
    e87c:	b.n	e816 <_ZdlPv@@Base+0xb86>
    e87e:	mov.w	r8, #0
    e882:	b.n	e654 <_ZdlPv@@Base+0x9c4>
    e884:	movs	r5, #0
    e886:	b.n	e82e <_ZdlPv@@Base+0xb9e>
    e888:	ldr	r3, [r1, #8]
    e88a:	mov	r4, sl
    e88c:	str.w	sl, [r3]
    e890:	b.n	e7c6 <_ZdlPv@@Base+0xb36>
    e892:	ldr	r3, [r1, #8]
    e894:	movs	r2, #0
    e896:	mov	r4, sl
    e898:	str.w	sl, [r3]
    e89c:	str	r2, [r3, #4]
    e89e:	b.n	e7c6 <_ZdlPv@@Base+0xb36>
    e8a0:	ldr	r3, [r1, #8]
    e8a2:	mov	r4, sl
    e8a4:	strh.w	sl, [r3]
    e8a8:	b.n	e7c6 <_ZdlPv@@Base+0xb36>
    e8aa:	ldr	r3, [r1, #8]
    e8ac:	mov	r4, sl
    e8ae:	strb.w	sl, [r3]
    e8b2:	b.n	e7c6 <_ZdlPv@@Base+0xb36>
    e8b4:	ldr	r3, [r7, #48]	; 0x30
    e8b6:	cmp.w	r8, #1
    e8ba:	add.w	r0, r6, sl
    e8be:	ldr	r2, [r3, #40]	; 0x28
    e8c0:	ldr	r3, [r7, #60]	; 0x3c
    e8c2:	ldr	r3, [r3, #4]
    e8c4:	add.w	r3, r3, r2, lsl #4
    e8c8:	ldr	r2, [r3, #8]
    e8ca:	beq.w	ea9c <_ZdlPv@@Base+0xe0c>
    e8ce:	cmp.w	r8, #2
    e8d2:	beq.w	eae0 <_ZdlPv@@Base+0xe50>
    e8d6:	strd	r2, r4, [sp, #4]
    e8da:	mov.w	r3, #4294967295	; 0xffffffff
    e8de:	ldr	r2, [r7, #52]	; 0x34
    e8e0:	str	r1, [r7, #8]
    e8e2:	str	r2, [sp, #0]
    e8e4:	movs	r2, #1
    e8e6:	blx	1aac <__snprintf_chk@plt>
    e8ea:	ldr	r1, [r7, #8]
    e8ec:	ldr	r2, [r4, #0]
    e8ee:	cmp	r2, #0
    e8f0:	blt.n	e9de <_ZdlPv@@Base+0xd4e>
    e8f2:	cmp	r2, r1
    e8f4:	mov	r3, r2
    e8f6:	bcs.n	e908 <_ZdlPv@@Base+0xc78>
    e8f8:	add.w	ip, r6, r2
    e8fc:	ldrb.w	ip, [ip, sl]
    e900:	cmp.w	ip, #0
    e904:	bne.w	edf0 <_ZdlPv@@Base+0x1160>
    e908:	cmp	r2, r0
    e90a:	bge.n	e910 <_ZdlPv@@Base+0xc80>
    e90c:	mov	r3, r0
    e90e:	str	r0, [r4, #0]
    e910:	adds	r2, r3, #1
    e912:	cmp	r2, r1
    e914:	bcc.w	ec6e <_ZdlPv@@Base+0xfde>
    e918:	mvn.w	r2, #2147483648	; 0x80000000
    e91c:	cmp	r1, r2
    e91e:	beq.w	ec82 <_ZdlPv@@Base+0xff2>
    e922:	ldr	r2, [r7, #36]	; 0x24
    e924:	add	r3, r2
    e926:	cmp	sl, r3
    e928:	it	hi
    e92a:	movhi.w	r3, #4294967295	; 0xffffffff
    e92e:	cmp.w	r9, #0
    e932:	blt.w	eb86 <_ZdlPv@@Base+0xef6>
    e936:	mov.w	r2, r9, lsl #1
    e93a:	cmp	r3, r2
    e93c:	it	cc
    e93e:	movcc	r3, r2
    e940:	cmp	r9, r3
    e942:	bcs.w	e702 <_ZdlPv@@Base+0xa72>
    e946:	cmp	r2, r3
    e948:	it	cc
    e94a:	movcc	r2, r3
    e94c:	cmp.w	r2, #4294967295	; 0xffffffff
    e950:	mov	r9, r2
    e952:	beq.w	eb8e <_ZdlPv@@Base+0xefe>
    e956:	ldr	r3, [r7, #40]	; 0x28
    e958:	subs	r5, r6, r3
    e95a:	cmp	r6, r3
    e95c:	it	ne
    e95e:	cmpne	r6, #0
    e960:	clz	r5, r5
    e964:	mov.w	r5, r5, lsr #5
    e968:	bne.w	eb92 <_ZdlPv@@Base+0xf02>
    e96c:	mov	r0, r2
    e96e:	blx	1a94 <malloc@plt>
    e972:	cmp	r0, #0
    e974:	beq.w	eb8e <_ZdlPv@@Base+0xefe>
    e978:	cmp.w	sl, #0
    e97c:	it	eq
    e97e:	moveq	r5, #0
    e980:	cmp	r5, #0
    e982:	beq.w	ebb2 <_ZdlPv@@Base+0xf22>
    e986:	mov	r1, r6
    e988:	mov	r2, sl
    e98a:	mov	r6, r0
    e98c:	blx	1a88 <memcpy@plt>
    e990:	sub.w	r3, r9, sl
    e994:	str	r3, [r7, #68]	; 0x44
    e996:	b.n	e702 <_ZdlPv@@Base+0xa72>
    e998:	ldr	r3, [r7, #48]	; 0x30
    e99a:	cmp.w	r8, #1
    e99e:	add.w	r0, r6, sl
    e9a2:	ldr	r2, [r3, #40]	; 0x28
    e9a4:	ldr	r3, [r7, #60]	; 0x3c
    e9a6:	ldr	r3, [r3, #4]
    e9a8:	add.w	r3, r3, r2, lsl #4
    e9ac:	ldrd	r2, r3, [r3, #8]
    e9b0:	mov	fp, r2
    e9b2:	mov	ip, r3
    e9b4:	beq.w	ec34 <_ZdlPv@@Base+0xfa4>
    e9b8:	cmp.w	r8, #2
    e9bc:	beq.w	ec08 <_ZdlPv@@Base+0xf78>
    e9c0:	strd	r2, r3, [sp, #8]
    e9c4:	mov.w	r3, #4294967295	; 0xffffffff
    e9c8:	ldr	r2, [r7, #52]	; 0x34
    e9ca:	str	r4, [sp, #16]
    e9cc:	str	r1, [r7, #8]
    e9ce:	str	r2, [sp, #0]
    e9d0:	movs	r2, #1
    e9d2:	blx	1aac <__snprintf_chk@plt>
    e9d6:	ldr	r2, [r4, #0]
    e9d8:	ldr	r1, [r7, #8]
    e9da:	cmp	r2, #0
    e9dc:	bge.n	e8f2 <_ZdlPv@@Base+0xc62>
    e9de:	ldr	r3, [r7, #64]	; 0x40
    e9e0:	ldrb	r3, [r3, #1]
    e9e2:	cmp	r3, #0
    e9e4:	bne.w	eba8 <_ZdlPv@@Base+0xf18>
    e9e8:	cmp	r0, #0
    e9ea:	bge.n	e90c <_ZdlPv@@Base+0xc7c>
    e9ec:	ldr	r3, [r7, #56]	; 0x38
    e9ee:	ldr.w	fp, [r7, #48]	; 0x30
    e9f2:	ldr	r4, [r3, #0]
    e9f4:	cbnz	r4, ea06 <_ZdlPv@@Base+0xd76>
    e9f6:	ldrb.w	r3, [fp, #36]	; 0x24
    e9fa:	and.w	r3, r3, #239	; 0xef
    e9fe:	cmp	r3, #99	; 0x63
    ea00:	ite	eq
    ea02:	moveq	r4, #84	; 0x54
    ea04:	movne	r4, #22
    ea06:	ldr	r3, [r7, #40]	; 0x28
    ea08:	cmp	r6, r3
    ea0a:	it	ne
    ea0c:	cmpne	r6, #0
    ea0e:	bne.w	ed00 <_ZdlPv@@Base+0x1070>
    ea12:	ldr	r3, [r7, #16]
    ea14:	cbz	r3, ea1c <_ZdlPv@@Base+0xd8c>
    ea16:	mov	r0, r3
    ea18:	blx	198c <free@plt+0x4>
    ea1c:	ldr	r3, [r7, #28]
    ea1e:	ldr	r0, [r3, #4]
    ea20:	add.w	r3, r7, #224	; 0xe0
    ea24:	cmp	r0, r3
    ea26:	beq.n	ea2c <_ZdlPv@@Base+0xd9c>
    ea28:	blx	198c <free@plt+0x4>
    ea2c:	ldr	r3, [r7, #60]	; 0x3c
    ea2e:	ldr	r0, [r3, #4]
    ea30:	add.w	r3, r7, #96	; 0x60
    ea34:	cmp	r0, r3
    ea36:	beq.n	ea3c <_ZdlPv@@Base+0xdac>
    ea38:	blx	198c <free@plt+0x4>
    ea3c:	ldr	r3, [r7, #56]	; 0x38
    ea3e:	movs	r5, #0
    ea40:	str	r4, [r3, #0]
    ea42:	b.n	e82e <_ZdlPv@@Base+0xb9e>
    ea44:	ldr	r3, [r7, #48]	; 0x30
    ea46:	cmp.w	r8, #1
    ea4a:	add.w	r0, r6, sl
    ea4e:	ldr	r2, [r3, #40]	; 0x28
    ea50:	ldr	r3, [r7, #60]	; 0x3c
    ea52:	ldr	r3, [r3, #4]
    ea54:	add.w	r3, r3, r2, lsl #4
    ea58:	vldr	d7, [r3, #8]
    ea5c:	beq.w	ebe4 <_ZdlPv@@Base+0xf54>
    ea60:	cmp.w	r8, #2
    ea64:	beq.w	ebbc <_ZdlPv@@Base+0xf2c>
    ea68:	ldr	r2, [r7, #52]	; 0x34
    ea6a:	mov.w	r3, #4294967295	; 0xffffffff
    ea6e:	vstr	d7, [sp, #8]
    ea72:	str	r4, [sp, #16]
    ea74:	str	r2, [sp, #0]
    ea76:	movs	r2, #1
    ea78:	str	r1, [r7, #8]
    ea7a:	blx	1aac <__snprintf_chk@plt>
    ea7e:	ldr	r1, [r7, #8]
    ea80:	b.n	e8ec <_ZdlPv@@Base+0xc5c>
    ea82:	ldr	r3, [r7, #48]	; 0x30
    ea84:	cmp.w	r8, #1
    ea88:	add.w	r0, r6, sl
    ea8c:	ldr	r2, [r3, #40]	; 0x28
    ea8e:	ldr	r3, [r7, #60]	; 0x3c
    ea90:	ldr	r3, [r3, #4]
    ea92:	add.w	r3, r3, r2, lsl #4
    ea96:	ldrh	r2, [r3, #8]
    ea98:	bne.w	e8ce <_ZdlPv@@Base+0xc3e>
    ea9c:	ldr	r3, [r7, #32]
    ea9e:	str	r1, [r7, #4]
    eaa0:	ldr	r5, [r3, #0]
    eaa2:	mov.w	r3, #4294967295	; 0xffffffff
    eaa6:	str	r2, [sp, #8]
    eaa8:	mov	r2, r8
    eaaa:	str	r4, [sp, #12]
    eaac:	str	r5, [r7, #8]
    eaae:	ldr	r5, [r7, #52]	; 0x34
    eab0:	str	r5, [sp, #0]
    eab2:	ldr	r5, [r7, #8]
    eab4:	str	r5, [sp, #4]
    eab6:	blx	1aac <__snprintf_chk@plt>
    eaba:	ldr	r1, [r7, #4]
    eabc:	b.n	e8ec <_ZdlPv@@Base+0xc5c>
    eabe:	ldr	r3, [r7, #48]	; 0x30
    eac0:	cmp.w	r8, #1
    eac4:	add.w	r0, r6, sl
    eac8:	ldr	r2, [r3, #40]	; 0x28
    eaca:	ldr	r3, [r7, #60]	; 0x3c
    eacc:	ldr	r3, [r3, #4]
    eace:	add.w	r3, r3, r2, lsl #4
    ead2:	ldrsh.w	r2, [r3, #8]
    ead6:	beq.n	ea9c <_ZdlPv@@Base+0xe0c>
    ead8:	cmp.w	r8, #2
    eadc:	bne.w	e8d6 <_ZdlPv@@Base+0xc46>
    eae0:	ldr	r3, [r7, #32]
    eae2:	ldr	r5, [r3, #4]
    eae4:	ldr	r3, [r3, #0]
    eae6:	strd	r2, r4, [sp, #12]
    eaea:	movs	r2, #1
    eaec:	str	r5, [r7, #8]
    eaee:	ldr	r5, [r7, #52]	; 0x34
    eaf0:	str	r3, [r7, #4]
    eaf2:	mov.w	r3, #4294967295	; 0xffffffff
    eaf6:	str	r5, [sp, #0]
    eaf8:	ldr	r5, [r7, #8]
    eafa:	str	r1, [r7, #8]
    eafc:	str	r5, [sp, #8]
    eafe:	ldr	r5, [r7, #4]
    eb00:	str	r5, [sp, #4]
    eb02:	blx	1aac <__snprintf_chk@plt>
    eb06:	ldr	r1, [r7, #8]
    eb08:	b.n	e8ec <_ZdlPv@@Base+0xc5c>
    eb0a:	ldr	r3, [r7, #48]	; 0x30
    eb0c:	cmp.w	r8, #1
    eb10:	add.w	r0, r6, sl
    eb14:	ldr	r2, [r3, #40]	; 0x28
    eb16:	ldr	r3, [r7, #60]	; 0x3c
    eb18:	ldr	r3, [r3, #4]
    eb1a:	add.w	r3, r3, r2, lsl #4
    eb1e:	ldrb	r2, [r3, #8]
    eb20:	bne.w	e8ce <_ZdlPv@@Base+0xc3e>
    eb24:	b.n	ea9c <_ZdlPv@@Base+0xe0c>
    eb26:	ldr	r3, [r7, #48]	; 0x30
    eb28:	cmp.w	r8, #1
    eb2c:	add.w	r0, r6, sl
    eb30:	ldr	r2, [r3, #40]	; 0x28
    eb32:	ldr	r3, [r7, #60]	; 0x3c
    eb34:	ldr	r3, [r3, #4]
    eb36:	add.w	r3, r3, r2, lsl #4
    eb3a:	ldrsb.w	r2, [r3, #8]
    eb3e:	bne.w	e8ce <_ZdlPv@@Base+0xc3e>
    eb42:	b.n	ea9c <_ZdlPv@@Base+0xe0c>
    eb44:	blt.w	e7ea <_ZdlPv@@Base+0xb5a>
    eb48:	ldr	r3, [r7, #36]	; 0x24
    eb4a:	mov.w	r9, r9, lsl #1
    eb4e:	cmp	r9, r3
    eb50:	bcs.w	e69e <_ZdlPv@@Base+0xa0e>
    eb54:	ldr	r3, [r7, #36]	; 0x24
    eb56:	adds	r3, #1
    eb58:	beq.w	e7ea <_ZdlPv@@Base+0xb5a>
    eb5c:	ldr.w	r9, [r7, #36]	; 0x24
    eb60:	b.n	e69e <_ZdlPv@@Base+0xa0e>
    eb62:	blt.w	e7ea <_ZdlPv@@Base+0xb5a>
    eb66:	mov.w	r9, r9, lsl #1
    eb6a:	b.n	e77e <_ZdlPv@@Base+0xaee>
    eb6c:	ldr	r3, [r7, #64]	; 0x40
    eb6e:	movs	r2, #76	; 0x4c
    eb70:	strb.w	r2, [r3], #1
    eb74:	str	r3, [r7, #64]	; 0x40
    eb76:	b.n	e628 <_ZdlPv@@Base+0x998>
    eb78:	blx	1af8 <__errno_location@plt>
    eb7c:	str	r0, [r7, #56]	; 0x38
    eb7e:	mov	r0, r5
    eb80:	blx	198c <free@plt+0x4>
    eb84:	b.n	e7fc <_ZdlPv@@Base+0xb6c>
    eb86:	cmp.w	r9, #4294967295	; 0xffffffff
    eb8a:	beq.w	e702 <_ZdlPv@@Base+0xa72>
    eb8e:	mov	r5, r6
    eb90:	b.n	e7f0 <_ZdlPv@@Base+0xb60>
    eb92:	mov	r1, r9
    eb94:	mov	r0, r6
    eb96:	blx	19fc <realloc@plt>
    eb9a:	cmp	r0, #0
    eb9c:	beq.n	eb8e <_ZdlPv@@Base+0xefe>
    eb9e:	sub.w	r3, r9, sl
    eba2:	mov	r6, r0
    eba4:	str	r3, [r7, #68]	; 0x44
    eba6:	b.n	e702 <_ZdlPv@@Base+0xa72>
    eba8:	ldr	r3, [r7, #64]	; 0x40
    ebaa:	mov.w	r2, #0
    ebae:	strb	r2, [r3, #1]
    ebb0:	b.n	e702 <_ZdlPv@@Base+0xa72>
    ebb2:	sub.w	r3, r9, sl
    ebb6:	mov	r6, r0
    ebb8:	str	r3, [r7, #68]	; 0x44
    ebba:	b.n	e702 <_ZdlPv@@Base+0xa72>
    ebbc:	ldr	r3, [r7, #32]
    ebbe:	ldr	r2, [r7, #52]	; 0x34
    ebc0:	str	r1, [r7, #4]
    ebc2:	ldr	r5, [r3, #4]
    ebc4:	ldr	r3, [r3, #0]
    ebc6:	str	r2, [sp, #0]
    ebc8:	movs	r2, #1
    ebca:	str	r5, [sp, #8]
    ebcc:	str	r3, [r7, #8]
    ebce:	mov.w	r3, #4294967295	; 0xffffffff
    ebd2:	ldr	r5, [r7, #8]
    ebd4:	vstr	d7, [sp, #16]
    ebd8:	str	r4, [sp, #24]
    ebda:	str	r5, [sp, #4]
    ebdc:	blx	1aac <__snprintf_chk@plt>
    ebe0:	ldr	r1, [r7, #4]
    ebe2:	b.n	e8ec <_ZdlPv@@Base+0xc5c>
    ebe4:	ldr	r3, [r7, #32]
    ebe6:	mov	r2, r8
    ebe8:	str	r1, [r7, #4]
    ebea:	ldr	r5, [r3, #0]
    ebec:	mov.w	r3, #4294967295	; 0xffffffff
    ebf0:	vstr	d7, [sp, #8]
    ebf4:	str	r4, [sp, #16]
    ebf6:	str	r5, [r7, #8]
    ebf8:	ldr	r5, [r7, #52]	; 0x34
    ebfa:	str	r5, [sp, #0]
    ebfc:	ldr	r5, [r7, #8]
    ebfe:	str	r5, [sp, #4]
    ec00:	blx	1aac <__snprintf_chk@plt>
    ec04:	ldr	r1, [r7, #4]
    ec06:	b.n	e8ec <_ZdlPv@@Base+0xc5c>
    ec08:	ldr	r3, [r7, #32]
    ec0a:	mov	r2, fp
    ec0c:	str	r1, [r7, #4]
    ec0e:	ldr	r5, [r3, #4]
    ec10:	ldr	r3, [r3, #0]
    ec12:	str	r4, [sp, #24]
    ec14:	str	r5, [sp, #8]
    ec16:	str	r3, [r7, #8]
    ec18:	mov	r3, ip
    ec1a:	ldr	r5, [r7, #8]
    ec1c:	strd	r2, r3, [sp, #16]
    ec20:	mov.w	r3, #4294967295	; 0xffffffff
    ec24:	ldr	r2, [r7, #52]	; 0x34
    ec26:	str	r5, [sp, #4]
    ec28:	str	r2, [sp, #0]
    ec2a:	movs	r2, #1
    ec2c:	blx	1aac <__snprintf_chk@plt>
    ec30:	ldr	r1, [r7, #4]
    ec32:	b.n	e8ec <_ZdlPv@@Base+0xc5c>
    ec34:	ldr	r3, [r7, #32]
    ec36:	mov	r2, r8
    ec38:	str	r1, [r7, #4]
    ec3a:	ldr	r5, [r3, #0]
    ec3c:	mov.w	r3, #4294967295	; 0xffffffff
    ec40:	str	r4, [sp, #16]
    ec42:	strd	fp, ip, [sp, #8]
    ec46:	str	r5, [r7, #8]
    ec48:	ldr	r5, [r7, #52]	; 0x34
    ec4a:	str	r5, [sp, #0]
    ec4c:	ldr	r5, [r7, #8]
    ec4e:	str	r5, [sp, #4]
    ec50:	blx	1aac <__snprintf_chk@plt>
    ec54:	ldr	r1, [r7, #4]
    ec56:	b.n	e8ec <_ZdlPv@@Base+0xc5c>
    ec58:	mov	r1, r9
    ec5a:	mov	r0, r5
    ec5c:	blx	19fc <realloc@plt>
    ec60:	mov	r6, r0
    ec62:	cmp	r0, #0
    ec64:	bne.w	e6d8 <_ZdlPv@@Base+0xa48>
    ec68:	b.n	e7ea <_ZdlPv@@Base+0xb5a>
    ec6a:	mov	r6, r5
    ec6c:	b.n	e6d8 <_ZdlPv@@Base+0xa48>
    ec6e:	add.w	r4, sl, r3
    ec72:	ldr	r3, [r7, #56]	; 0x38
    ec74:	ldr.w	fp, [r7, #48]	; 0x30
    ec78:	mov	r5, r6
    ec7a:	mov	r2, r3
    ec7c:	ldr	r3, [r7, #12]
    ec7e:	str	r3, [r2, #0]
    ec80:	b.n	e7c6 <_ZdlPv@@Base+0xb36>
    ec82:	ldr	r3, [r7, #40]	; 0x28
    ec84:	cmp	r6, r3
    ec86:	it	ne
    ec88:	cmpne	r6, #0
    ec8a:	bne.n	ed08 <_ZdlPv@@Base+0x1078>
    ec8c:	ldr	r3, [r7, #16]
    ec8e:	cbz	r3, ec96 <_ZdlPv@@Base+0x1006>
    ec90:	mov	r0, r3
    ec92:	blx	198c <free@plt+0x4>
    ec96:	ldr	r3, [r7, #28]
    ec98:	ldr	r0, [r3, #4]
    ec9a:	add.w	r3, r7, #224	; 0xe0
    ec9e:	cmp	r0, r3
    eca0:	beq.n	eca6 <_ZdlPv@@Base+0x1016>
    eca2:	blx	198c <free@plt+0x4>
    eca6:	ldr	r3, [r7, #60]	; 0x3c
    eca8:	ldr	r0, [r3, #4]
    ecaa:	add.w	r3, r7, #96	; 0x60
    ecae:	cmp	r0, r3
    ecb0:	beq.n	ecb6 <_ZdlPv@@Base+0x1026>
    ecb2:	blx	198c <free@plt+0x4>
    ecb6:	ldr	r2, [r7, #56]	; 0x38
    ecb8:	movs	r3, #75	; 0x4b
    ecba:	movs	r5, #0
    ecbc:	str	r3, [r2, #0]
    ecbe:	b.n	e82e <_ZdlPv@@Base+0xb9e>
    ecc0:	mov	r1, r9
    ecc2:	mov	r0, r5
    ecc4:	blx	19fc <realloc@plt>
    ecc8:	cmp	r0, #0
    ecca:	beq.w	eb78 <_ZdlPv@@Base+0xee8>
    ecce:	mov	r5, r0
    ecd0:	b.n	e7c0 <_ZdlPv@@Base+0xb30>
    ecd2:	mov	r5, r0
    ecd4:	b.n	e4fa <_ZdlPv@@Base+0x86a>
    ecd6:	ldr	r0, [r3, #4]
    ecd8:	add.w	r3, r7, #224	; 0xe0
    ecdc:	cmp	r0, r3
    ecde:	beq.n	ece4 <_ZdlPv@@Base+0x1054>
    ece0:	blx	198c <free@plt+0x4>
    ece4:	ldr	r3, [r7, #60]	; 0x3c
    ece6:	ldr	r0, [r3, #4]
    ece8:	add.w	r3, r7, #96	; 0x60
    ecec:	cmp	r0, r3
    ecee:	beq.n	ecf4 <_ZdlPv@@Base+0x1064>
    ecf0:	blx	198c <free@plt+0x4>
    ecf4:	blx	1af8 <__errno_location@plt>
    ecf8:	movs	r5, #0
    ecfa:	movs	r3, #22
    ecfc:	str	r3, [r0, #0]
    ecfe:	b.n	e82e <_ZdlPv@@Base+0xb9e>
    ed00:	mov	r0, r6
    ed02:	blx	198c <free@plt+0x4>
    ed06:	b.n	ea12 <_ZdlPv@@Base+0xd82>
    ed08:	mov	r0, r6
    ed0a:	blx	198c <free@plt+0x4>
    ed0e:	b.n	ec8c <_ZdlPv@@Base+0xffc>
    ed10:	mov	r5, r0
    ed12:	b.n	e7c0 <_ZdlPv@@Base+0xb30>
    ed14:	movs	r4, #1
    ed16:	adds.w	r4, sl, r4
    ed1a:	bcs.n	ede4 <_ZdlPv@@Base+0x1154>
    ed1c:	cmp	r9, r4
    ed1e:	bcs.n	ed66 <_ZdlPv@@Base+0x10d6>
    ed20:	cmp.w	r9, #0
    ed24:	bne.n	edca <_ZdlPv@@Base+0x113a>
    ed26:	cmp	r4, #12
    ed28:	it	ls
    ed2a:	movls.w	r9, #12
    ed2e:	bhi.n	edd6 <_ZdlPv@@Base+0x1146>
    ed30:	ldr	r3, [r7, #40]	; 0x28
    ed32:	subs	r6, r5, r3
    ed34:	cmp	r5, r3
    ed36:	it	ne
    ed38:	cmpne	r5, #0
    ed3a:	clz	r6, r6
    ed3e:	mov.w	r6, r6, lsr #5
    ed42:	bne.n	edb8 <_ZdlPv@@Base+0x1128>
    ed44:	mov	r0, r9
    ed46:	blx	1a94 <malloc@plt>
    ed4a:	cmp	r0, #0
    ed4c:	beq.w	e7ea <_ZdlPv@@Base+0xb5a>
    ed50:	cmp.w	sl, #0
    ed54:	it	eq
    ed56:	moveq	r6, #0
    ed58:	cmp	r6, #0
    ed5a:	beq.n	ede0 <_ZdlPv@@Base+0x1150>
    ed5c:	mov	r1, r5
    ed5e:	mov	r2, sl
    ed60:	mov	r5, r0
    ed62:	blx	1a88 <memcpy@plt>
    ed66:	movs	r3, #0
    ed68:	strb.w	r3, [r5, sl]
    ed6c:	ldr	r3, [r7, #40]	; 0x28
    ed6e:	cmp	r5, r3
    ed70:	it	ne
    ed72:	cmpne	r9, r4
    ed74:	bhi.n	eda8 <_ZdlPv@@Base+0x1118>
    ed76:	ldr	r3, [r7, #16]
    ed78:	cbz	r3, ed80 <_ZdlPv@@Base+0x10f0>
    ed7a:	mov	r0, r3
    ed7c:	blx	198c <free@plt+0x4>
    ed80:	ldr	r3, [r7, #28]
    ed82:	ldr	r0, [r3, #4]
    ed84:	add.w	r3, r7, #224	; 0xe0
    ed88:	cmp	r0, r3
    ed8a:	beq.n	ed90 <_ZdlPv@@Base+0x1100>
    ed8c:	blx	198c <free@plt+0x4>
    ed90:	ldr	r3, [r7, #60]	; 0x3c
    ed92:	ldr	r0, [r3, #4]
    ed94:	add.w	r3, r7, #96	; 0x60
    ed98:	cmp	r0, r3
    ed9a:	beq.n	eda0 <_ZdlPv@@Base+0x1110>
    ed9c:	blx	198c <free@plt+0x4>
    eda0:	ldr	r3, [r7, #20]
    eda2:	str.w	sl, [r3]
    eda6:	b.n	e82e <_ZdlPv@@Base+0xb9e>
    eda8:	mov	r0, r5
    edaa:	mov	r1, r4
    edac:	blx	19fc <realloc@plt>
    edb0:	cmp	r0, #0
    edb2:	it	ne
    edb4:	movne	r5, r0
    edb6:	b.n	ed76 <_ZdlPv@@Base+0x10e6>
    edb8:	mov	r1, r9
    edba:	mov	r0, r5
    edbc:	blx	19fc <realloc@plt>
    edc0:	cmp	r0, #0
    edc2:	beq.w	eb78 <_ZdlPv@@Base+0xee8>
    edc6:	mov	r5, r0
    edc8:	b.n	ed66 <_ZdlPv@@Base+0x10d6>
    edca:	blt.w	e7ea <_ZdlPv@@Base+0xb5a>
    edce:	mov.w	r9, r9, lsl #1
    edd2:	cmp	r9, r4
    edd4:	bcs.n	ed30 <_ZdlPv@@Base+0x10a0>
    edd6:	adds	r3, r4, #1
    edd8:	it	ne
    edda:	movne	r9, r4
    eddc:	bne.n	ed30 <_ZdlPv@@Base+0x10a0>
    edde:	b.n	e7ea <_ZdlPv@@Base+0xb5a>
    ede0:	mov	r5, r0
    ede2:	b.n	ed66 <_ZdlPv@@Base+0x10d6>
    ede4:	cmp.w	r9, #4294967295	; 0xffffffff
    ede8:	beq.n	ed66 <_ZdlPv@@Base+0x10d6>
    edea:	b.n	e7ea <_ZdlPv@@Base+0xb5a>
    edec:	blx	1a14 <__stack_chk_fail@plt>
    edf0:	blx	19d8 <abort@plt>
    edf4:	ldrh	r4, [r2, r3]
    edf6:	movs	r1, r0
    edf8:	lsls	r4, r0, #3
    edfa:	movs	r0, r0
    edfc:	ldrsb	r2, [r4, r2]
    edfe:	movs	r1, r0
    ee00:	ldrd	r3, r2, [r1]
    ee04:	cmp	r3, #0
    ee06:	beq.n	ee9c <_ZdlPv@@Base+0x120c>
    ee08:	push	{r4, r5, r6, r7}
    ee0a:	adds	r2, #8
    ee0c:	ldr	r5, [pc, #152]	; (eea8 <_ZdlPv@@Base+0x1218>)
    ee0e:	movs	r4, #0
    ee10:	ldr.w	ip, [pc, #152]	; eeac <_ZdlPv@@Base+0x121c>
    ee14:	add	r5, pc
    ee16:	add	ip, pc
    ee18:	ldr.w	r3, [r2, #-8]
    ee1c:	subs	r3, #1
    ee1e:	cmp	r3, #21
    ee20:	bhi.n	eea0 <_ZdlPv@@Base+0x1210>
    ee22:	tbb	[pc, r3]
    ee26:	movs	r2, #34	; 0x22
    ee28:	subs	r6, r3, #0
    ee2a:	lsrs	r3, r1, #12
    ee2c:	lsrs	r3, r1, #12
    ee2e:	asrs	r6, r2, #24
    ee30:	movs	r6, #38	; 0x26
    ee32:	lsrs	r3, r1, #12
    ee34:	adds	r5, #46	; 0x2e
    ee36:	lsrs	r3, r1, #12
    ee38:	lsrs	r3, r1, #12
    ee3a:	lsrs	r3, r1, #12
    ee3c:	ldr.w	r3, [r0], #4
    ee40:	str	r3, [r2, #0]
    ee42:	ldr	r3, [r1, #0]
    ee44:	adds	r4, #1
    ee46:	adds	r2, #16
    ee48:	cmp	r3, r4
    ee4a:	bhi.n	ee18 <_ZdlPv@@Base+0x1188>
    ee4c:	movs	r0, #0
    ee4e:	pop	{r4, r5, r6, r7}
    ee50:	bx	lr
    ee52:	adds	r0, #7
    ee54:	bic.w	r0, r0, #7
    ee58:	ldrd	r6, r7, [r0], #8
    ee5c:	strd	r6, r7, [r2]
    ee60:	b.n	ee42 <_ZdlPv@@Base+0x11b2>
    ee62:	ldr.w	r3, [r0], #4
    ee66:	strh	r3, [r2, #0]
    ee68:	b.n	ee42 <_ZdlPv@@Base+0x11b2>
    ee6a:	ldr.w	r3, [r0], #4
    ee6e:	strb	r3, [r2, #0]
    ee70:	b.n	ee42 <_ZdlPv@@Base+0x11b2>
    ee72:	adds	r0, #7
    ee74:	bic.w	r0, r0, #7
    ee78:	ldrd	r6, r7, [r0], #8
    ee7c:	strd	r6, r7, [r2]
    ee80:	b.n	ee42 <_ZdlPv@@Base+0x11b2>
    ee82:	ldr.w	r3, [r0], #4
    ee86:	cmp	r3, #0
    ee88:	bne.n	ee40 <_ZdlPv@@Base+0x11b0>
    ee8a:	str.w	ip, [r2]
    ee8e:	b.n	ee42 <_ZdlPv@@Base+0x11b2>
    ee90:	ldr.w	r3, [r0], #4
    ee94:	cmp	r3, #0
    ee96:	bne.n	ee40 <_ZdlPv@@Base+0x11b0>
    ee98:	str	r5, [r2, #0]
    ee9a:	b.n	ee42 <_ZdlPv@@Base+0x11b2>
    ee9c:	movs	r0, #0
    ee9e:	bx	lr
    eea0:	mov.w	r0, #4294967295	; 0xffffffff
    eea4:	b.n	ee4e <_ZdlPv@@Base+0x11be>
    eea6:	nop
    eea8:	cmp	r7, #196	; 0xc4
    eeaa:	movs	r0, r0
    eeac:	cmp	r7, #186	; 0xba
    eeae:	movs	r0, r0
    eeb0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    eeb4:	mov	fp, r2
    eeb6:	sub	sp, #52	; 0x34
    eeb8:	movs	r2, #0
    eeba:	mov	r3, r1
    eebc:	mov	r7, r1
    eebe:	mov	r8, r0
    eec0:	mov	r0, fp
    eec2:	str.w	r2, [r3], #16
    eec6:	movs	r1, #7
    eec8:	str	r3, [r7, #4]
    eeca:	mov	r6, r2
    eecc:	str.w	r2, [r0], #8
    eed0:	mov	sl, r2
    eed2:	str	r1, [sp, #4]
    eed4:	str	r2, [sp, #24]
    eed6:	strd	r0, r2, [sp, #8]
    eeda:	str	r2, [sp, #28]
    eedc:	movw	r2, #39321	; 0x9999
    eee0:	str	r1, [sp, #20]
    eee2:	movt	r2, #6553	; 0x1999
    eee6:	movw	r1, #29789	; 0x745d
    eeea:	str	r3, [sp, #32]
    eeec:	movt	r1, #1489	; 0x5d1
    eef0:	str.w	r0, [fp, #4]
    eef4:	str	r2, [sp, #36]	; 0x24
    eef6:	str	r1, [sp, #40]	; 0x28
    eef8:	b.n	eefe <_ZdlPv@@Base+0x126e>
    eefa:	cmp	r0, #37	; 0x25
    eefc:	beq.n	ef20 <_ZdlPv@@Base+0x1290>
    eefe:	mov	r2, r8
    ef00:	ldrb.w	r0, [r8], #1
    ef04:	mov	r5, r8
    ef06:	cmp	r0, #0
    ef08:	bne.n	eefa <_ZdlPv@@Base+0x126a>
    ef0a:	movs	r1, #44	; 0x2c
    ef0c:	mul.w	r1, r1, r6
    ef10:	str	r2, [r3, r1]
    ef12:	ldr	r3, [sp, #12]
    ef14:	str	r3, [r7, #8]
    ef16:	ldr	r3, [sp, #24]
    ef18:	str	r3, [r7, #12]
    ef1a:	add	sp, #52	; 0x34
    ef1c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ef20:	movs	r1, #44	; 0x2c
    ef22:	mul.w	r0, r1, r6
    ef26:	mov.w	r1, #4294967295	; 0xffffffff
    ef2a:	adds	r6, r3, r0
    ef2c:	str	r2, [r3, r0]
    ef2e:	strd	sl, sl, [r6, #8]
    ef32:	str.w	sl, [r6, #16]
    ef36:	strd	sl, sl, [r6, #24]
    ef3a:	str	r1, [r6, #20]
    ef3c:	str	r1, [r6, #32]
    ef3e:	str	r1, [r6, #40]	; 0x28
    ef40:	ldrb.w	r4, [r8]
    ef44:	sub.w	r0, r4, #48	; 0x30
    ef48:	uxtb	r3, r0
    ef4a:	cmp	r3, #9
    ef4c:	bls.w	f2be <_ZdlPv@@Base+0x162e>
    ef50:	mov.w	r9, #4294967295	; 0xffffffff
    ef54:	b.n	ef7a <_ZdlPv@@Base+0x12ea>
    ef56:	cmp	r4, #45	; 0x2d
    ef58:	beq.n	ef8c <_ZdlPv@@Base+0x12fc>
    ef5a:	cmp	r4, #43	; 0x2b
    ef5c:	beq.n	ef96 <_ZdlPv@@Base+0x1306>
    ef5e:	cmp	r4, #32
    ef60:	beq.n	efa0 <_ZdlPv@@Base+0x1310>
    ef62:	cmp	r4, #35	; 0x23
    ef64:	beq.n	efaa <_ZdlPv@@Base+0x131a>
    ef66:	cmp	r4, #48	; 0x30
    ef68:	beq.n	efb4 <_ZdlPv@@Base+0x1324>
    ef6a:	cmp	r4, #73	; 0x49
    ef6c:	bne.n	efbe <_ZdlPv@@Base+0x132e>
    ef6e:	ldr	r3, [r6, #8]
    ef70:	orr.w	r3, r3, #64	; 0x40
    ef74:	str	r3, [r6, #8]
    ef76:	ldrb	r4, [r1, #0]
    ef78:	mov	r5, r1
    ef7a:	cmp	r4, #39	; 0x27
    ef7c:	add.w	r1, r5, #1
    ef80:	bne.n	ef56 <_ZdlPv@@Base+0x12c6>
    ef82:	ldr	r3, [r6, #8]
    ef84:	orr.w	r3, r3, #1
    ef88:	str	r3, [r6, #8]
    ef8a:	b.n	ef76 <_ZdlPv@@Base+0x12e6>
    ef8c:	ldr	r3, [r6, #8]
    ef8e:	orr.w	r3, r3, #2
    ef92:	str	r3, [r6, #8]
    ef94:	b.n	ef76 <_ZdlPv@@Base+0x12e6>
    ef96:	ldr	r3, [r6, #8]
    ef98:	orr.w	r3, r3, #4
    ef9c:	str	r3, [r6, #8]
    ef9e:	b.n	ef76 <_ZdlPv@@Base+0x12e6>
    efa0:	ldr	r3, [r6, #8]
    efa2:	orr.w	r3, r3, #8
    efa6:	str	r3, [r6, #8]
    efa8:	b.n	ef76 <_ZdlPv@@Base+0x12e6>
    efaa:	ldr	r3, [r6, #8]
    efac:	orr.w	r3, r3, #16
    efb0:	str	r3, [r6, #8]
    efb2:	b.n	ef76 <_ZdlPv@@Base+0x12e6>
    efb4:	ldr	r3, [r6, #8]
    efb6:	orr.w	r3, r3, #32
    efba:	str	r3, [r6, #8]
    efbc:	b.n	ef76 <_ZdlPv@@Base+0x12e6>
    efbe:	cmp	r4, #42	; 0x2a
    efc0:	beq.w	f0ce <_ZdlPv@@Base+0x143e>
    efc4:	sub.w	r3, r4, #48	; 0x30
    efc8:	cmp	r3, #9
    efca:	bls.w	f4d6 <_ZdlPv@@Base+0x1846>
    efce:	cmp	r4, #46	; 0x2e
    efd0:	beq.w	f17e <_ZdlPv@@Base+0x14ee>
    efd4:	adds	r5, #1
    efd6:	movs	r3, #0
    efd8:	movs	r1, #1
    efda:	b.n	efe0 <_ZdlPv@@Base+0x1350>
    efdc:	ldrb.w	r4, [r5], #1
    efe0:	cmp	r4, #104	; 0x68
    efe2:	mov	r8, r5
    efe4:	ittt	eq
    efe6:	andeq.w	r2, r3, #1
    efea:	lsleq.w	r2, r1, r2
    efee:	orreq	r3, r2
    eff0:	beq.n	efdc <_ZdlPv@@Base+0x134c>
    eff2:	cmp	r4, #76	; 0x4c
    eff4:	it	eq
    eff6:	orreq.w	r3, r3, #4
    effa:	beq.n	efdc <_ZdlPv@@Base+0x134c>
    effc:	cmp	r4, #108	; 0x6c
    effe:	it	eq
    f000:	addeq	r3, #8
    f002:	beq.n	efdc <_ZdlPv@@Base+0x134c>
    f004:	cmp	r4, #106	; 0x6a
    f006:	it	eq
    f008:	addeq	r3, #16
    f00a:	beq.n	efdc <_ZdlPv@@Base+0x134c>
    f00c:	and.w	r2, r4, #223	; 0xdf
    f010:	cmp	r2, #90	; 0x5a
    f012:	beq.n	efdc <_ZdlPv@@Base+0x134c>
    f014:	cmp	r4, #116	; 0x74
    f016:	beq.n	efdc <_ZdlPv@@Base+0x134c>
    f018:	sub.w	r2, r4, #37	; 0x25
    f01c:	cmp	r2, #83	; 0x53
    f01e:	bhi.w	f30e <_ZdlPv@@Base+0x167e>
    f022:	tbh	[pc, r2, lsl #1]
    f026:	lsls	r6, r3, #4
    f028:	lsls	r4, r6, #5
    f02a:	lsls	r4, r6, #5
    f02c:	lsls	r4, r6, #5
    f02e:	lsls	r4, r6, #5
    f030:	lsls	r4, r6, #5
    f032:	lsls	r4, r6, #5
    f034:	lsls	r4, r6, #5
    f036:	lsls	r4, r6, #5
    f038:	lsls	r4, r6, #5
    f03a:	lsls	r4, r6, #5
    f03c:	lsls	r4, r6, #5
    f03e:	lsls	r4, r6, #5
    f040:	lsls	r4, r6, #5
    f042:	lsls	r4, r6, #5
    f044:	lsls	r4, r6, #5
    f046:	lsls	r4, r6, #5
    f048:	lsls	r4, r6, #5
    f04a:	lsls	r4, r6, #5
    f04c:	lsls	r4, r6, #5
    f04e:	lsls	r4, r6, #5
    f050:	lsls	r4, r6, #5
    f052:	lsls	r4, r6, #5
    f054:	lsls	r4, r6, #5
    f056:	lsls	r4, r6, #5
    f058:	lsls	r4, r6, #5
    f05a:	lsls	r4, r6, #5
    f05c:	lsls	r4, r6, #5
    f05e:	lsls	r6, r3, #6
    f060:	lsls	r4, r6, #5
    f062:	lsls	r6, r3, #8
    f064:	lsls	r4, r6, #5
    f066:	lsls	r6, r3, #6
    f068:	lsls	r6, r3, #6
    f06a:	lsls	r6, r3, #6
    f06c:	lsls	r4, r6, #5
    f06e:	lsls	r4, r6, #5
    f070:	lsls	r4, r6, #5
    f072:	lsls	r4, r6, #5
    f074:	lsls	r4, r6, #5
    f076:	lsls	r4, r6, #5
    f078:	lsls	r4, r6, #5
    f07a:	lsls	r4, r6, #5
    f07c:	lsls	r4, r6, #5
    f07e:	lsls	r4, r6, #5
    f080:	lsls	r4, r6, #5
    f082:	lsls	r1, r4, #11
    f084:	lsls	r4, r6, #5
    f086:	lsls	r4, r6, #5
    f088:	lsls	r4, r6, #5
    f08a:	lsls	r4, r6, #5
    f08c:	lsls	r6, r4, #7
    f08e:	lsls	r4, r6, #5
    f090:	lsls	r4, r6, #5
    f092:	lsls	r4, r6, #5
    f094:	lsls	r4, r6, #5
    f096:	lsls	r4, r6, #5
    f098:	lsls	r4, r6, #5
    f09a:	lsls	r4, r6, #5
    f09c:	lsls	r4, r6, #5
    f09e:	lsls	r6, r3, #6
    f0a0:	lsls	r4, r6, #5
    f0a2:	lsls	r0, r3, #8
    f0a4:	lsls	r7, r7, #7
    f0a6:	lsls	r6, r3, #6
    f0a8:	lsls	r6, r3, #6
    f0aa:	lsls	r6, r3, #6
    f0ac:	lsls	r4, r6, #5
    f0ae:	lsls	r7, r7, #7
    f0b0:	lsls	r4, r6, #5
    f0b2:	lsls	r4, r6, #5
    f0b4:	lsls	r4, r6, #5
    f0b6:	lsls	r4, r6, #5
    f0b8:	lsls	r3, r4, #3
    f0ba:	lsls	r6, r4, #7
    f0bc:	lsls	r6, r3, #11
    f0be:	lsls	r4, r6, #5
    f0c0:	lsls	r4, r6, #5
    f0c2:	lsls	r2, r4, #8
    f0c4:	lsls	r4, r6, #5
    f0c6:	lsls	r6, r4, #7
    f0c8:	lsls	r4, r6, #5
    f0ca:	lsls	r4, r6, #5
    f0cc:	lsls	r6, r4, #7
    f0ce:	ldr	r3, [sp, #12]
    f0d0:	str	r5, [r6, #12]
    f0d2:	str	r1, [r6, #16]
    f0d4:	cmp	r3, #1
    f0d6:	ldrb	r2, [r5, #1]
    f0d8:	it	cc
    f0da:	movcc	r3, #1
    f0dc:	str	r3, [sp, #12]
    f0de:	subs	r2, #48	; 0x30
    f0e0:	uxtb	r3, r2
    f0e2:	cmp	r3, #9
    f0e4:	bls.w	f39e <_ZdlPv@@Base+0x170e>
    f0e8:	ldr	r2, [sp, #28]
    f0ea:	adds	r3, r2, #1
    f0ec:	str	r2, [r6, #20]
    f0ee:	adds	r2, #1
    f0f0:	beq.w	f30e <_ZdlPv@@Base+0x167e>
    f0f4:	mov	r5, r1
    f0f6:	ldr	r4, [sp, #28]
    f0f8:	str	r3, [sp, #28]
    f0fa:	ldr	r2, [sp, #4]
    f0fc:	ldr.w	r3, [fp, #4]
    f100:	cmp	r2, r4
    f102:	bhi.w	f5a8 <_ZdlPv@@Base+0x1918>
    f106:	ldr	r2, [sp, #4]
    f108:	lsls	r2, r2, #1
    f10a:	str	r2, [sp, #4]
    f10c:	cmp	r2, r4
    f10e:	itt	ls
    f110:	addls	r2, r4, #1
    f112:	strls	r2, [sp, #4]
    f114:	ldr	r2, [sp, #4]
    f116:	cmp.w	r2, #268435456	; 0x10000000
    f11a:	bcs.w	f662 <_ZdlPv@@Base+0x19d2>
    f11e:	lsls	r1, r2, #4
    f120:	ldr	r2, [sp, #8]
    f122:	cmp	r2, r3
    f124:	beq.w	f5ae <_ZdlPv@@Base+0x191e>
    f128:	mov	r0, r3
    f12a:	blx	19fc <realloc@plt>
    f12e:	ldr.w	r1, [fp, #4]
    f132:	mov	r3, r0
    f134:	cmp	r0, #0
    f136:	beq.w	f660 <_ZdlPv@@Base+0x19d0>
    f13a:	ldr	r0, [sp, #8]
    f13c:	ldr.w	r2, [fp]
    f140:	cmp	r0, r1
    f142:	beq.w	f5c0 <_ZdlPv@@Base+0x1930>
    f146:	str.w	r3, [fp, #4]
    f14a:	cmp	r2, r4
    f14c:	bhi.n	f164 <_ZdlPv@@Base+0x14d4>
    f14e:	sub.w	r0, r3, #16
    f152:	adds	r2, #1
    f154:	cmp	r2, r4
    f156:	mov.w	r1, r2, lsl #4
    f15a:	str.w	sl, [r0, r1]
    f15e:	bls.n	f152 <_ZdlPv@@Base+0x14c2>
    f160:	str.w	r2, [fp]
    f164:	lsls	r4, r4, #4
    f166:	ldr	r2, [r3, r4]
    f168:	cmp	r2, #0
    f16a:	bne.w	f504 <_ZdlPv@@Base+0x1874>
    f16e:	mov	r1, r5
    f170:	movs	r2, #5
    f172:	str	r2, [r3, r4]
    f174:	ldrb.w	r4, [r1], #1
    f178:	cmp	r4, #46	; 0x2e
    f17a:	bne.w	efd4 <_ZdlPv@@Base+0x1344>
    f17e:	ldrb	r3, [r5, #1]
    f180:	str	r5, [r6, #24]
    f182:	cmp	r3, #42	; 0x2a
    f184:	bne.w	f33a <_ZdlPv@@Base+0x16aa>
    f188:	ldr	r3, [sp, #24]
    f18a:	adds	r1, r5, #2
    f18c:	str	r1, [r6, #28]
    f18e:	cmp	r3, #2
    f190:	mov	r8, r1
    f192:	it	cc
    f194:	movcc	r3, #2
    f196:	str	r3, [sp, #24]
    f198:	ldrb	r3, [r5, #2]
    f19a:	subs	r3, #48	; 0x30
    f19c:	uxtb	r2, r3
    f19e:	cmp	r2, #9
    f1a0:	bls.w	f602 <_ZdlPv@@Base+0x1972>
    f1a4:	ldr	r4, [r6, #32]
    f1a6:	adds	r5, r4, #1
    f1a8:	beq.w	f5f0 <_ZdlPv@@Base+0x1960>
    f1ac:	ldr	r2, [sp, #4]
    f1ae:	ldr.w	r3, [fp, #4]
    f1b2:	cmp	r2, r4
    f1b4:	bls.w	f56c <_ZdlPv@@Base+0x18dc>
    f1b8:	ldr.w	r2, [fp]
    f1bc:	cmp	r2, r4
    f1be:	bhi.n	f1d6 <_ZdlPv@@Base+0x1546>
    f1c0:	sub.w	r0, r3, #16
    f1c4:	adds	r2, #1
    f1c6:	cmp	r2, r4
    f1c8:	mov.w	r1, r2, lsl #4
    f1cc:	str.w	sl, [r0, r1]
    f1d0:	bls.n	f1c4 <_ZdlPv@@Base+0x1534>
    f1d2:	str.w	r2, [fp]
    f1d6:	lsls	r4, r4, #4
    f1d8:	ldr	r2, [r3, r4]
    f1da:	cmp	r2, #0
    f1dc:	bne.w	f55e <_ZdlPv@@Base+0x18ce>
    f1e0:	movs	r2, #5
    f1e2:	mov	r5, r8
    f1e4:	str	r2, [r3, r4]
    f1e6:	ldrb.w	r4, [r8]
    f1ea:	b.n	efd4 <_ZdlPv@@Base+0x1344>
    f1ec:	cmp	r3, #15
    f1ee:	bgt.w	f5d6 <_ZdlPv@@Base+0x1946>
    f1f2:	lsls	r1, r3, #29
    f1f4:	bmi.w	f5d6 <_ZdlPv@@Base+0x1946>
    f1f8:	cmp	r3, #7
    f1fa:	itt	gt
    f1fc:	movgt	r3, #21
    f1fe:	strgt	r3, [sp, #16]
    f200:	bgt.n	f216 <_ZdlPv@@Base+0x1586>
    f202:	lsls	r2, r3, #30
    f204:	itt	mi
    f206:	movmi	r3, #18
    f208:	strmi	r3, [sp, #16]
    f20a:	bmi.n	f216 <_ZdlPv@@Base+0x1586>
    f20c:	and.w	r3, r3, #1
    f210:	rsb	r3, r3, #20
    f214:	str	r3, [sp, #16]
    f216:	cmp.w	r9, #4294967295	; 0xffffffff
    f21a:	it	ne
    f21c:	strne.w	r9, [r6, #40]	; 0x28
    f220:	beq.w	f4c2 <_ZdlPv@@Base+0x1832>
    f224:	ldr	r2, [sp, #4]
    f226:	ldr.w	r3, [fp, #4]
    f22a:	cmp	r2, r9
    f22c:	bls.w	f476 <_ZdlPv@@Base+0x17e6>
    f230:	ldr.w	r2, [fp]
    f234:	cmp	r2, r9
    f236:	bhi.n	f24e <_ZdlPv@@Base+0x15be>
    f238:	sub.w	r0, r3, #16
    f23c:	adds	r2, #1
    f23e:	cmp	r2, r9
    f240:	mov.w	r1, r2, lsl #4
    f244:	str.w	sl, [r0, r1]
    f248:	bls.n	f23c <_ZdlPv@@Base+0x15ac>
    f24a:	str.w	r2, [fp]
    f24e:	mov.w	r9, r9, lsl #4
    f252:	ldr.w	r2, [r3, r9]
    f256:	cmp	r2, #0
    f258:	bne.w	f4b8 <_ZdlPv@@Base+0x1828>
    f25c:	ldr	r2, [sp, #16]
    f25e:	str.w	r2, [r3, r9]
    f262:	strb.w	r4, [r6, #36]	; 0x24
    f266:	ldr	r3, [r7, #0]
    f268:	str	r5, [r6, #4]
    f26a:	adds	r6, r3, #1
    f26c:	ldr	r3, [sp, #20]
    f26e:	str	r6, [r7, #0]
    f270:	cmp	r3, r6
    f272:	it	hi
    f274:	ldrhi	r3, [r7, #4]
    f276:	bhi.w	eefe <_ZdlPv@@Base+0x126e>
    f27a:	ldr	r3, [sp, #20]
    f27c:	cmp	r3, #0
    f27e:	blt.w	f68c <_ZdlPv@@Base+0x19fc>
    f282:	ldr	r3, [sp, #20]
    f284:	ldr	r2, [sp, #40]	; 0x28
    f286:	cmp.w	r2, r3, lsl #1
    f28a:	mov.w	r4, r3, lsl #1
    f28e:	bcc.w	f68c <_ZdlPv@@Base+0x19fc>
    f292:	movs	r1, #88	; 0x58
    f294:	ldr	r5, [r7, #4]
    f296:	mul.w	r1, r1, r3
    f29a:	ldr	r3, [sp, #32]
    f29c:	cmp	r3, r5
    f29e:	beq.n	f37c <_ZdlPv@@Base+0x16ec>
    f2a0:	mov	r0, r5
    f2a2:	blx	19fc <realloc@plt>
    f2a6:	mov	r3, r0
    f2a8:	cmp	r0, #0
    f2aa:	beq.w	f68c <_ZdlPv@@Base+0x19fc>
    f2ae:	ldrd	r6, r5, [r7]
    f2b2:	ldr	r2, [sp, #32]
    f2b4:	cmp	r2, r5
    f2b6:	beq.n	f38a <_ZdlPv@@Base+0x16fa>
    f2b8:	str	r4, [sp, #20]
    f2ba:	str	r3, [r7, #4]
    f2bc:	b.n	eefe <_ZdlPv@@Base+0x126e>
    f2be:	mov	r2, r8
    f2c0:	ldrb.w	r3, [r2, #1]!
    f2c4:	sub.w	r1, r3, #48	; 0x30
    f2c8:	cmp	r1, #9
    f2ca:	bls.n	f2c0 <_ZdlPv@@Base+0x1630>
    f2cc:	cmp	r3, #36	; 0x24
    f2ce:	bne.w	ef50 <_ZdlPv@@Base+0x12c0>
    f2d2:	ldr	r5, [sp, #36]	; 0x24
    f2d4:	movs	r3, #0
    f2d6:	movs	r1, #10
    f2d8:	b.n	f2e2 <_ZdlPv@@Base+0x1652>
    f2da:	uxtb	r4, r0
    f2dc:	cmp	r4, #9
    f2de:	bhi.w	f64e <_ZdlPv@@Base+0x19be>
    f2e2:	cmp	r3, r5
    f2e4:	mov	r2, r8
    f2e6:	ite	ls
    f2e8:	mulls	r3, r1
    f2ea:	movhi.w	r3, #4294967295	; 0xffffffff
    f2ee:	adds.w	r9, r0, r3
    f2f2:	ldrb.w	r0, [r8, #1]
    f2f6:	add.w	r8, r8, #1
    f2fa:	sub.w	r0, r0, #48	; 0x30
    f2fe:	mov	r3, r9
    f300:	bcc.n	f2da <_ZdlPv@@Base+0x164a>
    f302:	uxtb	r4, r0
    f304:	mov.w	r3, #4294967295	; 0xffffffff
    f308:	cmp	r4, #9
    f30a:	mov	r2, r8
    f30c:	bls.n	f2ee <_ZdlPv@@Base+0x165e>
    f30e:	ldr.w	r3, [fp, #4]
    f312:	ldr	r2, [sp, #8]
    f314:	cmp	r2, r3
    f316:	beq.n	f31e <_ZdlPv@@Base+0x168e>
    f318:	mov	r0, r3
    f31a:	blx	198c <free@plt+0x4>
    f31e:	ldr	r0, [r7, #4]
    f320:	ldr	r3, [sp, #32]
    f322:	cmp	r3, r0
    f324:	beq.n	f32a <_ZdlPv@@Base+0x169a>
    f326:	blx	198c <free@plt+0x4>
    f32a:	blx	1af8 <__errno_location@plt>
    f32e:	movs	r2, #22
    f330:	mov	r3, r0
    f332:	mov.w	r0, #4294967295	; 0xffffffff
    f336:	str	r2, [r3, #0]
    f338:	b.n	ef1a <_ZdlPv@@Base+0x128a>
    f33a:	ldrb	r3, [r5, #1]
    f33c:	subs	r3, #48	; 0x30
    f33e:	cmp	r3, #9
    f340:	bhi.w	f6a0 <_ZdlPv@@Base+0x1a10>
    f344:	ldrb.w	r3, [r1, #1]!
    f348:	subs	r3, #48	; 0x30
    f34a:	cmp	r3, #9
    f34c:	bls.n	f344 <_ZdlPv@@Base+0x16b4>
    f34e:	subs	r3, r1, r5
    f350:	mov	r5, r1
    f352:	ldr	r2, [sp, #24]
    f354:	str	r1, [r6, #28]
    f356:	cmp	r2, r3
    f358:	ldrb	r4, [r1, #0]
    f35a:	it	cc
    f35c:	movcc	r2, r3
    f35e:	str	r2, [sp, #24]
    f360:	b.n	efd4 <_ZdlPv@@Base+0x1344>
    f362:	cmp	r3, #15
    f364:	itt	gt
    f366:	movgt	r3, #12
    f368:	strgt	r3, [sp, #16]
    f36a:	bgt.w	f216 <_ZdlPv@@Base+0x1586>
    f36e:	tst.w	r3, #4
    f372:	ite	ne
    f374:	movne	r3, #12
    f376:	moveq	r3, #11
    f378:	str	r3, [sp, #16]
    f37a:	b.n	f216 <_ZdlPv@@Base+0x1586>
    f37c:	mov	r0, r1
    f37e:	blx	1a94 <malloc@plt>
    f382:	mov	r3, r0
    f384:	cmp	r0, #0
    f386:	beq.w	f52e <_ZdlPv@@Base+0x189e>
    f38a:	movs	r2, #44	; 0x2c
    f38c:	mov	r0, r3
    f38e:	mul.w	r2, r2, r6
    f392:	mov	r1, r5
    f394:	blx	1a88 <memcpy@plt>
    f398:	ldr	r6, [r7, #0]
    f39a:	mov	r3, r0
    f39c:	b.n	f2b8 <_ZdlPv@@Base+0x1628>
    f39e:	mov	r0, r1
    f3a0:	ldrb.w	r3, [r0, #1]!
    f3a4:	sub.w	r4, r3, #48	; 0x30
    f3a8:	cmp	r4, #9
    f3aa:	bls.n	f3a0 <_ZdlPv@@Base+0x1710>
    f3ac:	cmp	r3, #36	; 0x24
    f3ae:	bne.w	f0e8 <_ZdlPv@@Base+0x1458>
    f3b2:	mov	r3, r1
    f3b4:	movs	r0, #10
    f3b6:	movs	r1, #0
    f3b8:	b.n	f3c6 <_ZdlPv@@Base+0x1736>
    f3ba:	uxtb.w	ip, r2
    f3be:	cmp.w	ip, #9
    f3c2:	bhi.w	f692 <_ZdlPv@@Base+0x1a02>
    f3c6:	ldr	r4, [sp, #36]	; 0x24
    f3c8:	mov	r5, r3
    f3ca:	cmp	r1, r4
    f3cc:	ite	ls
    f3ce:	mulls	r1, r0
    f3d0:	movhi.w	r1, #4294967295	; 0xffffffff
    f3d4:	adds	r4, r2, r1
    f3d6:	ldrb	r2, [r3, #1]
    f3d8:	add.w	r3, r3, #1
    f3dc:	sub.w	r2, r2, #48	; 0x30
    f3e0:	mov	r1, r4
    f3e2:	bcc.n	f3ba <_ZdlPv@@Base+0x172a>
    f3e4:	uxtb	r4, r2
    f3e6:	mov.w	r1, #4294967295	; 0xffffffff
    f3ea:	cmp	r4, #9
    f3ec:	mov	r5, r3
    f3ee:	bls.n	f3d4 <_ZdlPv@@Base+0x1744>
    f3f0:	b.n	f30e <_ZdlPv@@Base+0x167e>
    f3f2:	cmp	r3, #15
    f3f4:	bgt.w	f5d0 <_ZdlPv@@Base+0x1940>
    f3f8:	lsls	r2, r3, #29
    f3fa:	bmi.w	f5d0 <_ZdlPv@@Base+0x1940>
    f3fe:	cmp	r3, #7
    f400:	itt	gt
    f402:	movgt	r3, #8
    f404:	strgt	r3, [sp, #16]
    f406:	bgt.w	f216 <_ZdlPv@@Base+0x1586>
    f40a:	lsls	r0, r3, #30
    f40c:	itt	mi
    f40e:	movmi	r3, #2
    f410:	strmi	r3, [sp, #16]
    f412:	bmi.w	f216 <_ZdlPv@@Base+0x1586>
    f416:	tst.w	r3, #1
    f41a:	ite	ne
    f41c:	movne	r3, #4
    f41e:	moveq	r3, #6
    f420:	str	r3, [sp, #16]
    f422:	b.n	f216 <_ZdlPv@@Base+0x1586>
    f424:	cmp	r3, #15
    f426:	bgt.w	f5dc <_ZdlPv@@Base+0x194c>
    f42a:	lsls	r0, r3, #29
    f42c:	bmi.w	f5dc <_ZdlPv@@Base+0x194c>
    f430:	cmp	r3, #7
    f432:	itt	gt
    f434:	movgt	r3, #7
    f436:	strgt	r3, [sp, #16]
    f438:	bgt.w	f216 <_ZdlPv@@Base+0x1586>
    f43c:	lsls	r1, r3, #30
    f43e:	itt	mi
    f440:	movmi	r3, #1
    f442:	strmi	r3, [sp, #16]
    f444:	bmi.w	f216 <_ZdlPv@@Base+0x1586>
    f448:	tst.w	r3, #1
    f44c:	ite	ne
    f44e:	movne	r3, #3
    f450:	moveq	r3, #5
    f452:	str	r3, [sp, #16]
    f454:	b.n	f216 <_ZdlPv@@Base+0x1586>
    f456:	cmp	r3, #7
    f458:	ite	gt
    f45a:	movgt	r3, #14
    f45c:	movle	r3, #13
    f45e:	str	r3, [sp, #16]
    f460:	b.n	f216 <_ZdlPv@@Base+0x1586>
    f462:	movs	r3, #14
    f464:	movs	r4, #99	; 0x63
    f466:	str	r3, [sp, #16]
    f468:	b.n	f216 <_ZdlPv@@Base+0x1586>
    f46a:	cmp	r3, #7
    f46c:	ite	gt
    f46e:	movgt	r3, #16
    f470:	movle	r3, #15
    f472:	str	r3, [sp, #16]
    f474:	b.n	f216 <_ZdlPv@@Base+0x1586>
    f476:	ldr	r2, [sp, #4]
    f478:	lsls	r2, r2, #1
    f47a:	str	r2, [sp, #4]
    f47c:	cmp	r2, r9
    f47e:	itt	ls
    f480:	addls.w	r2, r9, #1
    f484:	strls	r2, [sp, #4]
    f486:	ldr	r2, [sp, #4]
    f488:	cmp.w	r2, #268435456	; 0x10000000
    f48c:	bcs.w	f662 <_ZdlPv@@Base+0x19d2>
    f490:	lsls	r1, r2, #4
    f492:	ldr	r2, [sp, #8]
    f494:	cmp	r2, r3
    f496:	beq.n	f512 <_ZdlPv@@Base+0x1882>
    f498:	mov	r0, r3
    f49a:	blx	19fc <realloc@plt>
    f49e:	mov	r3, r0
    f4a0:	cmp	r0, #0
    f4a2:	beq.w	f68c <_ZdlPv@@Base+0x19fc>
    f4a6:	ldr.w	r2, [fp, #4]
    f4aa:	ldr	r1, [sp, #8]
    f4ac:	cmp	r1, r2
    f4ae:	beq.w	f6ba <_ZdlPv@@Base+0x1a2a>
    f4b2:	str.w	r3, [fp, #4]
    f4b6:	b.n	f230 <_ZdlPv@@Base+0x15a0>
    f4b8:	ldr	r1, [sp, #16]
    f4ba:	cmp	r2, r1
    f4bc:	beq.w	f262 <_ZdlPv@@Base+0x15d2>
    f4c0:	b.n	f312 <_ZdlPv@@Base+0x1682>
    f4c2:	ldr	r2, [sp, #28]
    f4c4:	adds	r3, r2, #1
    f4c6:	str	r2, [r6, #40]	; 0x28
    f4c8:	adds	r2, #1
    f4ca:	beq.w	f30e <_ZdlPv@@Base+0x167e>
    f4ce:	ldr.w	r9, [sp, #28]
    f4d2:	str	r3, [sp, #28]
    f4d4:	b.n	f224 <_ZdlPv@@Base+0x1594>
    f4d6:	str	r5, [r6, #12]
    f4d8:	mov	r0, r5
    f4da:	ldrb	r3, [r5, #0]
    f4dc:	subs	r3, #48	; 0x30
    f4de:	cmp	r3, #9
    f4e0:	bhi.n	f4f0 <_ZdlPv@@Base+0x1860>
    f4e2:	mov	r3, r0
    f4e4:	ldrb.w	r2, [r0, #1]!
    f4e8:	subs	r2, #48	; 0x30
    f4ea:	cmp	r2, #9
    f4ec:	bls.n	f4e2 <_ZdlPv@@Base+0x1852>
    f4ee:	adds	r1, r3, #2
    f4f0:	ldr	r3, [sp, #12]
    f4f2:	subs	r5, r0, r5
    f4f4:	str	r0, [r6, #16]
    f4f6:	cmp	r3, r5
    f4f8:	ldrb	r4, [r0, #0]
    f4fa:	it	cc
    f4fc:	movcc	r3, r5
    f4fe:	mov	r5, r0
    f500:	str	r3, [sp, #12]
    f502:	b.n	efce <_ZdlPv@@Base+0x133e>
    f504:	cmp	r2, #5
    f506:	bne.w	f312 <_ZdlPv@@Base+0x1682>
    f50a:	mov	r1, r5
    f50c:	ldrb.w	r4, [r1], #1
    f510:	b.n	efce <_ZdlPv@@Base+0x133e>
    f512:	mov	r0, r1
    f514:	str	r3, [sp, #44]	; 0x2c
    f516:	blx	1a94 <malloc@plt>
    f51a:	ldr	r3, [sp, #44]	; 0x2c
    f51c:	cbz	r0, f53e <_ZdlPv@@Base+0x18ae>
    f51e:	ldr.w	r2, [fp]
    f522:	mov	r1, r3
    f524:	lsls	r2, r2, #4
    f526:	blx	1a88 <memcpy@plt>
    f52a:	mov	r3, r0
    f52c:	b.n	f4b2 <_ZdlPv@@Base+0x1822>
    f52e:	ldr.w	r3, [fp, #4]
    f532:	ldr	r2, [sp, #8]
    f534:	cmp	r2, r3
    f536:	beq.n	f54a <_ZdlPv@@Base+0x18ba>
    f538:	mov	r0, r3
    f53a:	blx	198c <free@plt+0x4>
    f53e:	ldr	r0, [r7, #4]
    f540:	ldr	r3, [sp, #32]
    f542:	cmp	r3, r0
    f544:	beq.n	f54a <_ZdlPv@@Base+0x18ba>
    f546:	blx	198c <free@plt+0x4>
    f54a:	blx	1af8 <__errno_location@plt>
    f54e:	movs	r2, #12
    f550:	mov	r3, r0
    f552:	mov.w	r0, #4294967295	; 0xffffffff
    f556:	str	r2, [r3, #0]
    f558:	add	sp, #52	; 0x34
    f55a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f55e:	cmp	r2, #5
    f560:	bne.w	f312 <_ZdlPv@@Base+0x1682>
    f564:	ldrb.w	r4, [r8]
    f568:	mov	r5, r8
    f56a:	b.n	efd4 <_ZdlPv@@Base+0x1344>
    f56c:	ldr	r2, [sp, #4]
    f56e:	lsls	r2, r2, #1
    f570:	str	r2, [sp, #4]
    f572:	cmp	r2, r4
    f574:	itt	ls
    f576:	addls	r2, r4, #1
    f578:	strls	r2, [sp, #4]
    f57a:	ldr	r2, [sp, #4]
    f57c:	cmp.w	r2, #268435456	; 0x10000000
    f580:	bcs.n	f662 <_ZdlPv@@Base+0x19d2>
    f582:	lsls	r1, r2, #4
    f584:	ldr	r2, [sp, #8]
    f586:	cmp	r2, r3
    f588:	beq.n	f66c <_ZdlPv@@Base+0x19dc>
    f58a:	mov	r0, r3
    f58c:	blx	19fc <realloc@plt>
    f590:	mov	r3, r0
    f592:	cmp	r0, #0
    f594:	beq.n	f68c <_ZdlPv@@Base+0x19fc>
    f596:	ldr.w	r2, [fp, #4]
    f59a:	ldr	r1, [sp, #8]
    f59c:	cmp	r1, r2
    f59e:	beq.w	f6b6 <_ZdlPv@@Base+0x1a26>
    f5a2:	str.w	r3, [fp, #4]
    f5a6:	b.n	f1b8 <_ZdlPv@@Base+0x1528>
    f5a8:	ldr.w	r2, [fp]
    f5ac:	b.n	f14a <_ZdlPv@@Base+0x14ba>
    f5ae:	mov	r0, r1
    f5b0:	blx	1a94 <malloc@plt>
    f5b4:	cmp	r0, #0
    f5b6:	beq.n	f53e <_ZdlPv@@Base+0x18ae>
    f5b8:	ldr.w	r2, [fp]
    f5bc:	mov	r3, r0
    f5be:	ldr	r1, [sp, #8]
    f5c0:	lsls	r2, r2, #4
    f5c2:	mov	r0, r3
    f5c4:	blx	1a88 <memcpy@plt>
    f5c8:	ldr.w	r2, [fp]
    f5cc:	mov	r3, r0
    f5ce:	b.n	f146 <_ZdlPv@@Base+0x14b6>
    f5d0:	movs	r3, #10
    f5d2:	str	r3, [sp, #16]
    f5d4:	b.n	f216 <_ZdlPv@@Base+0x1586>
    f5d6:	movs	r3, #22
    f5d8:	str	r3, [sp, #16]
    f5da:	b.n	f216 <_ZdlPv@@Base+0x1586>
    f5dc:	movs	r3, #9
    f5de:	str	r3, [sp, #16]
    f5e0:	b.n	f216 <_ZdlPv@@Base+0x1586>
    f5e2:	movs	r3, #17
    f5e4:	str	r3, [sp, #16]
    f5e6:	b.n	f216 <_ZdlPv@@Base+0x1586>
    f5e8:	movs	r3, #16
    f5ea:	movs	r4, #115	; 0x73
    f5ec:	str	r3, [sp, #16]
    f5ee:	b.n	f216 <_ZdlPv@@Base+0x1586>
    f5f0:	ldr	r2, [sp, #28]
    f5f2:	adds	r3, r2, #1
    f5f4:	str	r2, [r6, #32]
    f5f6:	adds	r2, #1
    f5f8:	beq.w	f30e <_ZdlPv@@Base+0x167e>
    f5fc:	ldr	r4, [sp, #28]
    f5fe:	str	r3, [sp, #28]
    f600:	b.n	f1ac <_ZdlPv@@Base+0x151c>
    f602:	mov	r0, r1
    f604:	ldrb.w	r2, [r0, #1]!
    f608:	sub.w	r4, r2, #48	; 0x30
    f60c:	cmp	r4, #9
    f60e:	bls.n	f604 <_ZdlPv@@Base+0x1974>
    f610:	cmp	r2, #36	; 0x24
    f612:	bne.w	f1a4 <_ZdlPv@@Base+0x1514>
    f616:	movs	r2, #0
    f618:	movs	r0, #10
    f61a:	b.n	f622 <_ZdlPv@@Base+0x1992>
    f61c:	uxtb	r5, r3
    f61e:	cmp	r5, #9
    f620:	bhi.n	f6a6 <_ZdlPv@@Base+0x1a16>
    f622:	ldr	r4, [sp, #36]	; 0x24
    f624:	mov	ip, r1
    f626:	cmp	r2, r4
    f628:	ite	ls
    f62a:	mulls	r2, r0
    f62c:	movhi.w	r2, #4294967295	; 0xffffffff
    f630:	adds	r4, r3, r2
    f632:	ldrb	r3, [r1, #1]
    f634:	add.w	r1, r1, #1
    f638:	sub.w	r3, r3, #48	; 0x30
    f63c:	mov	r2, r4
    f63e:	bcc.n	f61c <_ZdlPv@@Base+0x198c>
    f640:	uxtb	r4, r3
    f642:	mov.w	r2, #4294967295	; 0xffffffff
    f646:	cmp	r4, #9
    f648:	mov	ip, r1
    f64a:	bls.n	f630 <_ZdlPv@@Base+0x19a0>
    f64c:	b.n	f30e <_ZdlPv@@Base+0x167e>
    f64e:	add.w	r9, r9, #4294967295	; 0xffffffff
    f652:	cmn.w	r9, #3
    f656:	bhi.w	f30e <_ZdlPv@@Base+0x167e>
    f65a:	ldrb	r4, [r2, #2]
    f65c:	adds	r5, r2, #2
    f65e:	b.n	ef7a <_ZdlPv@@Base+0x12ea>
    f660:	mov	r3, r1
    f662:	ldr	r2, [sp, #8]
    f664:	cmp	r2, r3
    f666:	bne.w	f538 <_ZdlPv@@Base+0x18a8>
    f66a:	b.n	f53e <_ZdlPv@@Base+0x18ae>
    f66c:	mov	r0, r1
    f66e:	str	r3, [sp, #16]
    f670:	blx	1a94 <malloc@plt>
    f674:	ldr	r3, [sp, #16]
    f676:	cmp	r0, #0
    f678:	beq.w	f53e <_ZdlPv@@Base+0x18ae>
    f67c:	ldr.w	r2, [fp]
    f680:	mov	r1, r3
    f682:	lsls	r2, r2, #4
    f684:	blx	1a88 <memcpy@plt>
    f688:	mov	r3, r0
    f68a:	b.n	f5a2 <_ZdlPv@@Base+0x1912>
    f68c:	ldr.w	r3, [fp, #4]
    f690:	b.n	f662 <_ZdlPv@@Base+0x19d2>
    f692:	subs	r4, #1
    f694:	adds	r2, r4, #3
    f696:	bhi.w	f30e <_ZdlPv@@Base+0x167e>
    f69a:	adds	r5, #2
    f69c:	str	r4, [r6, #20]
    f69e:	b.n	f0fa <_ZdlPv@@Base+0x146a>
    f6a0:	mov	r5, r1
    f6a2:	movs	r3, #1
    f6a4:	b.n	f352 <_ZdlPv@@Base+0x16c2>
    f6a6:	subs	r4, #1
    f6a8:	adds	r3, r4, #3
    f6aa:	bhi.w	f30e <_ZdlPv@@Base+0x167e>
    f6ae:	add.w	r8, ip, #2
    f6b2:	str	r4, [r6, #32]
    f6b4:	b.n	f1ac <_ZdlPv@@Base+0x151c>
    f6b6:	mov	r3, r1
    f6b8:	b.n	f67c <_ZdlPv@@Base+0x19ec>
    f6ba:	mov	r3, r1
    f6bc:	b.n	f51e <_ZdlPv@@Base+0x188e>
    f6be:	nop
    f6c0:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f6c4:	mov	r7, r0
    f6c6:	ldr	r6, [pc, #48]	; (f6f8 <_ZdlPv@@Base+0x1a68>)
    f6c8:	mov	r8, r1
    f6ca:	ldr	r5, [pc, #48]	; (f6fc <_ZdlPv@@Base+0x1a6c>)
    f6cc:	mov	r9, r2
    f6ce:	add	r6, pc
    f6d0:	blx	1958 <__aeabi_atexit@plt-0x20>
    f6d4:	add	r5, pc
    f6d6:	subs	r6, r6, r5
    f6d8:	asrs	r6, r6, #2
    f6da:	beq.n	f6f2 <_ZdlPv@@Base+0x1a62>
    f6dc:	subs	r5, #4
    f6de:	movs	r4, #0
    f6e0:	ldr.w	r3, [r5, #4]!
    f6e4:	adds	r4, #1
    f6e6:	mov	r2, r9
    f6e8:	mov	r1, r8
    f6ea:	mov	r0, r7
    f6ec:	blx	r3
    f6ee:	cmp	r6, r4
    f6f0:	bne.n	f6e0 <_ZdlPv@@Base+0x1a50>
    f6f2:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    f6f6:	nop
    f6f8:	subs	r7, #206	; 0xce
    f6fa:	movs	r1, r0
    f6fc:	subs	r7, #172	; 0xac
    f6fe:	movs	r1, r0
    f700:	bx	lr
    f702:	nop

Disassembly of section .fini:

0000f704 <.fini>:
    f704:	push	{r3, lr}
    f708:	pop	{r3, pc}
