{"Source Block": ["hdl/library/util_cic/cic_comb.v@47:57@HdlIdDef", "  input [DATA_WIDTH-1:0] data_in,\n  output [DATA_WIDTH-1:0] data_out\n);\n\nreg [SEQ-1:0] storage[0:DATA_WIDTH-1];\nreg [DATA_WIDTH-1:0] state = 'h00;\n\nreg [2:0] counter = 'h00;\nreg active = 1'b0;\n\ninteger x;\n"], "Clone Blocks": [["hdl/library/util_cic/cic_comb.v@49:59", ");\n\nreg [SEQ-1:0] storage[0:DATA_WIDTH-1];\nreg [DATA_WIDTH-1:0] state = 'h00;\n\nreg [2:0] counter = 'h00;\nreg active = 1'b0;\n\ninteger x;\n\ninitial begin\n"], ["hdl/library/util_cic/cic_comb.v@50:60", "\nreg [SEQ-1:0] storage[0:DATA_WIDTH-1];\nreg [DATA_WIDTH-1:0] state = 'h00;\n\nreg [2:0] counter = 'h00;\nreg active = 1'b0;\n\ninteger x;\n\ninitial begin\n  for (x = 0; x < DATA_WIDTH; x = x + 1) begin\n"], ["hdl/library/util_cic/cic_comb.v@46:56", "  input [NUM_STAGES-1:0] enable,\n  input [DATA_WIDTH-1:0] data_in,\n  output [DATA_WIDTH-1:0] data_out\n);\n\nreg [SEQ-1:0] storage[0:DATA_WIDTH-1];\nreg [DATA_WIDTH-1:0] state = 'h00;\n\nreg [2:0] counter = 'h00;\nreg active = 1'b0;\n\n"]], "Diff Content": {"Delete": [[52, "reg [DATA_WIDTH-1:0] state = 'h00;\n"]], "Add": [[52, "  reg [SEQ-1:0] storage[0:DATA_WIDTH-1];\n"], [52, "  reg [DATA_WIDTH-1:0] state = 'h00;\n"]]}}