// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/28/2019 12:54:24"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module \Logic  (
	Logic_exe,
	Logic_upd,
	Logic_in,
	reg0_valueout,
	reg1_valueout,
	regT_valueout,
	a0,
	a1,
	a2,
	a3,
	a4,
	a5,
	a6,
	b0,
	b1,
	b2,
	b3,
	b4,
	b5,
	b6);
input 	Logic_exe;
input 	Logic_upd;
input 	[15:0] Logic_in;
output 	[7:0] reg0_valueout;
output 	[7:0] reg1_valueout;
output 	[7:0] regT_valueout;
output 	a0;
output 	a1;
output 	a2;
output 	a3;
output 	a4;
output 	a5;
output 	a6;
output 	b0;
output 	b1;
output 	b2;
output 	b3;
output 	b4;
output 	b5;
output 	b6;

// Design Ports Information
// reg0_valueout[0]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_valueout[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_valueout[2]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_valueout[3]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_valueout[4]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_valueout[5]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_valueout[6]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_valueout[7]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_valueout[0]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_valueout[1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_valueout[2]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_valueout[3]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_valueout[4]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_valueout[5]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_valueout[6]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_valueout[7]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regT_valueout[0]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regT_valueout[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regT_valueout[2]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regT_valueout[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regT_valueout[4]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regT_valueout[5]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regT_valueout[6]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regT_valueout[7]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a0	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a1	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a2	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a3	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a4	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a5	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a6	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b0	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b1	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b2	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b3	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b4	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b5	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b6	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_upd	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[8]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[9]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[10]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[0]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[1]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[13]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[14]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[15]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[11]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[12]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_exe	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[3]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[4]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Logic_in[7]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \AddSub|Bit0|sum~2_combout ;
wire \AddSub|Bit0|sum~14_combout ;
wire \regEN|reg1~combout ;
wire \Decoder1|instrC[3]~2_combout ;
wire \Decoder1|comb~5_combout ;
wire \Reg_XoR|dest[0]~0_combout ;
wire \Mux|currAns[0]~0_combout ;
wire \toInvertnum|reg0_valout_num[0]~0_combout ;
wire \AddSubnum|Bit0|sum~0_combout ;
wire \Mux|currAns[0]~1_combout ;
wire \Mux|currAns[0]~2_combout ;
wire \Mux|currAns[0]~3_combout ;
wire \Mux|currAns[0]~4_combout ;
wire \Mux|currAns[0]~5_combout ;
wire \toInvert|reg1_valout[1]~2_combout ;
wire \AddSubnum|Bit0|cout~0_combout ;
wire \AddSubnum|Bit1|sum~0_combout ;
wire \Add1|Bit2|sum~0_combout ;
wire \toInvert|reg0_valout[2]~4_combout ;
wire \toInvert|reg0_valout[3]~6_combout ;
wire \toInvertnum|reg0_valout_num[3]~3_combout ;
wire \Add1|Bit4|sum~0_combout ;
wire \toInvert|reg1_valout[4]~7_combout ;
wire \toInvert|reg0_valout[5]~9_combout ;
wire \toInvertnum|reg0_valout_num[5]~5_combout ;
wire \Add1|Bit6|sum~0_combout ;
wire \toInvert|reg0_valout[6]~10_combout ;
wire \Mux|currAns[6]~33_combout ;
wire \toInvertnum|reg0_valout_num[6]~6_combout ;
wire \Logic_exe~input_o ;
wire \Logic_in[4]~input_o ;
wire \Logic_exe~inputclkctrl_outclk ;
wire \regEN|reg1~clkctrl_outclk ;
wire \reg0_valueout[0]~output_o ;
wire \reg0_valueout[1]~output_o ;
wire \reg0_valueout[2]~output_o ;
wire \reg0_valueout[3]~output_o ;
wire \reg0_valueout[4]~output_o ;
wire \reg0_valueout[5]~output_o ;
wire \reg0_valueout[6]~output_o ;
wire \reg0_valueout[7]~output_o ;
wire \reg1_valueout[0]~output_o ;
wire \reg1_valueout[1]~output_o ;
wire \reg1_valueout[2]~output_o ;
wire \reg1_valueout[3]~output_o ;
wire \reg1_valueout[4]~output_o ;
wire \reg1_valueout[5]~output_o ;
wire \reg1_valueout[6]~output_o ;
wire \reg1_valueout[7]~output_o ;
wire \regT_valueout[0]~output_o ;
wire \regT_valueout[1]~output_o ;
wire \regT_valueout[2]~output_o ;
wire \regT_valueout[3]~output_o ;
wire \regT_valueout[4]~output_o ;
wire \regT_valueout[5]~output_o ;
wire \regT_valueout[6]~output_o ;
wire \regT_valueout[7]~output_o ;
wire \a0~output_o ;
wire \a1~output_o ;
wire \a2~output_o ;
wire \a3~output_o ;
wire \a4~output_o ;
wire \a5~output_o ;
wire \a6~output_o ;
wire \b0~output_o ;
wire \b1~output_o ;
wire \b2~output_o ;
wire \b3~output_o ;
wire \b4~output_o ;
wire \b5~output_o ;
wire \b6~output_o ;
wire \Logic_upd~input_o ;
wire \Logic_in[0]~input_o ;
wire \Logic_in[1]~input_o ;
wire \Logic_in[2]~input_o ;
wire \Decoder1|Equal1~1_combout ;
wire \Logic_in[14]~input_o ;
wire \Logic_in[12]~input_o ;
wire \Logic_in[11]~input_o ;
wire \Decoder1|Equal0~0_combout ;
wire \Logic_in[9]~input_o ;
wire \Logic_in[8]~input_o ;
wire \Logic_in[10]~input_o ;
wire \Decoder1|Equal1~0_combout ;
wire \Decoder1|Equal1~2_combout ;
wire \regEN|reg0~combout ;
wire \regEN|reg0~clkctrl_outclk ;
wire \reg2T|Reg_out[0]~feeder_combout ;
wire \reg0|Reg_out[0]~feeder_combout ;
wire \Logic_in[13]~input_o ;
wire \Logic_in[15]~input_o ;
wire \Decoder1|instrC[3]~5_combout ;
wire \Decoder1|Equal2~0_combout ;
wire \Decoder1|Equal0~1_combout ;
wire \Decoder1|Equal0~2_combout ;
wire \Decoder1|instrC[1]~6_combout ;
wire \Logic_in[7]~input_o ;
wire \Decoder1|instrC[3]~7_combout ;
wire \Decoder1|Equal4~0_combout ;
wire \Decoder1|Equal4~1_combout ;
wire \Decoder1|instrC[3]~8_combout ;
wire \Decoder1|Equal7~0_combout ;
wire \Decoder1|instrC[3]~0_combout ;
wire \Decoder1|instrC[3]~9_combout ;
wire \Decoder1|instrC[3]~10_combout ;
wire \Logic_in[6]~input_o ;
wire \Decoder1|Equal6~0_combout ;
wire \Decoder1|instrC[3]~11_combout ;
wire \Decoder1|instrC[3]~12_combout ;
wire \Decoder1|instrC[3]~3_combout ;
wire \Logic_in[5]~input_o ;
wire \Logic_in[3]~input_o ;
wire \Decoder1|Equal13~0_combout ;
wire \Decoder1|instrC[3]~1_combout ;
wire \Decoder1|instrC[3]~4_combout ;
wire \Decoder1|instrC[3]~clkctrl_outclk ;
wire \Decoder1|comb~7_combout ;
wire \Decoder1|Rs2~combout ;
wire \Decoder1|Equal3~0_combout ;
wire \Decoder1|Equal2~1_combout ;
wire \Decoder1|instrC[0]~13_combout ;
wire \Decoder1|comb~9_combout ;
wire \Decoder1|comb~8_combout ;
wire \Decoder1|instrC[1]~14_combout ;
wire \Decoder1|comb~6_combout ;
wire \Mux|Equal6~0_combout ;
wire \Decoder1|comb~4_combout ;
wire \Mux|currAns[3]~7_combout ;
wire \Decoder1|Equal0~2clkctrl_outclk ;
wire \Decoder1|Equal9~0_combout ;
wire \Decoder1|Equal4~2_combout ;
wire \Decoder1|isSub~0_combout ;
wire \Decoder1|isSub~combout ;
wire \Decoder1|isSub~clkctrl_outclk ;
wire \toInvert|reg0_valout[4]~7_combout ;
wire \toInvert|reg1_valout[3]~5_combout ;
wire \toInvert|reg1_valout[2]~4_combout ;
wire \toInvert|reg1_valout~1_combout ;
wire \toInvert|reg0_valout[1]~3_combout ;
wire \toInvert|reg0_valout[0]~1_combout ;
wire \toInvert|reg0_valout~0_combout ;
wire \toInvert|reg1_valout[0]~0_combout ;
wire \AddSub|Bit0|sum~1_cout ;
wire \AddSub|Bit0|sum~3 ;
wire \AddSub|Bit0|sum~5 ;
wire \AddSub|Bit0|sum~7 ;
wire \AddSub|Bit0|sum~9 ;
wire \AddSub|Bit0|sum~10_combout ;
wire \Mux|currAns[4]~23_combout ;
wire \toInvertnum|reg0_valout_num[4]~4_combout ;
wire \Decoder1|Rs1~combout ;
wire \toInvertnum|reg0_valout_num[2]~2_combout ;
wire \toInvertnum|reg0_valout_num[1]~1_combout ;
wire \AddSubnum|Bit0|cout~1_combout ;
wire \AddSubnum|Bit1|cout~0_combout ;
wire \AddSubnum|Bit2|cout~0_combout ;
wire \AddSubnum|Bit3|sum~1_cout ;
wire \AddSubnum|Bit3|sum~3 ;
wire \AddSubnum|Bit3|sum~4_combout ;
wire \Mux|currAns[4]~24_combout ;
wire \Mux|currAns[4]~25_combout ;
wire \Mux|currAns[4]~26_combout ;
wire \Mux|currAns[4]~27_combout ;
wire \reg2T|Reg_out[4]~feeder_combout ;
wire \toInvert|reg0_valout~5_combout ;
wire \Add1|Bit3|sum~0_combout ;
wire \AddSubnum|Bit3|sum~2_combout ;
wire \AddSub|Bit0|sum~8_combout ;
wire \Mux|currAns[3]~18_combout ;
wire \Mux|currAns[3]~19_combout ;
wire \Mux|currAns[3]~20_combout ;
wire \Mux|currAns[3]~21_combout ;
wire \Mux|currAns[3]~22_combout ;
wire \toInvert|reg1_valout~3_combout ;
wire \AddSubnum|Bit2|sum~0_combout ;
wire \AddSub|Bit0|sum~6_combout ;
wire \Mux|currAns[2]~13_combout ;
wire \Mux|currAns[2]~14_combout ;
wire \Mux|currAns[2]~15_combout ;
wire \Mux|currAns[2]~16_combout ;
wire \Mux|currAns[2]~17_combout ;
wire \toInvert|reg0_valout~2_combout ;
wire \Mux|currAns[3]~6_combout ;
wire \Add1|Bit1|sum~0_combout ;
wire \AddSub|Bit0|sum~4_combout ;
wire \Mux|currAns[1]~8_combout ;
wire \Mux|currAns[1]~9_combout ;
wire \Mux|currAns[1]~10_combout ;
wire \Mux|currAns[1]~11_combout ;
wire \Mux|currAns[1]~12_combout ;
wire \toInvert|reg0_valout[7]~11_combout ;
wire \toInvert|reg1_valout[7]~11_combout ;
wire \toInvert|reg1_valout[6]~10_combout ;
wire \reg1|Reg_out[5]~feeder_combout ;
wire \toInvert|reg1_valout~6_combout ;
wire \toInvert|reg1_valout[5]~8_combout ;
wire \AddSub|Bit0|sum~11 ;
wire \AddSub|Bit0|sum~13 ;
wire \AddSub|Bit0|sum~15 ;
wire \AddSub|Bit0|sum~16_combout ;
wire \Add1|Bit6|cout~0_combout ;
wire \Mux|currAns[7]~40_combout ;
wire \Mux|currAns[7]~41_combout ;
wire \toInvertnum|reg0_valout_num[7]~7_combout ;
wire \AddSubnum|Bit3|sum~5 ;
wire \AddSubnum|Bit3|sum~7 ;
wire \AddSubnum|Bit3|sum~9 ;
wire \AddSubnum|Bit3|sum~10_combout ;
wire \Mux|currAns[7]~38_combout ;
wire \Mux|currAns[7]~39_combout ;
wire \Mux|currAns[7]~42_combout ;
wire \toInvert|reg1_valout~9_combout ;
wire \AddSubnum|Bit3|sum~8_combout ;
wire \Mux|currAns[6]~34_combout ;
wire \Mux|currAns[6]~35_combout ;
wire \Mux|currAns[6]~36_combout ;
wire \Mux|currAns[6]~37_combout ;
wire \toInvert|reg0_valout~8_combout ;
wire \Add1|Bit3|cout~0_combout ;
wire \Add1|Bit5|sum~0_combout ;
wire \AddSubnum|Bit3|sum~6_combout ;
wire \AddSub|Bit0|sum~12_combout ;
wire \Mux|currAns[5]~28_combout ;
wire \Mux|currAns[5]~29_combout ;
wire \Mux|currAns[5]~30_combout ;
wire \Mux|currAns[5]~31_combout ;
wire \Mux|currAns[5]~32_combout ;
wire \Disp|Equal0~0_combout ;
wire \Disp|left_disp[1]~1_combout ;
wire \Disp|left_disp[0]~2_combout ;
wire \Disp|left_disp[3]~0_combout ;
wire \Disp|left_disp[2]~3_combout ;
wire \Disp|a0~0_combout ;
wire \Disp|a1~0_combout ;
wire \Disp|a2~0_combout ;
wire \Disp|a3~0_combout ;
wire \Disp|a4~0_combout ;
wire \Disp|a5~0_combout ;
wire \Disp|a6~0_combout ;
wire \Disp|right_disp[1]~1_combout ;
wire \Disp|right_disp[0]~2_combout ;
wire \Disp|right_disp[2]~3_combout ;
wire \Disp|right_disp[3]~0_combout ;
wire \Disp|b0~0_combout ;
wire \Disp|b1~0_combout ;
wire \Disp|b2~0_combout ;
wire \Disp|b3~0_combout ;
wire \Disp|b4~0_combout ;
wire \Disp|b5~0_combout ;
wire \Disp|b6~0_combout ;
wire [7:0] \Decoder1|imm ;
wire [7:0] \And1|to_reg ;
wire [7:0] \reg1|Reg_out ;
wire [7:0] \toInvert|invertedV ;
wire [7:0] \Reg_XoR|to_reg ;
wire [7:0] \reg0|Reg_out ;
wire [7:0] \Mux|currAns ;
wire [3:0] \Decoder1|instrC ;
wire [7:0] \reg2T|Reg_out ;
wire [7:0] \toInvert|invert_out ;


// Location: LCCOMB_X43_Y24_N16
cycloneiv_lcell_comb \AddSub|Bit0|sum~2 (
// Equation(s):
// \AddSub|Bit0|sum~2_combout  = (\Decoder1|isSub~combout  & ((\toInvert|reg0_valout[0]~1_combout  & (\AddSub|Bit0|sum~1_cout  & VCC)) # (!\toInvert|reg0_valout[0]~1_combout  & (!\AddSub|Bit0|sum~1_cout )))) # (!\Decoder1|isSub~combout  & 
// ((\toInvert|reg0_valout[0]~1_combout  & (!\AddSub|Bit0|sum~1_cout )) # (!\toInvert|reg0_valout[0]~1_combout  & ((\AddSub|Bit0|sum~1_cout ) # (GND)))))
// \AddSub|Bit0|sum~3  = CARRY((\Decoder1|isSub~combout  & (!\toInvert|reg0_valout[0]~1_combout  & !\AddSub|Bit0|sum~1_cout )) # (!\Decoder1|isSub~combout  & ((!\AddSub|Bit0|sum~1_cout ) # (!\toInvert|reg0_valout[0]~1_combout ))))

	.dataa(\Decoder1|isSub~combout ),
	.datab(\toInvert|reg0_valout[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSub|Bit0|sum~1_cout ),
	.combout(\AddSub|Bit0|sum~2_combout ),
	.cout(\AddSub|Bit0|sum~3 ));
// synopsys translate_off
defparam \AddSub|Bit0|sum~2 .lut_mask = 16'h9617;
defparam \AddSub|Bit0|sum~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
cycloneiv_lcell_comb \AddSub|Bit0|sum~14 (
// Equation(s):
// \AddSub|Bit0|sum~14_combout  = (\toInvert|reg0_valout[6]~10_combout  & ((\toInvert|reg1_valout[6]~10_combout  & (\AddSub|Bit0|sum~13  & VCC)) # (!\toInvert|reg1_valout[6]~10_combout  & (!\AddSub|Bit0|sum~13 )))) # (!\toInvert|reg0_valout[6]~10_combout  & 
// ((\toInvert|reg1_valout[6]~10_combout  & (!\AddSub|Bit0|sum~13 )) # (!\toInvert|reg1_valout[6]~10_combout  & ((\AddSub|Bit0|sum~13 ) # (GND)))))
// \AddSub|Bit0|sum~15  = CARRY((\toInvert|reg0_valout[6]~10_combout  & (!\toInvert|reg1_valout[6]~10_combout  & !\AddSub|Bit0|sum~13 )) # (!\toInvert|reg0_valout[6]~10_combout  & ((!\AddSub|Bit0|sum~13 ) # (!\toInvert|reg1_valout[6]~10_combout ))))

	.dataa(\toInvert|reg0_valout[6]~10_combout ),
	.datab(\toInvert|reg1_valout[6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSub|Bit0|sum~13 ),
	.combout(\AddSub|Bit0|sum~14_combout ),
	.cout(\AddSub|Bit0|sum~15 ));
// synopsys translate_off
defparam \AddSub|Bit0|sum~14 .lut_mask = 16'h9617;
defparam \AddSub|Bit0|sum~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N6
cycloneiv_lcell_comb \regEN|reg1 (
// Equation(s):
// \regEN|reg1~combout  = (\Logic_upd~input_o  & !\Decoder1|Equal1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Logic_upd~input_o ),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\regEN|reg1~combout ),
	.cout());
// synopsys translate_off
defparam \regEN|reg1 .lut_mask = 16'h00F0;
defparam \regEN|reg1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N10
cycloneiv_lcell_comb \Decoder1|instrC[3]~2 (
// Equation(s):
// \Decoder1|instrC[3]~2_combout  = (!\Logic_in[6]~input_o  & (!\Logic_in[7]~input_o  & (!\Logic_in[1]~input_o  & !\Logic_in[2]~input_o )))

	.dataa(\Logic_in[6]~input_o ),
	.datab(\Logic_in[7]~input_o ),
	.datac(\Logic_in[1]~input_o ),
	.datad(\Logic_in[2]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|instrC[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[3]~2 .lut_mask = 16'h0001;
defparam \Decoder1|instrC[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneiv_lcell_comb \Decoder1|comb~5 (
// Equation(s):
// \Decoder1|comb~5_combout  = (\Decoder1|instrC[1]~14_combout  & (((\Decoder1|instrC[3]~10_combout ) # (!\Decoder1|instrC[3]~8_combout )) # (!\Decoder1|instrC[3]~11_combout )))

	.dataa(\Decoder1|instrC[3]~11_combout ),
	.datab(\Decoder1|instrC[3]~10_combout ),
	.datac(\Decoder1|instrC[3]~8_combout ),
	.datad(\Decoder1|instrC[1]~14_combout ),
	.cin(gnd),
	.combout(\Decoder1|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|comb~5 .lut_mask = 16'hDF00;
defparam \Decoder1|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N6
cycloneiv_lcell_comb \Reg_XoR|dest[0]~0 (
// Equation(s):
// \Reg_XoR|dest[0]~0_combout  = (\Decoder1|Equal1~2_combout  & (\reg0|Reg_out [0])) # (!\Decoder1|Equal1~2_combout  & ((\reg1|Reg_out [0])))

	.dataa(\reg0|Reg_out [0]),
	.datab(gnd),
	.datac(\reg1|Reg_out [0]),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Reg_XoR|dest[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reg_XoR|dest[0]~0 .lut_mask = 16'hAAF0;
defparam \Reg_XoR|dest[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N28
cycloneiv_lcell_comb \Mux|currAns[0]~0 (
// Equation(s):
// \Mux|currAns[0]~0_combout  = (\Decoder1|instrC [1] & (((\toInvert|reg0_valout~0_combout  & \Reg_XoR|dest[0]~0_combout )))) # (!\Decoder1|instrC [1] & (\Decoder1|imm [0]))

	.dataa(\Decoder1|instrC [1]),
	.datab(\Decoder1|imm [0]),
	.datac(\toInvert|reg0_valout~0_combout ),
	.datad(\Reg_XoR|dest[0]~0_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[0]~0 .lut_mask = 16'hE444;
defparam \Mux|currAns[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N20
cycloneiv_lcell_comb \toInvertnum|reg0_valout_num[0]~0 (
// Equation(s):
// \toInvertnum|reg0_valout_num[0]~0_combout  = (\Decoder1|isSub~combout  & (\reg1|Reg_out [0])) # (!\Decoder1|isSub~combout  & ((\reg0|Reg_out [0])))

	.dataa(\reg1|Reg_out [0]),
	.datab(gnd),
	.datac(\Decoder1|isSub~combout ),
	.datad(\reg0|Reg_out [0]),
	.cin(gnd),
	.combout(\toInvertnum|reg0_valout_num[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \toInvertnum|reg0_valout_num[0]~0 .lut_mask = 16'hAFA0;
defparam \toInvertnum|reg0_valout_num[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneiv_lcell_comb \AddSubnum|Bit0|sum~0 (
// Equation(s):
// \AddSubnum|Bit0|sum~0_combout  = \toInvertnum|reg0_valout_num[0]~0_combout  $ (\Decoder1|isSub~combout  $ (\Decoder1|Rs1~combout  $ (\Logic_in[6]~input_o )))

	.dataa(\toInvertnum|reg0_valout_num[0]~0_combout ),
	.datab(\Decoder1|isSub~combout ),
	.datac(\Decoder1|Rs1~combout ),
	.datad(\Logic_in[6]~input_o ),
	.cin(gnd),
	.combout(\AddSubnum|Bit0|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubnum|Bit0|sum~0 .lut_mask = 16'h6996;
defparam \AddSubnum|Bit0|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N14
cycloneiv_lcell_comb \Mux|currAns[0]~1 (
// Equation(s):
// \Mux|currAns[0]~1_combout  = (\Decoder1|instrC [2] & (\AddSubnum|Bit0|sum~0_combout  & (!\Decoder1|instrC [1]))) # (!\Decoder1|instrC [2] & (((\Mux|currAns[0]~0_combout ))))

	.dataa(\AddSubnum|Bit0|sum~0_combout ),
	.datab(\Decoder1|instrC [2]),
	.datac(\Decoder1|instrC [1]),
	.datad(\Mux|currAns[0]~0_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[0]~1 .lut_mask = 16'h3B08;
defparam \Mux|currAns[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N16
cycloneiv_lcell_comb \Reg_XoR|to_reg[0] (
// Equation(s):
// \Reg_XoR|to_reg [0] = (\Decoder1|Rs2~combout  & (\Decoder1|Equal1~2_combout  & (\reg0|Reg_out [0] $ (\reg1|Reg_out [0])))) # (!\Decoder1|Rs2~combout  & (!\Decoder1|Equal1~2_combout  & (\reg0|Reg_out [0] $ (\reg1|Reg_out [0]))))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\reg0|Reg_out [0]),
	.datac(\reg1|Reg_out [0]),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Reg_XoR|to_reg [0]),
	.cout());
// synopsys translate_off
defparam \Reg_XoR|to_reg[0] .lut_mask = 16'h2814;
defparam \Reg_XoR|to_reg[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N26
cycloneiv_lcell_comb \Mux|currAns[0]~2 (
// Equation(s):
// \Mux|currAns[0]~2_combout  = (\Decoder1|instrC [2] & (((\Decoder1|instrC [1]) # (\Reg_XoR|to_reg [0])))) # (!\Decoder1|instrC [2] & (\AddSub|Bit0|sum~2_combout  & (!\Decoder1|instrC [1])))

	.dataa(\AddSub|Bit0|sum~2_combout ),
	.datab(\Decoder1|instrC [2]),
	.datac(\Decoder1|instrC [1]),
	.datad(\Reg_XoR|to_reg [0]),
	.cin(gnd),
	.combout(\Mux|currAns[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[0]~2 .lut_mask = 16'hCEC2;
defparam \Mux|currAns[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N12
cycloneiv_lcell_comb \Mux|currAns[0]~3 (
// Equation(s):
// \Mux|currAns[0]~3_combout  = (\toInvert|reg1_valout~1_combout  & (!\Decoder1|instrC [0] & (\Decoder1|instrC [1] & \Decoder1|instrC [2])))

	.dataa(\toInvert|reg1_valout~1_combout ),
	.datab(\Decoder1|instrC [0]),
	.datac(\Decoder1|instrC [1]),
	.datad(\Decoder1|instrC [2]),
	.cin(gnd),
	.combout(\Mux|currAns[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[0]~3 .lut_mask = 16'h2000;
defparam \Mux|currAns[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N30
cycloneiv_lcell_comb \Mux|currAns[0]~4 (
// Equation(s):
// \Mux|currAns[0]~4_combout  = (\Decoder1|instrC [1] & ((\Mux|currAns[0]~2_combout  & ((\Mux|currAns[0]~3_combout ))) # (!\Mux|currAns[0]~2_combout  & (!\toInvert|invert_out [0])))) # (!\Decoder1|instrC [1] & (((\Mux|currAns[0]~2_combout ))))

	.dataa(\Decoder1|instrC [1]),
	.datab(\toInvert|invert_out [0]),
	.datac(\Mux|currAns[0]~2_combout ),
	.datad(\Mux|currAns[0]~3_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[0]~4 .lut_mask = 16'hF252;
defparam \Mux|currAns[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N8
cycloneiv_lcell_comb \Mux|currAns[0]~5 (
// Equation(s):
// \Mux|currAns[0]~5_combout  = (\Decoder1|instrC [0] & ((\Mux|currAns[0]~1_combout ))) # (!\Decoder1|instrC [0] & (\Mux|currAns[0]~4_combout ))

	.dataa(gnd),
	.datab(\Decoder1|instrC [0]),
	.datac(\Mux|currAns[0]~4_combout ),
	.datad(\Mux|currAns[0]~1_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[0]~5 .lut_mask = 16'hFC30;
defparam \Mux|currAns[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneiv_lcell_comb \toInvert|reg1_valout[1]~2 (
// Equation(s):
// \toInvert|reg1_valout[1]~2_combout  = (\Decoder1|Rs2~combout  & ((\Decoder1|isSub~combout  & ((\toInvert|invertedV [1]))) # (!\Decoder1|isSub~combout  & (\reg1|Reg_out [1])))) # (!\Decoder1|Rs2~combout  & (\reg1|Reg_out [1]))

	.dataa(\reg1|Reg_out [1]),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\Decoder1|isSub~combout ),
	.datad(\toInvert|invertedV [1]),
	.cin(gnd),
	.combout(\toInvert|reg1_valout[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg1_valout[1]~2 .lut_mask = 16'hEA2A;
defparam \toInvert|reg1_valout[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N24
cycloneiv_lcell_comb \AddSubnum|Bit0|cout~0 (
// Equation(s):
// \AddSubnum|Bit0|cout~0_combout  = \Decoder1|Rs1~combout  $ (\Logic_in[6]~input_o )

	.dataa(\Decoder1|Rs1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Logic_in[6]~input_o ),
	.cin(gnd),
	.combout(\AddSubnum|Bit0|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubnum|Bit0|cout~0 .lut_mask = 16'h55AA;
defparam \AddSubnum|Bit0|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cycloneiv_lcell_comb \AddSubnum|Bit1|sum~0 (
// Equation(s):
// \AddSubnum|Bit1|sum~0_combout  = \Decoder1|Rs1~combout  $ (\AddSubnum|Bit0|cout~1_combout  $ (\toInvertnum|reg0_valout_num[1]~1_combout  $ (\Logic_in[7]~input_o )))

	.dataa(\Decoder1|Rs1~combout ),
	.datab(\AddSubnum|Bit0|cout~1_combout ),
	.datac(\toInvertnum|reg0_valout_num[1]~1_combout ),
	.datad(\Logic_in[7]~input_o ),
	.cin(gnd),
	.combout(\AddSubnum|Bit1|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubnum|Bit1|sum~0 .lut_mask = 16'h6996;
defparam \AddSubnum|Bit1|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneiv_lcell_comb \Add1|Bit2|sum~0 (
// Equation(s):
// \Add1|Bit2|sum~0_combout  = \toInvert|invert_out [2] $ (((\toInvert|invert_out [0] & \toInvert|invert_out [1])))

	.dataa(\toInvert|invert_out [0]),
	.datab(\toInvert|invert_out [1]),
	.datac(gnd),
	.datad(\toInvert|invert_out [2]),
	.cin(gnd),
	.combout(\Add1|Bit2|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1|Bit2|sum~0 .lut_mask = 16'h7788;
defparam \Add1|Bit2|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneiv_lcell_comb \toInvert|reg0_valout[2]~4 (
// Equation(s):
// \toInvert|reg0_valout[2]~4_combout  = (\Decoder1|Rs2~combout  & (((\reg0|Reg_out [2])))) # (!\Decoder1|Rs2~combout  & ((\Decoder1|isSub~combout  & ((\toInvert|invertedV [2]))) # (!\Decoder1|isSub~combout  & (\reg0|Reg_out [2]))))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\Decoder1|isSub~combout ),
	.datac(\reg0|Reg_out [2]),
	.datad(\toInvert|invertedV [2]),
	.cin(gnd),
	.combout(\toInvert|reg0_valout[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg0_valout[2]~4 .lut_mask = 16'hF4B0;
defparam \toInvert|reg0_valout[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneiv_lcell_comb \toInvert|reg0_valout[3]~6 (
// Equation(s):
// \toInvert|reg0_valout[3]~6_combout  = (\Decoder1|Rs2~combout  & (\reg0|Reg_out [3])) # (!\Decoder1|Rs2~combout  & ((\Decoder1|isSub~combout  & ((\toInvert|invertedV [3]))) # (!\Decoder1|isSub~combout  & (\reg0|Reg_out [3]))))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\reg0|Reg_out [3]),
	.datac(\Decoder1|isSub~combout ),
	.datad(\toInvert|invertedV [3]),
	.cin(gnd),
	.combout(\toInvert|reg0_valout[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg0_valout[3]~6 .lut_mask = 16'hDC8C;
defparam \toInvert|reg0_valout[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
cycloneiv_lcell_comb \toInvertnum|reg0_valout_num[3]~3 (
// Equation(s):
// \toInvertnum|reg0_valout_num[3]~3_combout  = (\Decoder1|isSub~combout  & ((\reg1|Reg_out [3]))) # (!\Decoder1|isSub~combout  & (\reg0|Reg_out [3]))

	.dataa(\Decoder1|isSub~combout ),
	.datab(gnd),
	.datac(\reg0|Reg_out [3]),
	.datad(\reg1|Reg_out [3]),
	.cin(gnd),
	.combout(\toInvertnum|reg0_valout_num[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \toInvertnum|reg0_valout_num[3]~3 .lut_mask = 16'hFA50;
defparam \toInvertnum|reg0_valout_num[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
cycloneiv_lcell_comb \Add1|Bit4|sum~0 (
// Equation(s):
// \Add1|Bit4|sum~0_combout  = \toInvert|invert_out [4] $ (\Add1|Bit3|cout~0_combout )

	.dataa(gnd),
	.datab(\toInvert|invert_out [4]),
	.datac(gnd),
	.datad(\Add1|Bit3|cout~0_combout ),
	.cin(gnd),
	.combout(\Add1|Bit4|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1|Bit4|sum~0 .lut_mask = 16'h33CC;
defparam \Add1|Bit4|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N20
cycloneiv_lcell_comb \toInvert|reg1_valout[4]~7 (
// Equation(s):
// \toInvert|reg1_valout[4]~7_combout  = (\Decoder1|Rs2~combout  & ((\Decoder1|isSub~combout  & ((\toInvert|invertedV [4]))) # (!\Decoder1|isSub~combout  & (\reg1|Reg_out [4])))) # (!\Decoder1|Rs2~combout  & (\reg1|Reg_out [4]))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\reg1|Reg_out [4]),
	.datac(\toInvert|invertedV [4]),
	.datad(\Decoder1|isSub~combout ),
	.cin(gnd),
	.combout(\toInvert|reg1_valout[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg1_valout[4]~7 .lut_mask = 16'hE4CC;
defparam \toInvert|reg1_valout[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
cycloneiv_lcell_comb \toInvert|reg0_valout[5]~9 (
// Equation(s):
// \toInvert|reg0_valout[5]~9_combout  = (\Decoder1|Rs2~combout  & (((\reg0|Reg_out [5])))) # (!\Decoder1|Rs2~combout  & ((\Decoder1|isSub~combout  & (\toInvert|invertedV [5])) # (!\Decoder1|isSub~combout  & ((\reg0|Reg_out [5])))))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\Decoder1|isSub~combout ),
	.datac(\toInvert|invertedV [5]),
	.datad(\reg0|Reg_out [5]),
	.cin(gnd),
	.combout(\toInvert|reg0_valout[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg0_valout[5]~9 .lut_mask = 16'hFB40;
defparam \toInvert|reg0_valout[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
cycloneiv_lcell_comb \toInvertnum|reg0_valout_num[5]~5 (
// Equation(s):
// \toInvertnum|reg0_valout_num[5]~5_combout  = (\Decoder1|isSub~combout  & ((\reg1|Reg_out [5]))) # (!\Decoder1|isSub~combout  & (\reg0|Reg_out [5]))

	.dataa(gnd),
	.datab(\Decoder1|isSub~combout ),
	.datac(\reg0|Reg_out [5]),
	.datad(\reg1|Reg_out [5]),
	.cin(gnd),
	.combout(\toInvertnum|reg0_valout_num[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \toInvertnum|reg0_valout_num[5]~5 .lut_mask = 16'hFC30;
defparam \toInvertnum|reg0_valout_num[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneiv_lcell_comb \Add1|Bit6|sum~0 (
// Equation(s):
// \Add1|Bit6|sum~0_combout  = \toInvert|invert_out [6] $ (((\Add1|Bit3|cout~0_combout  & (\toInvert|invert_out [5] & \toInvert|invert_out [4]))))

	.dataa(\Add1|Bit3|cout~0_combout ),
	.datab(\toInvert|invert_out [6]),
	.datac(\toInvert|invert_out [5]),
	.datad(\toInvert|invert_out [4]),
	.cin(gnd),
	.combout(\Add1|Bit6|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1|Bit6|sum~0 .lut_mask = 16'h6CCC;
defparam \Add1|Bit6|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N18
cycloneiv_lcell_comb \toInvert|reg0_valout[6]~10 (
// Equation(s):
// \toInvert|reg0_valout[6]~10_combout  = (\Decoder1|Rs2~combout  & (((\reg0|Reg_out [6])))) # (!\Decoder1|Rs2~combout  & ((\Decoder1|isSub~combout  & (\toInvert|invertedV [6])) # (!\Decoder1|isSub~combout  & ((\reg0|Reg_out [6])))))

	.dataa(\toInvert|invertedV [6]),
	.datab(\reg0|Reg_out [6]),
	.datac(\Decoder1|Rs2~combout ),
	.datad(\Decoder1|isSub~combout ),
	.cin(gnd),
	.combout(\toInvert|reg0_valout[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg0_valout[6]~10 .lut_mask = 16'hCACC;
defparam \toInvert|reg0_valout[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
cycloneiv_lcell_comb \Mux|currAns[6]~33 (
// Equation(s):
// \Mux|currAns[6]~33_combout  = (\Decoder1|instrC [2] & (\Decoder1|instrC [0])) # (!\Decoder1|instrC [2] & ((\Decoder1|instrC [0] & (\Decoder1|imm [6])) # (!\Decoder1|instrC [0] & ((\AddSub|Bit0|sum~14_combout )))))

	.dataa(\Decoder1|instrC [2]),
	.datab(\Decoder1|instrC [0]),
	.datac(\Decoder1|imm [6]),
	.datad(\AddSub|Bit0|sum~14_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[6]~33 .lut_mask = 16'hD9C8;
defparam \Mux|currAns[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N14
cycloneiv_lcell_comb \toInvertnum|reg0_valout_num[6]~6 (
// Equation(s):
// \toInvertnum|reg0_valout_num[6]~6_combout  = (\Decoder1|isSub~combout  & (\reg1|Reg_out [6])) # (!\Decoder1|isSub~combout  & ((\reg0|Reg_out [6])))

	.dataa(\Decoder1|isSub~combout ),
	.datab(\reg1|Reg_out [6]),
	.datac(gnd),
	.datad(\reg0|Reg_out [6]),
	.cin(gnd),
	.combout(\toInvertnum|reg0_valout_num[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \toInvertnum|reg0_valout_num[6]~6 .lut_mask = 16'hDD88;
defparam \toInvertnum|reg0_valout_num[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N18
cycloneiv_lcell_comb \Mux|currAns[0] (
// Equation(s):
// \Mux|currAns [0] = (GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & (\Mux|currAns [0])) # (!GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & ((\Mux|currAns[0]~5_combout )))

	.dataa(gnd),
	.datab(\Mux|currAns [0]),
	.datac(\Decoder1|instrC[3]~clkctrl_outclk ),
	.datad(\Mux|currAns[0]~5_combout ),
	.cin(gnd),
	.combout(\Mux|currAns [0]),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[0] .lut_mask = 16'hCFC0;
defparam \Mux|currAns[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
cycloneiv_lcell_comb \Decoder1|imm[0] (
// Equation(s):
// \Decoder1|imm [0] = (GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & (\Logic_in[0]~input_o )) # (!GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & ((\Decoder1|imm [0])))

	.dataa(gnd),
	.datab(\Logic_in[0]~input_o ),
	.datac(\Decoder1|imm [0]),
	.datad(\Decoder1|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Decoder1|imm [0]),
	.cout());
// synopsys translate_off
defparam \Decoder1|imm[0] .lut_mask = 16'hCCF0;
defparam \Decoder1|imm[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N26
cycloneiv_lcell_comb \Decoder1|imm[6] (
// Equation(s):
// \Decoder1|imm [6] = (GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & (\Logic_in[6]~input_o )) # (!GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & ((\Decoder1|imm [6])))

	.dataa(\Logic_in[6]~input_o ),
	.datab(gnd),
	.datac(\Decoder1|imm [6]),
	.datad(\Decoder1|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Decoder1|imm [6]),
	.cout());
// synopsys translate_off
defparam \Decoder1|imm[6] .lut_mask = 16'hAAF0;
defparam \Decoder1|imm[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \Logic_exe~input (
	.i(Logic_exe),
	.ibar(gnd),
	.o(\Logic_exe~input_o ));
// synopsys translate_off
defparam \Logic_exe~input .bus_hold = "false";
defparam \Logic_exe~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y41_N8
cycloneiv_io_ibuf \Logic_in[4]~input (
	.i(Logic_in[4]),
	.ibar(gnd),
	.o(\Logic_in[4]~input_o ));
// synopsys translate_off
defparam \Logic_in[4]~input .bus_hold = "false";
defparam \Logic_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \Logic_exe~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Logic_exe~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Logic_exe~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Logic_exe~inputclkctrl .clock_type = "global clock";
defparam \Logic_exe~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiv_clkctrl \regEN|reg1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\regEN|reg1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\regEN|reg1~clkctrl_outclk ));
// synopsys translate_off
defparam \regEN|reg1~clkctrl .clock_type = "global clock";
defparam \regEN|reg1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N9
cycloneiv_io_obuf \reg0_valueout[0]~output (
	.i(\reg0|Reg_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_valueout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_valueout[0]~output .bus_hold = "false";
defparam \reg0_valueout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N2
cycloneiv_io_obuf \reg0_valueout[1]~output (
	.i(\reg0|Reg_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_valueout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_valueout[1]~output .bus_hold = "false";
defparam \reg0_valueout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N2
cycloneiv_io_obuf \reg0_valueout[2]~output (
	.i(\reg0|Reg_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_valueout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_valueout[2]~output .bus_hold = "false";
defparam \reg0_valueout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N23
cycloneiv_io_obuf \reg0_valueout[3]~output (
	.i(\reg0|Reg_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_valueout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_valueout[3]~output .bus_hold = "false";
defparam \reg0_valueout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N2
cycloneiv_io_obuf \reg0_valueout[4]~output (
	.i(\reg0|Reg_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_valueout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_valueout[4]~output .bus_hold = "false";
defparam \reg0_valueout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N9
cycloneiv_io_obuf \reg0_valueout[5]~output (
	.i(\reg0|Reg_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_valueout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_valueout[5]~output .bus_hold = "false";
defparam \reg0_valueout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \reg0_valueout[6]~output (
	.i(\reg0|Reg_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_valueout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_valueout[6]~output .bus_hold = "false";
defparam \reg0_valueout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N16
cycloneiv_io_obuf \reg0_valueout[7]~output (
	.i(\reg0|Reg_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_valueout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_valueout[7]~output .bus_hold = "false";
defparam \reg0_valueout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N9
cycloneiv_io_obuf \reg1_valueout[0]~output (
	.i(\reg1|Reg_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_valueout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_valueout[0]~output .bus_hold = "false";
defparam \reg1_valueout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N23
cycloneiv_io_obuf \reg1_valueout[1]~output (
	.i(\reg1|Reg_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_valueout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_valueout[1]~output .bus_hold = "false";
defparam \reg1_valueout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \reg1_valueout[2]~output (
	.i(\reg1|Reg_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_valueout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_valueout[2]~output .bus_hold = "false";
defparam \reg1_valueout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N9
cycloneiv_io_obuf \reg1_valueout[3]~output (
	.i(\reg1|Reg_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_valueout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_valueout[3]~output .bus_hold = "false";
defparam \reg1_valueout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N2
cycloneiv_io_obuf \reg1_valueout[4]~output (
	.i(\reg1|Reg_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_valueout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_valueout[4]~output .bus_hold = "false";
defparam \reg1_valueout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \reg1_valueout[5]~output (
	.i(\reg1|Reg_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_valueout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_valueout[5]~output .bus_hold = "false";
defparam \reg1_valueout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N9
cycloneiv_io_obuf \reg1_valueout[6]~output (
	.i(\reg1|Reg_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_valueout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_valueout[6]~output .bus_hold = "false";
defparam \reg1_valueout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N9
cycloneiv_io_obuf \reg1_valueout[7]~output (
	.i(\reg1|Reg_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_valueout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_valueout[7]~output .bus_hold = "false";
defparam \reg1_valueout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N16
cycloneiv_io_obuf \regT_valueout[0]~output (
	.i(\reg2T|Reg_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regT_valueout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \regT_valueout[0]~output .bus_hold = "false";
defparam \regT_valueout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N2
cycloneiv_io_obuf \regT_valueout[1]~output (
	.i(\reg2T|Reg_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regT_valueout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \regT_valueout[1]~output .bus_hold = "false";
defparam \regT_valueout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneiv_io_obuf \regT_valueout[2]~output (
	.i(\reg2T|Reg_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regT_valueout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \regT_valueout[2]~output .bus_hold = "false";
defparam \regT_valueout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N9
cycloneiv_io_obuf \regT_valueout[3]~output (
	.i(\reg2T|Reg_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regT_valueout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \regT_valueout[3]~output .bus_hold = "false";
defparam \regT_valueout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N9
cycloneiv_io_obuf \regT_valueout[4]~output (
	.i(\reg2T|Reg_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regT_valueout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \regT_valueout[4]~output .bus_hold = "false";
defparam \regT_valueout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N2
cycloneiv_io_obuf \regT_valueout[5]~output (
	.i(\reg2T|Reg_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regT_valueout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \regT_valueout[5]~output .bus_hold = "false";
defparam \regT_valueout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N23
cycloneiv_io_obuf \regT_valueout[6]~output (
	.i(\reg2T|Reg_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regT_valueout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \regT_valueout[6]~output .bus_hold = "false";
defparam \regT_valueout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y10_N9
cycloneiv_io_obuf \regT_valueout[7]~output (
	.i(\reg2T|Reg_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regT_valueout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \regT_valueout[7]~output .bus_hold = "false";
defparam \regT_valueout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N2
cycloneiv_io_obuf \a0~output (
	.i(\Disp|a0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a0~output_o ),
	.obar());
// synopsys translate_off
defparam \a0~output .bus_hold = "false";
defparam \a0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneiv_io_obuf \a1~output (
	.i(\Disp|a1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a1~output_o ),
	.obar());
// synopsys translate_off
defparam \a1~output .bus_hold = "false";
defparam \a1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N9
cycloneiv_io_obuf \a2~output (
	.i(!\Disp|a2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a2~output_o ),
	.obar());
// synopsys translate_off
defparam \a2~output .bus_hold = "false";
defparam \a2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N23
cycloneiv_io_obuf \a3~output (
	.i(\Disp|a3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a3~output_o ),
	.obar());
// synopsys translate_off
defparam \a3~output .bus_hold = "false";
defparam \a3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \a4~output (
	.i(\Disp|a4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a4~output_o ),
	.obar());
// synopsys translate_off
defparam \a4~output .bus_hold = "false";
defparam \a4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneiv_io_obuf \a5~output (
	.i(\Disp|a5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a5~output_o ),
	.obar());
// synopsys translate_off
defparam \a5~output .bus_hold = "false";
defparam \a5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N2
cycloneiv_io_obuf \a6~output (
	.i(!\Disp|a6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\a6~output_o ),
	.obar());
// synopsys translate_off
defparam \a6~output .bus_hold = "false";
defparam \a6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneiv_io_obuf \b0~output (
	.i(\Disp|b0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b0~output_o ),
	.obar());
// synopsys translate_off
defparam \b0~output .bus_hold = "false";
defparam \b0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N9
cycloneiv_io_obuf \b1~output (
	.i(\Disp|b1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b1~output_o ),
	.obar());
// synopsys translate_off
defparam \b1~output .bus_hold = "false";
defparam \b1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N2
cycloneiv_io_obuf \b2~output (
	.i(!\Disp|b2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b2~output_o ),
	.obar());
// synopsys translate_off
defparam \b2~output .bus_hold = "false";
defparam \b2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N2
cycloneiv_io_obuf \b3~output (
	.i(\Disp|b3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b3~output_o ),
	.obar());
// synopsys translate_off
defparam \b3~output .bus_hold = "false";
defparam \b3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N2
cycloneiv_io_obuf \b4~output (
	.i(\Disp|b4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b4~output_o ),
	.obar());
// synopsys translate_off
defparam \b4~output .bus_hold = "false";
defparam \b4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N2
cycloneiv_io_obuf \b5~output (
	.i(\Disp|b5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b5~output_o ),
	.obar());
// synopsys translate_off
defparam \b5~output .bus_hold = "false";
defparam \b5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneiv_io_obuf \b6~output (
	.i(!\Disp|b6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\b6~output_o ),
	.obar());
// synopsys translate_off
defparam \b6~output .bus_hold = "false";
defparam \b6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X52_Y10_N1
cycloneiv_io_ibuf \Logic_upd~input (
	.i(Logic_upd),
	.ibar(gnd),
	.o(\Logic_upd~input_o ));
// synopsys translate_off
defparam \Logic_upd~input .bus_hold = "false";
defparam \Logic_upd~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y12_N8
cycloneiv_io_ibuf \Logic_in[0]~input (
	.i(Logic_in[0]),
	.ibar(gnd),
	.o(\Logic_in[0]~input_o ));
// synopsys translate_off
defparam \Logic_in[0]~input .bus_hold = "false";
defparam \Logic_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y11_N8
cycloneiv_io_ibuf \Logic_in[1]~input (
	.i(Logic_in[1]),
	.ibar(gnd),
	.o(\Logic_in[1]~input_o ));
// synopsys translate_off
defparam \Logic_in[1]~input .bus_hold = "false";
defparam \Logic_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y31_N1
cycloneiv_io_ibuf \Logic_in[2]~input (
	.i(Logic_in[2]),
	.ibar(gnd),
	.o(\Logic_in[2]~input_o ));
// synopsys translate_off
defparam \Logic_in[2]~input .bus_hold = "false";
defparam \Logic_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N20
cycloneiv_lcell_comb \Decoder1|Equal1~1 (
// Equation(s):
// \Decoder1|Equal1~1_combout  = (!\Logic_in[0]~input_o  & (!\Logic_in[1]~input_o  & !\Logic_in[2]~input_o ))

	.dataa(gnd),
	.datab(\Logic_in[0]~input_o ),
	.datac(\Logic_in[1]~input_o ),
	.datad(\Logic_in[2]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal1~1 .lut_mask = 16'h0003;
defparam \Decoder1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y32_N8
cycloneiv_io_ibuf \Logic_in[14]~input (
	.i(Logic_in[14]),
	.ibar(gnd),
	.o(\Logic_in[14]~input_o ));
// synopsys translate_off
defparam \Logic_in[14]~input .bus_hold = "false";
defparam \Logic_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y30_N8
cycloneiv_io_ibuf \Logic_in[12]~input (
	.i(Logic_in[12]),
	.ibar(gnd),
	.o(\Logic_in[12]~input_o ));
// synopsys translate_off
defparam \Logic_in[12]~input .bus_hold = "false";
defparam \Logic_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N1
cycloneiv_io_ibuf \Logic_in[11]~input (
	.i(Logic_in[11]),
	.ibar(gnd),
	.o(\Logic_in[11]~input_o ));
// synopsys translate_off
defparam \Logic_in[11]~input .bus_hold = "false";
defparam \Logic_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
cycloneiv_lcell_comb \Decoder1|Equal0~0 (
// Equation(s):
// \Decoder1|Equal0~0_combout  = (!\Logic_in[15]~input_o  & (!\Logic_in[14]~input_o  & (!\Logic_in[12]~input_o  & !\Logic_in[11]~input_o )))

	.dataa(\Logic_in[15]~input_o ),
	.datab(\Logic_in[14]~input_o ),
	.datac(\Logic_in[12]~input_o ),
	.datad(\Logic_in[11]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal0~0 .lut_mask = 16'h0001;
defparam \Decoder1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y30_N1
cycloneiv_io_ibuf \Logic_in[9]~input (
	.i(Logic_in[9]),
	.ibar(gnd),
	.o(\Logic_in[9]~input_o ));
// synopsys translate_off
defparam \Logic_in[9]~input .bus_hold = "false";
defparam \Logic_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y28_N8
cycloneiv_io_ibuf \Logic_in[8]~input (
	.i(Logic_in[8]),
	.ibar(gnd),
	.o(\Logic_in[8]~input_o ));
// synopsys translate_off
defparam \Logic_in[8]~input .bus_hold = "false";
defparam \Logic_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N8
cycloneiv_io_ibuf \Logic_in[10]~input (
	.i(Logic_in[10]),
	.ibar(gnd),
	.o(\Logic_in[10]~input_o ));
// synopsys translate_off
defparam \Logic_in[10]~input .bus_hold = "false";
defparam \Logic_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N24
cycloneiv_lcell_comb \Decoder1|Equal1~0 (
// Equation(s):
// \Decoder1|Equal1~0_combout  = (!\Logic_in[9]~input_o  & (!\Logic_in[8]~input_o  & !\Logic_in[10]~input_o ))

	.dataa(gnd),
	.datab(\Logic_in[9]~input_o ),
	.datac(\Logic_in[8]~input_o ),
	.datad(\Logic_in[10]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal1~0 .lut_mask = 16'h0003;
defparam \Decoder1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N0
cycloneiv_lcell_comb \Decoder1|Equal1~2 (
// Equation(s):
// \Decoder1|Equal1~2_combout  = (\Logic_in[13]~input_o  & ((\Decoder1|Equal0~0_combout  & ((\Decoder1|Equal1~0_combout ))) # (!\Decoder1|Equal0~0_combout  & (\Decoder1|Equal1~1_combout )))) # (!\Logic_in[13]~input_o  & (\Decoder1|Equal1~1_combout ))

	.dataa(\Logic_in[13]~input_o ),
	.datab(\Decoder1|Equal1~1_combout ),
	.datac(\Decoder1|Equal0~0_combout ),
	.datad(\Decoder1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Decoder1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal1~2 .lut_mask = 16'hEC4C;
defparam \Decoder1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N4
cycloneiv_lcell_comb \regEN|reg0 (
// Equation(s):
// \regEN|reg0~combout  = (\Logic_upd~input_o  & \Decoder1|Equal1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Logic_upd~input_o ),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\regEN|reg0~combout ),
	.cout());
// synopsys translate_off
defparam \regEN|reg0 .lut_mask = 16'hF000;
defparam \regEN|reg0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneiv_clkctrl \regEN|reg0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\regEN|reg0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\regEN|reg0~clkctrl_outclk ));
// synopsys translate_off
defparam \regEN|reg0~clkctrl .clock_type = "global clock";
defparam \regEN|reg0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N20
cycloneiv_lcell_comb \reg2T|Reg_out[0]~feeder (
// Equation(s):
// \reg2T|Reg_out[0]~feeder_combout  = \Mux|currAns [0]

	.dataa(\Mux|currAns [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2T|Reg_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2T|Reg_out[0]~feeder .lut_mask = 16'hAAAA;
defparam \reg2T|Reg_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y26_N21
dffeas \reg2T|Reg_out[0] (
	.clk(\Logic_exe~inputclkctrl_outclk ),
	.d(\reg2T|Reg_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2T|Reg_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2T|Reg_out[0] .is_wysiwyg = "true";
defparam \reg2T|Reg_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneiv_lcell_comb \reg0|Reg_out[0]~feeder (
// Equation(s):
// \reg0|Reg_out[0]~feeder_combout  = \reg2T|Reg_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg2T|Reg_out [0]),
	.cin(gnd),
	.combout(\reg0|Reg_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Reg_out[0]~feeder .lut_mask = 16'hFF00;
defparam \reg0|Reg_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N29
dffeas \reg0|Reg_out[0] (
	.clk(\regEN|reg0~clkctrl_outclk ),
	.d(\reg0|Reg_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Reg_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Reg_out[0] .is_wysiwyg = "true";
defparam \reg0|Reg_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N1
cycloneiv_io_ibuf \Logic_in[13]~input (
	.i(Logic_in[13]),
	.ibar(gnd),
	.o(\Logic_in[13]~input_o ));
// synopsys translate_off
defparam \Logic_in[13]~input .bus_hold = "false";
defparam \Logic_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N15
cycloneiv_io_ibuf \Logic_in[15]~input (
	.i(Logic_in[15]),
	.ibar(gnd),
	.o(\Logic_in[15]~input_o ));
// synopsys translate_off
defparam \Logic_in[15]~input .bus_hold = "false";
defparam \Logic_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneiv_lcell_comb \Decoder1|instrC[3]~5 (
// Equation(s):
// \Decoder1|instrC[3]~5_combout  = (!\Logic_in[14]~input_o  & (!\Logic_in[13]~input_o  & !\Logic_in[15]~input_o ))

	.dataa(\Logic_in[14]~input_o ),
	.datab(\Logic_in[13]~input_o ),
	.datac(\Logic_in[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Decoder1|instrC[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[3]~5 .lut_mask = 16'h0101;
defparam \Decoder1|instrC[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneiv_lcell_comb \Decoder1|Equal2~0 (
// Equation(s):
// \Decoder1|Equal2~0_combout  = (\Logic_in[12]~input_o  & (\Decoder1|instrC[3]~5_combout  & \Logic_in[11]~input_o ))

	.dataa(\Logic_in[12]~input_o ),
	.datab(\Decoder1|instrC[3]~5_combout ),
	.datac(\Logic_in[11]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Decoder1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal2~0 .lut_mask = 16'h8080;
defparam \Decoder1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cycloneiv_lcell_comb \Decoder1|Equal0~1 (
// Equation(s):
// \Decoder1|Equal0~1_combout  = (!\Logic_in[15]~input_o  & !\Logic_in[12]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Logic_in[15]~input_o ),
	.datad(\Logic_in[12]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal0~1 .lut_mask = 16'h000F;
defparam \Decoder1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneiv_lcell_comb \Decoder1|Equal0~2 (
// Equation(s):
// \Decoder1|Equal0~2_combout  = (!\Logic_in[14]~input_o  & (\Logic_in[13]~input_o  & (!\Logic_in[11]~input_o  & \Decoder1|Equal0~1_combout )))

	.dataa(\Logic_in[14]~input_o ),
	.datab(\Logic_in[13]~input_o ),
	.datac(\Logic_in[11]~input_o ),
	.datad(\Decoder1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\Decoder1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal0~2 .lut_mask = 16'h0400;
defparam \Decoder1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneiv_lcell_comb \Decoder1|instrC[1]~6 (
// Equation(s):
// \Decoder1|instrC[1]~6_combout  = (!\Decoder1|Equal0~2_combout  & ((\Logic_in[10]~input_o ) # (!\Decoder1|Equal2~0_combout )))

	.dataa(gnd),
	.datab(\Decoder1|Equal2~0_combout ),
	.datac(\Decoder1|Equal0~2_combout ),
	.datad(\Logic_in[10]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|instrC[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[1]~6 .lut_mask = 16'h0F03;
defparam \Decoder1|instrC[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y28_N1
cycloneiv_io_ibuf \Logic_in[7]~input (
	.i(Logic_in[7]),
	.ibar(gnd),
	.o(\Logic_in[7]~input_o ));
// synopsys translate_off
defparam \Logic_in[7]~input .bus_hold = "false";
defparam \Logic_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneiv_lcell_comb \Decoder1|instrC[3]~7 (
// Equation(s):
// \Decoder1|instrC[3]~7_combout  = (!\Logic_in[12]~input_o  & (!\Logic_in[8]~input_o  & (!\Logic_in[7]~input_o  & !\Logic_in[10]~input_o )))

	.dataa(\Logic_in[12]~input_o ),
	.datab(\Logic_in[8]~input_o ),
	.datac(\Logic_in[7]~input_o ),
	.datad(\Logic_in[10]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|instrC[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[3]~7 .lut_mask = 16'h0001;
defparam \Decoder1|instrC[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneiv_lcell_comb \Decoder1|Equal4~0 (
// Equation(s):
// \Decoder1|Equal4~0_combout  = (!\Logic_in[13]~input_o  & (!\Logic_in[15]~input_o  & \Decoder1|instrC[3]~7_combout ))

	.dataa(gnd),
	.datab(\Logic_in[13]~input_o ),
	.datac(\Logic_in[15]~input_o ),
	.datad(\Decoder1|instrC[3]~7_combout ),
	.cin(gnd),
	.combout(\Decoder1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal4~0 .lut_mask = 16'h0300;
defparam \Decoder1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cycloneiv_lcell_comb \Decoder1|Equal4~1 (
// Equation(s):
// \Decoder1|Equal4~1_combout  = (\Logic_in[14]~input_o  & (\Decoder1|Equal4~0_combout  & !\Logic_in[11]~input_o ))

	.dataa(\Logic_in[14]~input_o ),
	.datab(gnd),
	.datac(\Decoder1|Equal4~0_combout ),
	.datad(\Logic_in[11]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal4~1 .lut_mask = 16'h00A0;
defparam \Decoder1|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneiv_lcell_comb \Decoder1|instrC[3]~8 (
// Equation(s):
// \Decoder1|instrC[3]~8_combout  = (\Decoder1|instrC[1]~6_combout  & ((\Logic_in[6]~input_o  $ (\Logic_in[9]~input_o )) # (!\Decoder1|Equal4~1_combout )))

	.dataa(\Logic_in[6]~input_o ),
	.datab(\Logic_in[9]~input_o ),
	.datac(\Decoder1|instrC[1]~6_combout ),
	.datad(\Decoder1|Equal4~1_combout ),
	.cin(gnd),
	.combout(\Decoder1|instrC[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[3]~8 .lut_mask = 16'h60F0;
defparam \Decoder1|instrC[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneiv_lcell_comb \Decoder1|Equal7~0 (
// Equation(s):
// \Decoder1|Equal7~0_combout  = (\Decoder1|instrC[3]~5_combout  & (\Logic_in[12]~input_o  & (\Logic_in[10]~input_o  & \Logic_in[11]~input_o )))

	.dataa(\Decoder1|instrC[3]~5_combout ),
	.datab(\Logic_in[12]~input_o ),
	.datac(\Logic_in[10]~input_o ),
	.datad(\Logic_in[11]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal7~0 .lut_mask = 16'h8000;
defparam \Decoder1|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N30
cycloneiv_lcell_comb \Decoder1|instrC[3]~0 (
// Equation(s):
// \Decoder1|instrC[3]~0_combout  = (\Logic_in[12]~input_o  & (\Logic_in[9]~input_o  & (\Logic_in[10]~input_o  & \Logic_in[11]~input_o )))

	.dataa(\Logic_in[12]~input_o ),
	.datab(\Logic_in[9]~input_o ),
	.datac(\Logic_in[10]~input_o ),
	.datad(\Logic_in[11]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|instrC[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[3]~0 .lut_mask = 16'h8000;
defparam \Decoder1|instrC[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneiv_lcell_comb \Decoder1|instrC[3]~9 (
// Equation(s):
// \Decoder1|instrC[3]~9_combout  = (\Decoder1|instrC[3]~0_combout ) # ((\Decoder1|Equal6~0_combout  & (!\Logic_in[11]~input_o  & \Decoder1|instrC[3]~7_combout )))

	.dataa(\Decoder1|Equal6~0_combout ),
	.datab(\Logic_in[11]~input_o ),
	.datac(\Decoder1|instrC[3]~0_combout ),
	.datad(\Decoder1|instrC[3]~7_combout ),
	.cin(gnd),
	.combout(\Decoder1|instrC[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[3]~9 .lut_mask = 16'hF2F0;
defparam \Decoder1|instrC[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneiv_lcell_comb \Decoder1|instrC[3]~10 (
// Equation(s):
// \Decoder1|instrC[3]~10_combout  = (\Logic_in[9]~input_o  & (\Decoder1|instrC[3]~5_combout  & ((\Decoder1|instrC[3]~9_combout )))) # (!\Logic_in[9]~input_o  & ((\Decoder1|Equal7~0_combout ) # ((\Decoder1|instrC[3]~5_combout  & \Decoder1|instrC[3]~9_combout 
// ))))

	.dataa(\Logic_in[9]~input_o ),
	.datab(\Decoder1|instrC[3]~5_combout ),
	.datac(\Decoder1|Equal7~0_combout ),
	.datad(\Decoder1|instrC[3]~9_combout ),
	.cin(gnd),
	.combout(\Decoder1|instrC[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[3]~10 .lut_mask = 16'hDC50;
defparam \Decoder1|instrC[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y41_N1
cycloneiv_io_ibuf \Logic_in[6]~input (
	.i(Logic_in[6]),
	.ibar(gnd),
	.o(\Logic_in[6]~input_o ));
// synopsys translate_off
defparam \Logic_in[6]~input .bus_hold = "false";
defparam \Logic_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneiv_lcell_comb \Decoder1|Equal6~0 (
// Equation(s):
// \Decoder1|Equal6~0_combout  = (!\Logic_in[9]~input_o  & \Logic_in[6]~input_o )

	.dataa(gnd),
	.datab(\Logic_in[9]~input_o ),
	.datac(gnd),
	.datad(\Logic_in[6]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal6~0 .lut_mask = 16'h3300;
defparam \Decoder1|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cycloneiv_lcell_comb \Decoder1|instrC[3]~11 (
// Equation(s):
// \Decoder1|instrC[3]~11_combout  = ((\Logic_in[14]~input_o  $ (!\Logic_in[11]~input_o )) # (!\Decoder1|Equal4~0_combout )) # (!\Decoder1|Equal6~0_combout )

	.dataa(\Logic_in[14]~input_o ),
	.datab(\Decoder1|Equal6~0_combout ),
	.datac(\Decoder1|Equal4~0_combout ),
	.datad(\Logic_in[11]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|instrC[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[3]~11 .lut_mask = 16'hBF7F;
defparam \Decoder1|instrC[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneiv_lcell_comb \Decoder1|instrC[3]~12 (
// Equation(s):
// \Decoder1|instrC[3]~12_combout  = ((\Decoder1|instrC[3]~10_combout ) # (!\Decoder1|instrC[3]~11_combout )) # (!\Decoder1|instrC[3]~8_combout )

	.dataa(gnd),
	.datab(\Decoder1|instrC[3]~8_combout ),
	.datac(\Decoder1|instrC[3]~10_combout ),
	.datad(\Decoder1|instrC[3]~11_combout ),
	.cin(gnd),
	.combout(\Decoder1|instrC[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[3]~12 .lut_mask = 16'hF3FF;
defparam \Decoder1|instrC[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N2
cycloneiv_lcell_comb \Decoder1|instrC[3]~3 (
// Equation(s):
// \Decoder1|instrC[3]~3_combout  = (\Logic_in[15]~input_o  & (\Logic_in[8]~input_o  & (!\Logic_in[13]~input_o  & \Logic_in[14]~input_o )))

	.dataa(\Logic_in[15]~input_o ),
	.datab(\Logic_in[8]~input_o ),
	.datac(\Logic_in[13]~input_o ),
	.datad(\Logic_in[14]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|instrC[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[3]~3 .lut_mask = 16'h0800;
defparam \Decoder1|instrC[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y41_N8
cycloneiv_io_ibuf \Logic_in[5]~input (
	.i(Logic_in[5]),
	.ibar(gnd),
	.o(\Logic_in[5]~input_o ));
// synopsys translate_off
defparam \Logic_in[5]~input .bus_hold = "false";
defparam \Logic_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y31_N8
cycloneiv_io_ibuf \Logic_in[3]~input (
	.i(Logic_in[3]),
	.ibar(gnd),
	.o(\Logic_in[3]~input_o ));
// synopsys translate_off
defparam \Logic_in[3]~input .bus_hold = "false";
defparam \Logic_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cycloneiv_lcell_comb \Decoder1|Equal13~0 (
// Equation(s):
// \Decoder1|Equal13~0_combout  = (!\Logic_in[4]~input_o  & (!\Logic_in[5]~input_o  & !\Logic_in[3]~input_o ))

	.dataa(\Logic_in[4]~input_o ),
	.datab(gnd),
	.datac(\Logic_in[5]~input_o ),
	.datad(\Logic_in[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal13~0 .lut_mask = 16'h0005;
defparam \Decoder1|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N12
cycloneiv_lcell_comb \Decoder1|instrC[3]~1 (
// Equation(s):
// \Decoder1|instrC[3]~1_combout  = (\Logic_in[0]~input_o  & (\Decoder1|instrC[3]~0_combout  & \Decoder1|Equal13~0_combout ))

	.dataa(gnd),
	.datab(\Logic_in[0]~input_o ),
	.datac(\Decoder1|instrC[3]~0_combout ),
	.datad(\Decoder1|Equal13~0_combout ),
	.cin(gnd),
	.combout(\Decoder1|instrC[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[3]~1 .lut_mask = 16'hC000;
defparam \Decoder1|instrC[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N28
cycloneiv_lcell_comb \Decoder1|instrC[3]~4 (
// Equation(s):
// \Decoder1|instrC[3]~4_combout  = (\Decoder1|instrC[3]~2_combout  & (\Decoder1|instrC[3]~3_combout  & \Decoder1|instrC[3]~1_combout ))

	.dataa(\Decoder1|instrC[3]~2_combout ),
	.datab(\Decoder1|instrC[3]~3_combout ),
	.datac(gnd),
	.datad(\Decoder1|instrC[3]~1_combout ),
	.cin(gnd),
	.combout(\Decoder1|instrC[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[3]~4 .lut_mask = 16'h8800;
defparam \Decoder1|instrC[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N24
cycloneiv_lcell_comb \Decoder1|instrC[3] (
// Equation(s):
// \Decoder1|instrC [3] = (!\Decoder1|instrC[3]~12_combout  & ((\Decoder1|instrC[3]~4_combout ) # (\Decoder1|instrC [3])))

	.dataa(gnd),
	.datab(\Decoder1|instrC[3]~12_combout ),
	.datac(\Decoder1|instrC[3]~4_combout ),
	.datad(\Decoder1|instrC [3]),
	.cin(gnd),
	.combout(\Decoder1|instrC [3]),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[3] .lut_mask = 16'h3330;
defparam \Decoder1|instrC[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneiv_clkctrl \Decoder1|instrC[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Decoder1|instrC [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Decoder1|instrC[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \Decoder1|instrC[3]~clkctrl .clock_type = "global clock";
defparam \Decoder1|instrC[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cycloneiv_lcell_comb \Decoder1|comb~7 (
// Equation(s):
// \Decoder1|comb~7_combout  = (!\Logic_in[4]~input_o  & (!\Logic_in[5]~input_o  & \Logic_in[3]~input_o ))

	.dataa(\Logic_in[4]~input_o ),
	.datab(gnd),
	.datac(\Logic_in[5]~input_o ),
	.datad(\Logic_in[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|comb~7 .lut_mask = 16'h0500;
defparam \Decoder1|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
cycloneiv_lcell_comb \Decoder1|Rs2 (
// Equation(s):
// \Decoder1|Rs2~combout  = (!\Decoder1|Equal13~0_combout  & ((\Decoder1|comb~7_combout ) # (\Decoder1|Rs2~combout )))

	.dataa(gnd),
	.datab(\Decoder1|Equal13~0_combout ),
	.datac(\Decoder1|comb~7_combout ),
	.datad(\Decoder1|Rs2~combout ),
	.cin(gnd),
	.combout(\Decoder1|Rs2~combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Rs2 .lut_mask = 16'h3330;
defparam \Decoder1|Rs2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cycloneiv_lcell_comb \Decoder1|Equal3~0 (
// Equation(s):
// \Decoder1|Equal3~0_combout  = (\Logic_in[9]~input_o  & (!\Logic_in[10]~input_o  & \Decoder1|Equal2~0_combout ))

	.dataa(\Logic_in[9]~input_o ),
	.datab(gnd),
	.datac(\Logic_in[10]~input_o ),
	.datad(\Decoder1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Decoder1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal3~0 .lut_mask = 16'h0A00;
defparam \Decoder1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneiv_lcell_comb \Decoder1|Equal2~1 (
// Equation(s):
// \Decoder1|Equal2~1_combout  = (!\Logic_in[9]~input_o  & (!\Logic_in[10]~input_o  & \Decoder1|Equal2~0_combout ))

	.dataa(\Logic_in[9]~input_o ),
	.datab(gnd),
	.datac(\Logic_in[10]~input_o ),
	.datad(\Decoder1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Decoder1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal2~1 .lut_mask = 16'h0500;
defparam \Decoder1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneiv_lcell_comb \Decoder1|instrC[0]~13 (
// Equation(s):
// \Decoder1|instrC[0]~13_combout  = (!\Decoder1|Equal4~2_combout  & (!\Decoder1|Equal3~0_combout  & (\Decoder1|instrC[3]~11_combout  & !\Decoder1|Equal2~1_combout )))

	.dataa(\Decoder1|Equal4~2_combout ),
	.datab(\Decoder1|Equal3~0_combout ),
	.datac(\Decoder1|instrC[3]~11_combout ),
	.datad(\Decoder1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\Decoder1|instrC[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[0]~13 .lut_mask = 16'h0010;
defparam \Decoder1|instrC[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneiv_lcell_comb \Decoder1|comb~9 (
// Equation(s):
// \Decoder1|comb~9_combout  = (\Decoder1|instrC[0]~13_combout  & ((\Decoder1|instrC[3]~10_combout ) # ((!\Decoder1|instrC[3]~8_combout ) # (!\Decoder1|instrC[3]~11_combout ))))

	.dataa(\Decoder1|instrC[3]~10_combout ),
	.datab(\Decoder1|instrC[3]~11_combout ),
	.datac(\Decoder1|instrC[3]~8_combout ),
	.datad(\Decoder1|instrC[0]~13_combout ),
	.cin(gnd),
	.combout(\Decoder1|comb~9_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|comb~9 .lut_mask = 16'hBF00;
defparam \Decoder1|comb~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneiv_lcell_comb \Decoder1|comb~8 (
// Equation(s):
// \Decoder1|comb~8_combout  = (!\Decoder1|instrC[0]~13_combout  & (((\Decoder1|instrC[3]~10_combout ) # (!\Decoder1|instrC[3]~8_combout )) # (!\Decoder1|instrC[3]~11_combout )))

	.dataa(\Decoder1|instrC[3]~11_combout ),
	.datab(\Decoder1|instrC[3]~10_combout ),
	.datac(\Decoder1|instrC[3]~8_combout ),
	.datad(\Decoder1|instrC[0]~13_combout ),
	.cin(gnd),
	.combout(\Decoder1|comb~8_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|comb~8 .lut_mask = 16'h00DF;
defparam \Decoder1|comb~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneiv_lcell_comb \Decoder1|instrC[0] (
// Equation(s):
// \Decoder1|instrC [0] = (!\Decoder1|comb~8_combout  & ((\Decoder1|instrC[3]~4_combout ) # ((\Decoder1|instrC [0]) # (\Decoder1|comb~9_combout ))))

	.dataa(\Decoder1|instrC[3]~4_combout ),
	.datab(\Decoder1|instrC [0]),
	.datac(\Decoder1|comb~9_combout ),
	.datad(\Decoder1|comb~8_combout ),
	.cin(gnd),
	.combout(\Decoder1|instrC [0]),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[0] .lut_mask = 16'h00FE;
defparam \Decoder1|instrC[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneiv_lcell_comb \Decoder1|instrC[1]~14 (
// Equation(s):
// \Decoder1|instrC[1]~14_combout  = (\Decoder1|Equal7~0_combout ) # (((\Decoder1|Equal4~1_combout  & \Decoder1|Equal6~0_combout )) # (!\Decoder1|instrC[1]~6_combout ))

	.dataa(\Decoder1|Equal7~0_combout ),
	.datab(\Decoder1|Equal4~1_combout ),
	.datac(\Decoder1|instrC[1]~6_combout ),
	.datad(\Decoder1|Equal6~0_combout ),
	.cin(gnd),
	.combout(\Decoder1|instrC[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[1]~14 .lut_mask = 16'hEFAF;
defparam \Decoder1|instrC[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneiv_lcell_comb \Decoder1|comb~6 (
// Equation(s):
// \Decoder1|comb~6_combout  = (!\Decoder1|instrC[1]~14_combout  & (((\Decoder1|instrC[3]~10_combout ) # (!\Decoder1|instrC[3]~8_combout )) # (!\Decoder1|instrC[3]~11_combout )))

	.dataa(\Decoder1|instrC[3]~11_combout ),
	.datab(\Decoder1|instrC[3]~8_combout ),
	.datac(\Decoder1|instrC[1]~14_combout ),
	.datad(\Decoder1|instrC[3]~10_combout ),
	.cin(gnd),
	.combout(\Decoder1|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|comb~6 .lut_mask = 16'h0F07;
defparam \Decoder1|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneiv_lcell_comb \Decoder1|instrC[1] (
// Equation(s):
// \Decoder1|instrC [1] = (!\Decoder1|comb~5_combout  & ((\Decoder1|comb~6_combout ) # ((\Decoder1|instrC [1] & !\Decoder1|instrC[3]~4_combout ))))

	.dataa(\Decoder1|comb~5_combout ),
	.datab(\Decoder1|instrC [1]),
	.datac(\Decoder1|comb~6_combout ),
	.datad(\Decoder1|instrC[3]~4_combout ),
	.cin(gnd),
	.combout(\Decoder1|instrC [1]),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[1] .lut_mask = 16'h5054;
defparam \Decoder1|instrC[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneiv_lcell_comb \Mux|Equal6~0 (
// Equation(s):
// \Mux|Equal6~0_combout  = (\Decoder1|instrC [2] & (!\Decoder1|instrC [0] & \Decoder1|instrC [1]))

	.dataa(\Decoder1|instrC [2]),
	.datab(gnd),
	.datac(\Decoder1|instrC [0]),
	.datad(\Decoder1|instrC [1]),
	.cin(gnd),
	.combout(\Mux|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|Equal6~0 .lut_mask = 16'h0A00;
defparam \Mux|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneiv_lcell_comb \Decoder1|comb~4 (
// Equation(s):
// \Decoder1|comb~4_combout  = (\Decoder1|instrC[3]~8_combout  & ((\Decoder1|instrC[3]~10_combout ) # (!\Decoder1|instrC[3]~11_combout )))

	.dataa(gnd),
	.datab(\Decoder1|instrC[3]~11_combout ),
	.datac(\Decoder1|instrC[3]~8_combout ),
	.datad(\Decoder1|instrC[3]~10_combout ),
	.cin(gnd),
	.combout(\Decoder1|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|comb~4 .lut_mask = 16'hF030;
defparam \Decoder1|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneiv_lcell_comb \Decoder1|instrC[2] (
// Equation(s):
// \Decoder1|instrC [2] = (\Decoder1|instrC[3]~8_combout  & ((\Decoder1|instrC[3]~4_combout ) # ((\Decoder1|instrC [2]) # (\Decoder1|comb~4_combout ))))

	.dataa(\Decoder1|instrC[3]~4_combout ),
	.datab(\Decoder1|instrC[3]~8_combout ),
	.datac(\Decoder1|instrC [2]),
	.datad(\Decoder1|comb~4_combout ),
	.cin(gnd),
	.combout(\Decoder1|instrC [2]),
	.cout());
// synopsys translate_off
defparam \Decoder1|instrC[2] .lut_mask = 16'hCCC8;
defparam \Decoder1|instrC[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N18
cycloneiv_lcell_comb \Mux|currAns[3]~7 (
// Equation(s):
// \Mux|currAns[3]~7_combout  = (\Decoder1|instrC [1] & !\Decoder1|instrC [2])

	.dataa(gnd),
	.datab(\Decoder1|instrC [1]),
	.datac(gnd),
	.datad(\Decoder1|instrC [2]),
	.cin(gnd),
	.combout(\Mux|currAns[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[3]~7 .lut_mask = 16'h00CC;
defparam \Mux|currAns[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N19
dffeas \reg1|Reg_out[4] (
	.clk(\regEN|reg1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Reg_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Reg_out[4] .is_wysiwyg = "true";
defparam \reg1|Reg_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneiv_lcell_comb \And1|to_reg[4] (
// Equation(s):
// \And1|to_reg [4] = (\Decoder1|Rs2~combout  & (\reg1|Reg_out [4] & ((\reg0|Reg_out [4]) # (!\Decoder1|Equal1~2_combout )))) # (!\Decoder1|Rs2~combout  & (\reg0|Reg_out [4] & ((\reg1|Reg_out [4]) # (\Decoder1|Equal1~2_combout ))))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\reg0|Reg_out [4]),
	.datac(\reg1|Reg_out [4]),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\And1|to_reg [4]),
	.cout());
// synopsys translate_off
defparam \And1|to_reg[4] .lut_mask = 16'hC4E0;
defparam \And1|to_reg[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneiv_clkctrl \Decoder1|Equal0~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Decoder1|Equal0~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Decoder1|Equal0~2clkctrl_outclk ));
// synopsys translate_off
defparam \Decoder1|Equal0~2clkctrl .clock_type = "global clock";
defparam \Decoder1|Equal0~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
cycloneiv_lcell_comb \Decoder1|imm[4] (
// Equation(s):
// \Decoder1|imm [4] = (GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & (\Logic_in[4]~input_o )) # (!GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & ((\Decoder1|imm [4])))

	.dataa(\Logic_in[4]~input_o ),
	.datab(gnd),
	.datac(\Decoder1|imm [4]),
	.datad(\Decoder1|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Decoder1|imm [4]),
	.cout());
// synopsys translate_off
defparam \Decoder1|imm[4] .lut_mask = 16'hAAF0;
defparam \Decoder1|imm[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneiv_lcell_comb \Decoder1|Equal9~0 (
// Equation(s):
// \Decoder1|Equal9~0_combout  = (\Logic_in[11]~input_o  & (!\Logic_in[14]~input_o  & (\Logic_in[6]~input_o  & !\Logic_in[9]~input_o )))

	.dataa(\Logic_in[11]~input_o ),
	.datab(\Logic_in[14]~input_o ),
	.datac(\Logic_in[6]~input_o ),
	.datad(\Logic_in[9]~input_o ),
	.cin(gnd),
	.combout(\Decoder1|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal9~0 .lut_mask = 16'h0020;
defparam \Decoder1|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneiv_lcell_comb \Decoder1|Equal4~2 (
// Equation(s):
// \Decoder1|Equal4~2_combout  = (\Logic_in[9]~input_o  & (\Logic_in[6]~input_o  & \Decoder1|Equal4~1_combout ))

	.dataa(\Logic_in[9]~input_o ),
	.datab(gnd),
	.datac(\Logic_in[6]~input_o ),
	.datad(\Decoder1|Equal4~1_combout ),
	.cin(gnd),
	.combout(\Decoder1|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Equal4~2 .lut_mask = 16'hA000;
defparam \Decoder1|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneiv_lcell_comb \Decoder1|isSub~0 (
// Equation(s):
// \Decoder1|isSub~0_combout  = (!\Decoder1|Equal0~2_combout  & ((\Decoder1|Equal4~2_combout ) # ((\Decoder1|Equal4~0_combout  & \Decoder1|Equal9~0_combout ))))

	.dataa(\Decoder1|Equal0~2_combout ),
	.datab(\Decoder1|Equal4~0_combout ),
	.datac(\Decoder1|Equal9~0_combout ),
	.datad(\Decoder1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Decoder1|isSub~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|isSub~0 .lut_mask = 16'h5540;
defparam \Decoder1|isSub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneiv_lcell_comb \Decoder1|isSub (
// Equation(s):
// \Decoder1|isSub~combout  = (!\Decoder1|Equal2~1_combout  & ((\Decoder1|isSub~combout ) # ((\Decoder1|Equal3~0_combout ) # (\Decoder1|isSub~0_combout ))))

	.dataa(\Decoder1|isSub~combout ),
	.datab(\Decoder1|Equal2~1_combout ),
	.datac(\Decoder1|Equal3~0_combout ),
	.datad(\Decoder1|isSub~0_combout ),
	.cin(gnd),
	.combout(\Decoder1|isSub~combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|isSub .lut_mask = 16'h3332;
defparam \Decoder1|isSub .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneiv_clkctrl \Decoder1|isSub~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Decoder1|isSub~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Decoder1|isSub~clkctrl_outclk ));
// synopsys translate_off
defparam \Decoder1|isSub~clkctrl .clock_type = "global clock";
defparam \Decoder1|isSub~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N10
cycloneiv_lcell_comb \toInvert|invertedV[4] (
// Equation(s):
// \toInvert|invertedV [4] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((!\toInvert|reg0_valout~5_combout ))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invertedV [4]))

	.dataa(\toInvert|invertedV [4]),
	.datab(gnd),
	.datac(\Decoder1|isSub~clkctrl_outclk ),
	.datad(\toInvert|reg0_valout~5_combout ),
	.cin(gnd),
	.combout(\toInvert|invertedV [4]),
	.cout());
// synopsys translate_off
defparam \toInvert|invertedV[4] .lut_mask = 16'h0AFA;
defparam \toInvert|invertedV[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N26
cycloneiv_lcell_comb \toInvert|reg0_valout[4]~7 (
// Equation(s):
// \toInvert|reg0_valout[4]~7_combout  = (\Decoder1|Rs2~combout  & (\reg0|Reg_out [4])) # (!\Decoder1|Rs2~combout  & ((\Decoder1|isSub~combout  & ((\toInvert|invertedV [4]))) # (!\Decoder1|isSub~combout  & (\reg0|Reg_out [4]))))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\reg0|Reg_out [4]),
	.datac(\toInvert|invertedV [4]),
	.datad(\Decoder1|isSub~combout ),
	.cin(gnd),
	.combout(\toInvert|reg0_valout[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg0_valout[4]~7 .lut_mask = 16'hD8CC;
defparam \toInvert|reg0_valout[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N11
dffeas \reg1|Reg_out[3] (
	.clk(\regEN|reg1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Reg_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Reg_out[3] .is_wysiwyg = "true";
defparam \reg1|Reg_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneiv_lcell_comb \toInvert|reg1_valout[3]~5 (
// Equation(s):
// \toInvert|reg1_valout[3]~5_combout  = (\Decoder1|isSub~combout  & ((\Decoder1|Rs2~combout  & (\toInvert|invertedV [3])) # (!\Decoder1|Rs2~combout  & ((\reg1|Reg_out [3]))))) # (!\Decoder1|isSub~combout  & (((\reg1|Reg_out [3]))))

	.dataa(\toInvert|invertedV [3]),
	.datab(\Decoder1|isSub~combout ),
	.datac(\reg1|Reg_out [3]),
	.datad(\Decoder1|Rs2~combout ),
	.cin(gnd),
	.combout(\toInvert|reg1_valout[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg1_valout[3]~5 .lut_mask = 16'hB8F0;
defparam \toInvert|reg1_valout[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
cycloneiv_lcell_comb \toInvert|invertedV[2] (
// Equation(s):
// \toInvert|invertedV [2] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((!\toInvert|reg0_valout~2_combout ))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invertedV [2]))

	.dataa(\Decoder1|isSub~clkctrl_outclk ),
	.datab(\toInvert|invertedV [2]),
	.datac(gnd),
	.datad(\toInvert|reg0_valout~2_combout ),
	.cin(gnd),
	.combout(\toInvert|invertedV [2]),
	.cout());
// synopsys translate_off
defparam \toInvert|invertedV[2] .lut_mask = 16'h44EE;
defparam \toInvert|invertedV[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N22
cycloneiv_lcell_comb \toInvert|reg1_valout[2]~4 (
// Equation(s):
// \toInvert|reg1_valout[2]~4_combout  = (\Decoder1|Rs2~combout  & ((\Decoder1|isSub~combout  & ((\toInvert|invertedV [2]))) # (!\Decoder1|isSub~combout  & (\reg1|Reg_out [2])))) # (!\Decoder1|Rs2~combout  & (((\reg1|Reg_out [2]))))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\Decoder1|isSub~combout ),
	.datac(\reg1|Reg_out [2]),
	.datad(\toInvert|invertedV [2]),
	.cin(gnd),
	.combout(\toInvert|reg1_valout[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg1_valout[2]~4 .lut_mask = 16'hF870;
defparam \toInvert|reg1_valout[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N5
dffeas \reg1|Reg_out[1] (
	.clk(\regEN|reg1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Reg_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Reg_out[1] .is_wysiwyg = "true";
defparam \reg1|Reg_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
cycloneiv_lcell_comb \toInvert|reg1_valout~1 (
// Equation(s):
// \toInvert|reg1_valout~1_combout  = (\Decoder1|Rs2~combout  & ((\reg1|Reg_out [1]))) # (!\Decoder1|Rs2~combout  & (\reg0|Reg_out [1]))

	.dataa(gnd),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg0|Reg_out [1]),
	.datad(\reg1|Reg_out [1]),
	.cin(gnd),
	.combout(\toInvert|reg1_valout~1_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg1_valout~1 .lut_mask = 16'hFC30;
defparam \toInvert|reg1_valout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneiv_lcell_comb \toInvert|invertedV[1] (
// Equation(s):
// \toInvert|invertedV [1] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((!\toInvert|reg1_valout~1_combout ))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invertedV [1]))

	.dataa(\toInvert|invertedV [1]),
	.datab(gnd),
	.datac(\Decoder1|isSub~clkctrl_outclk ),
	.datad(\toInvert|reg1_valout~1_combout ),
	.cin(gnd),
	.combout(\toInvert|invertedV [1]),
	.cout());
// synopsys translate_off
defparam \toInvert|invertedV[1] .lut_mask = 16'h0AFA;
defparam \toInvert|invertedV[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cycloneiv_lcell_comb \toInvert|reg0_valout[1]~3 (
// Equation(s):
// \toInvert|reg0_valout[1]~3_combout  = (\Decoder1|Rs2~combout  & (\reg0|Reg_out [1])) # (!\Decoder1|Rs2~combout  & ((\Decoder1|isSub~combout  & ((\toInvert|invertedV [1]))) # (!\Decoder1|isSub~combout  & (\reg0|Reg_out [1]))))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\reg0|Reg_out [1]),
	.datac(\Decoder1|isSub~combout ),
	.datad(\toInvert|invertedV [1]),
	.cin(gnd),
	.combout(\toInvert|reg0_valout[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg0_valout[1]~3 .lut_mask = 16'hDC8C;
defparam \toInvert|reg0_valout[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
cycloneiv_lcell_comb \toInvert|reg0_valout[0]~1 (
// Equation(s):
// \toInvert|reg0_valout[0]~1_combout  = (\Decoder1|Rs2~combout  & (((\reg0|Reg_out [0])))) # (!\Decoder1|Rs2~combout  & ((\Decoder1|isSub~combout  & (\toInvert|invertedV [0])) # (!\Decoder1|isSub~combout  & ((\reg0|Reg_out [0])))))

	.dataa(\toInvert|invertedV [0]),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg0|Reg_out [0]),
	.datad(\Decoder1|isSub~combout ),
	.cin(gnd),
	.combout(\toInvert|reg0_valout[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg0_valout[0]~1 .lut_mask = 16'hE2F0;
defparam \toInvert|reg0_valout[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N27
dffeas \reg1|Reg_out[0] (
	.clk(\regEN|reg1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Reg_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Reg_out[0] .is_wysiwyg = "true";
defparam \reg1|Reg_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N6
cycloneiv_lcell_comb \toInvert|reg0_valout~0 (
// Equation(s):
// \toInvert|reg0_valout~0_combout  = (\Decoder1|Rs2~combout  & ((\reg1|Reg_out [0]))) # (!\Decoder1|Rs2~combout  & (\reg0|Reg_out [0]))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\reg0|Reg_out [0]),
	.datac(gnd),
	.datad(\reg1|Reg_out [0]),
	.cin(gnd),
	.combout(\toInvert|reg0_valout~0_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg0_valout~0 .lut_mask = 16'hEE44;
defparam \toInvert|reg0_valout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N12
cycloneiv_lcell_comb \toInvert|invertedV[0] (
// Equation(s):
// \toInvert|invertedV [0] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((!\toInvert|reg0_valout~0_combout ))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invertedV [0]))

	.dataa(\toInvert|invertedV [0]),
	.datab(gnd),
	.datac(\Decoder1|isSub~clkctrl_outclk ),
	.datad(\toInvert|reg0_valout~0_combout ),
	.cin(gnd),
	.combout(\toInvert|invertedV [0]),
	.cout());
// synopsys translate_off
defparam \toInvert|invertedV[0] .lut_mask = 16'h0AFA;
defparam \toInvert|invertedV[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneiv_lcell_comb \toInvert|reg1_valout[0]~0 (
// Equation(s):
// \toInvert|reg1_valout[0]~0_combout  = (\Decoder1|isSub~combout  & ((\Decoder1|Rs2~combout  & ((\toInvert|invertedV [0]))) # (!\Decoder1|Rs2~combout  & (\reg1|Reg_out [0])))) # (!\Decoder1|isSub~combout  & (((\reg1|Reg_out [0]))))

	.dataa(\Decoder1|isSub~combout ),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg1|Reg_out [0]),
	.datad(\toInvert|invertedV [0]),
	.cin(gnd),
	.combout(\toInvert|reg1_valout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg1_valout[0]~0 .lut_mask = 16'hF870;
defparam \toInvert|reg1_valout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneiv_lcell_comb \AddSub|Bit0|sum~1 (
// Equation(s):
// \AddSub|Bit0|sum~1_cout  = CARRY(\toInvert|reg1_valout[0]~0_combout )

	.dataa(gnd),
	.datab(\toInvert|reg1_valout[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\AddSub|Bit0|sum~1_cout ));
// synopsys translate_off
defparam \AddSub|Bit0|sum~1 .lut_mask = 16'h00CC;
defparam \AddSub|Bit0|sum~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
cycloneiv_lcell_comb \AddSub|Bit0|sum~4 (
// Equation(s):
// \AddSub|Bit0|sum~4_combout  = ((\toInvert|reg1_valout[1]~2_combout  $ (\toInvert|reg0_valout[1]~3_combout  $ (!\AddSub|Bit0|sum~3 )))) # (GND)
// \AddSub|Bit0|sum~5  = CARRY((\toInvert|reg1_valout[1]~2_combout  & ((\toInvert|reg0_valout[1]~3_combout ) # (!\AddSub|Bit0|sum~3 ))) # (!\toInvert|reg1_valout[1]~2_combout  & (\toInvert|reg0_valout[1]~3_combout  & !\AddSub|Bit0|sum~3 )))

	.dataa(\toInvert|reg1_valout[1]~2_combout ),
	.datab(\toInvert|reg0_valout[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSub|Bit0|sum~3 ),
	.combout(\AddSub|Bit0|sum~4_combout ),
	.cout(\AddSub|Bit0|sum~5 ));
// synopsys translate_off
defparam \AddSub|Bit0|sum~4 .lut_mask = 16'h698E;
defparam \AddSub|Bit0|sum~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
cycloneiv_lcell_comb \AddSub|Bit0|sum~6 (
// Equation(s):
// \AddSub|Bit0|sum~6_combout  = (\toInvert|reg0_valout[2]~4_combout  & ((\toInvert|reg1_valout[2]~4_combout  & (\AddSub|Bit0|sum~5  & VCC)) # (!\toInvert|reg1_valout[2]~4_combout  & (!\AddSub|Bit0|sum~5 )))) # (!\toInvert|reg0_valout[2]~4_combout  & 
// ((\toInvert|reg1_valout[2]~4_combout  & (!\AddSub|Bit0|sum~5 )) # (!\toInvert|reg1_valout[2]~4_combout  & ((\AddSub|Bit0|sum~5 ) # (GND)))))
// \AddSub|Bit0|sum~7  = CARRY((\toInvert|reg0_valout[2]~4_combout  & (!\toInvert|reg1_valout[2]~4_combout  & !\AddSub|Bit0|sum~5 )) # (!\toInvert|reg0_valout[2]~4_combout  & ((!\AddSub|Bit0|sum~5 ) # (!\toInvert|reg1_valout[2]~4_combout ))))

	.dataa(\toInvert|reg0_valout[2]~4_combout ),
	.datab(\toInvert|reg1_valout[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSub|Bit0|sum~5 ),
	.combout(\AddSub|Bit0|sum~6_combout ),
	.cout(\AddSub|Bit0|sum~7 ));
// synopsys translate_off
defparam \AddSub|Bit0|sum~6 .lut_mask = 16'h9617;
defparam \AddSub|Bit0|sum~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
cycloneiv_lcell_comb \AddSub|Bit0|sum~8 (
// Equation(s):
// \AddSub|Bit0|sum~8_combout  = ((\toInvert|reg0_valout[3]~6_combout  $ (\toInvert|reg1_valout[3]~5_combout  $ (!\AddSub|Bit0|sum~7 )))) # (GND)
// \AddSub|Bit0|sum~9  = CARRY((\toInvert|reg0_valout[3]~6_combout  & ((\toInvert|reg1_valout[3]~5_combout ) # (!\AddSub|Bit0|sum~7 ))) # (!\toInvert|reg0_valout[3]~6_combout  & (\toInvert|reg1_valout[3]~5_combout  & !\AddSub|Bit0|sum~7 )))

	.dataa(\toInvert|reg0_valout[3]~6_combout ),
	.datab(\toInvert|reg1_valout[3]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSub|Bit0|sum~7 ),
	.combout(\AddSub|Bit0|sum~8_combout ),
	.cout(\AddSub|Bit0|sum~9 ));
// synopsys translate_off
defparam \AddSub|Bit0|sum~8 .lut_mask = 16'h698E;
defparam \AddSub|Bit0|sum~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneiv_lcell_comb \AddSub|Bit0|sum~10 (
// Equation(s):
// \AddSub|Bit0|sum~10_combout  = (\toInvert|reg1_valout[4]~7_combout  & ((\toInvert|reg0_valout[4]~7_combout  & (\AddSub|Bit0|sum~9  & VCC)) # (!\toInvert|reg0_valout[4]~7_combout  & (!\AddSub|Bit0|sum~9 )))) # (!\toInvert|reg1_valout[4]~7_combout  & 
// ((\toInvert|reg0_valout[4]~7_combout  & (!\AddSub|Bit0|sum~9 )) # (!\toInvert|reg0_valout[4]~7_combout  & ((\AddSub|Bit0|sum~9 ) # (GND)))))
// \AddSub|Bit0|sum~11  = CARRY((\toInvert|reg1_valout[4]~7_combout  & (!\toInvert|reg0_valout[4]~7_combout  & !\AddSub|Bit0|sum~9 )) # (!\toInvert|reg1_valout[4]~7_combout  & ((!\AddSub|Bit0|sum~9 ) # (!\toInvert|reg0_valout[4]~7_combout ))))

	.dataa(\toInvert|reg1_valout[4]~7_combout ),
	.datab(\toInvert|reg0_valout[4]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSub|Bit0|sum~9 ),
	.combout(\AddSub|Bit0|sum~10_combout ),
	.cout(\AddSub|Bit0|sum~11 ));
// synopsys translate_off
defparam \AddSub|Bit0|sum~10 .lut_mask = 16'h9617;
defparam \AddSub|Bit0|sum~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneiv_lcell_comb \Mux|currAns[4]~23 (
// Equation(s):
// \Mux|currAns[4]~23_combout  = (\Decoder1|instrC [2] & (\Decoder1|instrC [0])) # (!\Decoder1|instrC [2] & ((\Decoder1|instrC [0] & (\Decoder1|imm [4])) # (!\Decoder1|instrC [0] & ((\AddSub|Bit0|sum~10_combout )))))

	.dataa(\Decoder1|instrC [2]),
	.datab(\Decoder1|instrC [0]),
	.datac(\Decoder1|imm [4]),
	.datad(\AddSub|Bit0|sum~10_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[4]~23 .lut_mask = 16'hD9C8;
defparam \Mux|currAns[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
cycloneiv_lcell_comb \toInvertnum|reg0_valout_num[4]~4 (
// Equation(s):
// \toInvertnum|reg0_valout_num[4]~4_combout  = (\Decoder1|isSub~combout  & (\reg1|Reg_out [4])) # (!\Decoder1|isSub~combout  & ((\reg0|Reg_out [4])))

	.dataa(gnd),
	.datab(\reg1|Reg_out [4]),
	.datac(\Decoder1|isSub~combout ),
	.datad(\reg0|Reg_out [4]),
	.cin(gnd),
	.combout(\toInvertnum|reg0_valout_num[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \toInvertnum|reg0_valout_num[4]~4 .lut_mask = 16'hCFC0;
defparam \toInvertnum|reg0_valout_num[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cycloneiv_lcell_comb \Decoder1|Rs1 (
// Equation(s):
// \Decoder1|Rs1~combout  = (\Decoder1|Equal7~0_combout  & (\Logic_in[9]~input_o )) # (!\Decoder1|Equal7~0_combout  & ((\Decoder1|Rs1~combout )))

	.dataa(gnd),
	.datab(\Logic_in[9]~input_o ),
	.datac(\Decoder1|Equal7~0_combout ),
	.datad(\Decoder1|Rs1~combout ),
	.cin(gnd),
	.combout(\Decoder1|Rs1~combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1|Rs1 .lut_mask = 16'hCFC0;
defparam \Decoder1|Rs1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N9
dffeas \reg0|Reg_out[2] (
	.clk(\regEN|reg0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Reg_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Reg_out[2] .is_wysiwyg = "true";
defparam \reg0|Reg_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
cycloneiv_lcell_comb \toInvertnum|reg0_valout_num[2]~2 (
// Equation(s):
// \toInvertnum|reg0_valout_num[2]~2_combout  = (\Decoder1|isSub~combout  & (\reg1|Reg_out [2])) # (!\Decoder1|isSub~combout  & ((\reg0|Reg_out [2])))

	.dataa(gnd),
	.datab(\reg1|Reg_out [2]),
	.datac(\reg0|Reg_out [2]),
	.datad(\Decoder1|isSub~combout ),
	.cin(gnd),
	.combout(\toInvertnum|reg0_valout_num[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \toInvertnum|reg0_valout_num[2]~2 .lut_mask = 16'hCCF0;
defparam \toInvertnum|reg0_valout_num[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneiv_lcell_comb \toInvertnum|reg0_valout_num[1]~1 (
// Equation(s):
// \toInvertnum|reg0_valout_num[1]~1_combout  = (\Decoder1|isSub~combout  & (\reg1|Reg_out [1])) # (!\Decoder1|isSub~combout  & ((\reg0|Reg_out [1])))

	.dataa(\Decoder1|isSub~combout ),
	.datab(gnd),
	.datac(\reg1|Reg_out [1]),
	.datad(\reg0|Reg_out [1]),
	.cin(gnd),
	.combout(\toInvertnum|reg0_valout_num[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \toInvertnum|reg0_valout_num[1]~1 .lut_mask = 16'hF5A0;
defparam \toInvertnum|reg0_valout_num[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneiv_lcell_comb \AddSubnum|Bit0|cout~1 (
// Equation(s):
// \AddSubnum|Bit0|cout~1_combout  = (\AddSubnum|Bit0|cout~0_combout  & ((\Decoder1|isSub~combout ) # ((\reg0|Reg_out [0])))) # (!\AddSubnum|Bit0|cout~0_combout  & (\Decoder1|isSub~combout  & (\reg1|Reg_out [0])))

	.dataa(\AddSubnum|Bit0|cout~0_combout ),
	.datab(\Decoder1|isSub~combout ),
	.datac(\reg1|Reg_out [0]),
	.datad(\reg0|Reg_out [0]),
	.cin(gnd),
	.combout(\AddSubnum|Bit0|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubnum|Bit0|cout~1 .lut_mask = 16'hEAC8;
defparam \AddSubnum|Bit0|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneiv_lcell_comb \AddSubnum|Bit1|cout~0 (
// Equation(s):
// \AddSubnum|Bit1|cout~0_combout  = (\toInvertnum|reg0_valout_num[1]~1_combout  & ((\AddSubnum|Bit0|cout~1_combout ) # (\Logic_in[7]~input_o  $ (\Decoder1|Rs1~combout )))) # (!\toInvertnum|reg0_valout_num[1]~1_combout  & (\AddSubnum|Bit0|cout~1_combout  & 
// (\Logic_in[7]~input_o  $ (\Decoder1|Rs1~combout ))))

	.dataa(\Logic_in[7]~input_o ),
	.datab(\Decoder1|Rs1~combout ),
	.datac(\toInvertnum|reg0_valout_num[1]~1_combout ),
	.datad(\AddSubnum|Bit0|cout~1_combout ),
	.cin(gnd),
	.combout(\AddSubnum|Bit1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubnum|Bit1|cout~0 .lut_mask = 16'hF660;
defparam \AddSubnum|Bit1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneiv_lcell_comb \AddSubnum|Bit2|cout~0 (
// Equation(s):
// \AddSubnum|Bit2|cout~0_combout  = (\toInvertnum|reg0_valout_num[2]~2_combout  & ((\AddSubnum|Bit1|cout~0_combout ) # (\Logic_in[8]~input_o  $ (\Decoder1|Rs1~combout )))) # (!\toInvertnum|reg0_valout_num[2]~2_combout  & (\AddSubnum|Bit1|cout~0_combout  & 
// (\Logic_in[8]~input_o  $ (\Decoder1|Rs1~combout ))))

	.dataa(\Logic_in[8]~input_o ),
	.datab(\Decoder1|Rs1~combout ),
	.datac(\toInvertnum|reg0_valout_num[2]~2_combout ),
	.datad(\AddSubnum|Bit1|cout~0_combout ),
	.cin(gnd),
	.combout(\AddSubnum|Bit2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubnum|Bit2|cout~0 .lut_mask = 16'hF660;
defparam \AddSubnum|Bit2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
cycloneiv_lcell_comb \AddSubnum|Bit3|sum~1 (
// Equation(s):
// \AddSubnum|Bit3|sum~1_cout  = CARRY(\toInvertnum|reg0_valout_num[3]~3_combout )

	.dataa(\toInvertnum|reg0_valout_num[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\AddSubnum|Bit3|sum~1_cout ));
// synopsys translate_off
defparam \AddSubnum|Bit3|sum~1 .lut_mask = 16'h00AA;
defparam \AddSubnum|Bit3|sum~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneiv_lcell_comb \AddSubnum|Bit3|sum~2 (
// Equation(s):
// \AddSubnum|Bit3|sum~2_combout  = (\Decoder1|Rs1~combout  & ((\AddSubnum|Bit2|cout~0_combout  & (\AddSubnum|Bit3|sum~1_cout  & VCC)) # (!\AddSubnum|Bit2|cout~0_combout  & (!\AddSubnum|Bit3|sum~1_cout )))) # (!\Decoder1|Rs1~combout  & 
// ((\AddSubnum|Bit2|cout~0_combout  & (!\AddSubnum|Bit3|sum~1_cout )) # (!\AddSubnum|Bit2|cout~0_combout  & ((\AddSubnum|Bit3|sum~1_cout ) # (GND)))))
// \AddSubnum|Bit3|sum~3  = CARRY((\Decoder1|Rs1~combout  & (!\AddSubnum|Bit2|cout~0_combout  & !\AddSubnum|Bit3|sum~1_cout )) # (!\Decoder1|Rs1~combout  & ((!\AddSubnum|Bit3|sum~1_cout ) # (!\AddSubnum|Bit2|cout~0_combout ))))

	.dataa(\Decoder1|Rs1~combout ),
	.datab(\AddSubnum|Bit2|cout~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSubnum|Bit3|sum~1_cout ),
	.combout(\AddSubnum|Bit3|sum~2_combout ),
	.cout(\AddSubnum|Bit3|sum~3 ));
// synopsys translate_off
defparam \AddSubnum|Bit3|sum~2 .lut_mask = 16'h9617;
defparam \AddSubnum|Bit3|sum~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneiv_lcell_comb \AddSubnum|Bit3|sum~4 (
// Equation(s):
// \AddSubnum|Bit3|sum~4_combout  = ((\Decoder1|Rs1~combout  $ (\toInvertnum|reg0_valout_num[4]~4_combout  $ (!\AddSubnum|Bit3|sum~3 )))) # (GND)
// \AddSubnum|Bit3|sum~5  = CARRY((\Decoder1|Rs1~combout  & ((\toInvertnum|reg0_valout_num[4]~4_combout ) # (!\AddSubnum|Bit3|sum~3 ))) # (!\Decoder1|Rs1~combout  & (\toInvertnum|reg0_valout_num[4]~4_combout  & !\AddSubnum|Bit3|sum~3 )))

	.dataa(\Decoder1|Rs1~combout ),
	.datab(\toInvertnum|reg0_valout_num[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSubnum|Bit3|sum~3 ),
	.combout(\AddSubnum|Bit3|sum~4_combout ),
	.cout(\AddSubnum|Bit3|sum~5 ));
// synopsys translate_off
defparam \AddSubnum|Bit3|sum~4 .lut_mask = 16'h698E;
defparam \AddSubnum|Bit3|sum~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N16
cycloneiv_lcell_comb \Reg_XoR|to_reg[4] (
// Equation(s):
// \Reg_XoR|to_reg [4] = (\Decoder1|Rs2~combout  & (\Decoder1|Equal1~2_combout  & (\reg1|Reg_out [4] $ (\reg0|Reg_out [4])))) # (!\Decoder1|Rs2~combout  & (!\Decoder1|Equal1~2_combout  & (\reg1|Reg_out [4] $ (\reg0|Reg_out [4]))))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\reg1|Reg_out [4]),
	.datac(\reg0|Reg_out [4]),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Reg_XoR|to_reg [4]),
	.cout());
// synopsys translate_off
defparam \Reg_XoR|to_reg[4] .lut_mask = 16'h2814;
defparam \Reg_XoR|to_reg[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N28
cycloneiv_lcell_comb \Mux|currAns[4]~24 (
// Equation(s):
// \Mux|currAns[4]~24_combout  = (\Decoder1|instrC [2] & ((\Mux|currAns[4]~23_combout  & (\AddSubnum|Bit3|sum~4_combout )) # (!\Mux|currAns[4]~23_combout  & ((\Reg_XoR|to_reg [4]))))) # (!\Decoder1|instrC [2] & (\Mux|currAns[4]~23_combout ))

	.dataa(\Decoder1|instrC [2]),
	.datab(\Mux|currAns[4]~23_combout ),
	.datac(\AddSubnum|Bit3|sum~4_combout ),
	.datad(\Reg_XoR|to_reg [4]),
	.cin(gnd),
	.combout(\Mux|currAns[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[4]~24 .lut_mask = 16'hE6C4;
defparam \Mux|currAns[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N2
cycloneiv_lcell_comb \Mux|currAns[4]~25 (
// Equation(s):
// \Mux|currAns[4]~25_combout  = (\Mux|currAns[3]~6_combout  & ((\Mux|currAns[3]~7_combout ) # ((\toInvert|reg1_valout~3_combout )))) # (!\Mux|currAns[3]~6_combout  & (!\Mux|currAns[3]~7_combout  & ((\Mux|currAns[4]~24_combout ))))

	.dataa(\Mux|currAns[3]~6_combout ),
	.datab(\Mux|currAns[3]~7_combout ),
	.datac(\toInvert|reg1_valout~3_combout ),
	.datad(\Mux|currAns[4]~24_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[4]~25 .lut_mask = 16'hB9A8;
defparam \Mux|currAns[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N6
cycloneiv_lcell_comb \Mux|currAns[4]~26 (
// Equation(s):
// \Mux|currAns[4]~26_combout  = (\Mux|currAns[3]~7_combout  & ((\Mux|currAns[4]~25_combout  & ((\And1|to_reg [4]))) # (!\Mux|currAns[4]~25_combout  & (\Add1|Bit4|sum~0_combout )))) # (!\Mux|currAns[3]~7_combout  & (((\Mux|currAns[4]~25_combout ))))

	.dataa(\Add1|Bit4|sum~0_combout ),
	.datab(\Mux|currAns[3]~7_combout ),
	.datac(\And1|to_reg [4]),
	.datad(\Mux|currAns[4]~25_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[4]~26 .lut_mask = 16'hF388;
defparam \Mux|currAns[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N0
cycloneiv_lcell_comb \Mux|currAns[4]~27 (
// Equation(s):
// \Mux|currAns[4]~27_combout  = (\Mux|Equal6~0_combout  & (\toInvert|reg1_valout~6_combout )) # (!\Mux|Equal6~0_combout  & ((\Mux|currAns[4]~26_combout )))

	.dataa(\toInvert|reg1_valout~6_combout ),
	.datab(\Mux|Equal6~0_combout ),
	.datac(gnd),
	.datad(\Mux|currAns[4]~26_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[4]~27 .lut_mask = 16'hBB88;
defparam \Mux|currAns[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N14
cycloneiv_lcell_comb \Mux|currAns[4] (
// Equation(s):
// \Mux|currAns [4] = (GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & (\Mux|currAns [4])) # (!GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & ((\Mux|currAns[4]~27_combout )))

	.dataa(gnd),
	.datab(\Mux|currAns [4]),
	.datac(\Decoder1|instrC[3]~clkctrl_outclk ),
	.datad(\Mux|currAns[4]~27_combout ),
	.cin(gnd),
	.combout(\Mux|currAns [4]),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[4] .lut_mask = 16'hCFC0;
defparam \Mux|currAns[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N12
cycloneiv_lcell_comb \reg2T|Reg_out[4]~feeder (
// Equation(s):
// \reg2T|Reg_out[4]~feeder_combout  = \Mux|currAns [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux|currAns [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2T|Reg_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2T|Reg_out[4]~feeder .lut_mask = 16'hF0F0;
defparam \reg2T|Reg_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N13
dffeas \reg2T|Reg_out[4] (
	.clk(\Logic_exe~inputclkctrl_outclk ),
	.d(\reg2T|Reg_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2T|Reg_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2T|Reg_out[4] .is_wysiwyg = "true";
defparam \reg2T|Reg_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y24_N9
dffeas \reg0|Reg_out[4] (
	.clk(\regEN|reg0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Reg_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Reg_out[4] .is_wysiwyg = "true";
defparam \reg0|Reg_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
cycloneiv_lcell_comb \toInvert|reg0_valout~5 (
// Equation(s):
// \toInvert|reg0_valout~5_combout  = (\Decoder1|Rs2~combout  & ((\reg1|Reg_out [4]))) # (!\Decoder1|Rs2~combout  & (\reg0|Reg_out [4]))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(gnd),
	.datac(\reg0|Reg_out [4]),
	.datad(\reg1|Reg_out [4]),
	.cin(gnd),
	.combout(\toInvert|reg0_valout~5_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg0_valout~5 .lut_mask = 16'hFA50;
defparam \toInvert|reg0_valout~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N16
cycloneiv_lcell_comb \And1|to_reg[3] (
// Equation(s):
// \And1|to_reg [3] = (\reg1|Reg_out [3] & ((\reg0|Reg_out [3]) # ((\Decoder1|Rs2~combout  & !\Decoder1|Equal1~2_combout )))) # (!\reg1|Reg_out [3] & (!\Decoder1|Rs2~combout  & (\reg0|Reg_out [3] & \Decoder1|Equal1~2_combout )))

	.dataa(\reg1|Reg_out [3]),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg0|Reg_out [3]),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\And1|to_reg [3]),
	.cout());
// synopsys translate_off
defparam \And1|to_reg[3] .lut_mask = 16'hB0A8;
defparam \And1|to_reg[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
cycloneiv_lcell_comb \toInvert|invert_out[2] (
// Equation(s):
// \toInvert|invert_out [2] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((\toInvert|invertedV [2]))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invert_out [2]))

	.dataa(\Decoder1|isSub~clkctrl_outclk ),
	.datab(\toInvert|invert_out [2]),
	.datac(gnd),
	.datad(\toInvert|invertedV [2]),
	.cin(gnd),
	.combout(\toInvert|invert_out [2]),
	.cout());
// synopsys translate_off
defparam \toInvert|invert_out[2] .lut_mask = 16'hEE44;
defparam \toInvert|invert_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
cycloneiv_lcell_comb \toInvert|invert_out[1] (
// Equation(s):
// \toInvert|invert_out [1] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((\toInvert|invertedV [1]))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invert_out [1]))

	.dataa(\Decoder1|isSub~clkctrl_outclk ),
	.datab(\toInvert|invert_out [1]),
	.datac(gnd),
	.datad(\toInvert|invertedV [1]),
	.cin(gnd),
	.combout(\toInvert|invert_out [1]),
	.cout());
// synopsys translate_off
defparam \toInvert|invert_out[1] .lut_mask = 16'hEE44;
defparam \toInvert|invert_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cycloneiv_lcell_comb \toInvert|invertedV[3] (
// Equation(s):
// \toInvert|invertedV [3] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((!\toInvert|reg1_valout~3_combout ))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invertedV [3]))

	.dataa(gnd),
	.datab(\toInvert|invertedV [3]),
	.datac(\Decoder1|isSub~clkctrl_outclk ),
	.datad(\toInvert|reg1_valout~3_combout ),
	.cin(gnd),
	.combout(\toInvert|invertedV [3]),
	.cout());
// synopsys translate_off
defparam \toInvert|invertedV[3] .lut_mask = 16'h0CFC;
defparam \toInvert|invertedV[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneiv_lcell_comb \toInvert|invert_out[3] (
// Equation(s):
// \toInvert|invert_out [3] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((\toInvert|invertedV [3]))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invert_out [3]))

	.dataa(\Decoder1|isSub~clkctrl_outclk ),
	.datab(\toInvert|invert_out [3]),
	.datac(gnd),
	.datad(\toInvert|invertedV [3]),
	.cin(gnd),
	.combout(\toInvert|invert_out [3]),
	.cout());
// synopsys translate_off
defparam \toInvert|invert_out[3] .lut_mask = 16'hEE44;
defparam \toInvert|invert_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N8
cycloneiv_lcell_comb \Add1|Bit3|sum~0 (
// Equation(s):
// \Add1|Bit3|sum~0_combout  = \toInvert|invert_out [3] $ (((\toInvert|invert_out [0] & (\toInvert|invert_out [2] & \toInvert|invert_out [1]))))

	.dataa(\toInvert|invert_out [0]),
	.datab(\toInvert|invert_out [2]),
	.datac(\toInvert|invert_out [1]),
	.datad(\toInvert|invert_out [3]),
	.cin(gnd),
	.combout(\Add1|Bit3|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1|Bit3|sum~0 .lut_mask = 16'h7F80;
defparam \Add1|Bit3|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N14
cycloneiv_lcell_comb \Decoder1|imm[3] (
// Equation(s):
// \Decoder1|imm [3] = (GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & (\Logic_in[3]~input_o )) # (!GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & ((\Decoder1|imm [3])))

	.dataa(gnd),
	.datab(\Logic_in[3]~input_o ),
	.datac(\Decoder1|imm [3]),
	.datad(\Decoder1|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Decoder1|imm [3]),
	.cout());
// synopsys translate_off
defparam \Decoder1|imm[3] .lut_mask = 16'hCCF0;
defparam \Decoder1|imm[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
cycloneiv_lcell_comb \Reg_XoR|to_reg[3] (
// Equation(s):
// \Reg_XoR|to_reg [3] = (\reg1|Reg_out [3] & (!\reg0|Reg_out [3] & (\Decoder1|Rs2~combout  $ (!\Decoder1|Equal1~2_combout )))) # (!\reg1|Reg_out [3] & (\reg0|Reg_out [3] & (\Decoder1|Rs2~combout  $ (!\Decoder1|Equal1~2_combout ))))

	.dataa(\reg1|Reg_out [3]),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg0|Reg_out [3]),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Reg_XoR|to_reg [3]),
	.cout());
// synopsys translate_off
defparam \Reg_XoR|to_reg[3] .lut_mask = 16'h4812;
defparam \Reg_XoR|to_reg[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N10
cycloneiv_lcell_comb \Mux|currAns[3]~18 (
// Equation(s):
// \Mux|currAns[3]~18_combout  = (\Decoder1|instrC [0] & (\Decoder1|instrC [2])) # (!\Decoder1|instrC [0] & ((\Decoder1|instrC [2] & ((\Reg_XoR|to_reg [3]))) # (!\Decoder1|instrC [2] & (\AddSub|Bit0|sum~8_combout ))))

	.dataa(\Decoder1|instrC [0]),
	.datab(\Decoder1|instrC [2]),
	.datac(\AddSub|Bit0|sum~8_combout ),
	.datad(\Reg_XoR|to_reg [3]),
	.cin(gnd),
	.combout(\Mux|currAns[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[3]~18 .lut_mask = 16'hDC98;
defparam \Mux|currAns[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N24
cycloneiv_lcell_comb \Mux|currAns[3]~19 (
// Equation(s):
// \Mux|currAns[3]~19_combout  = (\Decoder1|instrC [0] & ((\Mux|currAns[3]~18_combout  & ((\AddSubnum|Bit3|sum~2_combout ))) # (!\Mux|currAns[3]~18_combout  & (\Decoder1|imm [3])))) # (!\Decoder1|instrC [0] & (((\Mux|currAns[3]~18_combout ))))

	.dataa(\Decoder1|instrC [0]),
	.datab(\Decoder1|imm [3]),
	.datac(\AddSubnum|Bit3|sum~2_combout ),
	.datad(\Mux|currAns[3]~18_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[3]~19 .lut_mask = 16'hF588;
defparam \Mux|currAns[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N6
cycloneiv_lcell_comb \Mux|currAns[3]~20 (
// Equation(s):
// \Mux|currAns[3]~20_combout  = (\Mux|currAns[3]~6_combout  & (\Mux|currAns[3]~7_combout )) # (!\Mux|currAns[3]~6_combout  & ((\Mux|currAns[3]~7_combout  & (\Add1|Bit3|sum~0_combout )) # (!\Mux|currAns[3]~7_combout  & ((\Mux|currAns[3]~19_combout )))))

	.dataa(\Mux|currAns[3]~6_combout ),
	.datab(\Mux|currAns[3]~7_combout ),
	.datac(\Add1|Bit3|sum~0_combout ),
	.datad(\Mux|currAns[3]~19_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[3]~20 .lut_mask = 16'hD9C8;
defparam \Mux|currAns[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N28
cycloneiv_lcell_comb \Mux|currAns[3]~21 (
// Equation(s):
// \Mux|currAns[3]~21_combout  = (\Mux|currAns[3]~6_combout  & ((\Mux|currAns[3]~20_combout  & ((\And1|to_reg [3]))) # (!\Mux|currAns[3]~20_combout  & (\toInvert|reg0_valout~2_combout )))) # (!\Mux|currAns[3]~6_combout  & (((\Mux|currAns[3]~20_combout ))))

	.dataa(\Mux|currAns[3]~6_combout ),
	.datab(\toInvert|reg0_valout~2_combout ),
	.datac(\And1|to_reg [3]),
	.datad(\Mux|currAns[3]~20_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[3]~21 .lut_mask = 16'hF588;
defparam \Mux|currAns[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N20
cycloneiv_lcell_comb \Mux|currAns[3]~22 (
// Equation(s):
// \Mux|currAns[3]~22_combout  = (\Mux|Equal6~0_combout  & (\toInvert|reg0_valout~5_combout )) # (!\Mux|Equal6~0_combout  & ((\Mux|currAns[3]~21_combout )))

	.dataa(\Mux|Equal6~0_combout ),
	.datab(\toInvert|reg0_valout~5_combout ),
	.datac(gnd),
	.datad(\Mux|currAns[3]~21_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[3]~22 .lut_mask = 16'hDD88;
defparam \Mux|currAns[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N4
cycloneiv_lcell_comb \Mux|currAns[3] (
// Equation(s):
// \Mux|currAns [3] = (GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & (\Mux|currAns [3])) # (!GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & ((\Mux|currAns[3]~22_combout )))

	.dataa(gnd),
	.datab(\Mux|currAns [3]),
	.datac(\Decoder1|instrC[3]~clkctrl_outclk ),
	.datad(\Mux|currAns[3]~22_combout ),
	.cin(gnd),
	.combout(\Mux|currAns [3]),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[3] .lut_mask = 16'hCFC0;
defparam \Mux|currAns[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N21
dffeas \reg2T|Reg_out[3] (
	.clk(\Logic_exe~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux|currAns [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2T|Reg_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2T|Reg_out[3] .is_wysiwyg = "true";
defparam \reg2T|Reg_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N9
dffeas \reg0|Reg_out[3] (
	.clk(\regEN|reg0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Reg_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Reg_out[3] .is_wysiwyg = "true";
defparam \reg0|Reg_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneiv_lcell_comb \toInvert|reg1_valout~3 (
// Equation(s):
// \toInvert|reg1_valout~3_combout  = (\Decoder1|Rs2~combout  & ((\reg1|Reg_out [3]))) # (!\Decoder1|Rs2~combout  & (\reg0|Reg_out [3]))

	.dataa(gnd),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg0|Reg_out [3]),
	.datad(\reg1|Reg_out [3]),
	.cin(gnd),
	.combout(\toInvert|reg1_valout~3_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg1_valout~3 .lut_mask = 16'hFC30;
defparam \toInvert|reg1_valout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N14
cycloneiv_lcell_comb \And1|to_reg[2] (
// Equation(s):
// \And1|to_reg [2] = (\Decoder1|Rs2~combout  & (\reg1|Reg_out [2] & ((\reg0|Reg_out [2]) # (!\Decoder1|Equal1~2_combout )))) # (!\Decoder1|Rs2~combout  & (\reg0|Reg_out [2] & ((\Decoder1|Equal1~2_combout ) # (\reg1|Reg_out [2]))))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\Decoder1|Equal1~2_combout ),
	.datac(\reg1|Reg_out [2]),
	.datad(\reg0|Reg_out [2]),
	.cin(gnd),
	.combout(\And1|to_reg [2]),
	.cout());
// synopsys translate_off
defparam \And1|to_reg[2] .lut_mask = 16'hF420;
defparam \And1|to_reg[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N28
cycloneiv_lcell_comb \AddSubnum|Bit2|sum~0 (
// Equation(s):
// \AddSubnum|Bit2|sum~0_combout  = \toInvertnum|reg0_valout_num[2]~2_combout  $ (\Logic_in[8]~input_o  $ (\Decoder1|Rs1~combout  $ (\AddSubnum|Bit1|cout~0_combout )))

	.dataa(\toInvertnum|reg0_valout_num[2]~2_combout ),
	.datab(\Logic_in[8]~input_o ),
	.datac(\Decoder1|Rs1~combout ),
	.datad(\AddSubnum|Bit1|cout~0_combout ),
	.cin(gnd),
	.combout(\AddSubnum|Bit2|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubnum|Bit2|sum~0 .lut_mask = 16'h6996;
defparam \AddSubnum|Bit2|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N18
cycloneiv_lcell_comb \Decoder1|imm[2] (
// Equation(s):
// \Decoder1|imm [2] = (GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & (\Logic_in[2]~input_o )) # (!GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & ((\Decoder1|imm [2])))

	.dataa(\Logic_in[2]~input_o ),
	.datab(\Decoder1|imm [2]),
	.datac(gnd),
	.datad(\Decoder1|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Decoder1|imm [2]),
	.cout());
// synopsys translate_off
defparam \Decoder1|imm[2] .lut_mask = 16'hAACC;
defparam \Decoder1|imm[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
cycloneiv_lcell_comb \Reg_XoR|to_reg[2] (
// Equation(s):
// \Reg_XoR|to_reg [2] = (\Decoder1|Rs2~combout  & (\Decoder1|Equal1~2_combout  & (\reg0|Reg_out [2] $ (\reg1|Reg_out [2])))) # (!\Decoder1|Rs2~combout  & (!\Decoder1|Equal1~2_combout  & (\reg0|Reg_out [2] $ (\reg1|Reg_out [2]))))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\reg0|Reg_out [2]),
	.datac(\Decoder1|Equal1~2_combout ),
	.datad(\reg1|Reg_out [2]),
	.cin(gnd),
	.combout(\Reg_XoR|to_reg [2]),
	.cout());
// synopsys translate_off
defparam \Reg_XoR|to_reg[2] .lut_mask = 16'h2184;
defparam \Reg_XoR|to_reg[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N0
cycloneiv_lcell_comb \Mux|currAns[2]~13 (
// Equation(s):
// \Mux|currAns[2]~13_combout  = (\Decoder1|instrC [0] & (\Decoder1|instrC [2])) # (!\Decoder1|instrC [0] & ((\Decoder1|instrC [2] & ((\Reg_XoR|to_reg [2]))) # (!\Decoder1|instrC [2] & (\AddSub|Bit0|sum~6_combout ))))

	.dataa(\Decoder1|instrC [0]),
	.datab(\Decoder1|instrC [2]),
	.datac(\AddSub|Bit0|sum~6_combout ),
	.datad(\Reg_XoR|to_reg [2]),
	.cin(gnd),
	.combout(\Mux|currAns[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[2]~13 .lut_mask = 16'hDC98;
defparam \Mux|currAns[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
cycloneiv_lcell_comb \Mux|currAns[2]~14 (
// Equation(s):
// \Mux|currAns[2]~14_combout  = (\Decoder1|instrC [0] & ((\Mux|currAns[2]~13_combout  & (\AddSubnum|Bit2|sum~0_combout )) # (!\Mux|currAns[2]~13_combout  & ((\Decoder1|imm [2]))))) # (!\Decoder1|instrC [0] & (((\Mux|currAns[2]~13_combout ))))

	.dataa(\Decoder1|instrC [0]),
	.datab(\AddSubnum|Bit2|sum~0_combout ),
	.datac(\Decoder1|imm [2]),
	.datad(\Mux|currAns[2]~13_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[2]~14 .lut_mask = 16'hDDA0;
defparam \Mux|currAns[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
cycloneiv_lcell_comb \Mux|currAns[2]~15 (
// Equation(s):
// \Mux|currAns[2]~15_combout  = (\Mux|currAns[3]~6_combout  & ((\Mux|currAns[3]~7_combout ) # ((\toInvert|reg1_valout~1_combout )))) # (!\Mux|currAns[3]~6_combout  & (!\Mux|currAns[3]~7_combout  & ((\Mux|currAns[2]~14_combout ))))

	.dataa(\Mux|currAns[3]~6_combout ),
	.datab(\Mux|currAns[3]~7_combout ),
	.datac(\toInvert|reg1_valout~1_combout ),
	.datad(\Mux|currAns[2]~14_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[2]~15 .lut_mask = 16'hB9A8;
defparam \Mux|currAns[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
cycloneiv_lcell_comb \Mux|currAns[2]~16 (
// Equation(s):
// \Mux|currAns[2]~16_combout  = (\Mux|currAns[3]~7_combout  & ((\Mux|currAns[2]~15_combout  & ((\And1|to_reg [2]))) # (!\Mux|currAns[2]~15_combout  & (\Add1|Bit2|sum~0_combout )))) # (!\Mux|currAns[3]~7_combout  & (((\Mux|currAns[2]~15_combout ))))

	.dataa(\Add1|Bit2|sum~0_combout ),
	.datab(\Mux|currAns[3]~7_combout ),
	.datac(\And1|to_reg [2]),
	.datad(\Mux|currAns[2]~15_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[2]~16 .lut_mask = 16'hF388;
defparam \Mux|currAns[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
cycloneiv_lcell_comb \Mux|currAns[2]~17 (
// Equation(s):
// \Mux|currAns[2]~17_combout  = (\Mux|Equal6~0_combout  & (\toInvert|reg1_valout~3_combout )) # (!\Mux|Equal6~0_combout  & ((\Mux|currAns[2]~16_combout )))

	.dataa(\Mux|Equal6~0_combout ),
	.datab(\toInvert|reg1_valout~3_combout ),
	.datac(gnd),
	.datad(\Mux|currAns[2]~16_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[2]~17 .lut_mask = 16'hDD88;
defparam \Mux|currAns[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
cycloneiv_lcell_comb \Mux|currAns[2] (
// Equation(s):
// \Mux|currAns [2] = (GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & (\Mux|currAns [2])) # (!GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & ((\Mux|currAns[2]~17_combout )))

	.dataa(\Mux|currAns [2]),
	.datab(gnd),
	.datac(\Decoder1|instrC[3]~clkctrl_outclk ),
	.datad(\Mux|currAns[2]~17_combout ),
	.cin(gnd),
	.combout(\Mux|currAns [2]),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[2] .lut_mask = 16'hAFA0;
defparam \Mux|currAns[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N3
dffeas \reg2T|Reg_out[2] (
	.clk(\Logic_exe~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux|currAns [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2T|Reg_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2T|Reg_out[2] .is_wysiwyg = "true";
defparam \reg2T|Reg_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N15
dffeas \reg1|Reg_out[2] (
	.clk(\regEN|reg1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Reg_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Reg_out[2] .is_wysiwyg = "true";
defparam \reg1|Reg_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
cycloneiv_lcell_comb \toInvert|reg0_valout~2 (
// Equation(s):
// \toInvert|reg0_valout~2_combout  = (\Decoder1|Rs2~combout  & (\reg1|Reg_out [2])) # (!\Decoder1|Rs2~combout  & ((\reg0|Reg_out [2])))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(gnd),
	.datac(\reg1|Reg_out [2]),
	.datad(\reg0|Reg_out [2]),
	.cin(gnd),
	.combout(\toInvert|reg0_valout~2_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg0_valout~2 .lut_mask = 16'hF5A0;
defparam \toInvert|reg0_valout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneiv_lcell_comb \Mux|currAns[3]~6 (
// Equation(s):
// \Mux|currAns[3]~6_combout  = (\Decoder1|instrC [1] & ((\Decoder1|instrC [0]) # (\Decoder1|instrC [2])))

	.dataa(gnd),
	.datab(\Decoder1|instrC [1]),
	.datac(\Decoder1|instrC [0]),
	.datad(\Decoder1|instrC [2]),
	.cin(gnd),
	.combout(\Mux|currAns[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[3]~6 .lut_mask = 16'hCCC0;
defparam \Mux|currAns[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cycloneiv_lcell_comb \And1|to_reg[1] (
// Equation(s):
// \And1|to_reg [1] = (\reg1|Reg_out [1] & ((\reg0|Reg_out [1]) # ((\Decoder1|Rs2~combout  & !\Decoder1|Equal1~2_combout )))) # (!\reg1|Reg_out [1] & (!\Decoder1|Rs2~combout  & (\reg0|Reg_out [1] & \Decoder1|Equal1~2_combout )))

	.dataa(\reg1|Reg_out [1]),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg0|Reg_out [1]),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\And1|to_reg [1]),
	.cout());
// synopsys translate_off
defparam \And1|to_reg[1] .lut_mask = 16'hB0A8;
defparam \And1|to_reg[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cycloneiv_lcell_comb \toInvert|invert_out[0] (
// Equation(s):
// \toInvert|invert_out [0] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((\toInvert|invertedV [0]))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invert_out [0]))

	.dataa(\toInvert|invert_out [0]),
	.datab(gnd),
	.datac(\Decoder1|isSub~clkctrl_outclk ),
	.datad(\toInvert|invertedV [0]),
	.cin(gnd),
	.combout(\toInvert|invert_out [0]),
	.cout());
// synopsys translate_off
defparam \toInvert|invert_out[0] .lut_mask = 16'hFA0A;
defparam \toInvert|invert_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneiv_lcell_comb \Add1|Bit1|sum~0 (
// Equation(s):
// \Add1|Bit1|sum~0_combout  = \toInvert|invert_out [0] $ (\toInvert|invert_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\toInvert|invert_out [0]),
	.datad(\toInvert|invert_out [1]),
	.cin(gnd),
	.combout(\Add1|Bit1|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1|Bit1|sum~0 .lut_mask = 16'h0FF0;
defparam \Add1|Bit1|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N14
cycloneiv_lcell_comb \Decoder1|imm[1] (
// Equation(s):
// \Decoder1|imm [1] = (GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & (\Logic_in[1]~input_o )) # (!GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & ((\Decoder1|imm [1])))

	.dataa(\Logic_in[1]~input_o ),
	.datab(gnd),
	.datac(\Decoder1|imm [1]),
	.datad(\Decoder1|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Decoder1|imm [1]),
	.cout());
// synopsys translate_off
defparam \Decoder1|imm[1] .lut_mask = 16'hAAF0;
defparam \Decoder1|imm[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cycloneiv_lcell_comb \Reg_XoR|to_reg[1] (
// Equation(s):
// \Reg_XoR|to_reg [1] = (\reg1|Reg_out [1] & (!\reg0|Reg_out [1] & (\Decoder1|Rs2~combout  $ (!\Decoder1|Equal1~2_combout )))) # (!\reg1|Reg_out [1] & (\reg0|Reg_out [1] & (\Decoder1|Rs2~combout  $ (!\Decoder1|Equal1~2_combout ))))

	.dataa(\reg1|Reg_out [1]),
	.datab(\reg0|Reg_out [1]),
	.datac(\Decoder1|Rs2~combout ),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Reg_XoR|to_reg [1]),
	.cout());
// synopsys translate_off
defparam \Reg_XoR|to_reg[1] .lut_mask = 16'h6006;
defparam \Reg_XoR|to_reg[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N18
cycloneiv_lcell_comb \Mux|currAns[1]~8 (
// Equation(s):
// \Mux|currAns[1]~8_combout  = (\Decoder1|instrC [2] & (((\Decoder1|instrC [0]) # (\Reg_XoR|to_reg [1])))) # (!\Decoder1|instrC [2] & (\AddSub|Bit0|sum~4_combout  & (!\Decoder1|instrC [0])))

	.dataa(\Decoder1|instrC [2]),
	.datab(\AddSub|Bit0|sum~4_combout ),
	.datac(\Decoder1|instrC [0]),
	.datad(\Reg_XoR|to_reg [1]),
	.cin(gnd),
	.combout(\Mux|currAns[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[1]~8 .lut_mask = 16'hAEA4;
defparam \Mux|currAns[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cycloneiv_lcell_comb \Mux|currAns[1]~9 (
// Equation(s):
// \Mux|currAns[1]~9_combout  = (\Decoder1|instrC [0] & ((\Mux|currAns[1]~8_combout  & (\AddSubnum|Bit1|sum~0_combout )) # (!\Mux|currAns[1]~8_combout  & ((\Decoder1|imm [1]))))) # (!\Decoder1|instrC [0] & (((\Mux|currAns[1]~8_combout ))))

	.dataa(\AddSubnum|Bit1|sum~0_combout ),
	.datab(\Decoder1|instrC [0]),
	.datac(\Decoder1|imm [1]),
	.datad(\Mux|currAns[1]~8_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[1]~9 .lut_mask = 16'hBBC0;
defparam \Mux|currAns[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cycloneiv_lcell_comb \Mux|currAns[1]~10 (
// Equation(s):
// \Mux|currAns[1]~10_combout  = (\Mux|currAns[3]~6_combout  & (((\Mux|currAns[3]~7_combout )))) # (!\Mux|currAns[3]~6_combout  & ((\Mux|currAns[3]~7_combout  & (\Add1|Bit1|sum~0_combout )) # (!\Mux|currAns[3]~7_combout  & ((\Mux|currAns[1]~9_combout )))))

	.dataa(\Mux|currAns[3]~6_combout ),
	.datab(\Add1|Bit1|sum~0_combout ),
	.datac(\Mux|currAns[3]~7_combout ),
	.datad(\Mux|currAns[1]~9_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[1]~10 .lut_mask = 16'hE5E0;
defparam \Mux|currAns[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cycloneiv_lcell_comb \Mux|currAns[1]~11 (
// Equation(s):
// \Mux|currAns[1]~11_combout  = (\Mux|currAns[3]~6_combout  & ((\Mux|currAns[1]~10_combout  & ((\And1|to_reg [1]))) # (!\Mux|currAns[1]~10_combout  & (\toInvert|reg0_valout~0_combout )))) # (!\Mux|currAns[3]~6_combout  & (((\Mux|currAns[1]~10_combout ))))

	.dataa(\toInvert|reg0_valout~0_combout ),
	.datab(\Mux|currAns[3]~6_combout ),
	.datac(\And1|to_reg [1]),
	.datad(\Mux|currAns[1]~10_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[1]~11 .lut_mask = 16'hF388;
defparam \Mux|currAns[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cycloneiv_lcell_comb \Mux|currAns[1]~12 (
// Equation(s):
// \Mux|currAns[1]~12_combout  = (\Mux|Equal6~0_combout  & (\toInvert|reg0_valout~2_combout )) # (!\Mux|Equal6~0_combout  & ((\Mux|currAns[1]~11_combout )))

	.dataa(\Mux|Equal6~0_combout ),
	.datab(\toInvert|reg0_valout~2_combout ),
	.datac(gnd),
	.datad(\Mux|currAns[1]~11_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[1]~12 .lut_mask = 16'hDD88;
defparam \Mux|currAns[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cycloneiv_lcell_comb \Mux|currAns[1] (
// Equation(s):
// \Mux|currAns [1] = (GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & (\Mux|currAns [1])) # (!GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & ((\Mux|currAns[1]~12_combout )))

	.dataa(gnd),
	.datab(\Mux|currAns [1]),
	.datac(\Mux|currAns[1]~12_combout ),
	.datad(\Decoder1|instrC[3]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mux|currAns [1]),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[1] .lut_mask = 16'hCCF0;
defparam \Mux|currAns[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N27
dffeas \reg2T|Reg_out[1] (
	.clk(\Logic_exe~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux|currAns [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2T|Reg_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2T|Reg_out[1] .is_wysiwyg = "true";
defparam \reg2T|Reg_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N15
dffeas \reg0|Reg_out[1] (
	.clk(\regEN|reg0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Reg_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Reg_out[1] .is_wysiwyg = "true";
defparam \reg0|Reg_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N28
cycloneiv_lcell_comb \toInvert|invertedV[7] (
// Equation(s):
// \toInvert|invertedV [7] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((!\toInvert|reg1_valout~9_combout ))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invertedV [7]))

	.dataa(gnd),
	.datab(\toInvert|invertedV [7]),
	.datac(\Decoder1|isSub~clkctrl_outclk ),
	.datad(\toInvert|reg1_valout~9_combout ),
	.cin(gnd),
	.combout(\toInvert|invertedV [7]),
	.cout());
// synopsys translate_off
defparam \toInvert|invertedV[7] .lut_mask = 16'h0CFC;
defparam \toInvert|invertedV[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N30
cycloneiv_lcell_comb \toInvert|invert_out[7] (
// Equation(s):
// \toInvert|invert_out [7] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((\toInvert|invertedV [7]))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invert_out [7]))

	.dataa(\toInvert|invert_out [7]),
	.datab(gnd),
	.datac(\Decoder1|isSub~clkctrl_outclk ),
	.datad(\toInvert|invertedV [7]),
	.cin(gnd),
	.combout(\toInvert|invert_out [7]),
	.cout());
// synopsys translate_off
defparam \toInvert|invert_out[7] .lut_mask = 16'hFA0A;
defparam \toInvert|invert_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N7
dffeas \reg0|Reg_out[7] (
	.clk(\regEN|reg0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Reg_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Reg_out[7] .is_wysiwyg = "true";
defparam \reg0|Reg_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N6
cycloneiv_lcell_comb \toInvert|reg0_valout[7]~11 (
// Equation(s):
// \toInvert|reg0_valout[7]~11_combout  = (\Decoder1|isSub~combout  & ((\Decoder1|Rs2~combout  & (\reg0|Reg_out [7])) # (!\Decoder1|Rs2~combout  & ((\toInvert|invertedV [7]))))) # (!\Decoder1|isSub~combout  & (((\reg0|Reg_out [7]))))

	.dataa(\Decoder1|isSub~combout ),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg0|Reg_out [7]),
	.datad(\toInvert|invertedV [7]),
	.cin(gnd),
	.combout(\toInvert|reg0_valout[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg0_valout[7]~11 .lut_mask = 16'hF2D0;
defparam \toInvert|reg0_valout[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N22
cycloneiv_lcell_comb \toInvert|reg1_valout[7]~11 (
// Equation(s):
// \toInvert|reg1_valout[7]~11_combout  = (\Decoder1|Rs2~combout  & ((\Decoder1|isSub~combout  & (\toInvert|invertedV [7])) # (!\Decoder1|isSub~combout  & ((\reg1|Reg_out [7]))))) # (!\Decoder1|Rs2~combout  & (((\reg1|Reg_out [7]))))

	.dataa(\toInvert|invertedV [7]),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg1|Reg_out [7]),
	.datad(\Decoder1|isSub~combout ),
	.cin(gnd),
	.combout(\toInvert|reg1_valout[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg1_valout[7]~11 .lut_mask = 16'hB8F0;
defparam \toInvert|reg1_valout[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N12
cycloneiv_lcell_comb \toInvert|reg1_valout[6]~10 (
// Equation(s):
// \toInvert|reg1_valout[6]~10_combout  = (\Decoder1|Rs2~combout  & ((\Decoder1|isSub~combout  & (\toInvert|invertedV [6])) # (!\Decoder1|isSub~combout  & ((\reg1|Reg_out [6]))))) # (!\Decoder1|Rs2~combout  & (((\reg1|Reg_out [6]))))

	.dataa(\toInvert|invertedV [6]),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg1|Reg_out [6]),
	.datad(\Decoder1|isSub~combout ),
	.cin(gnd),
	.combout(\toInvert|reg1_valout[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg1_valout[6]~10 .lut_mask = 16'hB8F0;
defparam \toInvert|reg1_valout[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cycloneiv_lcell_comb \reg1|Reg_out[5]~feeder (
// Equation(s):
// \reg1|Reg_out[5]~feeder_combout  = \reg2T|Reg_out [5]

	.dataa(\reg2T|Reg_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg1|Reg_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|Reg_out[5]~feeder .lut_mask = 16'hAAAA;
defparam \reg1|Reg_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N5
dffeas \reg1|Reg_out[5] (
	.clk(\regEN|reg1~clkctrl_outclk ),
	.d(\reg1|Reg_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Reg_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Reg_out[5] .is_wysiwyg = "true";
defparam \reg1|Reg_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneiv_lcell_comb \toInvert|reg1_valout~6 (
// Equation(s):
// \toInvert|reg1_valout~6_combout  = (\Decoder1|Rs2~combout  & (\reg1|Reg_out [5])) # (!\Decoder1|Rs2~combout  & ((\reg0|Reg_out [5])))

	.dataa(\Decoder1|Rs2~combout ),
	.datab(\reg1|Reg_out [5]),
	.datac(gnd),
	.datad(\reg0|Reg_out [5]),
	.cin(gnd),
	.combout(\toInvert|reg1_valout~6_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg1_valout~6 .lut_mask = 16'hDD88;
defparam \toInvert|reg1_valout~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneiv_lcell_comb \toInvert|invertedV[5] (
// Equation(s):
// \toInvert|invertedV [5] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((!\toInvert|reg1_valout~6_combout ))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invertedV [5]))

	.dataa(\Decoder1|isSub~clkctrl_outclk ),
	.datab(\toInvert|invertedV [5]),
	.datac(gnd),
	.datad(\toInvert|reg1_valout~6_combout ),
	.cin(gnd),
	.combout(\toInvert|invertedV [5]),
	.cout());
// synopsys translate_off
defparam \toInvert|invertedV[5] .lut_mask = 16'h44EE;
defparam \toInvert|invertedV[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneiv_lcell_comb \toInvert|reg1_valout[5]~8 (
// Equation(s):
// \toInvert|reg1_valout[5]~8_combout  = (\Decoder1|isSub~combout  & ((\Decoder1|Rs2~combout  & (\toInvert|invertedV [5])) # (!\Decoder1|Rs2~combout  & ((\reg1|Reg_out [5]))))) # (!\Decoder1|isSub~combout  & (((\reg1|Reg_out [5]))))

	.dataa(\Decoder1|isSub~combout ),
	.datab(\toInvert|invertedV [5]),
	.datac(\reg1|Reg_out [5]),
	.datad(\Decoder1|Rs2~combout ),
	.cin(gnd),
	.combout(\toInvert|reg1_valout[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg1_valout[5]~8 .lut_mask = 16'hD8F0;
defparam \toInvert|reg1_valout[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneiv_lcell_comb \AddSub|Bit0|sum~12 (
// Equation(s):
// \AddSub|Bit0|sum~12_combout  = ((\toInvert|reg0_valout[5]~9_combout  $ (\toInvert|reg1_valout[5]~8_combout  $ (!\AddSub|Bit0|sum~11 )))) # (GND)
// \AddSub|Bit0|sum~13  = CARRY((\toInvert|reg0_valout[5]~9_combout  & ((\toInvert|reg1_valout[5]~8_combout ) # (!\AddSub|Bit0|sum~11 ))) # (!\toInvert|reg0_valout[5]~9_combout  & (\toInvert|reg1_valout[5]~8_combout  & !\AddSub|Bit0|sum~11 )))

	.dataa(\toInvert|reg0_valout[5]~9_combout ),
	.datab(\toInvert|reg1_valout[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSub|Bit0|sum~11 ),
	.combout(\AddSub|Bit0|sum~12_combout ),
	.cout(\AddSub|Bit0|sum~13 ));
// synopsys translate_off
defparam \AddSub|Bit0|sum~12 .lut_mask = 16'h698E;
defparam \AddSub|Bit0|sum~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
cycloneiv_lcell_comb \AddSub|Bit0|sum~16 (
// Equation(s):
// \AddSub|Bit0|sum~16_combout  = \toInvert|reg0_valout[7]~11_combout  $ (\AddSub|Bit0|sum~15  $ (!\toInvert|reg1_valout[7]~11_combout ))

	.dataa(gnd),
	.datab(\toInvert|reg0_valout[7]~11_combout ),
	.datac(gnd),
	.datad(\toInvert|reg1_valout[7]~11_combout ),
	.cin(\AddSub|Bit0|sum~15 ),
	.combout(\AddSub|Bit0|sum~16_combout ),
	.cout());
// synopsys translate_off
defparam \AddSub|Bit0|sum~16 .lut_mask = 16'h3CC3;
defparam \AddSub|Bit0|sum~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N10
cycloneiv_lcell_comb \toInvert|invertedV[6] (
// Equation(s):
// \toInvert|invertedV [6] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((!\toInvert|reg0_valout~8_combout ))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invertedV [6]))

	.dataa(\toInvert|invertedV [6]),
	.datab(gnd),
	.datac(\Decoder1|isSub~clkctrl_outclk ),
	.datad(\toInvert|reg0_valout~8_combout ),
	.cin(gnd),
	.combout(\toInvert|invertedV [6]),
	.cout());
// synopsys translate_off
defparam \toInvert|invertedV[6] .lut_mask = 16'h0AFA;
defparam \toInvert|invertedV[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N0
cycloneiv_lcell_comb \toInvert|invert_out[6] (
// Equation(s):
// \toInvert|invert_out [6] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((\toInvert|invertedV [6]))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invert_out [6]))

	.dataa(gnd),
	.datab(\toInvert|invert_out [6]),
	.datac(\Decoder1|isSub~clkctrl_outclk ),
	.datad(\toInvert|invertedV [6]),
	.cin(gnd),
	.combout(\toInvert|invert_out [6]),
	.cout());
// synopsys translate_off
defparam \toInvert|invert_out[6] .lut_mask = 16'hFC0C;
defparam \toInvert|invert_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneiv_lcell_comb \toInvert|invert_out[5] (
// Equation(s):
// \toInvert|invert_out [5] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((\toInvert|invertedV [5]))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invert_out [5]))

	.dataa(\toInvert|invert_out [5]),
	.datab(gnd),
	.datac(\Decoder1|isSub~clkctrl_outclk ),
	.datad(\toInvert|invertedV [5]),
	.cin(gnd),
	.combout(\toInvert|invert_out [5]),
	.cout());
// synopsys translate_off
defparam \toInvert|invert_out[5] .lut_mask = 16'hFA0A;
defparam \toInvert|invert_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N4
cycloneiv_lcell_comb \toInvert|invert_out[4] (
// Equation(s):
// \toInvert|invert_out [4] = (GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & ((\toInvert|invertedV [4]))) # (!GLOBAL(\Decoder1|isSub~clkctrl_outclk ) & (\toInvert|invert_out [4]))

	.dataa(gnd),
	.datab(\toInvert|invert_out [4]),
	.datac(\Decoder1|isSub~clkctrl_outclk ),
	.datad(\toInvert|invertedV [4]),
	.cin(gnd),
	.combout(\toInvert|invert_out [4]),
	.cout());
// synopsys translate_off
defparam \toInvert|invert_out[4] .lut_mask = 16'hFC0C;
defparam \toInvert|invert_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneiv_lcell_comb \Add1|Bit6|cout~0 (
// Equation(s):
// \Add1|Bit6|cout~0_combout  = (\Add1|Bit3|cout~0_combout  & (\toInvert|invert_out [6] & (\toInvert|invert_out [5] & \toInvert|invert_out [4])))

	.dataa(\Add1|Bit3|cout~0_combout ),
	.datab(\toInvert|invert_out [6]),
	.datac(\toInvert|invert_out [5]),
	.datad(\toInvert|invert_out [4]),
	.cin(gnd),
	.combout(\Add1|Bit6|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1|Bit6|cout~0 .lut_mask = 16'h8000;
defparam \Add1|Bit6|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneiv_lcell_comb \Mux|currAns[7]~40 (
// Equation(s):
// \Mux|currAns[7]~40_combout  = (\Decoder1|instrC [1] & (\toInvert|invert_out [7] $ (((\Add1|Bit6|cout~0_combout ))))) # (!\Decoder1|instrC [1] & (((\AddSub|Bit0|sum~16_combout ))))

	.dataa(\Decoder1|instrC [1]),
	.datab(\toInvert|invert_out [7]),
	.datac(\AddSub|Bit0|sum~16_combout ),
	.datad(\Add1|Bit6|cout~0_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[7]~40 .lut_mask = 16'h72D8;
defparam \Mux|currAns[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneiv_lcell_comb \Reg_XoR|to_reg[7] (
// Equation(s):
// \Reg_XoR|to_reg [7] = (\reg0|Reg_out [7] & (!\reg1|Reg_out [7] & (\Decoder1|Rs2~combout  $ (!\Decoder1|Equal1~2_combout )))) # (!\reg0|Reg_out [7] & (\reg1|Reg_out [7] & (\Decoder1|Rs2~combout  $ (!\Decoder1|Equal1~2_combout ))))

	.dataa(\reg0|Reg_out [7]),
	.datab(\reg1|Reg_out [7]),
	.datac(\Decoder1|Rs2~combout ),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Reg_XoR|to_reg [7]),
	.cout());
// synopsys translate_off
defparam \Reg_XoR|to_reg[7] .lut_mask = 16'h6006;
defparam \Reg_XoR|to_reg[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneiv_lcell_comb \Mux|currAns[7]~41 (
// Equation(s):
// \Mux|currAns[7]~41_combout  = (\Decoder1|instrC [2] & (!\Decoder1|instrC [1] & ((\Reg_XoR|to_reg [7])))) # (!\Decoder1|instrC [2] & (((\Mux|currAns[7]~40_combout ))))

	.dataa(\Decoder1|instrC [1]),
	.datab(\Decoder1|instrC [2]),
	.datac(\Mux|currAns[7]~40_combout ),
	.datad(\Reg_XoR|to_reg [7]),
	.cin(gnd),
	.combout(\Mux|currAns[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[7]~41 .lut_mask = 16'h7430;
defparam \Mux|currAns[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneiv_lcell_comb \And1|to_reg[7] (
// Equation(s):
// \And1|to_reg [7] = (\reg0|Reg_out [7] & ((\reg1|Reg_out [7]) # ((!\Decoder1|Rs2~combout  & \Decoder1|Equal1~2_combout )))) # (!\reg0|Reg_out [7] & (\reg1|Reg_out [7] & (\Decoder1|Rs2~combout  & !\Decoder1|Equal1~2_combout )))

	.dataa(\reg0|Reg_out [7]),
	.datab(\reg1|Reg_out [7]),
	.datac(\Decoder1|Rs2~combout ),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\And1|to_reg [7]),
	.cout());
// synopsys translate_off
defparam \And1|to_reg[7] .lut_mask = 16'h8AC8;
defparam \And1|to_reg[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N22
cycloneiv_lcell_comb \Decoder1|imm[7] (
// Equation(s):
// \Decoder1|imm [7] = (GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & (\Logic_in[7]~input_o )) # (!GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & ((\Decoder1|imm [7])))

	.dataa(gnd),
	.datab(\Logic_in[7]~input_o ),
	.datac(\Decoder1|imm [7]),
	.datad(\Decoder1|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Decoder1|imm [7]),
	.cout());
// synopsys translate_off
defparam \Decoder1|imm[7] .lut_mask = 16'hCCF0;
defparam \Decoder1|imm[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N16
cycloneiv_lcell_comb \toInvertnum|reg0_valout_num[7]~7 (
// Equation(s):
// \toInvertnum|reg0_valout_num[7]~7_combout  = (\Decoder1|isSub~combout  & (\reg1|Reg_out [7])) # (!\Decoder1|isSub~combout  & ((\reg0|Reg_out [7])))

	.dataa(\reg1|Reg_out [7]),
	.datab(\Decoder1|isSub~combout ),
	.datac(gnd),
	.datad(\reg0|Reg_out [7]),
	.cin(gnd),
	.combout(\toInvertnum|reg0_valout_num[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \toInvertnum|reg0_valout_num[7]~7 .lut_mask = 16'hBB88;
defparam \toInvertnum|reg0_valout_num[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneiv_lcell_comb \AddSubnum|Bit3|sum~6 (
// Equation(s):
// \AddSubnum|Bit3|sum~6_combout  = (\toInvertnum|reg0_valout_num[5]~5_combout  & ((\Decoder1|Rs1~combout  & (\AddSubnum|Bit3|sum~5  & VCC)) # (!\Decoder1|Rs1~combout  & (!\AddSubnum|Bit3|sum~5 )))) # (!\toInvertnum|reg0_valout_num[5]~5_combout  & 
// ((\Decoder1|Rs1~combout  & (!\AddSubnum|Bit3|sum~5 )) # (!\Decoder1|Rs1~combout  & ((\AddSubnum|Bit3|sum~5 ) # (GND)))))
// \AddSubnum|Bit3|sum~7  = CARRY((\toInvertnum|reg0_valout_num[5]~5_combout  & (!\Decoder1|Rs1~combout  & !\AddSubnum|Bit3|sum~5 )) # (!\toInvertnum|reg0_valout_num[5]~5_combout  & ((!\AddSubnum|Bit3|sum~5 ) # (!\Decoder1|Rs1~combout ))))

	.dataa(\toInvertnum|reg0_valout_num[5]~5_combout ),
	.datab(\Decoder1|Rs1~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSubnum|Bit3|sum~5 ),
	.combout(\AddSubnum|Bit3|sum~6_combout ),
	.cout(\AddSubnum|Bit3|sum~7 ));
// synopsys translate_off
defparam \AddSubnum|Bit3|sum~6 .lut_mask = 16'h9617;
defparam \AddSubnum|Bit3|sum~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneiv_lcell_comb \AddSubnum|Bit3|sum~8 (
// Equation(s):
// \AddSubnum|Bit3|sum~8_combout  = ((\toInvertnum|reg0_valout_num[6]~6_combout  $ (\Decoder1|Rs1~combout  $ (!\AddSubnum|Bit3|sum~7 )))) # (GND)
// \AddSubnum|Bit3|sum~9  = CARRY((\toInvertnum|reg0_valout_num[6]~6_combout  & ((\Decoder1|Rs1~combout ) # (!\AddSubnum|Bit3|sum~7 ))) # (!\toInvertnum|reg0_valout_num[6]~6_combout  & (\Decoder1|Rs1~combout  & !\AddSubnum|Bit3|sum~7 )))

	.dataa(\toInvertnum|reg0_valout_num[6]~6_combout ),
	.datab(\Decoder1|Rs1~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSubnum|Bit3|sum~7 ),
	.combout(\AddSubnum|Bit3|sum~8_combout ),
	.cout(\AddSubnum|Bit3|sum~9 ));
// synopsys translate_off
defparam \AddSubnum|Bit3|sum~8 .lut_mask = 16'h698E;
defparam \AddSubnum|Bit3|sum~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneiv_lcell_comb \AddSubnum|Bit3|sum~10 (
// Equation(s):
// \AddSubnum|Bit3|sum~10_combout  = \toInvertnum|reg0_valout_num[7]~7_combout  $ (\AddSubnum|Bit3|sum~9  $ (\Decoder1|Rs1~combout ))

	.dataa(gnd),
	.datab(\toInvertnum|reg0_valout_num[7]~7_combout ),
	.datac(gnd),
	.datad(\Decoder1|Rs1~combout ),
	.cin(\AddSubnum|Bit3|sum~9 ),
	.combout(\AddSubnum|Bit3|sum~10_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubnum|Bit3|sum~10 .lut_mask = 16'hC33C;
defparam \AddSubnum|Bit3|sum~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneiv_lcell_comb \Mux|currAns[7]~38 (
// Equation(s):
// \Mux|currAns[7]~38_combout  = (\Decoder1|instrC [1] & (((\Decoder1|instrC [2])))) # (!\Decoder1|instrC [1] & ((\Decoder1|instrC [2] & ((\AddSubnum|Bit3|sum~10_combout ))) # (!\Decoder1|instrC [2] & (\Decoder1|imm [7]))))

	.dataa(\Decoder1|instrC [1]),
	.datab(\Decoder1|imm [7]),
	.datac(\Decoder1|instrC [2]),
	.datad(\AddSubnum|Bit3|sum~10_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[7]~38 .lut_mask = 16'hF4A4;
defparam \Mux|currAns[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneiv_lcell_comb \Mux|currAns[7]~39 (
// Equation(s):
// \Mux|currAns[7]~39_combout  = (\Decoder1|instrC [1] & ((\Mux|currAns[7]~38_combout  & (\toInvert|reg0_valout~8_combout )) # (!\Mux|currAns[7]~38_combout  & ((\And1|to_reg [7]))))) # (!\Decoder1|instrC [1] & (((\Mux|currAns[7]~38_combout ))))

	.dataa(\Decoder1|instrC [1]),
	.datab(\toInvert|reg0_valout~8_combout ),
	.datac(\And1|to_reg [7]),
	.datad(\Mux|currAns[7]~38_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[7]~39 .lut_mask = 16'hDDA0;
defparam \Mux|currAns[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneiv_lcell_comb \Mux|currAns[7]~42 (
// Equation(s):
// \Mux|currAns[7]~42_combout  = (\Decoder1|instrC [0] & ((\Mux|currAns[7]~39_combout ))) # (!\Decoder1|instrC [0] & (\Mux|currAns[7]~41_combout ))

	.dataa(\Decoder1|instrC [0]),
	.datab(\Mux|currAns[7]~41_combout ),
	.datac(gnd),
	.datad(\Mux|currAns[7]~39_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[7]~42 .lut_mask = 16'hEE44;
defparam \Mux|currAns[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneiv_lcell_comb \Mux|currAns[7] (
// Equation(s):
// \Mux|currAns [7] = (GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & (\Mux|currAns [7])) # (!GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & ((\Mux|currAns[7]~42_combout )))

	.dataa(\Mux|currAns [7]),
	.datab(gnd),
	.datac(\Decoder1|instrC[3]~clkctrl_outclk ),
	.datad(\Mux|currAns[7]~42_combout ),
	.cin(gnd),
	.combout(\Mux|currAns [7]),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[7] .lut_mask = 16'hAFA0;
defparam \Mux|currAns[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N29
dffeas \reg2T|Reg_out[7] (
	.clk(\Logic_exe~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux|currAns [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2T|Reg_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2T|Reg_out[7] .is_wysiwyg = "true";
defparam \reg2T|Reg_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N27
dffeas \reg1|Reg_out[7] (
	.clk(\regEN|reg1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Reg_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Reg_out[7] .is_wysiwyg = "true";
defparam \reg1|Reg_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N2
cycloneiv_lcell_comb \toInvert|reg1_valout~9 (
// Equation(s):
// \toInvert|reg1_valout~9_combout  = (\Decoder1|Rs2~combout  & (\reg1|Reg_out [7])) # (!\Decoder1|Rs2~combout  & ((\reg0|Reg_out [7])))

	.dataa(gnd),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg1|Reg_out [7]),
	.datad(\reg0|Reg_out [7]),
	.cin(gnd),
	.combout(\toInvert|reg1_valout~9_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg1_valout~9 .lut_mask = 16'hF3C0;
defparam \toInvert|reg1_valout~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N8
cycloneiv_lcell_comb \And1|to_reg[6] (
// Equation(s):
// \And1|to_reg [6] = (\reg0|Reg_out [6] & ((\reg1|Reg_out [6]) # ((\Decoder1|Equal1~2_combout  & !\Decoder1|Rs2~combout )))) # (!\reg0|Reg_out [6] & (\reg1|Reg_out [6] & (!\Decoder1|Equal1~2_combout  & \Decoder1|Rs2~combout )))

	.dataa(\reg0|Reg_out [6]),
	.datab(\reg1|Reg_out [6]),
	.datac(\Decoder1|Equal1~2_combout ),
	.datad(\Decoder1|Rs2~combout ),
	.cin(gnd),
	.combout(\And1|to_reg [6]),
	.cout());
// synopsys translate_off
defparam \And1|to_reg[6] .lut_mask = 16'h8CA8;
defparam \And1|to_reg[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N20
cycloneiv_lcell_comb \Reg_XoR|to_reg[6] (
// Equation(s):
// \Reg_XoR|to_reg [6] = (\reg0|Reg_out [6] & (!\reg1|Reg_out [6] & (\Decoder1|Equal1~2_combout  $ (!\Decoder1|Rs2~combout )))) # (!\reg0|Reg_out [6] & (\reg1|Reg_out [6] & (\Decoder1|Equal1~2_combout  $ (!\Decoder1|Rs2~combout ))))

	.dataa(\reg0|Reg_out [6]),
	.datab(\reg1|Reg_out [6]),
	.datac(\Decoder1|Equal1~2_combout ),
	.datad(\Decoder1|Rs2~combout ),
	.cin(gnd),
	.combout(\Reg_XoR|to_reg [6]),
	.cout());
// synopsys translate_off
defparam \Reg_XoR|to_reg[6] .lut_mask = 16'h6006;
defparam \Reg_XoR|to_reg[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
cycloneiv_lcell_comb \Mux|currAns[6]~34 (
// Equation(s):
// \Mux|currAns[6]~34_combout  = (\Mux|currAns[6]~33_combout  & (((\AddSubnum|Bit3|sum~8_combout )) # (!\Decoder1|instrC [2]))) # (!\Mux|currAns[6]~33_combout  & (\Decoder1|instrC [2] & (\Reg_XoR|to_reg [6])))

	.dataa(\Mux|currAns[6]~33_combout ),
	.datab(\Decoder1|instrC [2]),
	.datac(\Reg_XoR|to_reg [6]),
	.datad(\AddSubnum|Bit3|sum~8_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[6]~34 .lut_mask = 16'hEA62;
defparam \Mux|currAns[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
cycloneiv_lcell_comb \Mux|currAns[6]~35 (
// Equation(s):
// \Mux|currAns[6]~35_combout  = (\Mux|currAns[3]~7_combout  & (((\Mux|currAns[3]~6_combout )))) # (!\Mux|currAns[3]~7_combout  & ((\Mux|currAns[3]~6_combout  & (\toInvert|reg1_valout~6_combout )) # (!\Mux|currAns[3]~6_combout  & ((\Mux|currAns[6]~34_combout 
// )))))

	.dataa(\toInvert|reg1_valout~6_combout ),
	.datab(\Mux|currAns[3]~7_combout ),
	.datac(\Mux|currAns[3]~6_combout ),
	.datad(\Mux|currAns[6]~34_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[6]~35 .lut_mask = 16'hE3E0;
defparam \Mux|currAns[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneiv_lcell_comb \Mux|currAns[6]~36 (
// Equation(s):
// \Mux|currAns[6]~36_combout  = (\Mux|currAns[3]~7_combout  & ((\Mux|currAns[6]~35_combout  & ((\And1|to_reg [6]))) # (!\Mux|currAns[6]~35_combout  & (\Add1|Bit6|sum~0_combout )))) # (!\Mux|currAns[3]~7_combout  & (((\Mux|currAns[6]~35_combout ))))

	.dataa(\Add1|Bit6|sum~0_combout ),
	.datab(\Mux|currAns[3]~7_combout ),
	.datac(\And1|to_reg [6]),
	.datad(\Mux|currAns[6]~35_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[6]~36 .lut_mask = 16'hF388;
defparam \Mux|currAns[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
cycloneiv_lcell_comb \Mux|currAns[6]~37 (
// Equation(s):
// \Mux|currAns[6]~37_combout  = (\Mux|Equal6~0_combout  & (\toInvert|reg1_valout~9_combout )) # (!\Mux|Equal6~0_combout  & ((\Mux|currAns[6]~36_combout )))

	.dataa(\Mux|Equal6~0_combout ),
	.datab(\toInvert|reg1_valout~9_combout ),
	.datac(gnd),
	.datad(\Mux|currAns[6]~36_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[6]~37 .lut_mask = 16'hDD88;
defparam \Mux|currAns[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneiv_lcell_comb \Mux|currAns[6] (
// Equation(s):
// \Mux|currAns [6] = (GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & (\Mux|currAns [6])) # (!GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & ((\Mux|currAns[6]~37_combout )))

	.dataa(gnd),
	.datab(\Mux|currAns [6]),
	.datac(\Decoder1|instrC[3]~clkctrl_outclk ),
	.datad(\Mux|currAns[6]~37_combout ),
	.cin(gnd),
	.combout(\Mux|currAns [6]),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[6] .lut_mask = 16'hCFC0;
defparam \Mux|currAns[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N25
dffeas \reg2T|Reg_out[6] (
	.clk(\Logic_exe~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux|currAns [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2T|Reg_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2T|Reg_out[6] .is_wysiwyg = "true";
defparam \reg2T|Reg_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N5
dffeas \reg1|Reg_out[6] (
	.clk(\regEN|reg1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Reg_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Reg_out[6] .is_wysiwyg = "true";
defparam \reg1|Reg_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N17
dffeas \reg0|Reg_out[6] (
	.clk(\regEN|reg0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Reg_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Reg_out[6] .is_wysiwyg = "true";
defparam \reg0|Reg_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N24
cycloneiv_lcell_comb \toInvert|reg0_valout~8 (
// Equation(s):
// \toInvert|reg0_valout~8_combout  = (\Decoder1|Rs2~combout  & (\reg1|Reg_out [6])) # (!\Decoder1|Rs2~combout  & ((\reg0|Reg_out [6])))

	.dataa(gnd),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg1|Reg_out [6]),
	.datad(\reg0|Reg_out [6]),
	.cin(gnd),
	.combout(\toInvert|reg0_valout~8_combout ),
	.cout());
// synopsys translate_off
defparam \toInvert|reg0_valout~8 .lut_mask = 16'hF3C0;
defparam \toInvert|reg0_valout~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
cycloneiv_lcell_comb \And1|to_reg[5] (
// Equation(s):
// \And1|to_reg [5] = (\reg0|Reg_out [5] & ((\reg1|Reg_out [5]) # ((!\Decoder1|Rs2~combout  & \Decoder1|Equal1~2_combout )))) # (!\reg0|Reg_out [5] & (\Decoder1|Rs2~combout  & (\reg1|Reg_out [5] & !\Decoder1|Equal1~2_combout )))

	.dataa(\reg0|Reg_out [5]),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg1|Reg_out [5]),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\And1|to_reg [5]),
	.cout());
// synopsys translate_off
defparam \And1|to_reg[5] .lut_mask = 16'hA2E0;
defparam \And1|to_reg[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneiv_lcell_comb \Add1|Bit3|cout~0 (
// Equation(s):
// \Add1|Bit3|cout~0_combout  = (\toInvert|invert_out [3] & (\toInvert|invert_out [1] & (\toInvert|invert_out [0] & \toInvert|invert_out [2])))

	.dataa(\toInvert|invert_out [3]),
	.datab(\toInvert|invert_out [1]),
	.datac(\toInvert|invert_out [0]),
	.datad(\toInvert|invert_out [2]),
	.cin(gnd),
	.combout(\Add1|Bit3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1|Bit3|cout~0 .lut_mask = 16'h8000;
defparam \Add1|Bit3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N14
cycloneiv_lcell_comb \Add1|Bit5|sum~0 (
// Equation(s):
// \Add1|Bit5|sum~0_combout  = \toInvert|invert_out [5] $ (((\toInvert|invert_out [4] & \Add1|Bit3|cout~0_combout )))

	.dataa(\toInvert|invert_out [4]),
	.datab(\toInvert|invert_out [5]),
	.datac(gnd),
	.datad(\Add1|Bit3|cout~0_combout ),
	.cin(gnd),
	.combout(\Add1|Bit5|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1|Bit5|sum~0 .lut_mask = 16'h66CC;
defparam \Add1|Bit5|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
cycloneiv_lcell_comb \Decoder1|imm[5] (
// Equation(s):
// \Decoder1|imm [5] = (GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & (\Logic_in[5]~input_o )) # (!GLOBAL(\Decoder1|Equal0~2clkctrl_outclk ) & ((\Decoder1|imm [5])))

	.dataa(gnd),
	.datab(\Logic_in[5]~input_o ),
	.datac(\Decoder1|imm [5]),
	.datad(\Decoder1|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\Decoder1|imm [5]),
	.cout());
// synopsys translate_off
defparam \Decoder1|imm[5] .lut_mask = 16'hCCF0;
defparam \Decoder1|imm[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N26
cycloneiv_lcell_comb \Reg_XoR|to_reg[5] (
// Equation(s):
// \Reg_XoR|to_reg [5] = (\reg0|Reg_out [5] & (!\reg1|Reg_out [5] & (\Decoder1|Rs2~combout  $ (!\Decoder1|Equal1~2_combout )))) # (!\reg0|Reg_out [5] & (\reg1|Reg_out [5] & (\Decoder1|Rs2~combout  $ (!\Decoder1|Equal1~2_combout ))))

	.dataa(\reg0|Reg_out [5]),
	.datab(\Decoder1|Rs2~combout ),
	.datac(\reg1|Reg_out [5]),
	.datad(\Decoder1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Reg_XoR|to_reg [5]),
	.cout());
// synopsys translate_off
defparam \Reg_XoR|to_reg[5] .lut_mask = 16'h4812;
defparam \Reg_XoR|to_reg[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N16
cycloneiv_lcell_comb \Mux|currAns[5]~28 (
// Equation(s):
// \Mux|currAns[5]~28_combout  = (\Decoder1|instrC [0] & (\Decoder1|instrC [2])) # (!\Decoder1|instrC [0] & ((\Decoder1|instrC [2] & (\Reg_XoR|to_reg [5])) # (!\Decoder1|instrC [2] & ((\AddSub|Bit0|sum~12_combout )))))

	.dataa(\Decoder1|instrC [0]),
	.datab(\Decoder1|instrC [2]),
	.datac(\Reg_XoR|to_reg [5]),
	.datad(\AddSub|Bit0|sum~12_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[5]~28 .lut_mask = 16'hD9C8;
defparam \Mux|currAns[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N18
cycloneiv_lcell_comb \Mux|currAns[5]~29 (
// Equation(s):
// \Mux|currAns[5]~29_combout  = (\Decoder1|instrC [0] & ((\Mux|currAns[5]~28_combout  & (\AddSubnum|Bit3|sum~6_combout )) # (!\Mux|currAns[5]~28_combout  & ((\Decoder1|imm [5]))))) # (!\Decoder1|instrC [0] & (((\Mux|currAns[5]~28_combout ))))

	.dataa(\Decoder1|instrC [0]),
	.datab(\AddSubnum|Bit3|sum~6_combout ),
	.datac(\Decoder1|imm [5]),
	.datad(\Mux|currAns[5]~28_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[5]~29 .lut_mask = 16'hDDA0;
defparam \Mux|currAns[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N12
cycloneiv_lcell_comb \Mux|currAns[5]~30 (
// Equation(s):
// \Mux|currAns[5]~30_combout  = (\Mux|currAns[3]~6_combout  & (\Mux|currAns[3]~7_combout )) # (!\Mux|currAns[3]~6_combout  & ((\Mux|currAns[3]~7_combout  & (\Add1|Bit5|sum~0_combout )) # (!\Mux|currAns[3]~7_combout  & ((\Mux|currAns[5]~29_combout )))))

	.dataa(\Mux|currAns[3]~6_combout ),
	.datab(\Mux|currAns[3]~7_combout ),
	.datac(\Add1|Bit5|sum~0_combout ),
	.datad(\Mux|currAns[5]~29_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[5]~30 .lut_mask = 16'hD9C8;
defparam \Mux|currAns[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N2
cycloneiv_lcell_comb \Mux|currAns[5]~31 (
// Equation(s):
// \Mux|currAns[5]~31_combout  = (\Mux|currAns[3]~6_combout  & ((\Mux|currAns[5]~30_combout  & ((\And1|to_reg [5]))) # (!\Mux|currAns[5]~30_combout  & (\toInvert|reg0_valout~5_combout )))) # (!\Mux|currAns[3]~6_combout  & (((\Mux|currAns[5]~30_combout ))))

	.dataa(\Mux|currAns[3]~6_combout ),
	.datab(\toInvert|reg0_valout~5_combout ),
	.datac(\And1|to_reg [5]),
	.datad(\Mux|currAns[5]~30_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[5]~31 .lut_mask = 16'hF588;
defparam \Mux|currAns[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N0
cycloneiv_lcell_comb \Mux|currAns[5]~32 (
// Equation(s):
// \Mux|currAns[5]~32_combout  = (\Mux|Equal6~0_combout  & (\toInvert|reg0_valout~8_combout )) # (!\Mux|Equal6~0_combout  & ((\Mux|currAns[5]~31_combout )))

	.dataa(\Mux|Equal6~0_combout ),
	.datab(gnd),
	.datac(\toInvert|reg0_valout~8_combout ),
	.datad(\Mux|currAns[5]~31_combout ),
	.cin(gnd),
	.combout(\Mux|currAns[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[5]~32 .lut_mask = 16'hF5A0;
defparam \Mux|currAns[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N30
cycloneiv_lcell_comb \Mux|currAns[5] (
// Equation(s):
// \Mux|currAns [5] = (GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & (\Mux|currAns [5])) # (!GLOBAL(\Decoder1|instrC[3]~clkctrl_outclk ) & ((\Mux|currAns[5]~32_combout )))

	.dataa(\Mux|currAns [5]),
	.datab(gnd),
	.datac(\Decoder1|instrC[3]~clkctrl_outclk ),
	.datad(\Mux|currAns[5]~32_combout ),
	.cin(gnd),
	.combout(\Mux|currAns [5]),
	.cout());
// synopsys translate_off
defparam \Mux|currAns[5] .lut_mask = 16'hAFA0;
defparam \Mux|currAns[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N15
dffeas \reg2T|Reg_out[5] (
	.clk(\Logic_exe~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux|currAns [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2T|Reg_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2T|Reg_out[5] .is_wysiwyg = "true";
defparam \reg2T|Reg_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N29
dffeas \reg0|Reg_out[5] (
	.clk(\regEN|reg0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg2T|Reg_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Reg_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Reg_out[5] .is_wysiwyg = "true";
defparam \reg0|Reg_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N10
cycloneiv_lcell_comb \Disp|Equal0~0 (
// Equation(s):
// \Disp|Equal0~0_combout  = (\Decoder1|instrC [3] & (\Decoder1|instrC [0] & (!\Decoder1|instrC [1] & \Decoder1|instrC [2])))

	.dataa(\Decoder1|instrC [3]),
	.datab(\Decoder1|instrC [0]),
	.datac(\Decoder1|instrC [1]),
	.datad(\Decoder1|instrC [2]),
	.cin(gnd),
	.combout(\Disp|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|Equal0~0 .lut_mask = 16'h0800;
defparam \Disp|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneiv_lcell_comb \Disp|left_disp[1]~1 (
// Equation(s):
// \Disp|left_disp[1]~1_combout  = (\Disp|Equal0~0_combout  & (\reg1|Reg_out [5])) # (!\Disp|Equal0~0_combout  & ((\reg0|Reg_out [5])))

	.dataa(\reg1|Reg_out [5]),
	.datab(gnd),
	.datac(\Disp|Equal0~0_combout ),
	.datad(\reg0|Reg_out [5]),
	.cin(gnd),
	.combout(\Disp|left_disp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|left_disp[1]~1 .lut_mask = 16'hAFA0;
defparam \Disp|left_disp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
cycloneiv_lcell_comb \Disp|left_disp[0]~2 (
// Equation(s):
// \Disp|left_disp[0]~2_combout  = (\Disp|Equal0~0_combout  & ((\reg1|Reg_out [4]))) # (!\Disp|Equal0~0_combout  & (\reg0|Reg_out [4]))

	.dataa(gnd),
	.datab(\Disp|Equal0~0_combout ),
	.datac(\reg0|Reg_out [4]),
	.datad(\reg1|Reg_out [4]),
	.cin(gnd),
	.combout(\Disp|left_disp[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|left_disp[0]~2 .lut_mask = 16'hFC30;
defparam \Disp|left_disp[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N4
cycloneiv_lcell_comb \Disp|left_disp[3]~0 (
// Equation(s):
// \Disp|left_disp[3]~0_combout  = (\Disp|Equal0~0_combout  & ((\reg1|Reg_out [7]))) # (!\Disp|Equal0~0_combout  & (\reg0|Reg_out [7]))

	.dataa(\Disp|Equal0~0_combout ),
	.datab(\reg0|Reg_out [7]),
	.datac(gnd),
	.datad(\reg1|Reg_out [7]),
	.cin(gnd),
	.combout(\Disp|left_disp[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|left_disp[3]~0 .lut_mask = 16'hEE44;
defparam \Disp|left_disp[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N26
cycloneiv_lcell_comb \Disp|left_disp[2]~3 (
// Equation(s):
// \Disp|left_disp[2]~3_combout  = (\Disp|Equal0~0_combout  & ((\reg1|Reg_out [6]))) # (!\Disp|Equal0~0_combout  & (\reg0|Reg_out [6]))

	.dataa(\reg0|Reg_out [6]),
	.datab(\reg1|Reg_out [6]),
	.datac(gnd),
	.datad(\Disp|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Disp|left_disp[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|left_disp[2]~3 .lut_mask = 16'hCCAA;
defparam \Disp|left_disp[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneiv_lcell_comb \Disp|a0~0 (
// Equation(s):
// \Disp|a0~0_combout  = (\Disp|left_disp[3]~0_combout  & (\Disp|left_disp[0]~2_combout  & (\Disp|left_disp[1]~1_combout  $ (\Disp|left_disp[2]~3_combout )))) # (!\Disp|left_disp[3]~0_combout  & (!\Disp|left_disp[1]~1_combout  & (\Disp|left_disp[0]~2_combout 
//  $ (\Disp|left_disp[2]~3_combout ))))

	.dataa(\Disp|left_disp[1]~1_combout ),
	.datab(\Disp|left_disp[0]~2_combout ),
	.datac(\Disp|left_disp[3]~0_combout ),
	.datad(\Disp|left_disp[2]~3_combout ),
	.cin(gnd),
	.combout(\Disp|a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|a0~0 .lut_mask = 16'h4184;
defparam \Disp|a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneiv_lcell_comb \Disp|a1~0 (
// Equation(s):
// \Disp|a1~0_combout  = (\Disp|left_disp[1]~1_combout  & ((\Disp|left_disp[0]~2_combout  & (\Disp|left_disp[3]~0_combout )) # (!\Disp|left_disp[0]~2_combout  & ((\Disp|left_disp[2]~3_combout ))))) # (!\Disp|left_disp[1]~1_combout  & 
// (\Disp|left_disp[2]~3_combout  & (\Disp|left_disp[0]~2_combout  $ (\Disp|left_disp[3]~0_combout ))))

	.dataa(\Disp|left_disp[1]~1_combout ),
	.datab(\Disp|left_disp[0]~2_combout ),
	.datac(\Disp|left_disp[3]~0_combout ),
	.datad(\Disp|left_disp[2]~3_combout ),
	.cin(gnd),
	.combout(\Disp|a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|a1~0 .lut_mask = 16'hB680;
defparam \Disp|a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneiv_lcell_comb \Disp|a2~0 (
// Equation(s):
// \Disp|a2~0_combout  = (\Disp|left_disp[3]~0_combout  & (((!\Disp|left_disp[1]~1_combout  & \Disp|left_disp[0]~2_combout )) # (!\Disp|left_disp[2]~3_combout ))) # (!\Disp|left_disp[3]~0_combout  & (((\Disp|left_disp[0]~2_combout ) # 
// (\Disp|left_disp[2]~3_combout )) # (!\Disp|left_disp[1]~1_combout )))

	.dataa(\Disp|left_disp[1]~1_combout ),
	.datab(\Disp|left_disp[0]~2_combout ),
	.datac(\Disp|left_disp[3]~0_combout ),
	.datad(\Disp|left_disp[2]~3_combout ),
	.cin(gnd),
	.combout(\Disp|a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|a2~0 .lut_mask = 16'h4FFD;
defparam \Disp|a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneiv_lcell_comb \Disp|a3~0 (
// Equation(s):
// \Disp|a3~0_combout  = (\Disp|left_disp[0]~2_combout  & (\Disp|left_disp[1]~1_combout  $ (((!\Disp|left_disp[2]~3_combout ))))) # (!\Disp|left_disp[0]~2_combout  & ((\Disp|left_disp[1]~1_combout  & (\Disp|left_disp[3]~0_combout  & 
// !\Disp|left_disp[2]~3_combout )) # (!\Disp|left_disp[1]~1_combout  & (!\Disp|left_disp[3]~0_combout  & \Disp|left_disp[2]~3_combout ))))

	.dataa(\Disp|left_disp[1]~1_combout ),
	.datab(\Disp|left_disp[0]~2_combout ),
	.datac(\Disp|left_disp[3]~0_combout ),
	.datad(\Disp|left_disp[2]~3_combout ),
	.cin(gnd),
	.combout(\Disp|a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|a3~0 .lut_mask = 16'h8964;
defparam \Disp|a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneiv_lcell_comb \Disp|a4~0 (
// Equation(s):
// \Disp|a4~0_combout  = (\Disp|left_disp[1]~1_combout  & (\Disp|left_disp[0]~2_combout  & (!\Disp|left_disp[3]~0_combout ))) # (!\Disp|left_disp[1]~1_combout  & ((\Disp|left_disp[2]~3_combout  & ((!\Disp|left_disp[3]~0_combout ))) # 
// (!\Disp|left_disp[2]~3_combout  & (\Disp|left_disp[0]~2_combout ))))

	.dataa(\Disp|left_disp[1]~1_combout ),
	.datab(\Disp|left_disp[0]~2_combout ),
	.datac(\Disp|left_disp[3]~0_combout ),
	.datad(\Disp|left_disp[2]~3_combout ),
	.cin(gnd),
	.combout(\Disp|a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|a4~0 .lut_mask = 16'h0D4C;
defparam \Disp|a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneiv_lcell_comb \Disp|a5~0 (
// Equation(s):
// \Disp|a5~0_combout  = (\Disp|left_disp[1]~1_combout  & (!\Disp|left_disp[3]~0_combout  & ((\Disp|left_disp[0]~2_combout ) # (!\Disp|left_disp[2]~3_combout )))) # (!\Disp|left_disp[1]~1_combout  & (\Disp|left_disp[0]~2_combout  & 
// (\Disp|left_disp[3]~0_combout  $ (!\Disp|left_disp[2]~3_combout ))))

	.dataa(\Disp|left_disp[1]~1_combout ),
	.datab(\Disp|left_disp[0]~2_combout ),
	.datac(\Disp|left_disp[3]~0_combout ),
	.datad(\Disp|left_disp[2]~3_combout ),
	.cin(gnd),
	.combout(\Disp|a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|a5~0 .lut_mask = 16'h480E;
defparam \Disp|a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneiv_lcell_comb \Disp|a6~0 (
// Equation(s):
// \Disp|a6~0_combout  = (\Disp|left_disp[0]~2_combout  & ((\Disp|left_disp[3]~0_combout ) # (\Disp|left_disp[1]~1_combout  $ (\Disp|left_disp[2]~3_combout )))) # (!\Disp|left_disp[0]~2_combout  & ((\Disp|left_disp[1]~1_combout ) # 
// (\Disp|left_disp[3]~0_combout  $ (\Disp|left_disp[2]~3_combout ))))

	.dataa(\Disp|left_disp[1]~1_combout ),
	.datab(\Disp|left_disp[0]~2_combout ),
	.datac(\Disp|left_disp[3]~0_combout ),
	.datad(\Disp|left_disp[2]~3_combout ),
	.cin(gnd),
	.combout(\Disp|a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|a6~0 .lut_mask = 16'hE7FA;
defparam \Disp|a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
cycloneiv_lcell_comb \Disp|right_disp[1]~1 (
// Equation(s):
// \Disp|right_disp[1]~1_combout  = (\Disp|Equal0~0_combout  & ((\reg1|Reg_out [1]))) # (!\Disp|Equal0~0_combout  & (\reg0|Reg_out [1]))

	.dataa(gnd),
	.datab(\Disp|Equal0~0_combout ),
	.datac(\reg0|Reg_out [1]),
	.datad(\reg1|Reg_out [1]),
	.cin(gnd),
	.combout(\Disp|right_disp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|right_disp[1]~1 .lut_mask = 16'hFC30;
defparam \Disp|right_disp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N0
cycloneiv_lcell_comb \Disp|right_disp[0]~2 (
// Equation(s):
// \Disp|right_disp[0]~2_combout  = (\Disp|Equal0~0_combout  & ((\reg1|Reg_out [0]))) # (!\Disp|Equal0~0_combout  & (\reg0|Reg_out [0]))

	.dataa(\reg0|Reg_out [0]),
	.datab(gnd),
	.datac(\reg1|Reg_out [0]),
	.datad(\Disp|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Disp|right_disp[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|right_disp[0]~2 .lut_mask = 16'hF0AA;
defparam \Disp|right_disp[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
cycloneiv_lcell_comb \Disp|right_disp[2]~3 (
// Equation(s):
// \Disp|right_disp[2]~3_combout  = (\Disp|Equal0~0_combout  & (\reg1|Reg_out [2])) # (!\Disp|Equal0~0_combout  & ((\reg0|Reg_out [2])))

	.dataa(\reg1|Reg_out [2]),
	.datab(gnd),
	.datac(\reg0|Reg_out [2]),
	.datad(\Disp|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Disp|right_disp[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|right_disp[2]~3 .lut_mask = 16'hAAF0;
defparam \Disp|right_disp[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N20
cycloneiv_lcell_comb \Disp|right_disp[3]~0 (
// Equation(s):
// \Disp|right_disp[3]~0_combout  = (\Disp|Equal0~0_combout  & (\reg1|Reg_out [3])) # (!\Disp|Equal0~0_combout  & ((\reg0|Reg_out [3])))

	.dataa(gnd),
	.datab(\reg1|Reg_out [3]),
	.datac(\Disp|Equal0~0_combout ),
	.datad(\reg0|Reg_out [3]),
	.cin(gnd),
	.combout(\Disp|right_disp[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|right_disp[3]~0 .lut_mask = 16'hCFC0;
defparam \Disp|right_disp[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
cycloneiv_lcell_comb \Disp|b0~0 (
// Equation(s):
// \Disp|b0~0_combout  = (\Disp|right_disp[2]~3_combout  & (!\Disp|right_disp[1]~1_combout  & (\Disp|right_disp[0]~2_combout  $ (!\Disp|right_disp[3]~0_combout )))) # (!\Disp|right_disp[2]~3_combout  & (\Disp|right_disp[0]~2_combout  & 
// (\Disp|right_disp[1]~1_combout  $ (!\Disp|right_disp[3]~0_combout ))))

	.dataa(\Disp|right_disp[1]~1_combout ),
	.datab(\Disp|right_disp[0]~2_combout ),
	.datac(\Disp|right_disp[2]~3_combout ),
	.datad(\Disp|right_disp[3]~0_combout ),
	.cin(gnd),
	.combout(\Disp|b0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|b0~0 .lut_mask = 16'h4814;
defparam \Disp|b0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
cycloneiv_lcell_comb \Disp|b1~0 (
// Equation(s):
// \Disp|b1~0_combout  = (\Disp|right_disp[1]~1_combout  & ((\Disp|right_disp[0]~2_combout  & ((\Disp|right_disp[3]~0_combout ))) # (!\Disp|right_disp[0]~2_combout  & (\Disp|right_disp[2]~3_combout )))) # (!\Disp|right_disp[1]~1_combout  & 
// (\Disp|right_disp[2]~3_combout  & (\Disp|right_disp[0]~2_combout  $ (\Disp|right_disp[3]~0_combout ))))

	.dataa(\Disp|right_disp[1]~1_combout ),
	.datab(\Disp|right_disp[0]~2_combout ),
	.datac(\Disp|right_disp[2]~3_combout ),
	.datad(\Disp|right_disp[3]~0_combout ),
	.cin(gnd),
	.combout(\Disp|b1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|b1~0 .lut_mask = 16'hB860;
defparam \Disp|b1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cycloneiv_lcell_comb \Disp|b2~0 (
// Equation(s):
// \Disp|b2~0_combout  = (\Disp|right_disp[2]~3_combout  & (((!\Disp|right_disp[1]~1_combout  & \Disp|right_disp[0]~2_combout )) # (!\Disp|right_disp[3]~0_combout ))) # (!\Disp|right_disp[2]~3_combout  & (((\Disp|right_disp[0]~2_combout ) # 
// (\Disp|right_disp[3]~0_combout )) # (!\Disp|right_disp[1]~1_combout )))

	.dataa(\Disp|right_disp[1]~1_combout ),
	.datab(\Disp|right_disp[0]~2_combout ),
	.datac(\Disp|right_disp[2]~3_combout ),
	.datad(\Disp|right_disp[3]~0_combout ),
	.cin(gnd),
	.combout(\Disp|b2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|b2~0 .lut_mask = 16'h4FFD;
defparam \Disp|b2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
cycloneiv_lcell_comb \Disp|b3~0 (
// Equation(s):
// \Disp|b3~0_combout  = (\Disp|right_disp[0]~2_combout  & (\Disp|right_disp[1]~1_combout  $ ((!\Disp|right_disp[2]~3_combout )))) # (!\Disp|right_disp[0]~2_combout  & ((\Disp|right_disp[1]~1_combout  & (!\Disp|right_disp[2]~3_combout  & 
// \Disp|right_disp[3]~0_combout )) # (!\Disp|right_disp[1]~1_combout  & (\Disp|right_disp[2]~3_combout  & !\Disp|right_disp[3]~0_combout ))))

	.dataa(\Disp|right_disp[1]~1_combout ),
	.datab(\Disp|right_disp[0]~2_combout ),
	.datac(\Disp|right_disp[2]~3_combout ),
	.datad(\Disp|right_disp[3]~0_combout ),
	.cin(gnd),
	.combout(\Disp|b3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|b3~0 .lut_mask = 16'h8694;
defparam \Disp|b3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
cycloneiv_lcell_comb \Disp|b4~0 (
// Equation(s):
// \Disp|b4~0_combout  = (\Disp|right_disp[1]~1_combout  & (\Disp|right_disp[0]~2_combout  & ((!\Disp|right_disp[3]~0_combout )))) # (!\Disp|right_disp[1]~1_combout  & ((\Disp|right_disp[2]~3_combout  & ((!\Disp|right_disp[3]~0_combout ))) # 
// (!\Disp|right_disp[2]~3_combout  & (\Disp|right_disp[0]~2_combout ))))

	.dataa(\Disp|right_disp[1]~1_combout ),
	.datab(\Disp|right_disp[0]~2_combout ),
	.datac(\Disp|right_disp[2]~3_combout ),
	.datad(\Disp|right_disp[3]~0_combout ),
	.cin(gnd),
	.combout(\Disp|b4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|b4~0 .lut_mask = 16'h04DC;
defparam \Disp|b4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
cycloneiv_lcell_comb \Disp|b5~0 (
// Equation(s):
// \Disp|b5~0_combout  = (\Disp|right_disp[1]~1_combout  & (!\Disp|right_disp[3]~0_combout  & ((\Disp|right_disp[0]~2_combout ) # (!\Disp|right_disp[2]~3_combout )))) # (!\Disp|right_disp[1]~1_combout  & (\Disp|right_disp[0]~2_combout  & 
// (\Disp|right_disp[2]~3_combout  $ (!\Disp|right_disp[3]~0_combout ))))

	.dataa(\Disp|right_disp[1]~1_combout ),
	.datab(\Disp|right_disp[0]~2_combout ),
	.datac(\Disp|right_disp[2]~3_combout ),
	.datad(\Disp|right_disp[3]~0_combout ),
	.cin(gnd),
	.combout(\Disp|b5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|b5~0 .lut_mask = 16'h408E;
defparam \Disp|b5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
cycloneiv_lcell_comb \Disp|b6~0 (
// Equation(s):
// \Disp|b6~0_combout  = (\Disp|right_disp[0]~2_combout  & ((\Disp|right_disp[3]~0_combout ) # (\Disp|right_disp[1]~1_combout  $ (\Disp|right_disp[2]~3_combout )))) # (!\Disp|right_disp[0]~2_combout  & ((\Disp|right_disp[1]~1_combout ) # 
// (\Disp|right_disp[2]~3_combout  $ (\Disp|right_disp[3]~0_combout ))))

	.dataa(\Disp|right_disp[1]~1_combout ),
	.datab(\Disp|right_disp[0]~2_combout ),
	.datac(\Disp|right_disp[2]~3_combout ),
	.datad(\Disp|right_disp[3]~0_combout ),
	.cin(gnd),
	.combout(\Disp|b6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Disp|b6~0 .lut_mask = 16'hEF7A;
defparam \Disp|b6~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign reg0_valueout[0] = \reg0_valueout[0]~output_o ;

assign reg0_valueout[1] = \reg0_valueout[1]~output_o ;

assign reg0_valueout[2] = \reg0_valueout[2]~output_o ;

assign reg0_valueout[3] = \reg0_valueout[3]~output_o ;

assign reg0_valueout[4] = \reg0_valueout[4]~output_o ;

assign reg0_valueout[5] = \reg0_valueout[5]~output_o ;

assign reg0_valueout[6] = \reg0_valueout[6]~output_o ;

assign reg0_valueout[7] = \reg0_valueout[7]~output_o ;

assign reg1_valueout[0] = \reg1_valueout[0]~output_o ;

assign reg1_valueout[1] = \reg1_valueout[1]~output_o ;

assign reg1_valueout[2] = \reg1_valueout[2]~output_o ;

assign reg1_valueout[3] = \reg1_valueout[3]~output_o ;

assign reg1_valueout[4] = \reg1_valueout[4]~output_o ;

assign reg1_valueout[5] = \reg1_valueout[5]~output_o ;

assign reg1_valueout[6] = \reg1_valueout[6]~output_o ;

assign reg1_valueout[7] = \reg1_valueout[7]~output_o ;

assign regT_valueout[0] = \regT_valueout[0]~output_o ;

assign regT_valueout[1] = \regT_valueout[1]~output_o ;

assign regT_valueout[2] = \regT_valueout[2]~output_o ;

assign regT_valueout[3] = \regT_valueout[3]~output_o ;

assign regT_valueout[4] = \regT_valueout[4]~output_o ;

assign regT_valueout[5] = \regT_valueout[5]~output_o ;

assign regT_valueout[6] = \regT_valueout[6]~output_o ;

assign regT_valueout[7] = \regT_valueout[7]~output_o ;

assign a0 = \a0~output_o ;

assign a1 = \a1~output_o ;

assign a2 = \a2~output_o ;

assign a3 = \a3~output_o ;

assign a4 = \a4~output_o ;

assign a5 = \a5~output_o ;

assign a6 = \a6~output_o ;

assign b0 = \b0~output_o ;

assign b1 = \b1~output_o ;

assign b2 = \b2~output_o ;

assign b3 = \b3~output_o ;

assign b4 = \b4~output_o ;

assign b5 = \b5~output_o ;

assign b6 = \b6~output_o ;

endmodule
