// Seed: 2317010154
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_4 & {~id_4, id_4};
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri id_6,
    input supply0 id_7,
    output tri1 id_8,
    output uwire id_9,
    input wor id_10,
    output tri0 id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14,
    input wire id_15,
    input uwire id_16,
    input tri0 id_17,
    output wand id_18,
    output wire id_19,
    input uwire id_20,
    output tri1 id_21,
    input tri id_22,
    input supply0 id_23,
    input wire id_24,
    output tri0 id_25
);
  assign id_9 = 1;
  if (1'b0) begin
    wire id_27;
  end
  wire id_28;
  wor  id_29 = id_12;
  module_0(
      id_28, id_28, id_28, id_28
  );
endmodule
