
---------- Begin Simulation Statistics ----------
final_tick                                18490928000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102437                       # Simulator instruction rate (inst/s)
host_mem_usage                                 727148                       # Number of bytes of host memory used
host_op_rate                                   191288                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   272.44                       # Real time elapsed on the host
host_tick_rate                               67871323                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    27908093                       # Number of instructions simulated
sim_ops                                      52114707                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018491                       # Number of seconds simulated
sim_ticks                                 18490928000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  32778506                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 20928895                       # number of cc regfile writes
system.cpu.committedInsts                    27908093                       # Number of Instructions Simulated
system.cpu.committedOps                      52114707                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.325130                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.325130                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1102450                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   555720                       # number of floating regfile writes
system.cpu.idleCycles                         1522627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               274433                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6235632                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.591271                       # Inst execution rate
system.cpu.iew.exec_refs                     11454521                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    3452711                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1775289                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8376321                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                591                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             71479                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3713894                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            63350639                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8001810                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            422122                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              58848144                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17466                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                659741                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 265774                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                683714                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1362                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       153814                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         120619                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  72910164                       # num instructions consuming a value
system.cpu.iew.wb_count                      58574306                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.593354                       # average fanout of values written-back
system.cpu.iew.wb_producers                  43261554                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.583866                       # insts written-back per cycle
system.cpu.iew.wb_sent                       58699637                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 90671407                       # number of integer regfile reads
system.cpu.int_regfile_writes                50715417                       # number of integer regfile writes
system.cpu.ipc                               0.754643                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.754643                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            308916      0.52%      0.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              45521799     76.80%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               418599      0.71%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                993859      1.68%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24991      0.04%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2447      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               127029      0.21%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                75789      0.13%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              188991      0.32%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1224      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           17032      0.03%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            7757      0.01%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7961477     13.43%     93.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3341512      5.64%     99.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          133019      0.22%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         145809      0.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               59270266                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  815757                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1599890                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       769213                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             872237                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      690902                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011657                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  587573     85.04%     85.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   4303      0.62%     85.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     60      0.01%     85.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    97      0.01%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  49918      7.23%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21441      3.10%     96.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3687      0.53%     96.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            23821      3.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               58836495                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          153134493                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     57805093                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          73715640                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   63348895                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  59270266                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1744                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11235926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             43719                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1186                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     17941378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      35459230                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.671505                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.208336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18179059     51.27%     51.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3410040      9.62%     60.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3552583     10.02%     70.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2910483      8.21%     79.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2358978      6.65%     85.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1823240      5.14%     90.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1687939      4.76%     95.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              951399      2.68%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              585509      1.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        35459230                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.602685                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            424659                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           266778                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8376321                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3713894                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                24003331                       # number of misc regfile reads
system.cpu.numCycles                         36981857                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          311581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                 12462                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        52742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        107590                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       755348                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4579                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1511209                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4579                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              44556                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16326                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36415                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10293                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44556                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       162439                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       162439                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 162439                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4555200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4555200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4555200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             54849                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   54849    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               54849                       # Request fanout histogram
system.membus.reqLayer2.occupancy           185134500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          291725000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            709266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       119234                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       557904                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          134981                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46594                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        558162                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       151105                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1674226                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       592843                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2267069                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     71428096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     19238848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               90666944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           56773                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1044928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           812634                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005662                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075032                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 808033     99.43%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4601      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             812634                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1416416500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         296570956                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         837313356                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               552856                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               148154                       # number of demand (read+write) hits
system.l2.demand_hits::total                   701010                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              552856                       # number of overall hits
system.l2.overall_hits::.cpu.data              148154                       # number of overall hits
system.l2.overall_hits::total                  701010                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5305                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              49545                       # number of demand (read+write) misses
system.l2.demand_misses::total                  54850                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5305                       # number of overall misses
system.l2.overall_misses::.cpu.data             49545                       # number of overall misses
system.l2.overall_misses::total                 54850                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    433309500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3941607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4374916500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    433309500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3941607000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4374916500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           558161                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           197699                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               755860                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          558161                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          197699                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              755860                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009504                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.250608                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072566                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009504                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.250608                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072566                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81679.453346                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79556.100515                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79761.467639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81679.453346                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79556.100515                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79761.467639                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16326                       # number of writebacks
system.l2.writebacks::total                     16326                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          5305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         49545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             54850                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        49545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            54850                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    380269500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3446157000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3826426500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    380269500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3446157000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3826426500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.250608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072566                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.250608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072566                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71681.338360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69556.100515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69761.649954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71681.338360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69556.100515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69761.649954                       # average overall mshr miss latency
system.l2.replacements                          56772                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       102908                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           102908                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       102908                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       102908                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       557901                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           557901                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       557901                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       557901                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          533                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           533                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             36301                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36301                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10293                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    819460500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     819460500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         46594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             46594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.220908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.220908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79613.378024                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79613.378024                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    716530500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    716530500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.220908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.220908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69613.378024                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69613.378024                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         552856                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             552856                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    433309500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    433309500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       558161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         558161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81679.453346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81679.453346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5305                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5305                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    380269500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    380269500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009504                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009504                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71681.338360                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71681.338360                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        111853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            111853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        39252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           39252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3122146500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3122146500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       151105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        151105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.259766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.259766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79541.080709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79541.080709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        39252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        39252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2729626500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2729626500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.259766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.259766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69541.080709                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69541.080709                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2032.275874                       # Cycle average of tags in use
system.l2.tags.total_refs                     1510670                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     58820                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.682931                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     143.710119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       182.263264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1706.302492                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.070171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.088996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.833156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992322                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          934                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6103636                       # Number of tag accesses
system.l2.tags.data_accesses                  6103636                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     16249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     48375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001450272500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          972                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          972                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              126631                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15266                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       54849                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16326                       # Number of write requests accepted
system.mem_ctrls.readBursts                     54849                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16326                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1170                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    77                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 54849                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16326                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.949588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.098973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     73.206651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            723     74.38%     74.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          186     19.14%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           29      2.98%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           15      1.54%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           10      1.03%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.51%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.31%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           972                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.689300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.658700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              650     66.87%     66.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      2.67%     69.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              253     26.03%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      3.91%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.21%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.21%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           972                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   74880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3510336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1044864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    189.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     56.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   18490839500                       # Total gap between requests
system.mem_ctrls.avgGap                     259794.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       339456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3096000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1038208                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 18357975.327144209296                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 167433457.098529607058                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 56146884.569557569921                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         5304                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        49545                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        16326                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    161768750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1422259000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 433863075500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30499.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28706.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26574977.06                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       339456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3170880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3510336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       339456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       339456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1044864                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1044864                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         5304                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        49545                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          54849                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        16326                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         16326                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     18357975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    171483010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        189840986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     18357975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     18357975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     56506845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        56506845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     56506845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     18357975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    171483010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       246347831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                53679                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               16222                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1342                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               577546500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             268395000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1584027750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10759.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29509.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               38584                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              13232                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        18073                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   247.401981                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   172.599991                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   230.819024                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5644     31.23%     31.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5238     28.98%     60.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3423     18.94%     79.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1473      8.15%     87.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          862      4.77%     92.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          396      2.19%     94.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          231      1.28%     95.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          149      0.82%     96.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          657      3.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        18073                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3435456                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1038208                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              185.791432                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               56.146885                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        57926820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        30758475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      184818900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      37542240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1459155360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5248360500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2680844640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    9699406935                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   524.549494                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6919586500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    617240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10954101500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        71200080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        37828560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      198449160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      47136600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1459155360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5932654620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2104596960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    9851021340                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   532.748889                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5415565250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    617240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  12458122750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 265774                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 17276430                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2820156                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1153                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   9755755                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5339962                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               65002387                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 27713                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1162740                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2887180                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1305912                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           91613                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            82053958                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   170560952                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                104934783                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1121600                       # Number of floating rename lookups
system.cpu.rename.committedMaps              64038497                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 18015455                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      18                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  26                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3515376                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4726043                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4726043                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4726043                       # number of overall hits
system.cpu.icache.overall_hits::total         4726043                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       571739                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         571739                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       571739                       # number of overall misses
system.cpu.icache.overall_misses::total        571739                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7830592500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7830592500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7830592500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7830592500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5297782                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5297782                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5297782                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5297782                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.107920                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.107920                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.107920                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.107920                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13696.096471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13696.096471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13696.096471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13696.096471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1159                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.360000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       557904                       # number of writebacks
system.cpu.icache.writebacks::total            557904                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        13577                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        13577                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        13577                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        13577                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       558162                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       558162                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       558162                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       558162                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   7127669500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7127669500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   7127669500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7127669500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.105358                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.105358                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.105358                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.105358                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12769.893866                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12769.893866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12769.893866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12769.893866                       # average overall mshr miss latency
system.cpu.icache.replacements                 557904                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4726043                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4726043                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       571739                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        571739                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7830592500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7830592500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5297782                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5297782                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.107920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.107920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13696.096471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13696.096471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        13577                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        13577                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       558162                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       558162                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   7127669500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7127669500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.105358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.105358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12769.893866                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12769.893866                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.797197                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5284204                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            558161                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.467168                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.797197                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999208                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999208                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11153725                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11153725                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      571572                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1381505                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 4891                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1362                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 542229                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 4715                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    680                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     8004837                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     3453839                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8244                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          4068                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5298455                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           883                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 16921306                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8088002                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   9411102                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                773046                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 265774                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3288253                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 54882                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               65912504                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 83939                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         93963438                       # The number of ROB reads
system.cpu.rob.writes                       127933153                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      9992299                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9992299                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9992299                       # number of overall hits
system.cpu.dcache.overall_hits::total         9992299                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       601192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         601192                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       601192                       # number of overall misses
system.cpu.dcache.overall_misses::total        601192                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24960427995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24960427995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24960427995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24960427995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10593491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10593491                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10593491                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10593491                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.056751                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056751                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.056751                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.056751                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41518.230441                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41518.230441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41518.230441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41518.230441                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17309                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1271                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               957                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              60                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.086729                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    21.183333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       102908                       # number of writebacks
system.cpu.dcache.writebacks::total            102908                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       403492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       403492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       403492                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       403492                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       197700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       197700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       197700                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       197700                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5817625997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5817625997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5817625997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5817625997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018662                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29426.535139                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29426.535139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29426.535139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29426.535139                       # average overall mshr miss latency
system.cpu.dcache.replacements                 197443                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6866443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6866443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       554436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        554436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23629312500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23629312500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7420879                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7420879                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.074713                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074713                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42618.647599                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42618.647599                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       403235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       403235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       151201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       151201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4538994000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4538994000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30019.603045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30019.603045                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3125856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3125856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        46756                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46756                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1331115495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1331115495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3172612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3172612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28469.404889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28469.404889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          257                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          257                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        46499                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46499                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1278631997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1278631997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27498.053657                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27498.053657                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.674637                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10190001                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            197699                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.543007                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.674637                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21384681                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21384681                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18490928000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  18490928000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 7680129                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6193059                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            306155                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3537256                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3503233                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.038153                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  394832                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          217380                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             195444                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            21936                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         9280                       # Number of mispredicted indirect branches.
system.cpu.branchPred.statistical_corrector.correct      2795274                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.wrong      1713434                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.loop_predictor.correct      3346813                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong      1161895                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect      1503985                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        75642                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         6540                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      2608102                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       115321                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        36274                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1697                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         6681                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        24937                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        22196                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       124284                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6       209246                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9       183210                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10       146189                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11        91491                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12        91677                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::13       101514                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::14       122328                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::15        79573                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::16        94173                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::17        64455                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::18        82209                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::19        34606                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::20        68742                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::21        27645                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::22        37622                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::24        62038                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::26        66419                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::28        39274                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::32         3879                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::36          648                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0       469522                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2       142397                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6       216697                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9       110480                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        92746                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11        80591                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12        88839                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::13        76234                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::14        73478                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::15        59118                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::16        64063                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::17        26804                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::18        43832                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::19        22385                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::20        30110                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::21        29859                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::22        31668                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::24        41340                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::26        28867                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::28         2122                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::32           70                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts        11073729                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             558                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            251999                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     33906205                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.537026                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.513490                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        19941832     58.81%     58.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4069016     12.00%     70.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1953521      5.76%     76.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2426359      7.16%     83.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          977547      2.88%     86.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          631366      1.86%     88.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          521278      1.54%     90.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          417402      1.23%     91.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2967884      8.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     33906205                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             27908093                       # Number of instructions committed
system.cpu.commit.opsCommitted               52114707                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    10166481                       # Number of memory references committed
system.cpu.commit.loads                       6994816                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         372                       # Number of memory barriers committed
system.cpu.commit.branches                    5679435                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     718115                       # Number of committed floating point instructions.
system.cpu.commit.integer                    51418952                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                316956                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       288417      0.55%      0.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     39964864     76.69%     77.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       387339      0.74%     77.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       885190      1.70%     79.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        24928      0.05%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       117370      0.23%     79.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        75724      0.15%     80.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       184164      0.35%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1216      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12417      0.02%     80.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv         4139      0.01%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      6880676     13.20%     93.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3049724      5.85%     99.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       114140      0.22%     99.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       121941      0.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     52114707                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2967884                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  27908093                       # Number of Instructions committed
system.cpu.thread0.numOps                    52114707                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles           17414911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       36172402                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7680129                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4093509                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      17719079                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  641122                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  650                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3897                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5297782                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                104389                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           35459230                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.936426                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.161224                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 24387329     68.78%     68.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   730269      2.06%     70.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   491953      1.39%     72.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   839285      2.37%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   627816      1.77%     76.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1019589      2.88%     79.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   758065      2.14%     81.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   564847      1.59%     82.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  6040077     17.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             35459230                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.207673                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.978112                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
