Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: Workstation.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Workstation.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Workstation"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Workstation
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/HDL_designs/Diploma/GAS_Diagnostic_Device.vhd" in Library work.
Package <heap_arr_pkg> compiled.
Entity <gas_diagnostic_device> compiled.
Entity <gas_diagnostic_device> (Architecture <arch>) compiled.
Compiling vhdl file "D:/HDL_designs/Diploma/GAS_FSM.vhd" in Library work.
Architecture gas_fsm_arch of Entity gas_fsm is up to date.
Compiling vhdl file "D:/HDL_designs/Diploma/ACS_172.vhd" in Library work.
Architecture workstation of Entity workstation is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Workstation> in library <work> (architecture <workstation>).

Analyzing hierarchy for entity <GAS_Diagnostic_Device> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <GAS_FSM> in library <work> (architecture <gas_fsm_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Workstation> in library <work> (Architecture <workstation>).
Entity <Workstation> analyzed. Unit <Workstation> generated.

Analyzing Entity <GAS_Diagnostic_Device> in library <work> (Architecture <arch>).
INFO:Xst:2679 - Register <DD<10>> in unit <GAS_Diagnostic_Device> has a constant value of 0001 during circuit operation. The register is replaced by logic.
Entity <GAS_Diagnostic_Device> analyzed. Unit <GAS_Diagnostic_Device> generated.

Analyzing Entity <GAS_FSM> in library <work> (Architecture <gas_fsm_arch>).
Entity <GAS_FSM> analyzed. Unit <GAS_FSM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <GAS_Diagnostic_Device>.
    Related source file is "D:/HDL_designs/Diploma/GAS_Diagnostic_Device.vhd".
    Found 36-bit register for signal <DD<1:9>>.
    Found 4-bit register for signal <NextState>.
    Found 4-bit register for signal <State>.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <GAS_Diagnostic_Device> synthesized.


Synthesizing Unit <GAS_FSM>.
    Related source file is "D:/HDL_designs/Diploma/GAS_FSM.vhd".
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <GAS_FSM> synthesized.


Synthesizing Unit <Workstation>.
    Related source file is "D:/HDL_designs/Diploma/ACS_172.vhd".
Unit <Workstation> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 11
 4-bit register                                        : 11

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UUT2/State/FSM> on signal <State[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0001  | 000000001
 0010  | 000000010
 0011  | 000000100
 0100  | 000001000
 0101  | 000010000
 0110  | 000100000
 0111  | 001000000
 1000  | 010000000
 1001  | 100000000
--------------------
INFO:Xst:2261 - The FF/Latch <DD_9_3> in Unit <UUT0> is equivalent to the following FF/Latch, which will be removed : <DD_9_2> 
WARNING:Xst:1710 - FF/Latch <DD_8_3> (without init value) has a constant value of 0 in block <UUT0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DD_8_2> (without init value) has a constant value of 0 in block <UUT0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DD_9_3> (without init value) has a constant value of 0 in block <UUT0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <DD_8_3> (without init value) has a constant value of 0 in block <GAS_Diagnostic_Device>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DD_8_2> (without init value) has a constant value of 0 in block <GAS_Diagnostic_Device>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DD_9_3> (without init value) has a constant value of 0 in block <GAS_Diagnostic_Device>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DD_9_2> (without init value) has a constant value of 0 in block <GAS_Diagnostic_Device>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DD_7_3> in Unit <GAS_Diagnostic_Device> is equivalent to the following 2 FFs/Latches, which will be removed : <DD_7_2> <DD_9_1> 
INFO:Xst:2261 - The FF/Latch <DD_6_3> in Unit <GAS_Diagnostic_Device> is equivalent to the following 2 FFs/Latches, which will be removed : <DD_6_2> <DD_8_1> 

Optimizing unit <Workstation> ...

Optimizing unit <GAS_Diagnostic_Device> ...
INFO:Xst:2261 - The FF/Latch <DD_7_1> in Unit <GAS_Diagnostic_Device> is equivalent to the following FF/Latch, which will be removed : <DD_5_3> 
INFO:Xst:2261 - The FF/Latch <DD_4_3> in Unit <GAS_Diagnostic_Device> is equivalent to the following FF/Latch, which will be removed : <DD_6_1> 
INFO:Xst:2261 - The FF/Latch <DD_7_1> in Unit <GAS_Diagnostic_Device> is equivalent to the following FF/Latch, which will be removed : <DD_5_3> 
INFO:Xst:2261 - The FF/Latch <DD_4_3> in Unit <GAS_Diagnostic_Device> is equivalent to the following FF/Latch, which will be removed : <DD_6_1> 
INFO:Xst:2261 - The FF/Latch <DD_7_1> in Unit <GAS_Diagnostic_Device> is equivalent to the following FF/Latch, which will be removed : <DD_5_3> 
INFO:Xst:2261 - The FF/Latch <DD_4_3> in Unit <GAS_Diagnostic_Device> is equivalent to the following FF/Latch, which will be removed : <DD_6_1> 
INFO:Xst:2261 - The FF/Latch <DD_7_1> in Unit <GAS_Diagnostic_Device> is equivalent to the following FF/Latch, which will be removed : <DD_5_3> 
INFO:Xst:2261 - The FF/Latch <DD_4_3> in Unit <GAS_Diagnostic_Device> is equivalent to the following FF/Latch, which will be removed : <DD_6_1> 

Optimizing unit <GAS_FSM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Workstation, actual ratio is 0.

Final Macro Processing ...

Processing Unit <Workstation> :
	Found 4-bit shift register for signal <UUT0/DD_2_1>.
Unit <Workstation> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Workstation.ngr
Top Level Output File Name         : Workstation
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 40
#      GND                         : 1
#      LUT2                        : 10
#      LUT2_L                      : 2
#      LUT3                        : 3
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 15
#      LUT4_D                      : 3
#      LUT4_L                      : 2
#      MUXF5                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 44
#      FD                          : 10
#      FDR                         : 23
#      FDS                         : 11
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 1
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       34  out of   4656     0%  
 Number of Slice Flip Flops:             44  out of   9312     0%  
 Number of 4 input LUTs:                 38  out of   9312     0%  
    Number used as logic:                37
    Number used as Shift registers:       1
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.224ns (Maximum Frequency: 191.411MHz)
   Minimum input arrival time before clock: 4.504ns
   Maximum output required time after clock: 7.694ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.224ns (frequency: 191.411MHz)
  Total number of paths / destination ports: 250 / 64
-------------------------------------------------------------------------
Delay:               5.224ns (Levels of Logic = 4)
  Source:            UUT0/NextState_3 (FF)
  Destination:       UUT2/State_FSM_FFd9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: UUT0/NextState_3 to UUT2/State_FSM_FFd9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.514   0.766  UUT0/NextState_3 (UUT0/NextState_3)
     LUT2:I1->O            1   0.612   0.387  UUT0/Yx<2>21_SW0 (N6)
     LUT4:I2->O            3   0.612   0.481  UUT0/Yx<4>1 (Yx<4>)
     LUT4:I2->O            1   0.612   0.360  UUT2/State_FSM_FFd9-In36 (UUT2/State_FSM_FFd9-In36)
     LUT4:I3->O            1   0.612   0.000  UUT2/State_FSM_FFd9-In38 (UUT2/State_FSM_FFd9-In)
     FDS:D                     0.268          UUT2/State_FSM_FFd9
    ----------------------------------------
    Total                      5.224ns (3.230ns logic, 1.994ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              4.504ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UUT0/DD_9_4 (FF)
  Destination Clock: clk rising

  Data Path: reset to UUT0/DD_9_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.106   1.002  reset_IBUF (reset_IBUF)
     LUT4:I0->O           22   0.612   0.989  UUT0/DD_1_cmp_eq00001 (UUT0/DD_1_cmp_eq00001)
     FDR:R                     0.795          UUT0/DD_9_4
    ----------------------------------------
    Total                      4.504ns (2.513ns logic, 1.991ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 110 / 13
-------------------------------------------------------------------------
Offset:              7.694ns (Levels of Logic = 4)
  Source:            UUT0/NextState_1 (FF)
  Destination:       Y<9> (PAD)
  Source Clock:      clk rising

  Data Path: UUT0/NextState_1 to Y<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.514   0.712  UUT0/NextState_1 (UUT0/NextState_1)
     LUT4_D:I1->O          4   0.612   0.502  UUT0/Yx<2>11 (UUT0/N11)
     LUT4_D:I3->O          3   0.612   0.603  UUT0/Yx<2>2 (Yx<2>)
     LUT2:I0->O            1   0.612   0.357  UUT2/Y<9>1 (Y_9_OBUF)
     OBUF:I->O                 3.169          Y_9_OBUF (Y<9>)
    ----------------------------------------
    Total                      7.694ns (5.519ns logic, 2.175ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.51 secs
 
--> 

Total memory usage is 335580 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :   12 (   0 filtered)

