

================================================================
== Vivado HLS Report for 'computeHistogram'
================================================================
* Date:           Tue Sep 25 14:02:24 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hats
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.06|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  241|  701|  241|  701|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+-----+-----+-----+-----+---------+
        |                |       |  Latency  |  Interval | Pipeline|
        |    Instance    | Module| min | max | min | max |   Type  |
        +----------------+-------+-----+-----+-----+-----+---------+
        |grp_svm_fu_246  |svm    |  154|  154|  154|  154|   none  |
        +----------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |   63|   63|         9|          -|          -|       7|    no    |
        | + Loop 1.1  |    7|    7|         1|          -|          -|       7|    no    |
        |- Loop 2     |   20|  480|   4 ~ 6  |          -|          -| 5 ~ 80 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    454|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      7|     413|    821|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    161|
|Register         |        -|      -|     225|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      7|     638|   1436|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      3|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------+-------+---------+-------+-----+-----+
    |    Instance    | Module| BRAM_18K| DSP48E|  FF | LUT |
    +----------------+-------+---------+-------+-----+-----+
    |grp_svm_fu_246  |svm    |        2|      7|  413|  821|
    +----------------+-------+---------+-------+-----+-----+
    |Total           |       |        2|      7|  413|  821|
    +----------------+-------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |hist_V_U  |computeHistogram_dEe  |        1|  0|   0|    49|   12|     1|          588|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                      |        1|  0|   0|    49|   12|     1|          588|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |offset_V_fu_397_p2   |     *    |      0|  0|  63|          10|           6|
    |i_1_fu_260_p2        |     +    |      0|  0|  12|           3|           1|
    |i_V_fu_373_p2        |     +    |      0|  0|  22|          15|           1|
    |j_1_fu_305_p2        |     +    |      0|  0|  12|           3|           1|
    |loc_sum_V_d0         |     +    |      0|  0|  39|          32|          32|
    |r_V_2_fu_549_p2      |     +    |      0|  0|  10|           2|           7|
    |r_V_3_fu_521_p2      |     +    |      0|  0|  19|           2|          12|
    |tmp_21_fu_564_p2     |     +    |      0|  0|  19|           1|          12|
    |tmp_29_fu_352_p2     |     +    |      0|  0|  17|          10|          10|
    |tmp_32_fu_383_p2     |     +    |      0|  0|  17|          10|          10|
    |tmp_33_fu_315_p2     |     +    |      0|  0|  15|           7|           7|
    |tmp_35_fu_554_p2     |     +    |      0|  0|  10|           7|           7|
    |neg1_cast_fu_470_p2  |     -    |      0|  0|  17|           1|          10|
    |neg_fu_421_p2        |     -    |      0|  0|  18|           1|          11|
    |r_V_1_fu_408_p2      |     -    |      0|  0|  18|          11|          11|
    |r_V_fu_416_p2        |     -    |      0|  0|  18|          11|          11|
    |tmp_31_fu_282_p2     |     -    |      0|  0|  15|           7|           7|
    |tmp_34_fu_543_p2     |     -    |      0|  0|  15|           7|           7|
    |abscond1_fu_476_p2   |   icmp   |      0|  0|  13|          11|           1|
    |abscond_fu_427_p2    |   icmp   |      0|  0|  13|          11|           1|
    |exitcond3_fu_254_p2  |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_fu_299_p2   |   icmp   |      0|  0|   9|           3|           2|
    |icmp1_fu_508_p2      |   icmp   |      0|  0|  11|           8|           1|
    |icmp_fu_461_p2       |   icmp   |      0|  0|  13|           9|           1|
    |tmp_12_fu_368_p2     |   icmp   |      0|  0|  13|          16|          16|
    |tmp_44_fu_453_p3     |  select  |      0|  0|   9|           1|           9|
    |tmp_48_fu_500_p3     |  select  |      0|  0|   8|           1|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 454|         203|         204|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  53|         12|    4|         48|
    |hist_V_address0     |  15|          3|    6|         18|
    |hist_V_address1     |  21|          4|    6|         24|
    |hist_V_ce0          |  15|          3|    1|          3|
    |hist_V_d1           |  15|          3|   12|         36|
    |i_reg_213           |   9|          2|    3|          6|
    |j_reg_224           |   9|          2|    3|          6|
    |loc_sum_V_address0  |  15|          3|    4|         12|
    |t_V_reg_235         |   9|          2|   15|         30|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 161|         34|   54|        183|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_reg_grp_svm_fu_246_ap_start  |   1|   0|    1|          0|
    |cntmem_V_load_reg_650           |  16|   0|   16|          0|
    |hist_V_addr_3_reg_714           |   6|   0|    6|          0|
    |i_1_reg_607                     |   3|   0|    3|          0|
    |i_V_reg_658                     |  15|   0|   15|          0|
    |i_reg_213                       |   3|   0|    3|          0|
    |icmp1_reg_700                   |   1|   0|    1|          0|
    |icmp_reg_696                    |   1|   0|    1|          0|
    |j_reg_224                       |   3|   0|    3|          0|
    |loc_sum_V_addr_reg_678          |   4|   0|    4|          0|
    |memory_y_V_load_reg_683         |  10|   0|   10|          0|
    |offset_V_reg_673                |  16|   0|   16|          0|
    |r_V_1_reg_688                   |  11|   0|   11|          0|
    |rhs_V_1_reg_645                 |  11|   0|   11|          0|
    |rhs_V_reg_640                   |  11|   0|   11|          0|
    |t_V_reg_235                     |  15|   0|   15|          0|
    |tmp_29_reg_635                  |   9|   0|   10|          1|
    |tmp_31_reg_612                  |   7|   0|    7|          0|
    |tmp_34_reg_709                  |   7|   0|    7|          0|
    |tmp_49_reg_704                  |   7|   0|    7|          0|
    |tmp_s_reg_630                   |  64|   0|   64|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 225|   0|  226|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | computeHistogram | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | computeHistogram | return value |
|ap_start             |  in |    1| ap_ctrl_hs | computeHistogram | return value |
|ap_done              | out |    1| ap_ctrl_hs | computeHistogram | return value |
|ap_idle              | out |    1| ap_ctrl_hs | computeHistogram | return value |
|ap_ready             | out |    1| ap_ctrl_hs | computeHistogram | return value |
|cell_id_V            |  in |   10|   ap_none  |     cell_id_V    |    scalar    |
|event_x_V            |  in |   10|   ap_none  |     event_x_V    |    scalar    |
|event_y_V            |  in |   10|   ap_none  |     event_y_V    |    scalar    |
|event_p              |  in |    1|   ap_none  |      event_p     |    scalar    |
|cntmem_V_address0    | out |    5|  ap_memory |     cntmem_V     |     array    |
|cntmem_V_ce0         | out |    1|  ap_memory |     cntmem_V     |     array    |
|cntmem_V_q0          |  in |   16|  ap_memory |     cntmem_V     |     array    |
|memory_y_V_address0  | out |    9|  ap_memory |    memory_y_V    |     array    |
|memory_y_V_ce0       | out |    1|  ap_memory |    memory_y_V    |     array    |
|memory_y_V_q0        |  in |   10|  ap_memory |    memory_y_V    |     array    |
|memory_x_V_address0  | out |    9|  ap_memory |    memory_x_V    |     array    |
|memory_x_V_ce0       | out |    1|  ap_memory |    memory_x_V    |     array    |
|memory_x_V_q0        |  in |   10|  ap_memory |    memory_x_V    |     array    |
|loc_sum_V_address0   | out |    4|  ap_memory |     loc_sum_V    |     array    |
|loc_sum_V_ce0        | out |    1|  ap_memory |     loc_sum_V    |     array    |
|loc_sum_V_we0        | out |    1|  ap_memory |     loc_sum_V    |     array    |
|loc_sum_V_d0         | out |   32|  ap_memory |     loc_sum_V    |     array    |
|loc_sum_V_q0         |  in |   32|  ap_memory |     loc_sum_V    |     array    |
+---------------------+-----+-----+------------+------------------+--------------+

