// Seed: 1430614930
module module_0 (
    input wand id_0,
    input wire id_1,
    input tri0 id_2,
    output wand id_3,
    output tri id_4,
    input wand id_5,
    input wand id_6,
    input wire id_7,
    input wor id_8,
    input wand id_9,
    input tri id_10,
    output uwire id_11,
    output wor id_12,
    input wand id_13,
    input uwire id_14,
    input wire id_15,
    input uwire id_16,
    input tri1 id_17,
    output wor id_18,
    input supply1 id_19,
    input tri0 id_20,
    input tri0 id_21,
    input uwire id_22,
    output wire id_23,
    output wand id_24,
    input supply1 id_25,
    input wor id_26,
    output wire id_27,
    input supply1 id_28,
    input supply1 id_29
);
  initial if (id_9 - 1) id_27 = {id_2, 1'b0};
  assign id_24 = 1;
  wire id_31, id_32, id_33, id_34;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output wire id_2,
    input tri id_3,
    output wand id_4,
    output wire id_5
    , id_13,
    output supply1 id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    input supply1 id_10,
    inout tri0 id_11
);
  wire id_14;
  assign id_11 = id_13;
  wire id_15, id_16;
  assign id_15 = id_16;
  module_0(
      id_9,
      id_10,
      id_10,
      id_5,
      id_5,
      id_3,
      id_11,
      id_13,
      id_0,
      id_11,
      id_13,
      id_6,
      id_6,
      id_10,
      id_1,
      id_11,
      id_0,
      id_3,
      id_4,
      id_7,
      id_3,
      id_7,
      id_8,
      id_4,
      id_5,
      id_8,
      id_0,
      id_5,
      id_0,
      id_13
  );
endmodule
