<?xml version="1.0" encoding="UTF-8" standalone="no" ?>

<ExampleDesign>

<Vendor>xilinx.com</Vendor>

<Library>design</Library>

<Name>cips_ddr_pl_debug</Name>

<DisplayName>CIPS DDR PL Debug</DisplayName>

<Description>This design demonstrates the usage of the Versal Control, Interfaces, and Processing System (CIPS) IP on Xilinx Versal boards. The design connects the processing system to the DDR memory through the Network on Chip (NoC). In Versal, the DDR memory controller is incorporated in the NoC IP. A BRAM controller AXI bus is probed with ILA and a counter is controlled with a VIO core to showcase the connectivity of the debug cores.</Description>

<Version>1.0</Version>

<Design>init.tcl</Design>

<Image>CIPS.png</Image>

</ExampleDesign>

