{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672233273406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672233273407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 21:14:33 2022 " "Processing started: Wed Dec 28 21:14:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672233273407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672233273407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off divider_five -c divider_five " "Command: quartus_eda --read_settings_files=off --write_settings_files=off divider_five -c divider_five" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672233273407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "divider_five_8_1200mv_85c_slow.vo D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/ simulation " "Generated file divider_five_8_1200mv_85c_slow.vo in folder \"D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672233273712 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "divider_five_8_1200mv_0c_slow.vo D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/ simulation " "Generated file divider_five_8_1200mv_0c_slow.vo in folder \"D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672233273726 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "divider_five_min_1200mv_0c_fast.vo D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/ simulation " "Generated file divider_five_min_1200mv_0c_fast.vo in folder \"D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672233273742 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "divider_five.vo D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/ simulation " "Generated file divider_five.vo in folder \"D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672233273758 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "divider_five_8_1200mv_85c_v_slow.sdo D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/ simulation " "Generated file divider_five_8_1200mv_85c_v_slow.sdo in folder \"D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672233273780 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "divider_five_8_1200mv_0c_v_slow.sdo D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/ simulation " "Generated file divider_five_8_1200mv_0c_v_slow.sdo in folder \"D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672233273803 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "divider_five_min_1200mv_0c_v_fast.sdo D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/ simulation " "Generated file divider_five_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672233273819 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "divider_five_v.sdo D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/ simulation " "Generated file divider_five_v.sdo in folder \"D:/FPGA/FPGA_text/9_divider_five/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1672233273833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4515 " "Peak virtual memory: 4515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672233273864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 21:14:33 2022 " "Processing ended: Wed Dec 28 21:14:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672233273864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672233273864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672233273864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672233273864 ""}
