--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml test_FullAdder.twx test_FullAdder.ncd -o
test_FullAdder.twr test_FullAdder.pcf -ucf test_FullAdder.ucf

Design file:              test_FullAdder.ncd
Physical constraint file: test_FullAdder.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock R1_C
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
R1_CE       |    1.058(R)|    0.779(R)|R1_C_BUFGP        |   0.000|
R2_CE       |    2.664(R)|   -0.311(R)|R1_C_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock R2_C
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
R1_CE       |    1.058(R)|    0.779(R)|R2_C_BUFGP        |   0.000|
R2_CE       |    2.019(R)|   -0.085(R)|R2_C_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock R3_C
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
R1_CE       |    0.582(R)|    1.713(R)|R3_C_BUFGP        |   0.000|
R2_CE       |    2.206(R)|    0.830(R)|R3_C_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock R3_C to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Cout        |   22.652(R)|R3_C_BUFGP        |   0.000|
Cout_OFL    |   17.391(R)|R3_C_BUFGP        |   0.000|
Neg         |   17.837(R)|R3_C_BUFGP        |   0.000|
OFL         |   18.946(R)|R3_C_BUFGP        |   0.000|
R1<0>       |    8.643(R)|R3_C_BUFGP        |   0.000|
R1<1>       |    8.913(R)|R3_C_BUFGP        |   0.000|
R1<2>       |    8.648(R)|R3_C_BUFGP        |   0.000|
R1<3>       |    9.521(R)|R3_C_BUFGP        |   0.000|
R1<4>       |    9.147(R)|R3_C_BUFGP        |   0.000|
R1<5>       |    8.547(R)|R3_C_BUFGP        |   0.000|
R1<6>       |    9.949(R)|R3_C_BUFGP        |   0.000|
R1<7>       |    8.922(R)|R3_C_BUFGP        |   0.000|
Sum<0>      |   10.695(R)|R3_C_BUFGP        |   0.000|
Sum<1>      |   20.546(R)|R3_C_BUFGP        |   0.000|
Sum<2>      |   21.499(R)|R3_C_BUFGP        |   0.000|
Sum<3>      |   22.377(R)|R3_C_BUFGP        |   0.000|
Sum<4>      |   23.295(R)|R3_C_BUFGP        |   0.000|
Sum<5>      |   24.543(R)|R3_C_BUFGP        |   0.000|
Sum<6>      |   23.885(R)|R3_C_BUFGP        |   0.000|
Sum<7>      |   24.783(R)|R3_C_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   12.313|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock R2_C
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
R1_C           |    2.391|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock R3_C
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
R1_C           |    2.298|         |         |         |
R2_C           |    1.748|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
nADD_SUB       |Cout           |   19.152|
nADD_SUB       |Cout_OFL       |   13.891|
nADD_SUB       |Neg            |   14.337|
nADD_SUB       |OFL            |   15.446|
nADD_SUB       |Sum<1>         |   17.046|
nADD_SUB       |Sum<2>         |   17.999|
nADD_SUB       |Sum<3>         |   18.877|
nADD_SUB       |Sum<4>         |   19.795|
nADD_SUB       |Sum<5>         |   21.043|
nADD_SUB       |Sum<6>         |   20.385|
nADD_SUB       |Sum<7>         |   21.283|
---------------+---------------+---------+


Analysis completed Wed May 16 22:21:38 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



