{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "xlconstant_0": "",
      "ethernet_mac_hub_0": "",
      "udp_matlab_axi_master_0": "",
      "proc_sys_reset_0": "",
      "mig_7series_0": ""
    },
    "ports": {
      "sys_diff_clock": {
        "type": "data",
        "direction": "I"
      },
      "reset": {
        "type": "data",
        "direction": "I"
      },
      "phy_col": {
        "type": "data",
        "direction": "I"
      },
      "phy_crs": {
        "type": "data",
        "direction": "I"
      },
      "phy_rxclk": {
        "type": "data",
        "direction": "I"
      },
      "phy_rxdv": {
        "type": "data",
        "direction": "I"
      },
      "phy_rxd": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "phy_reset_n": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "phy_gtxclk": {
        "type": "data",
        "direction": "O"
      },
      "phy_txen": {
        "type": "data",
        "direction": "O"
      },
      "phy_txer": {
        "type": "data",
        "direction": "O"
      },
      "phy_mdc": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "phy_txd": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "phy_rxer": {
        "type": "data",
        "direction": "I"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "ENABLE_CLOCK_MONITOR": {
            "value": "false"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0"
      },
      "ethernet_mac_hub_0": {
        "vlnv": "mathworks.com:ip:ethernet_mac_hub:1.0",
        "xci_name": "design_1_ethernet_mac_hub_0_0"
      },
      "udp_matlab_axi_master_0": {
        "vlnv": "mathworks.com:ip:udp_matlab_axi_master:1.0",
        "xci_name": "design_1_udp_matlab_axi_master_0_0"
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0"
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "design_1_mig_7series_0_1"
      }
    },
    "interface_nets": {
      "ethernet_mac_hub_0_m0_axis": {
        "interface_ports": [
          "ethernet_mac_hub_0/m0_axis",
          "udp_matlab_axi_master_0/s_axis"
        ]
      }
    },
    "nets": {
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "ethernet_mac_hub_0/rxclk_en",
          "ethernet_mac_hub_0/txclk_en",
          "phy_mdc"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ethernet_mac_hub_0/ref_clk"
        ]
      },
      "phy_col_1": {
        "ports": [
          "phy_col",
          "ethernet_mac_hub_0/phy_col"
        ]
      },
      "phy_crs_1": {
        "ports": [
          "phy_crs",
          "ethernet_mac_hub_0/phy_crs"
        ]
      },
      "phy_rxer_1": {
        "ports": [
          "phy_rxer",
          "ethernet_mac_hub_0/phy_rxer"
        ]
      },
      "ethernet_mac_hub_0_phy_txd": {
        "ports": [
          "ethernet_mac_hub_0/phy_txd",
          "phy_txd"
        ]
      },
      "ethernet_mac_hub_0_phy_gtxclk": {
        "ports": [
          "ethernet_mac_hub_0/phy_gtxclk",
          "phy_gtxclk"
        ]
      },
      "ethernet_mac_hub_0_phy_txen": {
        "ports": [
          "ethernet_mac_hub_0/phy_txen",
          "phy_txen"
        ]
      },
      "ethernet_mac_hub_0_phy_txer": {
        "ports": [
          "ethernet_mac_hub_0/phy_txer",
          "phy_txer"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "ethernet_mac_hub_0/ref_reset"
        ]
      },
      "phy_rxd_1": {
        "ports": [
          "phy_rxd",
          "ethernet_mac_hub_0/phy_rxd"
        ]
      },
      "Net": {
        "ports": [
          "clk_wiz_0/clk_in1",
          "proc_sys_reset_0/slowest_sync_clk",
          "udp_matlab_axi_master_0/axis_aclk",
          "udp_matlab_axi_master_0/aclk",
          "ethernet_mac_hub_0/axis_aclk"
        ]
      }
    },
    "addressing": {
      "/udp_matlab_axi_master_0": {
        "address_spaces": {
          "axi4m": {
            "range": "4G",
            "width": "32"
          }
        }
      }
    }
  }
}