{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557355753709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557355753735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  9 00:49:13 2019 " "Processing started: Thu May  9 00:49:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557355753735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355753735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355753735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557355754048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "5 5 " "Parallel compilation is enabled and will use 5 of the 5 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557355754048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../vhdl/score-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong-rtl " "Found design unit 1: pong-rtl" {  } { { "../vhdl/pong-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "../vhdl/pong-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement_full-rtl " "Found design unit 1: movement_full-rtl" {  } { { "../vhdl/movement_full-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement_full " "Found entity 1: movement_full" {  } { { "../vhdl/movement_full-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement-rtl " "Found design unit 1: movement-rtl" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "../vhdl/movement-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/direction-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/direction-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 direction-rtl " "Found design unit 1: direction-rtl" {  } { { "../vhdl/direction-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/direction-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/direction-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/direction-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 direction " "Found entity 1: direction" {  } { { "../vhdl/direction-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/direction-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/debouncer-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/debouncer-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "../vhdl/debouncer-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/debouncer-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/debouncer-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/debouncer-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../vhdl/debouncer-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/debouncer-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision-rtl " "Found design unit 1: collision-rtl" {  } { { "../vhdl/collision-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "../vhdl/collision-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/collision-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clock_divider-rtl.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/clock_divider-rtl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-no_target_specific " "Found design unit 1: clock_divider-no_target_specific" {  } { { "../vhdl/clock_divider-rtl.vhdl" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clock_divider-rtl.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clock_divider-entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/clock_divider-entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../vhdl/clock_divider-entity.vhdl" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clock_divider-entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/bat-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/bat-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bat-rtl " "Found design unit 1: bat-rtl" {  } { { "../vhdl/bat-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/bat-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/bat-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/bat-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bat " "Found entity 1: bat" {  } { { "../vhdl/bat-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/bat-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clockOver-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/clockOver-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 clockOver " "Found entity 1: clockOver" {  } { { "../vhdl/clockOver-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clockOver-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762498 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vhdl/clockOver-behavior.vhd " "Can't analyze file -- file ../vhdl/clockOver-behavior.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557355762502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clockOver-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/clockOver-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockOver-no_target_specific " "Found design unit 1: clockOver-no_target_specific" {  } { { "../vhdl/clockOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/clockOver-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 scoreOver " "Found entity 1: scoreOver" {  } { { "../vhdl/scoreOver-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scoreOver-rtl " "Found design unit 1: scoreOver-rtl" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557355762523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557355762606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_user_over pong-rtl.vhd(85) " "Verilog HDL or VHDL warning at pong-rtl.vhd(85): object \"s_user_over\" assigned a value but never read" {  } { { "../vhdl/pong-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557355762608 "|pong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_div\"" {  } { { "../vhdl/pong-rtl.vhd" "clock_div" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355762612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:movement_y " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:movement_y\"" {  } { { "../vhdl/pong-rtl.vhd" "movement_y" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355762618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direction movement_full:movement_y\|direction:dir " "Elaborating entity \"direction\" for hierarchy \"movement_full:movement_y\|direction:dir\"" {  } { { "../vhdl/movement_full-rtl.vhd" "dir" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355762622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:movement_y\|movement:mov " "Elaborating entity \"movement\" for hierarchy \"movement_full:movement_y\|movement:mov\"" {  } { { "../vhdl/movement_full-rtl.vhd" "mov" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355762627 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_state movement-rtl.vhd(14) " "VHDL Process Statement warning at movement-rtl.vhd(14): inferring latch(es) for signal or variable \"s_next_state\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557355762628 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[0\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[0\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762628 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[1\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[1\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762628 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[2\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[2\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762628 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[3\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[3\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762628 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[4\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[4\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762628 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[5\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[5\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762628 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[6\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[6\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762629 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[7\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[7\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762629 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[8\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[8\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762629 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:movement_x " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:movement_x\"" {  } { { "../vhdl/pong-rtl.vhd" "movement_x" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355762633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:movement_x\|movement:mov " "Elaborating entity \"movement\" for hierarchy \"movement_full:movement_x\|movement:mov\"" {  } { { "../vhdl/movement_full-rtl.vhd" "mov" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement_full-rtl.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355762639 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_state movement-rtl.vhd(14) " "VHDL Process Statement warning at movement-rtl.vhd(14): inferring latch(es) for signal or variable \"s_next_state\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557355762640 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[0\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[0\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762641 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[1\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[1\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762641 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[2\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[2\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762641 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[3\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[3\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762641 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[4\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[4\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762641 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[5\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[5\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762641 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[6\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[6\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762641 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[7\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[7\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762641 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[8\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[8\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762641 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[9\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[9\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762641 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[10\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[10\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762641 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[11\] movement-rtl.vhd(14) " "Inferred latch for \"s_next_state\[11\]\" at movement-rtl.vhd(14)" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762641 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bat bat:bat1 " "Elaborating entity \"bat\" for hierarchy \"bat:bat1\"" {  } { { "../vhdl/pong-rtl.vhd" "bat1" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355762644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:score1 " "Elaborating entity \"score\" for hierarchy \"score:score1\"" {  } { { "../vhdl/pong-rtl.vhd" "score1" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355762649 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_scoreU score-rtl.vhd(24) " "VHDL Process Statement warning at score-rtl.vhd(24): signal \"s_scoreU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557355762651 "|pong|score:score1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_scoreU score-rtl.vhd(53) " "VHDL Process Statement warning at score-rtl.vhd(53): signal \"s_scoreU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557355762651 "|pong|score:score1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_scoreU score-rtl.vhd(20) " "VHDL Process Statement warning at score-rtl.vhd(20): inferring latch(es) for signal or variable \"s_next_scoreU\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557355762651 "|pong|score:score1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_scoreS score-rtl.vhd(20) " "VHDL Process Statement warning at score-rtl.vhd(20): inferring latch(es) for signal or variable \"s_next_scoreS\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557355762651 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[0\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[0\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762651 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[1\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[1\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762651 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[2\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[2\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[3\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[3\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[4\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[4\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[5\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[5\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[6\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[6\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[7\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[7\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[0\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[0\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[1\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[1\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[2\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[2\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[3\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[3\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[4\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[4\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[5\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[5\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[6\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[6\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[7\] score-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[7\]\" at score-rtl.vhd(20)" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762652 "|pong|score:score1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer_up1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer_up1\"" {  } { { "../vhdl/pong-rtl.vhd" "debouncer_up1" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355762657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:collision1 " "Elaborating entity \"collision\" for hierarchy \"collision:collision1\"" {  } { { "../vhdl/pong-rtl.vhd" "collision1" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355762663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockOver clockOver:clock_over " "Elaborating entity \"clockOver\" for hierarchy \"clockOver:clock_over\"" {  } { { "../vhdl/pong-rtl.vhd" "clock_over" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355762669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreOver scoreOver:score_over " "Elaborating entity \"scoreOver\" for hierarchy \"scoreOver:score_over\"" {  } { { "../vhdl/pong-rtl.vhd" "score_over" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/pong-rtl.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355762683 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_scoreU scoreOver-rtl.vhd(24) " "VHDL Process Statement warning at scoreOver-rtl.vhd(24): signal \"s_scoreU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_scoreU scoreOver-rtl.vhd(53) " "VHDL Process Statement warning at scoreOver-rtl.vhd(53): signal \"s_scoreU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_scoreU scoreOver-rtl.vhd(20) " "VHDL Process Statement warning at scoreOver-rtl.vhd(20): inferring latch(es) for signal or variable \"s_next_scoreU\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_scoreS scoreOver-rtl.vhd(20) " "VHDL Process Statement warning at scoreOver-rtl.vhd(20): inferring latch(es) for signal or variable \"s_next_scoreS\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[0\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[0\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[1\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[1\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[2\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[2\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[3\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[3\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[4\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[4\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[5\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[5\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[6\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[6\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[7\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreS\[7\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[0\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[0\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[1\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[1\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[2\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[2\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[3\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[3\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[4\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[4\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[5\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[5\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[6\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[6\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[7\] scoreOver-rtl.vhd(20) " "Inferred latch for \"s_next_scoreU\[7\]\" at scoreOver-rtl.vhd(20)" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355762685 "|pong|scoreOver:score_over"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[1\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[1\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355762744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[2\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[2\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355762744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[3\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[3\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355762744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[4\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[4\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355762744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[5\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[5\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355762744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[6\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[6\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355762744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[7\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[7\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355762744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scoreOver:score_over\|s_next_scoreS\[0\] " "LATCH primitive \"scoreOver:score_over\|s_next_scoreS\[0\]\" is permanently enabled" {  } { { "../vhdl/scoreOver-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/scoreOver-rtl.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557355762744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[0\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763043 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[0\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763043 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[1\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763043 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[2\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763043 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[3\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763043 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[4\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763043 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[5\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763043 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[6\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763043 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[7\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763043 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[8\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[9\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[10\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[11\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[1\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[2\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[3\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[4\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[5\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[6\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[7\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[8\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[0\] " "Latch score:score1\|s_next_scoreU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[2\] " "Latch score:score1\|s_next_scoreS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[1\] " "Latch score:score1\|s_next_scoreS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[0\] " "Latch score:score1\|s_next_scoreS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[3\] " "Latch score:score1\|s_next_scoreS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[4\] " "Latch score:score1\|s_next_scoreS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763044 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[5\] " "Latch score:score1\|s_next_scoreS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763045 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[6\] " "Latch score:score1\|s_next_scoreS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763045 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[7\] " "Latch score:score1\|s_next_scoreS\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763045 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[1\] " "Latch score:score1\|s_next_scoreU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763045 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[2\] " "Latch score:score1\|s_next_scoreU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763045 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[3\] " "Latch score:score1\|s_next_scoreU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763045 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[4\] " "Latch score:score1\|s_next_scoreU\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763045 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[5\] " "Latch score:score1\|s_next_scoreU\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763045 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[6\] " "Latch score:score1\|s_next_scoreU\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763045 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[7\] " "Latch score:score1\|s_next_scoreU\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/movement-rtl.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557355763045 ""}  } { { "../vhdl/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/score-rtl.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557355763045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557355763207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557355764017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557355764017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "600 " "Implemented 600 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557355764120 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557355764120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "472 " "Implemented 472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557355764120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557355764120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "999 " "Peak virtual memory: 999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557355764134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  9 00:49:24 2019 " "Processing ended: Thu May  9 00:49:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557355764134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557355764134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557355764134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557355764134 ""}
