#!/usr/bin/env python

'''
for testing ADC-FPGA communication by sending ADC ramps.
'''

import numpy as np
import time, pylab, csv
from pychfpga.common.tests.test_BaseClass import test_BaseClass

class test_adc_ramp_histogram(test_BaseClass):
    '''
     Test class for testing ADC-FPGA communication by sending ADC ramps.   
    '''
    def configure_board(self):
        self.fpga_ctrl.set_fft_bypass(True, channels=range(16))
        self.fpga_ctrl.set_scaler_bypass(False, channels=range(16))
        self.fpga_ctrl.set_data_source('adc', channels=range(16))
        self.fpga_ctrl.set_ADC_mode(mode='ramp')
        self.fpga_ctrl.set_gain((1,27))
        time.sleep(1)
        self.fpga_ctrl.start_data_capture(burst_period_in_seconds=0.5, channels=range(16))
        self.fpga_ctrl.sync()
        time.sleep(2)
        return

        
    def plot_histogram(self, filename):
        datas = np.load(filename + '.npy')
        pylab.clf()
        
        for i in xrange(16):
            pylab.hist(datas[:,i,:].flatten(), bins=256, range = (-128,127))
            pylab.title(filename + ' Channel '+str(i))
            pylab.xlim(-128,127)
            pylab.savefig(filename + '_chan' +str(i)+'.pdf')
            pylab.clf()

    def compute_bit_errors(self, fname):
        perfect_ramp = (np.arange(2048) % 256) - 128
        bits = [1,2,4,8,16,32,64,128]
        datas = np.load(fname + '.npy')
        infocsv = open(fname+'.txt', 'w')
        writer = csv.writer(infocsv)
        for i in xrange(16):
            xored = np.bitwise_xor(datas[:,i,:], perfect_ramp)
            for bit in range(8):
                bad_bit = np.mean(np.bitwise_and(xored, bits[bit]))/bits[bit]
                writer.writerow([i, bit, bad_bit])
                print 'chan {0}, bit {1}, error rate {2:.3f}'.format(i, bit, bad_bit)



    def execute(self, fname ):
        try:
            self.configure_board()
            self.fpga_recv.flush()
            filename = fname + '.npy'
            save_raw_frames.save_timestream_frames(self.fpga_recv, channels = range(16), frames=256, filename = filename)
            self.fpga_ctrl.stop_data_capture()
            self.plot_histogram(fname)
            self.compute_bit_errors(fname)
            confirm = raw_input('Start print_ramp_errors? This will print error counts until a KeyboardInterrupt. (y/n)\n')
            if confirm == 'y' or confirm == 'Y':
                self.fpga_ctrl.ANT.print_ramp_errors()
        except:
            self.fpga_recv.close()
            raise

if __name__ == '__main__':

    import argparse
    from pychfpga import save_raw_frames
    # from pychfpga.icecore import hardware_map
    # from pychfpga.icecore import tuber


    from pychfpga.icecore.icearray import IceArray, close_all_sockets
    # from pychfpga.icecore.fpga_bitstream import FpgaBitstream
    from pychfpga.icecore.iceboard import IceBoard
    from pychfpga.core.chFPGA_controller import chFPGA_controller as ChimeFpgaFirmware
    from pychfpga.core import chFPGA_receiver
    ADC_DELAY_TABLE= (
    ([16]*8,     [3]*8), #CH0
    ([7]*8,                       [3]*8), #CH1
    ([22]*8,    [3]*8), #CH2
    ([19]*8,                       [3]*8), #CH3
    ([15]*8,                        [3]*8), #CH4
    ([14, 13, 14, 14, 13, 14, 15, 14],    [3]*8), #CH5
    ([18]*8,     [3]*8), #CH6
    ([17]*8,                       [4]*8), #CH7

    ([15, 17, 15, 18, 17, 14, 17, 15],   [3]*8), #CH8
    ([16]*8,                       [4]*8), #CH9
    ([20]*8,                       [3]*8), #CH10
    ([18]*8,                     [3]*8), #CH11
    ([15]*8,                       [3]*8), #CH12
    ([18]*8,                       [3]*8), #CH13
    ([18]*8,                       [3]*8), #CH14
    ([16]*8,                       [3]*8)  #CH15
    )
    parser = argparse.ArgumentParser(description=__doc__.split('\n')[0]) # description is the first line of the docstring
    parser.add_argument('-s', '--subarray', action = 'store', nargs='+', type=int, help='Space-separated list of subarrays to include')
    # parser.add_argument('-g', '--group_frames', action = 'store', type=int, default=4, help='Number of frames to group before sending to the GPU or FPGA correlator. The total size of the frame, including the header and ethernet obverhead, cannot exceed 8 kibytes.')
    # parser.add_argument('--enable_gpu_link', action = 'store', type=int, default=0, help='Enables the GPU link transmission')
    parser.add_argument('--force', action = 'store', type=int, default=0, help='Forces reprogramming of the FPGAs even if they are already programmed')
    parser.add_argument('-i', '--if_ip', action = 'store', type=str, default=None, help='IP address of adapter through which the connection to the FPGA will be established. If not specified, the controller will attempt to identify the proper host based on the FPGA IP address.')
    parser.add_argument('--bitfile', action = 'store', type=str, default= '../../chfpga/xilinx_projects/CHFPGA_MGK7MB_REV2/CHFPGA_MGK7MB_REV2.runs/impl_Rev2/chFPGA_MGK7MB_Rev2.bit', 
        help='Location of bitfile to program fpgas')
    #parser.add_argument('--subarray', action = 'store', type=int, default=2, help='Which subarray to use')
    args = parser.parse_args()
    close_all_sockets()
    IceArray.close_all_sessions() # close all previously opened sessions

    ca = IceArray(uri='sqlite:///test.db', interface_ip_addr=args.if_ip)
    ca.load_iceboards('iceboard_list.txt')
    ca.discover() # automatically update the hardware map database with discovered resources

    bitfile_filename = args.bitfile
    fpga_bitstream = ca.get_fpga_bitstream(bitfile_filename, ChimeFpgaFirmware) # Get a new bitstream from the database (or create a new database entry if it does not exist yet)
    c = ca.get_iceboards(subarray=args.subarray).index_by(IceBoard.serial_number) # get one or more IceBoards from specified subarray
    c.set_fpga_firmware(fpga_bitstream, force=args.force)
    c.open( \
        adc_delay_table=ADC_DELAY_TABLE, \
        init=1, \
        sampling_frequency=800 * 1e6, \
        reference_frequency=10e6, data_width=8, \
        group_frames=1, \
        enable_gpu_link = 0)
    print c.fpga.get_temperatures()
    #rs = [chFPGA_receiver.chFPGA_receiver(c_element.fpga.get_config(), ip_address=c_element.fpga_ip_addr, port=c_element.fpga_port_number+1, host_ip = '10.10.10.83') for c_element in c]
    for i, c_element in enumerate(c):
        r = chFPGA_receiver.chFPGA_receiver(c_element.fpga.get_config(), ip_address=c_element.fpga_ip_addr, port=c_element.fpga_port_number+1, host_ip = args.if_ip)
        test = test_adc_ramp_histogram(c_element.fpga, r)
        test.execute('ramp_testing_trial_sn'+str(c_element.serial_number)+'_'+str(i))
        r.close()
    #[r.close() for r in rs]
