// Seed: 1726672078
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wor id_2;
  input wire id_1;
  wire  id_5;
  wire  id_6;
  logic id_7;
  ;
  logic id_8;
  generate
    wire id_9;
  endgenerate
  wire id_10;
  ;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_27 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    _id_27,
    id_28,
    id_29,
    id_30
);
  inout wire id_30;
  inout wire id_29;
  input wire id_28;
  inout wire _id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  module_0 modCall_1 (
      id_2,
      id_30,
      id_28,
      id_29
  );
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3[id_27+:-1] = !1;
endmodule
