<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AM_Modulation.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AM_Modulation_VHDL_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AM_Modulation_VHDL_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="AM_Modulation_VHDL_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1533840316" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1533840316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533840316" xil_pn:in_ck="7462755550175876739" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1533840316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AM_Modulation_VHDL_tb.vhd"/>
      <outfile xil_pn:name="Top_Module.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1533840316" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7147582098484187391" xil_pn:start_ts="1533840316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533840316" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8074220013592124033" xil_pn:start_ts="1533840316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533840317" xil_pn:in_ck="842462557384205294" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3801878322669736104" xil_pn:start_ts="1533840316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Cos_94Hz.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Cos_94Hz.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Sin_430KHz.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Sin_430KHz.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1533840317" xil_pn:in_ck="3780568273981958049" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1533840317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AM_Modulation_VHDL_tb.vhd"/>
      <outfile xil_pn:name="Top_Module.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Cos_94Hz.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Sin_430KHz.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1533840326" xil_pn:in_ck="3780568273981958049" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5423306080882212290" xil_pn:start_ts="1533840317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AM_Modulation_VHDL_tb_beh.prj"/>
      <outfile xil_pn:name="AM_Modulation_VHDL_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1533840327" xil_pn:in_ck="4228240919496472250" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7548588645996864817" xil_pn:start_ts="1533840326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AM_Modulation_VHDL_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
