{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750005800884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750005800885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 15 23:43:18 2025 " "Processing started: Sun Jun 15 23:43:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750005800885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750005800885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_128 -c AES_128 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_128 -c AES_128 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750005800885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1750005801727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005801873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005801873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005801891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005801891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005801907 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005801907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005801907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_mux_001 " "Found entity 1: system_rsp_xbar_mux_001" {  } { { "system/synthesis/submodules/system_rsp_xbar_mux_001.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005801924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005801924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_mux " "Found entity 1: system_rsp_xbar_mux" {  } { { "system/synthesis/submodules/system_rsp_xbar_mux.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005801940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005801940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_demux_003 " "Found entity 1: system_rsp_xbar_demux_003" {  } { { "system/synthesis/submodules/system_rsp_xbar_demux_003.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005801956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005801956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_demux " "Found entity 1: system_rsp_xbar_demux" {  } { { "system/synthesis/submodules/system_rsp_xbar_demux.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005801969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005801969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_mux " "Found entity 1: system_cmd_xbar_mux" {  } { { "system/synthesis/submodules/system_cmd_xbar_mux.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005801983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005801983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_demux_001 " "Found entity 1: system_cmd_xbar_demux_001" {  } { { "system/synthesis/submodules/system_cmd_xbar_demux_001.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_demux " "Found entity 1: system_cmd_xbar_demux" {  } { { "system/synthesis/submodules/system_cmd_xbar_demux.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_id_router_003.sv(48) " "Verilog HDL Declaration information at system_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router_003.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1750005802038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_id_router_003.sv(49) " "Verilog HDL Declaration information at system_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router_003.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1750005802039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_id_router_003_default_decode " "Found entity 1: system_id_router_003_default_decode" {  } { { "system/synthesis/submodules/system_id_router_003.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802039 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_id_router_003 " "Found entity 2: system_id_router_003" {  } { { "system/synthesis/submodules/system_id_router_003.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_id_router.sv(48) " "Verilog HDL Declaration information at system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1750005802055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_id_router.sv(49) " "Verilog HDL Declaration information at system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1750005802055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_id_router_default_decode " "Found entity 1: system_id_router_default_decode" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802055 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_id_router " "Found entity 2: system_id_router" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_addr_router_001.sv(48) " "Verilog HDL Declaration information at system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1750005802070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_addr_router_001.sv(49) " "Verilog HDL Declaration information at system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1750005802070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_addr_router_001_default_decode " "Found entity 1: system_addr_router_001_default_decode" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802071 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_addr_router_001 " "Found entity 2: system_addr_router_001" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_addr_router.sv(48) " "Verilog HDL Declaration information at system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1750005802087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_addr_router.sv(49) " "Verilog HDL Declaration information at system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1750005802087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_addr_router_default_decode " "Found entity 1: system_addr_router_default_decode" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802088 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_addr_router " "Found entity 2: system_addr_router" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/wrapper_finalv2.v 0 0 " "Found 0 design units, including 0 entities, in source file system/synthesis/submodules/wrapper_finalv2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_jtag_uart_0_sim_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802178 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_0_scfifo_w " "Found entity 2: system_jtag_uart_0_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802178 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_jtag_uart_0_sim_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802178 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_0_scfifo_r " "Found entity 4: system_jtag_uart_0_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802178 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart_0 " "Found entity 5: system_jtag_uart_0" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_onchip_memory2_0 " "Found entity 1: system_onchip_memory2_0" {  } { { "system/synthesis/submodules/system_onchip_memory2_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file system/synthesis/submodules/system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_register_bank_a_module " "Found entity 1: system_nios2_qsys_0_register_bank_a_module" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_nios2_qsys_0_register_bank_b_module " "Found entity 2: system_nios2_qsys_0_register_bank_b_module" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: system_nios2_qsys_0_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_nios2_qsys_0_nios2_ocimem " "Found entity 5: system_nios2_qsys_0_nios2_ocimem" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: system_nios2_qsys_0_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_nios2_qsys_0_nios2_oci_break " "Found entity 7: system_nios2_qsys_0_nios2_oci_break" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: system_nios2_qsys_0_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: system_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: system_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: system_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: system_nios2_qsys_0_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: system_nios2_qsys_0_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_nios2_qsys_0_nios2_oci_im " "Found entity 18: system_nios2_qsys_0_nios2_oci_im" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: system_nios2_qsys_0_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_nios2_qsys_0_nios2_oci " "Found entity 20: system_nios2_qsys_0_nios2_oci" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_nios2_qsys_0 " "Found entity 21: system_nios2_qsys_0" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_oci_test_bench " "Found entity 1: system_nios2_qsys_0_oci_test_bench" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_test_bench " "Found entity 1: system_nios2_qsys_0_test_bench" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_test_bench.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_2port " "Found entity 1: ROM_2port" {  } { { "ROM_2port.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/ROM_2port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box.v 1 1 " "Found 1 design units, including 1 entities, in source file s_box.v" { { "Info" "ISGN_ENTITY_NAME" "1 S_box " "Found entity 1: S_box" {  } { { "S_box.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/S_box.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802221 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register.v(15) " "Verilog HDL warning at register.v(15): extended using \"x\" or \"z\"" {  } { { "register.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/register.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1750005802232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "addr_decoder.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/addr_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asrom.v 1 1 " "Found 1 design units, including 1 entities, in source file asrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 asROM " "Found entity 1: asROM" {  } { { "asROM.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/asROM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotword.v 1 1 " "Found 1 design units, including 1 entities, in source file rotword.v" { { "Info" "ISGN_ENTITY_NAME" "1 RotWord " "Found entity 1: RotWord" {  } { { "RotWord.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/RotWord.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subword.v 1 1 " "Found 1 design units, including 1 entities, in source file subword.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubWord " "Found entity 1: SubWord" {  } { { "SubWord.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/SubWord.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roundkeyexpander.v 1 1 " "Found 1 design units, including 1 entities, in source file roundkeyexpander.v" { { "Info" "ISGN_ENTITY_NAME" "1 RoundKeyExpander " "Found entity 1: RoundKeyExpander" {  } { { "RoundKeyExpander.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/RoundKeyExpander.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802301 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyLogic.v(61) " "Verilog HDL warning at KeyLogic.v(61): extended using \"x\" or \"z\"" {  } { { "KeyLogic.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/KeyLogic.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1750005802313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keylogic.v 1 1 " "Found 1 design units, including 1 entities, in source file keylogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyLogic " "Found entity 1: KeyLogic" {  } { { "KeyLogic.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/KeyLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keylogiccontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file keylogiccontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyLogicController " "Found entity 1: KeyLogicController" {  } { { "KeyLogicController.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/KeyLogicController.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumnsaddroundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumnsaddroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumnsAddRoundKey " "Found entity 1: MixColumnsAddRoundKey" {  } { { "MixColumnsAddRoundKey.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/MixColumnsAddRoundKey.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processingcorecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file processingcorecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessingCoreController " "Found entity 1: ProcessingCoreController" {  } { { "ProcessingCoreController.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/ProcessingCoreController.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802360 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ProcessingCore.v(69) " "Verilog HDL warning at ProcessingCore.v(69): extended using \"x\" or \"z\"" {  } { { "ProcessingCore.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/ProcessingCore.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1750005802374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processingcore.v 1 1 " "Found 1 design units, including 1 entities, in source file processingcore.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessingCore " "Found entity 1: ProcessingCore" {  } { { "ProcessingCore.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/ProcessingCore.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrow.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrow.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRow " "Found entity 1: ShiftRow" {  } { { "ShiftRow.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/ShiftRow.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_encryptioncore.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_encryptioncore.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_EncryptionCore " "Found entity 1: AES_EncryptionCore" {  } { { "AES_EncryptionCore.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/AES_EncryptionCore.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802400 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InputInterface.v(33) " "Verilog HDL warning at InputInterface.v(33): extended using \"x\" or \"z\"" {  } { { "InputInterface.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/InputInterface.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1750005802410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file inputinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputInterface " "Found entity 1: InputInterface" {  } { { "InputInterface.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/InputInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file systemcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SystemController " "Found entity 1: SystemController" {  } { { "SystemController.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/SystemController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_top.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Top " "Found entity 1: AES_Top" {  } { { "AES_Top.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/AES_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_128bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_128bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_128bit " "Found entity 1: mux_2to1_128bit" {  } { { "mux_2to1_128bit.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/mux_2to1_128bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_finalv2.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_finalv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_finalv2 " "Found entity 1: wrapper_finalv2" {  } { { "wrapper_finalv2.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/wrapper_finalv2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005802465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005802465 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at system_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1750005802475 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at system_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1750005802475 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at system_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1750005802476 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at system_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1750005802479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1750005803016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:u0 " "Elaborating entity \"system\" for hierarchy \"system:u0\"" {  } { { "top.v" "u0" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/top.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0 system:u0\|system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"system_nios2_qsys_0\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "system/synthesis/system.v" "nios2_qsys_0" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_test_bench system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_test_bench:the_system_nios2_qsys_0_test_bench " "Elaborating entity \"system_nios2_qsys_0_test_bench\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_test_bench:the_system_nios2_qsys_0_test_bench\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_test_bench" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_register_bank_a_module system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_a_module:system_nios2_qsys_0_register_bank_a " "Elaborating entity \"system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_a_module:system_nios2_qsys_0_register_bank_a\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "system_nios2_qsys_0_register_bank_a" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_a_module:system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_a_module:system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_a_module:system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_a_module:system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750005803394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_a_module:system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_a_module:system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"system_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803395 ""}  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750005803395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpg1 " "Found entity 1: altsyncram_lpg1" {  } { { "db/altsyncram_lpg1.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/altsyncram_lpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005803502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005803502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpg1 system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_a_module:system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lpg1:auto_generated " "Elaborating entity \"altsyncram_lpg1\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_a_module:system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/test/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_register_bank_b_module system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_b_module:system_nios2_qsys_0_register_bank_b " "Elaborating entity \"system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_b_module:system_nios2_qsys_0_register_bank_b\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "system_nios2_qsys_0_register_bank_b" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_b_module:system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_b_module:system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_b_module:system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_b_module:system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_b_module:system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_b_module:system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"system_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803587 ""}  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750005803587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpg1 " "Found entity 1: altsyncram_mpg1" {  } { { "db/altsyncram_mpg1.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/altsyncram_mpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005803651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005803651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mpg1 system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_b_module:system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mpg1:auto_generated " "Elaborating entity \"altsyncram_mpg1\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_register_bank_b_module:system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/test/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"system_nios2_qsys_0_nios2_oci\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_nios2_oci" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci_debug system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_debug:the_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_debug:the_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_nios2_oci_debug" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_debug:the_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_debug:the_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_debug:the_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_debug:the_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750005803763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_debug:the_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_debug:the_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803763 ""}  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750005803763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_ocimem system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_ocimem:the_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_ocimem:the_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_nios2_ocimem" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_ociram_sp_ram_module system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_ocimem:the_system_nios2_qsys_0_nios2_ocimem\|system_nios2_qsys_0_ociram_sp_ram_module:system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_ocimem:the_system_nios2_qsys_0_nios2_ocimem\|system_nios2_qsys_0_ociram_sp_ram_module:system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "system_nios2_qsys_0_ociram_sp_ram" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_ocimem:the_system_nios2_qsys_0_nios2_ocimem\|system_nios2_qsys_0_ociram_sp_ram_module:system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_ocimem:the_system_nios2_qsys_0_nios2_ocimem\|system_nios2_qsys_0_ociram_sp_ram_module:system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_ocimem:the_system_nios2_qsys_0_nios2_ocimem\|system_nios2_qsys_0_ociram_sp_ram_module:system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_ocimem:the_system_nios2_qsys_0_nios2_ocimem\|system_nios2_qsys_0_ociram_sp_ram_module:system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750005803833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_ocimem:the_system_nios2_qsys_0_nios2_ocimem\|system_nios2_qsys_0_ociram_sp_ram_module:system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_ocimem:the_system_nios2_qsys_0_nios2_ocimem\|system_nios2_qsys_0_ociram_sp_ram_module:system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"system_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803833 ""}  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750005803833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p681 " "Found entity 1: altsyncram_p681" {  } { { "db/altsyncram_p681.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/altsyncram_p681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005803893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005803893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p681 system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_ocimem:the_system_nios2_qsys_0_nios2_ocimem\|system_nios2_qsys_0_ociram_sp_ram_module:system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p681:auto_generated " "Elaborating entity \"altsyncram_p681\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_ocimem:the_system_nios2_qsys_0_nios2_ocimem\|system_nios2_qsys_0_ociram_sp_ram_module:system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p681:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/test/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_avalon_reg system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_avalon_reg:the_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_avalon_reg:the_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_nios2_avalon_reg" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci_break system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_break:the_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_break:the_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_nios2_oci_break" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci_xbrk system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_xbrk:the_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_xbrk:the_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005803979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci_dbrk system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_dbrk:the_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_dbrk:the_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci_itrace system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_itrace:the_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_itrace:the_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_nios2_oci_itrace" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci_dtrace system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_dtrace:the_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_dtrace:the_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci_td_mode system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_dtrace:the_system_nios2_qsys_0_nios2_oci_dtrace\|system_nios2_qsys_0_nios2_oci_td_mode:system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_dtrace:the_system_nios2_qsys_0_nios2_oci_dtrace\|system_nios2_qsys_0_nios2_oci_td_mode:system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci_fifo system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_fifo:the_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_fifo:the_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_nios2_oci_fifo" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci_compute_tm_count system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_fifo:the_system_nios2_qsys_0_nios2_oci_fifo\|system_nios2_qsys_0_nios2_oci_compute_tm_count:system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"system_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_fifo:the_system_nios2_qsys_0_nios2_oci_fifo\|system_nios2_qsys_0_nios2_oci_compute_tm_count:system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci_fifowp_inc system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_fifo:the_system_nios2_qsys_0_nios2_oci_fifo\|system_nios2_qsys_0_nios2_oci_fifowp_inc:system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"system_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_fifo:the_system_nios2_qsys_0_nios2_oci_fifo\|system_nios2_qsys_0_nios2_oci_fifowp_inc:system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci_fifocount_inc system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_fifo:the_system_nios2_qsys_0_nios2_oci_fifo\|system_nios2_qsys_0_nios2_oci_fifocount_inc:system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"system_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_fifo:the_system_nios2_qsys_0_nios2_oci_fifo\|system_nios2_qsys_0_nios2_oci_fifocount_inc:system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_oci_test_bench system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_fifo:the_system_nios2_qsys_0_nios2_oci_fifo\|system_nios2_qsys_0_oci_test_bench:the_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"system_nios2_qsys_0_oci_test_bench\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_fifo:the_system_nios2_qsys_0_nios2_oci_fifo\|system_nios2_qsys_0_oci_test_bench:the_system_nios2_qsys_0_oci_test_bench\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_oci_test_bench" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci_pib system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_pib:the_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_pib:the_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_nios2_oci_pib" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_nios2_oci_im system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_im:the_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_nios2_oci_im:the_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_nios2_oci_im" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_jtag_debug_module_wrapper system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "the_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_jtag_debug_module_tck system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|system_nios2_qsys_0_jtag_debug_module_tck:the_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|system_nios2_qsys_0_jtag_debug_module_tck:the_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_system_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_qsys_0_jtag_debug_module_sysclk system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|system_nios2_qsys_0_jtag_debug_module_sysclk:the_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|system_nios2_qsys_0_jtag_debug_module_sysclk:the_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" "system_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750005804340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804340 ""}  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750005804340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/test/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804342 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system:u0\|system_nios2_qsys_0:nios2_qsys_0\|system_nios2_qsys_0_nios2_oci:the_system_nios2_qsys_0_nios2_oci\|system_nios2_qsys_0_jtag_debug_module_wrapper:the_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/test/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_onchip_memory2_0 system:u0\|system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"system_onchip_memory2_0\" for hierarchy \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "system/synthesis/system.v" "onchip_memory2_0" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_onchip_memory2_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750005804405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804405 ""}  } { { "system/synthesis/submodules/system_onchip_memory2_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750005804405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gsc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gsc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gsc1 " "Found entity 1: altsyncram_gsc1" {  } { { "db/altsyncram_gsc1.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/altsyncram_gsc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005804469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005804469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gsc1 system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gsc1:auto_generated " "Elaborating entity \"altsyncram_gsc1\" for hierarchy \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gsc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/test/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005804556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005804556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gsc1:auto_generated\|decode_1oa:decode3 " "Elaborating entity \"decode_1oa\" for hierarchy \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gsc1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_gsc1.tdf" "decode3" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/altsyncram_gsc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/mux_ujb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005804638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005804638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujb system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gsc1:auto_generated\|mux_ujb:mux2 " "Elaborating entity \"mux_ujb\" for hierarchy \"system:u0\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gsc1:auto_generated\|mux_ujb:mux2\"" {  } { { "db/altsyncram_gsc1.tdf" "mux2" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/altsyncram_gsc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0 system:u0\|system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"system_jtag_uart_0\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\"" {  } { { "system/synthesis/system.v" "jtag_uart_0" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_w system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w " "Elaborating entity \"system_jtag_uart_0_scfifo_w\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_w" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005804850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "wfifo" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750005805104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805104 ""}  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750005805104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005805167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005805167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/test/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005805195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005805195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005805228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005805228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005805308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005805308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005805395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005805395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005805467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005805467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005805540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005805540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_r system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r " "Elaborating entity \"system_jtag_uart_0_scfifo_r\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_r" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "system_jtag_uart_0_alt_jtag_atlantic" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750005805776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805776 ""}  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750005805776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_finalv2 system:u0\|wrapper_finalv2:ip_slave_0 " "Elaborating entity \"wrapper_finalv2\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\"" {  } { { "system/synthesis/system.v" "ip_slave_0" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_Top system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst " "Elaborating entity \"AES_Top\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\"" {  } { { "wrapper_finalv2.v" "inst" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/wrapper_finalv2.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemController system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|SystemController:ins_systemcontroller " "Elaborating entity \"SystemController\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|SystemController:ins_systemcontroller\"" {  } { { "AES_Top.v" "ins_systemcontroller" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/AES_Top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805840 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_generated SystemController.v(17) " "Verilog HDL or VHDL warning at SystemController.v(17): object \"key_generated\" assigned a value but never read" {  } { { "SystemController.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/SystemController.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1750005805857 "|top|system:u0|wrapper_finalv2:ip_slave_0|AES_Top:inst|SystemController:ins_systemcontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SystemController.v(85) " "Verilog HDL assignment warning at SystemController.v(85): truncated value with size 32 to match size of target (1)" {  } { { "SystemController.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/SystemController.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750005805857 "|top|system:u0|wrapper_finalv2:ip_slave_0|AES_Top:inst|SystemController:ins_systemcontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SystemController.v(86) " "Verilog HDL assignment warning at SystemController.v(86): truncated value with size 32 to match size of target (1)" {  } { { "SystemController.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/SystemController.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750005805858 "|top|system:u0|wrapper_finalv2:ip_slave_0|AES_Top:inst|SystemController:ins_systemcontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SystemController.v(87) " "Verilog HDL assignment warning at SystemController.v(87): truncated value with size 32 to match size of target (1)" {  } { { "SystemController.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/SystemController.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750005805858 "|top|system:u0|wrapper_finalv2:ip_slave_0|AES_Top:inst|SystemController:ins_systemcontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SystemController.v(88) " "Verilog HDL assignment warning at SystemController.v(88): truncated value with size 32 to match size of target (1)" {  } { { "SystemController.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/SystemController.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750005805858 "|top|system:u0|wrapper_finalv2:ip_slave_0|AES_Top:inst|SystemController:ins_systemcontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputInterface system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|InputInterface:ins_inputinterface " "Elaborating entity \"InputInterface\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|InputInterface:ins_inputinterface\"" {  } { { "AES_Top.v" "ins_inputinterface" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/AES_Top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 InputInterface.v(38) " "Verilog HDL assignment warning at InputInterface.v(38): truncated value with size 32 to match size of target (1)" {  } { { "InputInterface.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/InputInterface.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750005805971 "|top|system:u0|wrapper_finalv2:ip_slave_0|AES_Top:inst|InputInterface:ins_inputinterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyLogic system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|KeyLogic:ins_KeyLogic " "Elaborating entity \"KeyLogic\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|KeyLogic:ins_KeyLogic\"" {  } { { "AES_Top.v" "ins_KeyLogic" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/AES_Top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005805974 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i KeyLogic.v(23) " "Verilog HDL Always Construct warning at KeyLogic.v(23): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyLogic.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/KeyLogic.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1750005806008 "|top|system:u0|wrapper_finalv2:ip_slave_0|AES_Top:inst|KeyLogic:ins_KeyLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyLogicController system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|KeyLogic:ins_KeyLogic\|KeyLogicController:controller " "Elaborating entity \"KeyLogicController\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|KeyLogic:ins_KeyLogic\|KeyLogicController:controller\"" {  } { { "KeyLogic.v" "controller" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/KeyLogic.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KeyLogicController.v(49) " "Verilog HDL assignment warning at KeyLogicController.v(49): truncated value with size 32 to match size of target (4)" {  } { { "KeyLogicController.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/KeyLogicController.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750005806107 "|top|system:u0|wrapper_finalv2:ip_slave_0|AES_Top:inst|KeyLogic:ins_KeyLogic|KeyLogicController:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RotWord system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|KeyLogic:ins_KeyLogic\|RotWord:rotword_inst " "Elaborating entity \"RotWord\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|KeyLogic:ins_KeyLogic\|RotWord:rotword_inst\"" {  } { { "KeyLogic.v" "rotword_inst" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/KeyLogic.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoundKeyExpander system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|KeyLogic:ins_KeyLogic\|RoundKeyExpander:rke_comb " "Elaborating entity \"RoundKeyExpander\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|KeyLogic:ins_KeyLogic\|RoundKeyExpander:rke_comb\"" {  } { { "KeyLogic.v" "rke_comb" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/KeyLogic.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessingCore system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|ProcessingCore:ins_ProcessingCore " "Elaborating entity \"ProcessingCore\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|ProcessingCore:ins_ProcessingCore\"" {  } { { "AES_Top.v" "ins_ProcessingCore" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/AES_Top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessingCoreController system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|ProcessingCore:ins_ProcessingCore\|ProcessingCoreController:controller " "Elaborating entity \"ProcessingCoreController\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|ProcessingCore:ins_ProcessingCore\|ProcessingCoreController:controller\"" {  } { { "ProcessingCore.v" "controller" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/ProcessingCore.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ProcessingCoreController.v(30) " "Verilog HDL assignment warning at ProcessingCoreController.v(30): truncated value with size 32 to match size of target (4)" {  } { { "ProcessingCoreController.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/ProcessingCoreController.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750005806238 "|top|system:u0|wrapper_finalv2:ip_slave_0|AES_Top:inst|ProcessingCore:ins_ProcessingCore|ProcessingCoreController:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRow system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|ProcessingCore:ins_ProcessingCore\|ShiftRow:shift_inst " "Elaborating entity \"ShiftRow\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|ProcessingCore:ins_ProcessingCore\|ShiftRow:shift_inst\"" {  } { { "ProcessingCore.v" "shift_inst" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/ProcessingCore.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumnsAddRoundKey system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|ProcessingCore:ins_ProcessingCore\|MixColumnsAddRoundKey:mixAdd " "Elaborating entity \"MixColumnsAddRoundKey\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|ProcessingCore:ins_ProcessingCore\|MixColumnsAddRoundKey:mixAdd\"" {  } { { "ProcessingCore.v" "mixAdd" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/ProcessingCore.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_128bit system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|mux_2to1_128bit:ins_mux " "Elaborating entity \"mux_2to1_128bit\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|mux_2to1_128bit:ins_mux\"" {  } { { "AES_Top.v" "ins_mux" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/AES_Top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S_box system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|S_box:ins_SBox " "Elaborating entity \"S_box\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|S_box:ins_SBox\"" {  } { { "AES_Top.v" "ins_SBox" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/AES_Top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_2port system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|S_box:ins_SBox\|ROM_2port:b7 " "Elaborating entity \"ROM_2port\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|S_box:ins_SBox\|ROM_2port:b7\"" {  } { { "S_box.v" "b7" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/S_box.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|S_box:ins_SBox\|ROM_2port:b7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|S_box:ins_SBox\|ROM_2port:b7\|altsyncram:altsyncram_component\"" {  } { { "ROM_2port.v" "altsyncram_component" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/ROM_2port.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|S_box:ins_SBox\|ROM_2port:b7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|S_box:ins_SBox\|ROM_2port:b7\|altsyncram:altsyncram_component\"" {  } { { "ROM_2port.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/ROM_2port.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|S_box:ins_SBox\|ROM_2port:b7\|altsyncram:altsyncram_component " "Instantiated megafunction \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|S_box:ins_SBox\|ROM_2port:b7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sbox.mif " "Parameter \"init_file\" = \"sbox.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806379 ""}  } { { "ROM_2port.v" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/ROM_2port.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750005806379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rr22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rr22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rr22 " "Found entity 1: altsyncram_rr22" {  } { { "db/altsyncram_rr22.tdf" "" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/db/altsyncram_rr22.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750005806435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750005806435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rr22 system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|S_box:ins_SBox\|ROM_2port:b7\|altsyncram:altsyncram_component\|altsyncram_rr22:auto_generated " "Elaborating entity \"altsyncram_rr22\" for hierarchy \"system:u0\|wrapper_finalv2:ip_slave_0\|AES_Top:inst\|S_box:ins_SBox\|ROM_2port:b7\|altsyncram:altsyncram_component\|altsyncram_rr22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/test/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "system/synthesis/system.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "system/synthesis/system.v" "nios2_qsys_0_data_master_translator" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "system/synthesis/system.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "system/synthesis/system.v" "onchip_memory2_0_s1_translator" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "system/synthesis/system.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|altera_merlin_slave_translator:ip_slave_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|altera_merlin_slave_translator:ip_slave_0_avalon_slave_0_translator\"" {  } { { "system/synthesis/system.v" "ip_slave_0_avalon_slave_0_translator" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "system/synthesis/system.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "system/synthesis/system.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "system/synthesis/system.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system/synthesis/system.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_addr_router system:u0\|system_addr_router:addr_router " "Elaborating entity \"system_addr_router\" for hierarchy \"system:u0\|system_addr_router:addr_router\"" {  } { { "system/synthesis/system.v" "addr_router" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_addr_router_default_decode system:u0\|system_addr_router:addr_router\|system_addr_router_default_decode:the_default_decode " "Elaborating entity \"system_addr_router_default_decode\" for hierarchy \"system:u0\|system_addr_router:addr_router\|system_addr_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_addr_router.sv" "the_default_decode" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_addr_router_001 system:u0\|system_addr_router_001:addr_router_001 " "Elaborating entity \"system_addr_router_001\" for hierarchy \"system:u0\|system_addr_router_001:addr_router_001\"" {  } { { "system/synthesis/system.v" "addr_router_001" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_addr_router_001_default_decode system:u0\|system_addr_router_001:addr_router_001\|system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"system_addr_router_001_default_decode\" for hierarchy \"system:u0\|system_addr_router_001:addr_router_001\|system_addr_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "the_default_decode" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_addr_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_id_router system:u0\|system_id_router:id_router " "Elaborating entity \"system_id_router\" for hierarchy \"system:u0\|system_id_router:id_router\"" {  } { { "system/synthesis/system.v" "id_router" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_id_router_default_decode system:u0\|system_id_router:id_router\|system_id_router_default_decode:the_default_decode " "Elaborating entity \"system_id_router_default_decode\" for hierarchy \"system:u0\|system_id_router:id_router\|system_id_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_id_router.sv" "the_default_decode" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005806994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_id_router_003 system:u0\|system_id_router_003:id_router_003 " "Elaborating entity \"system_id_router_003\" for hierarchy \"system:u0\|system_id_router_003:id_router_003\"" {  } { { "system/synthesis/system.v" "id_router_003" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_id_router_003_default_decode system:u0\|system_id_router_003:id_router_003\|system_id_router_003_default_decode:the_default_decode " "Elaborating entity \"system_id_router_003_default_decode\" for hierarchy \"system:u0\|system_id_router_003:id_router_003\|system_id_router_003_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_id_router_003.sv" "the_default_decode" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/system.v" "rst_controller" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "system/synthesis/system.v" "rst_controller_001" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cmd_xbar_demux system:u0\|system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"system_cmd_xbar_demux\" for hierarchy \"system:u0\|system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "system/synthesis/system.v" "cmd_xbar_demux" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cmd_xbar_demux_001 system:u0\|system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"system_cmd_xbar_demux_001\" for hierarchy \"system:u0\|system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "system/synthesis/system.v" "cmd_xbar_demux_001" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cmd_xbar_mux system:u0\|system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"system_cmd_xbar_mux\" for hierarchy \"system:u0\|system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "system/synthesis/system.v" "cmd_xbar_mux" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_cmd_xbar_mux.sv" "arb" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_rsp_xbar_demux system:u0\|system_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"system_rsp_xbar_demux\" for hierarchy \"system:u0\|system_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "system/synthesis/system.v" "rsp_xbar_demux" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_rsp_xbar_demux_003 system:u0\|system_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"system_rsp_xbar_demux_003\" for hierarchy \"system:u0\|system_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "system/synthesis/system.v" "rsp_xbar_demux_003" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_rsp_xbar_mux system:u0\|system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"system_rsp_xbar_mux\" for hierarchy \"system:u0\|system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "system/synthesis/system.v" "rsp_xbar_mux" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_rsp_xbar_mux.sv" "arb" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_rsp_xbar_mux_001 system:u0\|system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"system_rsp_xbar_mux_001\" for hierarchy \"system:u0\|system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "system/synthesis/system.v" "rsp_xbar_mux_001" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_rsp_xbar_mux_001.sv" "arb" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/system_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:u0\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:u0\|system_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/system.v" "irq_mapper" { Text "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/system/synthesis/system.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750005807422 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1750005810246 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/output_files/AES_128.map.smsg " "Generated suppressed messages file D:/altera/13.0sp1/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES-128-IP-Hardware-and-SoC-Integration-on-Altera-Cyclone-II-FPGA-main/AES_128/output_files/AES_128.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1750005810583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750005810634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 15 23:43:30 2025 " "Processing ended: Sun Jun 15 23:43:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750005810634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750005810634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750005810634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750005810634 ""}
