read_verilog mux.v
proc
flatten
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40
design -load postopt
cd top
select -assert-count 19 t:SB_LUT4
select -assert-none t:SB_LUT4 %% t:* %D
