
*** Running vivado
    with args -log VGA_OV7670_Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_OV7670_Test.tcl


*** Running vivado
    with args -log VGA_OV7670_Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_OV7670_Test.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Dec 28 05:00:26 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source VGA_OV7670_Test.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1997.820 ; gain = 83.012 ; free physical = 11334 ; free virtual = 14807
Command: read_checkpoint -auto_incremental -incremental /home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/utils_1/imports/synth_1/VGA_OV7670_Test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/utils_1/imports/synth_1/VGA_OV7670_Test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top VGA_OV7670_Test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 866
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2796.684 ; gain = 412.594 ; free physical = 10425 ; free virtual = 13695
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'vga_clk', assumed default net type 'wire' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/top_VGA_OV7670.sv:47]
INFO: [Synth 8-6157] synthesizing module 'VGA_OV7670_Test' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/top_VGA_OV7670.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rbt2gray' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/top_VGA_OV7670.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'rbt2gray' (0#1) [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/top_VGA_OV7670.sv:111]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.runs/synth_1/.Xil/Vivado-824-406b1f2fd194/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.runs/synth_1/.Xil/Vivado-824-406b1f2fd194/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/vga_controller.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (0#1) [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/vga_controller.sv:68]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/vga_controller.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (0#1) [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/vga_controller.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ISP_P' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ISP_P' (0#1) [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:3]
INFO: [Synth 8-6157] synthesizing module 'qvga_addr_decoder' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/top_VGA_OV7670.sv:128]
INFO: [Synth 8-6155] done synthesizing module 'qvga_addr_decoder' (0#1) [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/top_VGA_OV7670.sv:128]
INFO: [Synth 8-6157] synthesizing module 'frameBuffer' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/FrameBuffer.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'frameBuffer' (0#1) [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/FrameBuffer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ov7670_SetData' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_SetData' (0#1) [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_OV7670_Test' (0#1) [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/top_VGA_OV7670.sv:3]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[0]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[1]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[2]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[3]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[4]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[5]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[6]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[7]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[8]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[9]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[10]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[11]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[12]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[13]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[14]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[15]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[16]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[17]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[18]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[19]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[20]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[21]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[22]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[23]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[24]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[25]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[26]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[27]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[28]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[29]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[30]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[31]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[32]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[33]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[34]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[35]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[36]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[37]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[38]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[39]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[40]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[41]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[42]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[43]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[44]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[45]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[46]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[47]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[48]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[49]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[50]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[51]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[52]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[53]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[54]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[55]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[56]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[57]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[58]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[59]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[60]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[61]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[62]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[63]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[64]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[65]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[66]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[67]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[68]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[69]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[70]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[71]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[72]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[73]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[74]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[75]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[76]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[77]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[78]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[79]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[80]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[81]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[82]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[83]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[84]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[85]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[86]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[87]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[88]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[89]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[90]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[91]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[92]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[93]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[94]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[95]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[96]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[97]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[98]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[99]' did not result in combinational logic [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
INFO: [Common 17-14] Message 'Synth 8-87' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element rData_reg_reg was removed.  [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/FrameBuffer.sv:27]
WARNING: [Synth 8-7129] Port v_sync in module ISP_P is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3007.922 ; gain = 623.832 ; free physical = 10012 ; free virtual = 13325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3019.977 ; gain = 635.887 ; free physical = 9911 ; free virtual = 13283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3019.977 ; gain = 635.887 ; free physical = 9907 ; free virtual = 13282
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3020.703 ; gain = 0.062 ; free physical = 9750 ; free virtual = 13245
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_clk_wiz_0'
Finished Parsing XDC File [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_clk_wiz_0'
Parsing XDC File [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_OV7670_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_OV7670_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.363 ; gain = 0.000 ; free physical = 9684 ; free virtual = 13195
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3143.547 ; gain = 0.129 ; free physical = 9684 ; free virtual = 13195
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3144.762 ; gain = 760.672 ; free physical = 9652 ; free virtual = 13165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3152.891 ; gain = 768.801 ; free physical = 9652 ; free virtual = 13165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for U_clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3152.957 ; gain = 768.867 ; free physical = 9651 ; free virtual = 13165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3152.996 ; gain = 768.906 ; free physical = 9628 ; free virtual = 13144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3153.000 ; gain = 768.910 ; free physical = 9628 ; free virtual = 13144
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[0]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[1]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[2]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[3]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[4]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[5]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[6]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[7]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[8]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[9]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[10]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[11]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[12]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[13]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[14]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[15]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[16]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[17]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[18]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[19]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[20]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[21]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[22]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[23]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[24]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[25]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[26]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[27]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[28]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[29]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[30]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[31]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[32]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[33]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[34]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[35]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[36]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[37]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[38]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[39]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[40]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[41]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[42]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[43]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[44]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[45]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[46]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[47]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[48]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[49]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[50]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[51]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[52]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[53]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[54]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[55]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[56]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[57]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[58]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[59]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[60]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[61]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[62]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[63]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[64]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[65]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[66]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[67]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[68]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[69]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[70]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[71]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[72]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[73]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[74]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[75]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[76]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[77]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[78]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[79]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[80]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[81]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[82]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[83]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[84]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[85]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[86]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[87]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[88]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[89]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[90]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[91]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[92]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[93]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[94]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[95]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[96]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[97]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[98]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[99]' [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/sources_1/imports/new/ISP.sv:51]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3154.555 ; gain = 770.465 ; free physical = 9637 ; free virtual = 13152
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            1200K Bit	(76800 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 3184.695 ; gain = 800.605 ; free physical = 3175 ; free virtual = 6696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VGA_OV7670_Test | U_FrameBuffer/mem_reg | 75 K x 16(NO_CHANGE)   | W |   | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
+----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:35 . Memory (MB): peak = 3208.727 ; gain = 824.637 ; free physical = 3118 ; free virtual = 6645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:54 . Memory (MB): peak = 3208.727 ; gain = 824.637 ; free physical = 3124 ; free virtual = 6650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VGA_OV7670_Test | U_FrameBuffer/mem_reg | 75 K x 16(NO_CHANGE)   | W |   | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
+----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/U_FrameBuffer/mem_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:02:08 . Memory (MB): peak = 3208.727 ; gain = 824.637 ; free physical = 2877 ; free virtual = 6410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBuffer/mem_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:02:14 . Memory (MB): peak = 3208.727 ; gain = 824.637 ; free physical = 2859 ; free virtual = 6392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:02:14 . Memory (MB): peak = 3208.727 ; gain = 824.637 ; free physical = 2858 ; free virtual = 6391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:02:15 . Memory (MB): peak = 3208.727 ; gain = 824.637 ; free physical = 2857 ; free virtual = 6391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:02:16 . Memory (MB): peak = 3208.727 ; gain = 824.637 ; free physical = 2857 ; free virtual = 6391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:02:16 . Memory (MB): peak = 3208.727 ; gain = 824.637 ; free physical = 2860 ; free virtual = 6393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:02:16 . Memory (MB): peak = 3208.727 ; gain = 824.637 ; free physical = 2860 ; free virtual = 6393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |BUFG     |     2|
|3     |CARRY4   |    33|
|4     |LUT1     |     8|
|5     |LUT2     |   169|
|6     |LUT3     |   643|
|7     |LUT4     |   515|
|8     |LUT5     |   373|
|9     |LUT6     |  7785|
|10    |MUXF7    |  2040|
|11    |MUXF8    |   960|
|12    |RAMB36E1 |    48|
|15    |FDCE     |   264|
|16    |FDRE     |    14|
|17    |LD       | 15360|
|18    |IBUF     |    13|
|19    |OBUF     |    15|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:02:16 . Memory (MB): peak = 3208.727 ; gain = 824.637 ; free physical = 2860 ; free virtual = 6393
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1281 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:02:16 . Memory (MB): peak = 3208.727 ; gain = 700.617 ; free physical = 9839 ; free virtual = 13378
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:02:19 . Memory (MB): peak = 3208.727 ; gain = 824.637 ; free physical = 9847 ; free virtual = 13377
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3208.727 ; gain = 0.000 ; free physical = 9853 ; free virtual = 13382
INFO: [Netlist 29-17] Analyzing 18441 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'VGA_OV7670_Test' is not ideal for floorplanning, since the cellview 'ISP_P' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.438 ; gain = 0.000 ; free physical = 9908 ; free virtual = 13439
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15360 instances were transformed.
  LD => LDCE: 15360 instances

Synth Design complete | Checksum: 625e275b
INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:02:31 . Memory (MB): peak = 3228.488 ; gain = 1208.645 ; free physical = 9908 ; free virtual = 13438
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 9182.898; main = 1942.330; forked = 7393.700
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 20967.680; main = 3228.492; forked = 17790.848
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3253.898 ; gain = 0.367 ; free physical = 9906 ; free virtual = 13439
INFO: [Common 17-1381] The checkpoint '/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.runs/synth_1/VGA_OV7670_Test.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file VGA_OV7670_Test_utilization_synth.rpt -pb VGA_OV7670_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 28 05:03:17 2024...
