<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>Verilog - Wikipedia</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Verilog","wgTitle":"Verilog","wgCurRevisionId":763798805,"wgRevisionId":763798805,"wgArticleId":63863,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Wikipedia articles needing clarification from September 2013","All articles with unsourced statements","Articles with unsourced statements from September 2013","Use dmy dates from March 2012","Articles with example code","Pages using ISBN magic links","Hardware description languages","IEEE DASC standards","IEC standards","Structured programming languages"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Verilog","wgRelevantArticleId":63863,"wgRequestId":"WJbgwwpAEK4AACc9nBUAAAAF","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgFlaggedRevsParams":{"tags":{}},"wgStableRevisionId":null,"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":false,"publish":false},"wgBetaFeaturesFeatures":[],"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","usePageImages":true,"usePageDescriptions":true},"wgPreferredVariant":"en","wgMFDisplayWikibaseDescriptions":{"search":true,"nearby":true,"watchlist":true,"tagline":true},"wgRelatedArticles":null,"wgRelatedArticlesUseCirrusSearch":true,"wgRelatedArticlesOnlyUseCirrusSearch":false,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgCentralNoticeCookiesToDelete":[],"wgCentralNoticeCategoriesUsingLegacy":["Fundraising","fundraising"],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgWikibaseItemId":"Q827773","wgCentralAuthMobileDomain":false,"wgVisualEditorToolbarScrollOffset":0,"wgEditSubmitButtonLabelPublish":false});mw.loader.state({"ext.globalCssJs.user.styles":"ready","ext.globalCssJs.site.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.cite.styles":"ready","ext.pygments":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready","ext.globalCssJs.user":"ready","ext.globalCssJs.site":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1dqfd7l",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["ext.cite.a11y","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.legacy.wikibits","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.watchlist-notice","ext.gadget.DRN-wizard","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.gadget.featured-articles-links","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging.subscriber","ext.wikimediaEvents","ext.navigationTiming","ext.uls.eventlogger","ext.uls.init","ext.uls.interface","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp","skins.vector.js"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.cite.styles%7Cext.pygments%2CwikimediaBadges%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.29.0-wmf.10"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<link rel="alternate" href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/Verilog"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Verilog&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=Verilog&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="copyright" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/Verilog"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Verilog rootpage-Verilog skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>

							<div id="siteNotice"><!-- CentralNotice --></div>
						<div class="mw-indicators">
</div>
			<h1 id="firstHeading" class="firstHeading" lang="en">Verilog</h1>
									<div id="bodyContent" class="mw-body-content">
									<div id="siteSub">From Wikipedia, the free encyclopedia</div>
								<div id="contentSub"></div>
												<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox vevent" style="width:22em">
<caption class="summary">Verilog</caption>
<tr>
<th scope="row"><a href="/wiki/Programming_paradigm" title="Programming paradigm">Paradigm</a></th>
<td><a href="/wiki/Structured_programming" title="Structured programming">Structured</a></td>
</tr>
<tr>
<th scope="row">First&#160;appeared</th>
<td>1984<span style="display:none">&#160;(<span class="bday dtstart published updated">1984</span>)</span></td>
</tr>
<tr>
<td colspan="2" style="text-align:center"></td>
</tr>
<tr>
<th scope="row" style="white-space: nowrap;"><a href="/wiki/Software_release_life_cycle" title="Software release life cycle">Stable release</a></th>
<td>
<div style="margin:0px;">IEEE 1364-2005 / 9&#160;November 2005<span class="noprint">; 11 years ago</span><span style="display:none">&#160;(<span class="bday dtstart published updated">2005-11-09</span>)</span></div>
</td>
</tr>
<tr>
<th scope="row"><a href="/wiki/Type_system" title="Type system">Typing discipline</a></th>
<td><a href="/wiki/Type_system" title="Type system">Static</a>, <a href="/wiki/Weak_typing" class="mw-redirect" title="Weak typing">weak</a></td>
</tr>
<tr>
<th scope="row"><a href="/wiki/Filename_extension" title="Filename extension">Filename extensions</a></th>
<td>.v</td>
</tr>
<tr>
<th colspan="2" style="text-align:center;background-color: #eee;">Influenced</th>
</tr>
<tr>
<td colspan="2" style="text-align:center"><a href="/wiki/SystemVerilog" title="SystemVerilog">SystemVerilog</a></td>
</tr>
</table>
<p><b>Verilog</b>, standardized as <b>IEEE 1364</b>, is a <a href="/wiki/Hardware_description_language" title="Hardware description language">hardware description language</a> (HDL) used to model <a href="/wiki/Electronic_system" class="mw-redirect" title="Electronic system">electronic systems</a>. It is most commonly used in the <a href="/w/index.php?title=Design_and_verification&amp;action=edit&amp;redlink=1" class="new" title="Design and verification (page does not exist)">design and verification</a> of <a href="/wiki/Digital_electronics" title="Digital electronics">digital circuits</a> at the <a href="/wiki/Register-transfer_level" title="Register-transfer level">register-transfer level</a> of <a href="/wiki/Abstraction_(computer_science)" class="mw-redirect" title="Abstraction (computer science)">abstraction</a>. It is also used in the verification of <a href="/wiki/Analogue_electronics" title="Analogue electronics">analog circuits</a> and <a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">mixed-signal circuits</a>, as well as in the design of <a href="/w/index.php?title=Genetic_circuit&amp;action=edit&amp;redlink=1" class="new" title="Genetic circuit (page does not exist)">genetic circuits</a>.<sup id="cite_ref-1" class="reference"><a href="#cite_note-1">[1]</a></sup></p>
<p></p>
<div id="toc" class="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#History"><span class="tocnumber">2</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Beginning"><span class="tocnumber">2.1</span> <span class="toctext">Beginning</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Verilog-95"><span class="tocnumber">2.2</span> <span class="toctext">Verilog-95</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Verilog_2001"><span class="tocnumber">2.3</span> <span class="toctext">Verilog 2001</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Verilog_2005"><span class="tocnumber">2.4</span> <span class="toctext">Verilog 2005</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#SystemVerilog"><span class="tocnumber">2.5</span> <span class="toctext">SystemVerilog</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-8"><a href="#Example"><span class="tocnumber">3</span> <span class="toctext">Example</span></a></li>
<li class="toclevel-1 tocsection-9"><a href="#Definition_of_constants"><span class="tocnumber">4</span> <span class="toctext">Definition of constants</span></a></li>
<li class="toclevel-1 tocsection-10"><a href="#Synthesizeable_constructs"><span class="tocnumber">5</span> <span class="toctext">Synthesizeable constructs</span></a></li>
<li class="toclevel-1 tocsection-11"><a href="#Initial_and_always"><span class="tocnumber">6</span> <span class="toctext">Initial and always</span></a></li>
<li class="toclevel-1 tocsection-12"><a href="#Fork.2Fjoin"><span class="tocnumber">7</span> <span class="toctext">Fork/join</span></a></li>
<li class="toclevel-1 tocsection-13"><a href="#Race_conditions"><span class="tocnumber">8</span> <span class="toctext">Race conditions</span></a></li>
<li class="toclevel-1 tocsection-14"><a href="#Operators"><span class="tocnumber">9</span> <span class="toctext">Operators</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#Four-valued_logic"><span class="tocnumber">10</span> <span class="toctext">Four-valued logic</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="#System_tasks"><span class="tocnumber">11</span> <span class="toctext">System tasks</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#Program_Language_Interface_.28PLI.29"><span class="tocnumber">12</span> <span class="toctext">Program Language Interface (PLI)</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#Simulation_software"><span class="tocnumber">13</span> <span class="toctext">Simulation software</span></a></li>
<li class="toclevel-1 tocsection-19"><a href="#See_also"><span class="tocnumber">14</span> <span class="toctext">See also</span></a>
<ul>
<li class="toclevel-2 tocsection-20"><a href="#Additional_material"><span class="tocnumber">14.1</span> <span class="toctext">Additional material</span></a></li>
<li class="toclevel-2 tocsection-21"><a href="#Similar_languages"><span class="tocnumber">14.2</span> <span class="toctext">Similar languages</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-22"><a href="#References"><span class="tocnumber">15</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-23"><a href="#External_links"><span class="tocnumber">16</span> <span class="toctext">External links</span></a>
<ul>
<li class="toclevel-2 tocsection-24"><a href="#Tutorials_and_general_resources"><span class="tocnumber">16.1</span> <span class="toctext">Tutorials and general resources</span></a></li>
<li class="toclevel-2 tocsection-25"><a href="#Standards_development"><span class="tocnumber">16.2</span> <span class="toctext">Standards development</span></a></li>
<li class="toclevel-2 tocsection-26"><a href="#Language_extensions"><span class="tocnumber">16.3</span> <span class="toctext">Language extensions</span></a></li>
</ul>
</li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=1" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Hardware description languages such as Verilog differ from <a href="/wiki/Software" title="Software">software</a> <a href="/wiki/Programming_language" title="Programming language">programming languages</a> because they include ways of describing the propagation time and signal strengths (sensitivity). There are two types of <a href="/wiki/Assignment_operator" class="mw-redirect" title="Assignment operator">assignment operators</a>; a blocking assignment (=), and a non-blocking (&lt;=) assignment. The non-blocking assignment allows designers to describe a state-machine update without needing to declare and use <a href="/wiki/Temporary_storage_variable" class="mw-redirect" title="Temporary storage variable">temporary storage variables</a>. Since these concepts are part of Verilog's language semantics, designers could quickly write descriptions of large circuits in a relatively compact and concise form. At the time of Verilog's introduction (1984), Verilog represented a tremendous productivity improvement for circuit designers who were already using graphical <a href="/wiki/Schematic_capture" title="Schematic capture">schematic capture</a> software and specially written software programs to document and <a href="/wiki/Electronic_circuit_simulation" title="Electronic circuit simulation">simulate electronic circuits</a>.</p>
<p>The designers of Verilog wanted a language with syntax similar to the <a href="/wiki/C_(programming_language)" title="C (programming language)">C programming language</a>, which was already widely used in engineering <a href="/wiki/Software_development" title="Software development">software development</a>. Like C, Verilog is <a href="/wiki/Case-sensitive" class="mw-redirect" title="Case-sensitive">case-sensitive</a> and has a basic <a href="/wiki/Preprocessor" title="Preprocessor">preprocessor</a> (though less sophisticated than that of ANSI C/C++). Its <a href="/wiki/Control_flow" title="Control flow">control flow</a> <a href="/wiki/Keyword_(computer_programming)" class="mw-redirect" title="Keyword (computer programming)">keywords</a> (if/else, for, while, case, etc.) are equivalent, and its <a href="/wiki/Operator_precedence" class="mw-redirect" title="Operator precedence">operator precedence</a> is compatible with C. Syntactic differences include: required bit-widths for variable declarations, demarcation of procedural blocks (Verilog uses begin/end instead of curly braces {}), and many other minor differences. Verilog requires that variables be given a definite size. In C these sizes are assumed from the 'type' of the variable (for instance an integer type may be 8 bits).</p>
<p>A Verilog design consists of a <a href="/wiki/Hierarchy_of_modules" class="mw-redirect" title="Hierarchy of modules">hierarchy of modules</a>. Modules encapsulate <i>design hierarchy</i>, and communicate with other modules through a set of declared input, output, and <a href="/w/index.php?title=Bidirectional_port&amp;action=edit&amp;redlink=1" class="new" title="Bidirectional port (page does not exist)">bidirectional ports</a>. Internally, a module can contain any combination of the following: net/variable declarations (wire, reg, integer, etc.), <a href="/wiki/Concurrency_(computer_science)" title="Concurrency (computer science)">concurrent</a> and sequential <a href="/wiki/Statement_block" class="mw-redirect" title="Statement block">statement blocks</a>, and instances of other modules (sub-hierarchies). Sequential statements are placed inside a begin/end block and executed in sequential order within the block. However, the blocks themselves are executed concurrently, making Verilog a <a href="/wiki/Dataflow_language" class="mw-redirect" title="Dataflow language">dataflow language</a>.</p>
<p>Verilog's concept of 'wire' consists of both signal values (4-state: "1, 0, floating, undefined") and signal strengths (strong, weak, etc.). This system allows abstract modeling of shared signal lines, where multiple sources drive a common net. When a wire has multiple drivers, the wire's (readable) value is resolved by a function of the source drivers and their strengths.</p>
<p>A subset of statements in the Verilog language are <a href="/wiki/Logic_synthesis" title="Logic synthesis">synthesizable</a>. Verilog modules that conform to a synthesizable coding style, known as RTL (<a href="/wiki/Register-transfer_level" title="Register-transfer level">register-transfer level</a>), can be physically realized by synthesis software. Synthesis software algorithmically transforms the (abstract) Verilog source into a <a href="/wiki/Netlist" title="Netlist">netlist</a>, a logically equivalent description consisting only of elementary logic primitives (AND, OR, NOT, flip-flops, etc.) that are available in a specific <a href="/wiki/FPGA" class="mw-redirect" title="FPGA">FPGA</a> or <a href="/wiki/VLSI" class="mw-redirect" title="VLSI">VLSI</a> technology. Further manipulations to the netlist ultimately lead to a circuit fabrication blueprint (such as a <a href="/wiki/Mask_set" title="Mask set">photo mask set</a> for an <a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a> or a <a href="/wiki/Bitstream" title="Bitstream">bitstream</a> file for an <a href="/wiki/FPGA" class="mw-redirect" title="FPGA">FPGA</a>).</p>
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=2" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Beginning">Beginning</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=3" title="Edit section: Beginning">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Verilog was one of the first popular<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="Modern? 1984 is a long time ago (September 2013)">clarification needed</span></a></i>]</sup> hardware description languages to be invented.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="Provide evidence that Verilog is the first to be invented (September 2013)">citation needed</span></a></i>]</sup> It was created by <a href="/wiki/Prabhu_Goel" title="Prabhu Goel">Prabhu Goel</a>, <a href="/wiki/Phil_Moorby" title="Phil Moorby">Phil Moorby</a> and Chi-Lai Huang between late 1983 and early 1984.<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">[2]</a></sup> Chi-Lai Huang had earlier worked on a hardware description LALSD, a language developed by Professor S.Y.H Su, for his PhD work.<sup id="cite_ref-3" class="reference"><a href="#cite_note-3">[3]</a></sup> The wording for this process was "Automated Integrated Design Systems" (later renamed to <a href="/wiki/Gateway_Design_Automation" title="Gateway Design Automation">Gateway Design Automation</a> in 1985) as a hardware modeling language. Gateway Design Automation was purchased by <a href="/wiki/Cadence_Design_Systems" title="Cadence Design Systems">Cadence Design Systems</a> in 1990. Cadence now has full proprietary rights to Gateway's Verilog and the Verilog-XL, the HDL-simulator that would become the de facto standard (of Verilog <a href="/wiki/Logic_simulator" class="mw-redirect" title="Logic simulator">logic simulators</a>) for the next decade. Originally, Verilog was only intended to describe and allow simulation, the automated synthesis of subsets of the language to physically realizable structures (gates etc) was developed after the language had achieved widespread usage.</p>
<p>Verilog is a portmanteau of the words "verification" and "logic".<sup id="cite_ref-4" class="reference"><a href="#cite_note-4">[4]</a></sup></p>
<h3><span class="mw-headline" id="Verilog-95">Verilog-95</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=4" title="Edit section: Verilog-95">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>With the increasing success of <a href="/wiki/VHDL" title="VHDL">VHDL</a> at the time, Cadence decided to make the language available for open <a href="/wiki/Standardization" title="Standardization">standardization</a>. Cadence transferred Verilog into the public domain under the <a rel="nofollow" class="external text" href="http://www.ovi.org/">Open Verilog International</a> (OVI) (now known as <a href="/wiki/Accellera" title="Accellera">Accellera</a>) organization. Verilog was later submitted to <a href="/wiki/IEEE" class="mw-redirect" title="IEEE">IEEE</a> and became IEEE Standard 1364-1995, commonly referred to as Verilog-95.</p>
<p>In the same time frame Cadence initiated the creation of <a href="/wiki/Verilog-A" title="Verilog-A">Verilog-A</a> to put standards support behind its analog simulator <a href="/wiki/Spectre_Circuit_Simulator" title="Spectre Circuit Simulator">Spectre</a>. Verilog-A was never intended to be a standalone language and is a subset of <a href="/wiki/Verilog-AMS" title="Verilog-AMS">Verilog-AMS</a> which encompassed Verilog-95.</p>
<h3><span class="mw-headline" id="Verilog_2001">Verilog 2001</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=5" title="Edit section: Verilog 2001">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Extensions to Verilog-95 were submitted back to IEEE to cover the deficiencies that users had found in the original Verilog standard. These extensions became <a href="/wiki/IEEE" class="mw-redirect" title="IEEE">IEEE</a> Standard 1364-2001 known as Verilog-2001.</p>
<p>Verilog-2001 is a significant upgrade from Verilog-95. First, it adds explicit support for (2's complement) signed nets and variables. Previously, code authors had to perform signed operations using awkward bit-level manipulations (for example, the carry-out bit of a simple 8-bit addition required an explicit description of the Boolean algebra to determine its correct value). The same function under Verilog-2001 can be more succinctly described by one of the built-in operators: +, -, /, *, &gt;&gt;&gt;. A generate/endgenerate construct (similar to VHDL's generate/endgenerate) allows Verilog-2001 to control instance and statement instantiation through normal decision operators (case/if/else). Using generate/endgenerate, Verilog-2001 can instantiate an array of instances, with control over the connectivity of the individual instances. File I/O has been improved by several new system tasks. And finally, a few syntax additions were introduced to improve code readability (e.g. always, @*, named parameter override, C-style function/task/module header declaration).</p>
<p>Verilog-2001 is the version of Verilog supported by the majority of commercial <a href="/wiki/Electronic_design_automation" title="Electronic design automation">EDA</a> software packages.</p>
<h3><span class="mw-headline" id="Verilog_2005">Verilog 2005</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=6" title="Edit section: Verilog 2005">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Not to be confused with <a href="/wiki/SystemVerilog" title="SystemVerilog">SystemVerilog</a>, <i>Verilog 2005</i> (<a href="/wiki/IEEE" class="mw-redirect" title="IEEE">IEEE</a> Standard 1364-2005) consists of minor corrections, spec clarifications, and a few new language features (such as the uwire keyword).</p>
<p>A separate part of the Verilog standard, <a href="/wiki/Verilog-AMS" title="Verilog-AMS">Verilog-AMS</a>, attempts to integrate analog and mixed signal modeling with traditional Verilog.</p>
<h3><span class="mw-headline" id="SystemVerilog">SystemVerilog</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=7" title="Edit section: SystemVerilog">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote">Main article: <a href="/wiki/SystemVerilog" title="SystemVerilog">SystemVerilog</a></div>
<p>SystemVerilog is a <a href="/wiki/Superset" class="mw-redirect" title="Superset">superset</a> of Verilog-2005, with many new features and capabilities to aid design verification and design modeling. As of 2009, the SystemVerilog and Verilog language standards were merged into SystemVerilog 2009 (IEEE Standard 1800-2009).</p>
<p>The advent of <a href="/wiki/Hardware_verification_language" title="Hardware verification language">hardware verification languages</a> such as <a href="/wiki/OpenVera" title="OpenVera">OpenVera</a>, and Verisity's <a href="/wiki/E_(verification_language)" title="E (verification language)">e language</a> encouraged the development of <a href="/wiki/Superlog" class="mw-redirect" title="Superlog">Superlog</a> by Co-Design Automation Inc (acquired by <a href="/wiki/Synopsys" title="Synopsys">Synopsys</a>). The foundations of Superlog and Vera were donated to <a href="/wiki/Accellera" title="Accellera">Accellera</a>, which later became the IEEE standard P1800-2005: SystemVerilog.</p>
<h2><span class="mw-headline" id="Example">Example</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=8" title="Edit section: Example">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>A simple example of two <a href="/wiki/Flip-flop_(electronics)" title="Flip-flop (electronics)">flip-flops</a> follows:</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="k">module</span> <span class="n">toplevel</span><span class="p">(</span><span class="n">clock</span><span class="p">,</span><span class="n">reset</span><span class="p">);</span>
  <span class="k">input</span> <span class="n">clock</span><span class="p">;</span>
  <span class="k">input</span> <span class="n">reset</span><span class="p">;</span>

  <span class="kt">reg</span> <span class="n">flop1</span><span class="p">;</span>
  <span class="kt">reg</span> <span class="n">flop2</span><span class="p">;</span>

  <span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">reset</span> <span class="k">or</span> <span class="k">posedge</span> <span class="n">clock</span><span class="p">)</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">reset</span><span class="p">)</span>
      <span class="k">begin</span>
        <span class="n">flop1</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
        <span class="n">flop2</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">;</span>
      <span class="k">end</span>
    <span class="k">else</span>
      <span class="k">begin</span>
        <span class="n">flop1</span> <span class="o">&lt;=</span> <span class="n">flop2</span><span class="p">;</span>
        <span class="n">flop2</span> <span class="o">&lt;=</span> <span class="n">flop1</span><span class="p">;</span>
      <span class="k">end</span>
<span class="k">endmodule</span>
</pre></div>
<p>The "&lt;=" operator in Verilog is another aspect of its being a hardware description language as opposed to a normal procedural language. This is known as a "non-blocking" assignment. Its action doesn't register until after the always block has executed. This means that the order of the assignments is irrelevant and will produce the same result: flop1 and flop2 will swap values every clock.</p>
<p>The other assignment operator, "=", is referred to as a blocking assignment. When "=" assignment is used, for the purposes of logic, the target variable is updated immediately. In the above example, had the statements used the "=" blocking operator instead of "&lt;=", flop1 and flop2 would not have been swapped. Instead, as in traditional programming, the compiler would understand to simply set flop1 equal to flop2 (and subsequently ignore the redundant logic to set flop2 equal to flop1).</p>
<p>An example <a href="/wiki/Counter_(digital)" title="Counter (digital)">counter</a> circuit follows:</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="k">module</span> <span class="n">Div20x</span> <span class="p">(</span><span class="n">rst</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">cet</span><span class="p">,</span> <span class="n">cep</span><span class="p">,</span> <span class="n">count</span><span class="p">,</span> <span class="n">tc</span><span class="p">);</span>
<span class="c1">// TITLE 'Divide-by-20 Counter with enables'</span>
<span class="c1">// enable CEP is a clock enable only</span>
<span class="c1">// enable CET is a clock enable and</span>
<span class="c1">// enables the TC output</span>
<span class="c1">// a counter using the Verilog language</span>

<span class="k">parameter</span> <span class="n">size</span> <span class="o">=</span> <span class="mh">5</span><span class="p">;</span>
<span class="k">parameter</span> <span class="n">length</span> <span class="o">=</span> <span class="mh">20</span><span class="p">;</span>

<span class="k">input</span> <span class="n">rst</span><span class="p">;</span> <span class="c1">// These inputs/outputs represent</span>
<span class="k">input</span> <span class="n">clk</span><span class="p">;</span> <span class="c1">// connections to the module.</span>
<span class="k">input</span> <span class="n">cet</span><span class="p">;</span>
<span class="k">input</span> <span class="n">cep</span><span class="p">;</span>

<span class="k">output</span> <span class="p">[</span><span class="n">size</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">count</span><span class="p">;</span>
<span class="k">output</span> <span class="n">tc</span><span class="p">;</span>

<span class="kt">reg</span> <span class="p">[</span><span class="n">size</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">count</span><span class="p">;</span> <span class="c1">// Signals assigned</span>
                      <span class="c1">// within an always</span>
                      <span class="c1">// (or initial)block</span>
                      <span class="c1">// must be of type reg</span>

<span class="kt">wire</span> <span class="n">tc</span><span class="p">;</span> <span class="c1">// Other signals are of type wire</span>

<span class="c1">// The always statement below is a parallel</span>
<span class="c1">// execution statement that</span>
<span class="c1">// executes any time the signals</span>
<span class="c1">// rst or clk transition from low to high</span>

<span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">posedge</span> <span class="n">rst</span><span class="p">)</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">rst</span><span class="p">)</span> <span class="c1">// This causes reset of the cntr</span>
    <span class="n">count</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="n">size</span><span class="p">{</span><span class="mh">1</span><span class="mb">'b0</span><span class="p">}};</span>
  <span class="k">else</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">cet</span> <span class="o">&amp;&amp;</span> <span class="n">cep</span><span class="p">)</span> <span class="c1">// Enables both  true</span>
    <span class="k">begin</span>
      <span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">==</span> <span class="n">length</span><span class="o">-</span><span class="mh">1</span><span class="p">)</span>
        <span class="n">count</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="n">size</span><span class="p">{</span><span class="mh">1</span><span class="mb">'b0</span><span class="p">}};</span>
      <span class="k">else</span>
        <span class="n">count</span> <span class="o">&lt;=</span> <span class="n">count</span> <span class="o">+</span> <span class="mh">1</span><span class="mb">'b1</span><span class="p">;</span>
    <span class="k">end</span>

<span class="c1">// the value of tc is continuously assigned</span>
<span class="c1">// the value of the expression</span>
<span class="k">assign</span> <span class="n">tc</span> <span class="o">=</span> <span class="p">(</span><span class="n">cet</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">count</span> <span class="o">==</span> <span class="n">length</span><span class="o">-</span><span class="mh">1</span><span class="p">));</span>

<span class="k">endmodule</span>
</pre></div>
<p>An example of delays:</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="p">...</span>
<span class="kt">reg</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">,</span> <span class="n">d</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">e</span><span class="p">;</span>
<span class="p">...</span>
<span class="k">always</span> <span class="p">@(</span><span class="n">b</span> <span class="k">or</span> <span class="n">e</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="n">a</span> <span class="o">=</span> <span class="n">b</span> <span class="o">&amp;</span> <span class="n">e</span><span class="p">;</span>
    <span class="n">b</span> <span class="o">=</span> <span class="n">a</span> <span class="o">|</span> <span class="n">b</span><span class="p">;</span>
    <span class="p">#</span><span class="mh">5</span> <span class="n">c</span> <span class="o">=</span> <span class="n">b</span><span class="p">;</span>
    <span class="n">d</span> <span class="o">=</span> <span class="p">#</span><span class="mh">6</span> <span class="n">c</span> <span class="o">^</span> <span class="n">e</span><span class="p">;</span>
  <span class="k">end</span>
</pre></div>
<p>The <b>always</b> clause above illustrates the other type of method of use, i.e. it executes whenever any of the entities in the list (the <b>b</b> or <b>e</b>) changes. When one of these changes, <b>a</b> is immediately assigned a new value, and due to the blocking assignment, <i>b</i> is assigned a new value afterward (taking into account the new value of <b>a</b>). After a delay of 5 time units, <b>c</b> is assigned the value of <b>b</b> and the value of <b>c ^ e</b> is tucked away in an invisible store. Then after 6 more time units, <b>d</b> is assigned the value that was tucked away.</p>
<p>Signals that are driven from within a process (an initial or always block) must be of type <b>reg</b>. Signals that are driven from outside a process must be of type <b>wire</b>. The keyword <b>reg</b> does not necessarily imply a hardware register.</p>
<h2><span class="mw-headline" id="Definition_of_constants">Definition of constants</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=9" title="Edit section: Definition of constants">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The definition of constants in Verilog supports the addition of a width parameter. The basic syntax is:</p>
<p>&lt;<i>Width in bits</i>&gt;'&lt;<i>base letter</i>&gt;&lt;<i>number</i>&gt;</p>
<p>Examples:</p>
<ul>
<li>12'h123 - Hexadecimal 123 (using 12 bits)</li>
<li>20'd44 - Decimal 44 (using 20 bits - 0 extension is automatic)</li>
<li>4'b1010 - Binary 1010 (using 4 bits)</li>
<li>6'o77 - Octal 77 (using 6 bits)</li>
</ul>
<h2><span class="mw-headline" id="Synthesizeable_constructs">Synthesizeable constructs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=10" title="Edit section: Synthesizeable constructs">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>There are several statements in Verilog that have no analog in real hardware, e.g. $display. Consequently, much of the language can not be used to describe hardware. The examples presented here are the classic subset of the language that has a direct mapping to real gates.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="c1">// Mux examples - Three ways to do the same thing.</span>

<span class="c1">// The first example uses continuous assignment</span>
<span class="kt">wire</span> <span class="n">out</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">out</span> <span class="o">=</span> <span class="n">sel</span> <span class="o">?</span> <span class="n">a</span> <span class="o">:</span> <span class="n">b</span><span class="p">;</span>

<span class="c1">// the second example uses a procedure</span>
<span class="c1">// to accomplish the same thing.</span>

<span class="kt">reg</span> <span class="n">out</span><span class="p">;</span>
<span class="k">always</span> <span class="p">@(</span><span class="n">a</span> <span class="k">or</span> <span class="n">b</span> <span class="k">or</span> <span class="n">sel</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="k">case</span><span class="p">(</span><span class="n">sel</span><span class="p">)</span>
      <span class="mh">1</span><span class="mb">'b0</span><span class="o">:</span> <span class="n">out</span> <span class="o">=</span> <span class="n">b</span><span class="p">;</span>
      <span class="mh">1</span><span class="mb">'b1</span><span class="o">:</span> <span class="n">out</span> <span class="o">=</span> <span class="n">a</span><span class="p">;</span>
    <span class="k">endcase</span>
  <span class="k">end</span>

<span class="c1">// Finally - you can use if/else in a</span>
<span class="c1">// procedural structure.</span>
<span class="kt">reg</span> <span class="n">out</span><span class="p">;</span>
<span class="k">always</span> <span class="p">@(</span><span class="n">a</span> <span class="k">or</span> <span class="n">b</span> <span class="k">or</span> <span class="n">sel</span><span class="p">)</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">sel</span><span class="p">)</span>
    <span class="n">out</span> <span class="o">=</span> <span class="n">a</span><span class="p">;</span>
  <span class="k">else</span>
    <span class="n">out</span> <span class="o">=</span> <span class="n">b</span><span class="p">;</span>
</pre></div>
<p>The next interesting structure is a <a href="/wiki/Transparent_latch" class="mw-redirect" title="Transparent latch">transparent latch</a>; it will pass the input to the output when the gate signal is set for "pass-through", and captures the input and stores it upon transition of the gate signal to "hold". The output will remain stable regardless of the input signal while the gate is set to "hold". In the example below the "pass-through" level of the gate would be when the value of the if clause is true, i.e. gate = 1. This is read "if gate is true, the din is fed to latch_out continuously." Once the if clause is false, the last value at latch_out will remain and is independent of the value of din.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="c1">// Transparent latch example</span>

<span class="kt">reg</span> <span class="n">latch_out</span><span class="p">;</span>
<span class="k">always</span> <span class="p">@(</span><span class="n">gate</span> <span class="k">or</span> <span class="n">din</span><span class="p">)</span>
 <span class="k">if</span><span class="p">(</span><span class="n">gate</span><span class="p">)</span>
   <span class="n">latch_out</span> <span class="o">=</span> <span class="n">din</span><span class="p">;</span> <span class="c1">// Pass through state</span>
   <span class="c1">// Note that the else isn't required here. The variable</span>
   <span class="c1">// latch_out will follow the value of din while gate is</span>
   <span class="c1">// high. When gate goes low, latch_out will remain constant.</span>
</pre></div>
<p>The <a href="/wiki/Flip-flop_(electronics)" title="Flip-flop (electronics)">flip-flop</a> is the next significant template; in Verilog, the D-flop is the simplest, and it can be modeled as:</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="kt">reg</span> <span class="n">q</span><span class="p">;</span>
<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span>
  <span class="n">q</span> <span class="o">&lt;=</span> <span class="n">d</span><span class="p">;</span>
</pre></div>
<p>The significant thing to notice in the example is the use of the non-blocking assignment. A basic <a href="/wiki/Rule_of_thumb" title="Rule of thumb">rule of thumb</a> is to use <b>&lt;=</b> when there is a <b>posedge</b> or <b>negedge</b> statement within the always clause.</p>
<p>A variant of the D-flop is one with an asynchronous reset; there is a convention that the reset state will be the first if clause within the statement.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="kt">reg</span> <span class="n">q</span><span class="p">;</span>
<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">posedge</span> <span class="n">reset</span><span class="p">)</span>
  <span class="k">if</span><span class="p">(</span><span class="n">reset</span><span class="p">)</span>
    <span class="n">q</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
  <span class="k">else</span>
    <span class="n">q</span> <span class="o">&lt;=</span> <span class="n">d</span><span class="p">;</span>
</pre></div>
<p>The next variant is including both an asynchronous reset and asynchronous set condition; again the convention comes into play, i.e. the reset term is followed by the set term.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="kt">reg</span> <span class="n">q</span><span class="p">;</span>
<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">posedge</span> <span class="n">reset</span> <span class="k">or</span> <span class="k">posedge</span> <span class="n">set</span><span class="p">)</span>
 <span class="k">if</span><span class="p">(</span><span class="n">reset</span><span class="p">)</span>
   <span class="n">q</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
 <span class="k">else</span>
 <span class="k">if</span><span class="p">(</span><span class="n">set</span><span class="p">)</span>
   <span class="n">q</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">;</span>
 <span class="k">else</span>
   <span class="n">q</span> <span class="o">&lt;=</span> <span class="n">d</span><span class="p">;</span>
</pre></div>
<p>Note: If this model is used to model a Set/Reset flip flop then simulation errors can result. Consider the following test sequence of events. 1) reset goes high 2) clk goes high 3) set goes high 4) clk goes high again 5) reset goes low followed by 6) set going low. Assume no setup and hold violations.</p>
<p>In this example the always @ statement would first execute when the rising edge of reset occurs which would place q to a value of 0. The next time the always block executes would be the rising edge of clk which again would keep q at a value of 0. The always block then executes when set goes high which because reset is high forces q to remain at 0. This condition may or may not be correct depending on the actual flip flop. However, this is not the main problem with this model. Notice that when reset goes low, that set is still high. In a real flip flop this will cause the output to go to a 1. However, in this model it will not occur because the always block is triggered by rising edges of set and reset - not levels. A different approach may be necessary for set/reset flip flops.</p>
<p>The final basic variant is one that implements a D-flop with a mux feeding its input. The mux has a d-input and feedback from the flop itself. This allows a gated load function.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="c1">// Basic structure with an EXPLICIT feedback path</span>
<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span>
  <span class="k">if</span><span class="p">(</span><span class="n">gate</span><span class="p">)</span>
    <span class="n">q</span> <span class="o">&lt;=</span> <span class="n">d</span><span class="p">;</span>
  <span class="k">else</span>
    <span class="n">q</span> <span class="o">&lt;=</span> <span class="n">q</span><span class="p">;</span> <span class="c1">// explicit feedback path</span>

<span class="c1">// The more common structure ASSUMES the feedback is present</span>
<span class="c1">// This is a safe assumption since this is how the</span>
<span class="c1">// hardware compiler will interpret it. This structure</span>
<span class="c1">// looks much like a latch. The differences are the</span>
<span class="c1">// '''@(posedge clk)''' and the non-blocking '''&lt;='''</span>
<span class="c1">//</span>
<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span>
  <span class="k">if</span><span class="p">(</span><span class="n">gate</span><span class="p">)</span>
    <span class="n">q</span> <span class="o">&lt;=</span> <span class="n">d</span><span class="p">;</span> <span class="c1">// the "else" mux is "implied"</span>
</pre></div>
<p>Note that there are no "initial" blocks mentioned in this description. There is a split between FPGA and ASIC synthesis tools on this structure. FPGA tools allow initial blocks where reg values are established instead of using a "reset" signal. ASIC synthesis tools don't support such a statement. The reason is that an FPGA's initial state is something that is downloaded into the memory tables of the FPGA. An ASIC is an actual hardware implementation.</p>
<h2><span class="mw-headline" id="Initial_and_always">Initial and always</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=11" title="Edit section: Initial and always">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>There are two separate ways of declaring a Verilog process. These are the <b>always</b> and the <b>initial</b> keywords. The <b>always</b> keyword indicates a free-running process. The <b>initial</b> keyword indicates a process executes exactly once. Both constructs begin execution at simulator time 0, and both execute until the end of the block. Once an <b>always</b> block has reached its end, it is rescheduled (again). It is a common misconception to believe that an initial block will execute before an always block. In fact, it is better to think of the <b>initial</b>-block as a special-case of the <b>always</b>-block, one which terminates after it completes for the first time.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="c1">//Examples:</span>
<span class="k">initial</span>
  <span class="k">begin</span>
    <span class="n">a</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span> <span class="c1">// Assign a value to reg a at time 0</span>
    <span class="p">#</span><span class="mh">1</span><span class="p">;</span> <span class="c1">// Wait 1 time unit</span>
    <span class="n">b</span> <span class="o">=</span> <span class="n">a</span><span class="p">;</span> <span class="c1">// Assign the value of reg a to reg b</span>
  <span class="k">end</span>

<span class="k">always</span> <span class="p">@(</span><span class="n">a</span> <span class="k">or</span> <span class="n">b</span><span class="p">)</span> <span class="c1">// Any time a or b CHANGE, run the process</span>
<span class="k">begin</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">a</span><span class="p">)</span>
    <span class="n">c</span> <span class="o">=</span> <span class="n">b</span><span class="p">;</span>
  <span class="k">else</span>
    <span class="n">d</span> <span class="o">=</span> <span class="o">~</span><span class="n">b</span><span class="p">;</span>
<span class="k">end</span> <span class="c1">// Done with this block, now return to the top (i.e. the @ event-control)</span>

<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">a</span><span class="p">)</span><span class="c1">// Run whenever reg a has a low to high change</span>
  <span class="n">a</span> <span class="o">&lt;=</span> <span class="n">b</span><span class="p">;</span>
</pre></div>
<p>These are the classic uses for these two keywords, but there are two significant additional uses. The most common of these is an <b>always</b> keyword without the <b>@(...)</b> sensitivity list. It is possible to use always as shown below:</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="k">always</span>
 <span class="k">begin</span> <span class="c1">// Always begins executing at time 0 and NEVER stops</span>
   <span class="n">clk</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="c1">// Set clk to 0</span>
   <span class="p">#</span><span class="mh">1</span><span class="p">;</span> <span class="c1">// Wait for 1 time unit</span>
   <span class="n">clk</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span> <span class="c1">// Set clk to 1</span>
   <span class="p">#</span><span class="mh">1</span><span class="p">;</span> <span class="c1">// Wait 1 time unit</span>
 <span class="k">end</span> <span class="c1">// Keeps executing - so continue back at the top of the begin</span>
</pre></div>
<p>The <b>always</b> keyword acts similar to the "C" construct <b>while(1) {..}</b> in the sense that it will execute forever.</p>
<p>The other interesting exception is the use of the <b>initial</b> keyword with the addition of the <b>forever</b> keyword.</p>
<p>The example below is functionally identical to the <b>always</b> example above.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="k">initial</span> <span class="k">forever</span> <span class="c1">// Start at time 0 and repeat the begin/end forever</span>
 <span class="k">begin</span>
   <span class="n">clk</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="c1">// Set clk to 0</span>
   <span class="p">#</span><span class="mh">1</span><span class="p">;</span> <span class="c1">// Wait for 1 time unit</span>
   <span class="n">clk</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span> <span class="c1">// Set clk to 1</span>
   <span class="p">#</span><span class="mh">1</span><span class="p">;</span> <span class="c1">// Wait 1 time unit</span>
 <span class="k">end</span>
</pre></div>
<h2><span class="mw-headline" id="Fork.2Fjoin">Fork/join</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=12" title="Edit section: Fork/join">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The <b>fork/join</b> pair are used by Verilog to create parallel processes. All statements (or blocks) between a fork/join pair begin execution simultaneously upon execution flow hitting the <b>fork</b>. Execution continues after the <b>join</b> upon completion of the longest running statement or block between the <b>fork</b> and <b>join</b>.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="k">initial</span>
 <span class="k">fork</span>
   <span class="nb">$write</span><span class="p">(</span><span class="s">"A"</span><span class="p">);</span> <span class="c1">// Print Char A</span>
   <span class="nb">$write</span><span class="p">(</span><span class="s">"B"</span><span class="p">);</span> <span class="c1">// Print Char B</span>
   <span class="k">begin</span>
     <span class="p">#</span><span class="mh">1</span><span class="p">;</span> <span class="c1">// Wait 1 time unit</span>
     <span class="nb">$write</span><span class="p">(</span><span class="s">"C"</span><span class="p">);</span><span class="c1">// Print Char C</span>
   <span class="k">end</span>
 <span class="k">join</span>
</pre></div>
<p>The way the above is written, it is possible to have either the sequences "ABC" or "BAC" print out. The order of simulation between the first $write and the second $write depends on the simulator implementation, and may purposefully be randomized by the simulator. This allows the simulation to contain both accidental race conditions as well as intentional non-deterministic behavior.</p>
<p>Notice that VHDL cannot dynamically spawn multiple processes like Verilog.<sup id="cite_ref-5" class="reference"><a href="#cite_note-5">[5]</a></sup></p>
<h2><span class="mw-headline" id="Race_conditions">Race conditions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=13" title="Edit section: Race conditions">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The order of execution isn't always guaranteed within Verilog. This can best be illustrated by a classic example. Consider the code snippet below:</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="k">initial</span>
  <span class="n">a</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>

<span class="k">initial</span>
  <span class="n">b</span> <span class="o">=</span> <span class="n">a</span><span class="p">;</span>

<span class="k">initial</span>
  <span class="k">begin</span>
    <span class="p">#</span><span class="mh">1</span><span class="p">;</span>
    <span class="nb">$display</span><span class="p">(</span><span class="s">"Value a=%d Value of b=%d"</span><span class="p">,</span><span class="n">a</span><span class="p">,</span><span class="n">b</span><span class="p">);</span>
  <span class="k">end</span>
</pre></div>
<p>What will be printed out for the values of a and b? Depending on the order of execution of the initial blocks, it could be zero and zero, or alternately zero and some other arbitrary uninitialized value. The $display statement will always execute after both assignment blocks have completed, due to the #1 delay.</p>
<h2><span class="mw-headline" id="Operators">Operators</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=14" title="Edit section: Operators">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Note: These operators are <i>not</i> shown in order of precedence.</p>
<table class="wikitable">
<tr>
<th>Operator type</th>
<th>Operator symbols</th>
<th>Operation performed</th>
</tr>
<tr>
<td rowspan="5">Bitwise</td>
<td>~</td>
<td>Bitwise NOT (1's complement)</td>
</tr>
<tr>
<td>&amp;</td>
<td>Bitwise AND</td>
</tr>
<tr>
<td>|</td>
<td>Bitwise OR</td>
</tr>
<tr>
<td>^</td>
<td>Bitwise XOR</td>
</tr>
<tr>
<td>~^ or ^~</td>
<td>Bitwise XNOR</td>
</tr>
<tr>
<td rowspan="3">Logical</td>
<td>&#160;!</td>
<td>NOT</td>
</tr>
<tr>
<td>&amp;&amp;</td>
<td>AND</td>
</tr>
<tr>
<td>||</td>
<td>OR</td>
</tr>
<tr>
<td rowspan="6">Reduction</td>
<td>&amp;</td>
<td>Reduction AND</td>
</tr>
<tr>
<td>~&amp;</td>
<td>Reduction NAND</td>
</tr>
<tr>
<td>|</td>
<td>Reduction OR</td>
</tr>
<tr>
<td>~|</td>
<td>Reduction NOR</td>
</tr>
<tr>
<td>^</td>
<td>Reduction XOR</td>
</tr>
<tr>
<td>~^ or ^~</td>
<td>Reduction XNOR</td>
</tr>
<tr>
<td rowspan="6">Arithmetic</td>
<td>+</td>
<td>Addition</td>
</tr>
<tr>
<td>-</td>
<td>Subtraction</td>
</tr>
<tr>
<td>-</td>
<td>2's complement</td>
</tr>
<tr>
<td>*</td>
<td>Multiplication</td>
</tr>
<tr>
<td>/</td>
<td>Division</td>
</tr>
<tr>
<td>**</td>
<td>Exponentiation (*Verilog-2001)</td>
</tr>
<tr>
<td rowspan="8">Relational</td>
<td>&gt;</td>
<td>Greater than</td>
</tr>
<tr>
<td>&lt;</td>
<td>Less than</td>
</tr>
<tr>
<td>&gt;=</td>
<td>Greater than or equal to</td>
</tr>
<tr>
<td>&lt;=</td>
<td>Less than or equal to</td>
</tr>
<tr>
<td>==</td>
<td>Logical equality (bit-value 1'bX is removed from comparison)</td>
</tr>
<tr>
<td>&#160;!=</td>
<td>Logical inequality (bit-value 1'bX is removed from comparison)</td>
</tr>
<tr>
<td>===</td>
<td>4-state logical equality (bit-value 1'bX is taken as literal)</td>
</tr>
<tr>
<td>&#160;!==</td>
<td>4-state logical inequality (bit-value 1'bX is taken as literal)</td>
</tr>
<tr>
<td rowspan="4">Shift</td>
<td>&gt;&gt;</td>
<td><a href="/wiki/Logical_shift" title="Logical shift">Logical right shift</a></td>
</tr>
<tr>
<td>&lt;&lt;</td>
<td><a href="/wiki/Logical_shift" title="Logical shift">Logical left shift</a></td>
</tr>
<tr>
<td>&gt;&gt;&gt;</td>
<td><a href="/wiki/Arithmetic_shift" title="Arithmetic shift">Arithmetic right shift</a> (*Verilog-2001)</td>
</tr>
<tr>
<td>&lt;&lt;&lt;</td>
<td><a href="/wiki/Arithmetic_shift" title="Arithmetic shift">Arithmetic left shift</a> (*Verilog-2001)</td>
</tr>
<tr>
<td>Concatenation</td>
<td>{, }</td>
<td>Concatenation</td>
</tr>
<tr>
<td>Replication</td>
<td>{n{m}}</td>
<td>Replicate value m for n times</td>
</tr>
<tr>
<td>Conditional</td>
<td>&#160;?&#160;:</td>
<td>Conditional</td>
</tr>
</table>
<h2><span class="mw-headline" id="Four-valued_logic">Four-valued logic</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=15" title="Edit section: Four-valued logic">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The IEEE 1364 standard defines a <a href="/wiki/Four-valued_logic" title="Four-valued logic">four-valued logic</a> with four states: 0, 1, Z (<a href="/wiki/High_impedance" title="High impedance">high impedance</a>), and X (unknown logic value). For the competing VHDL, a dedicated standard for multi-valued logic exists as <a href="/wiki/IEEE_1164" title="IEEE 1164">IEEE 1164</a> with nine levels.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6">[6]</a></sup></p>
<h2><span class="mw-headline" id="System_tasks">System tasks</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=16" title="Edit section: System tasks">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>System tasks are available to handle simple I/O and various design measurement functions during simulation. All system tasks are prefixed with <b>$</b> to distinguish them from user tasks and functions. This section presents a short list of the most frequently used tasks. It is by no means a comprehensive list.</p>
<ul>
<li>$display - Print to screen a line followed by an automatic newline.</li>
<li>$write - Write to screen a line without the newline.</li>
<li>$swrite - Print to variable a line without the newline.</li>
<li>$sscanf - Read from variable a format-specified string. (*Verilog-2001)</li>
<li>$fopen - Open a handle to a file (read or write)</li>
<li>$fdisplay - Write to file a line followed by an automatic newline.</li>
<li>$fwrite - Write to file a line without the newline.</li>
<li>$fscanf - Read from file a format-specified string. (*Verilog-2001)</li>
<li>$fclose - Close and release an open file handle.</li>
<li>$readmemh - Read hex file content into a memory array.</li>
<li>$readmemb - Read binary file content into a memory array.</li>
<li>$monitor - Print out all the listed variables when any change value.</li>
<li>$time - Value of current simulation time.</li>
<li>$dumpfile - Declare the VCD (<a href="/wiki/Value_change_dump" title="Value change dump">Value Change Dump</a>) format output file name.</li>
<li>$dumpvars - Turn on and dump the variables.</li>
<li>$dumpports - Turn on and dump the variables in Extended-VCD format.</li>
<li>$random - Return a random value.</li>
</ul>
<h2><span class="mw-headline" id="Program_Language_Interface_.28PLI.29">Program Language Interface (PLI)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=17" title="Edit section: Program Language Interface (PLI)">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The PLI provides a programmer with a mechanism to transfer control from Verilog to a program function written in C language. It is officially <a href="/wiki/Deprecated" class="mw-redirect" title="Deprecated">deprecated</a> by IEEE Std 1364-2005 in favor of the newer <a href="/wiki/Verilog_Procedural_Interface" title="Verilog Procedural Interface">Verilog Procedural Interface</a>, which completely replaces the PLI.</p>
<p>The PLI (now VPI) enables Verilog to cooperate with other programs written in the C language such as <a href="/wiki/Test_harness" title="Test harness">test harnesses</a>, <a href="/wiki/Instruction_set_simulator" title="Instruction set simulator">instruction set simulators</a> of a <a href="/wiki/Microcontroller" title="Microcontroller">microcontroller</a>, <a href="/wiki/Debugger" title="Debugger">debuggers</a>, and so on. For example, it provides the C functions <code>tf_putlongp()</code> and <code>tf_getlongp()</code> which are used to write and read the argument of the current Verilog task or function, respectively.</p>
<h2><span class="mw-headline" id="Simulation_software">Simulation software</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=18" title="Edit section: Simulation software">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>For information on Verilog simulators, see the <a href="/wiki/List_of_Verilog_simulators" class="mw-redirect" title="List of Verilog simulators">list of Verilog simulators</a>.</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=19" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Additional_material">Additional material</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=20" title="Edit section: Additional material">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li><a href="/wiki/List_of_Verilog_simulators" class="mw-redirect" title="List of Verilog simulators">List of Verilog simulators</a></li>
<li><a href="/wiki/Waveform_viewer" title="Waveform viewer">Waveform viewer</a></li>
<li><a href="/wiki/SystemVerilog_DPI" title="SystemVerilog DPI">SystemVerilog Direct Programming Interface (DPI)</a></li>
<li><a href="/wiki/Verilog_Procedural_Interface" title="Verilog Procedural Interface">Verilog Procedural Interface (VPI)</a></li>
</ul>
<h3><span class="mw-headline" id="Similar_languages">Similar languages</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=21" title="Edit section: Similar languages">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li><a href="/wiki/VHDL" title="VHDL">VHDL</a></li>
<li><a href="/wiki/SystemC" title="SystemC">SystemC</a> - C++ library providing <a href="/wiki/Hardware_description_language" title="Hardware description language">HDL</a> event-driven semantics</li>
<li><a href="/wiki/SystemVerilog" title="SystemVerilog">SystemVerilog</a></li>
<li><a href="/wiki/OpenVera" title="OpenVera">OpenVera</a></li>
<li><a href="/wiki/E_(verification_language)" title="E (verification language)">e (verification language)</a></li>
<li><a href="/wiki/Property_Specification_Language" title="Property Specification Language">Property Specification Language</a></li>
</ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=22" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist" style="list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="http://science.sciencemag.org/content/352/6281/aac7341">http://science.sciencemag.org/content/352/6281/aac7341</a></span></li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.eetimes.com/document.asp?doc_id=1157349">Verilog's inventor nabs EDA's Kaufman award, EE Times, 11/7/2005</a></span></li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text">Huang, Chi-Lai, and S.Y.H. Su "Approaches for Computer-Aided Logic System Design Using Hardware Description Language." Proceedings of International Computer Symposium 1980, Taipei, Taiwan, December 1980, pp.772-79O.</span></li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://archive.computerhistory.org/resources/access/text/2013/11/102746653-05-01-acc.pdf">Oral History of Philip Raymond Phil Moorby, pg. 23-25; recorded on April 22, 2013 for the Computer History Museum</a></span></li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="http://www.sunburst-design.com/papers/CummingsSNUG2003Boston_SystemVerilog_VHDL.pdf">http://www.sunburst-design.com/papers/CummingsSNUG2003Boston_SystemVerilog_VHDL.pdf</a></span></li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><cite class="citation book">D. Michael Miller; Mitchell A. Thornton (2008). <i>Multiple valued logic: concepts and representations</i>. Synthesis lectures on digital circuits and systems. <b>12</b>. Morgan &amp; Claypool Publishers. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-59829-190-2" title="Special:BookSources/978-1-59829-190-2">978-1-59829-190-2</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVerilog&amp;rft.au=D.+Michael+Miller&amp;rft.au=Mitchell+A.+Thornton&amp;rft.btitle=Multiple+valued+logic%3A+concepts+and+representations&amp;rft.date=2008&amp;rft.genre=book&amp;rft.isbn=978-1-59829-190-2&amp;rft.pub=Morgan+%26+Claypool+Publishers&amp;rft.series=Synthesis+lectures+on+digital+circuits+and+systems&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
</ol>
</div>
<dl>
<dt>Notes</dt>
</dl>
<div class="refbegin" style="">
<ul>
<li><cite class="citation book"><i>1364-2005  IEEE Standard for Verilog Hardware Description Language</i>. 2006. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//dx.doi.org/10.1109%2FIEEESTD.2006.99495">10.1109/IEEESTD.2006.99495</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-7381-4850-4" title="Special:BookSources/0-7381-4850-4">0-7381-4850-4</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVerilog&amp;rft.btitle=1364-2005+%94+IEEE+Standard+for+Verilog+Hardware+Description+Language&amp;rft.date=2006&amp;rft.genre=book&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2006.99495&amp;rft.isbn=0-7381-4850-4&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><cite class="citation book"><i>1364-2001  IEEE Standard Verilog Hardware Description Language</i>. 2001. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//dx.doi.org/10.1109%2FIEEESTD.2001.93352">10.1109/IEEESTD.2001.93352</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-7381-2826-0" title="Special:BookSources/0-7381-2826-0">0-7381-2826-0</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVerilog&amp;rft.btitle=1364-2001+%94+IEEE+Standard+Verilog+Hardware+Description+Language&amp;rft.date=2001&amp;rft.genre=book&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2001.93352&amp;rft.isbn=0-7381-2826-0&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><cite class="citation book"><i>61691-4-2004  IEC/IEEE Behavioural Languages - Part 4: Verilog Hardware Description Language (Adoption of IEEE Std 1364-2001)</i>. 2004. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//dx.doi.org/10.1109%2FIEEESTD.2004.95753">10.1109/IEEESTD.2004.95753</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/2-8318-7675-3" title="Special:BookSources/2-8318-7675-3">2-8318-7675-3</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVerilog&amp;rft.btitle=61691-4-2004+%94+IEC%2FIEEE+Behavioural+Languages+-+Part+4%3A+Verilog+Hardware+Description+Language+%28Adoption+of+IEEE+Std+1364-2001%29&amp;rft.date=2004&amp;rft.genre=book&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2004.95753&amp;rft.isbn=2-8318-7675-3&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><cite class="citation book"><i>1364-1995  IEEE Standard Hardware Description Language Based on the Verilog(R) Hardware Description Language</i>. 1996. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//dx.doi.org/10.1109%2FIEEESTD.1996.81542">10.1109/IEEESTD.1996.81542</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-7381-3065-1" title="Special:BookSources/978-0-7381-3065-1">978-0-7381-3065-1</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVerilog&amp;rft.btitle=1364-1995+%94+IEEE+Standard+Hardware+Description+Language+Based+on+the+Verilog%28R%29+Hardware+Description+Language&amp;rft.date=1996&amp;rft.genre=book&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.1996.81542&amp;rft.isbn=978-0-7381-3065-1&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li>Thomas, Donald, Moorby, Phillip "The Verilog Hardware Description Language" Kluwer Academic Publishers, Norwell, MA. <a href="/wiki/Special:BookSources/0792381661" class="internal mw-magiclink-isbn">ISBN 0-7923-8166-1</a></li>
<li><a rel="nofollow" class="external autonumber" href="http://instruct1.cit.cornell.edu/Courses/ece576/Verilog/coding_and_synthesis_with_verilog.pdf">[1]</a> Cornell ECE576 Course illustrating synthesis constructs</li>
<li>Janick Bergerdon, "Writing Testbenches: Functional Verification of HDL Models", 2000, <a href="/wiki/Special:BookSources/0792377664" class="internal mw-magiclink-isbn">ISBN 0-7923-7766-4</a>. (The HDL Testbench Bible)</li>
</ul>
</div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=23" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table role="presentation" class="mbox-small plainlinks sistersitebox" style="border:1px solid #aaa;background-color:#f9f9f9">
<tr>
<td class="mbox-image"><a href="/wiki/File:Wikibooks-logo-en-noslogan.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/40px-Wikibooks-logo-en-noslogan.svg.png" width="40" height="40" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/60px-Wikibooks-logo-en-noslogan.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/80px-Wikibooks-logo-en-noslogan.svg.png 2x" data-file-width="400" data-file-height="400" /></a></td>
<td class="mbox-text plainlist">Wikibooks has a book on the topic of: <i><b><a href="https://en.wikibooks.org/wiki/Programmable_Logic/Verilog" class="extiw" title="wikibooks:Programmable Logic/Verilog">Programmable Logic/Verilog</a></b></i></td>
</tr>
</table>
<h3><span class="mw-headline" id="Tutorials_and_general_resources">Tutorials and general resources</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=24" title="Edit section: Tutorials and general resources">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li><a rel="nofollow" class="external text" href="http://hardwarelanguages.blogspot.com">Tips About Using Verilog</a> - Free verilog program example and tips for Advanced User</li>
<li><a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=wlZQgeIlSnU&amp;index=1&amp;list=PLo7bVbJhQ6qxesicBHQwSl4nYOMJO2CHw">FPGA Development Course with Verilog</a> - On YouTube</li>
<li><cite class="citation news">Johan Sandstrom (October 1995). <a rel="nofollow" class="external text" href="http://www.sandstrom.org/systemde.htm">"Comparing Verilog to VHDL Syntactically and Semantically"</a>. <i>Integrated System Design</i>. EE Times.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVerilog&amp;rft.atitle=Comparing+Verilog+to+VHDL+Syntactically+and+Semantically&amp;rft.au=Johan+Sandstrom&amp;rft.date=1995-10&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.sandstrom.org%2Fsystemde.htm&amp;rft.jtitle=Integrated+System+Design&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span>  Sandstrom presents a table relating VHDL constructs to Verilog constructs.</li>
<li><a rel="nofollow" class="external text" href="http://www.referencedesigner.com/tutorials/verilog/verilog_01.php">Verilog Tutorial</a>  Beginners tutorial.</li>
<li><a rel="nofollow" class="external text" href="http://www.asic-world.com/verilog/index.html">Asic-World</a>  Extensive free online tutorial with many examples.</li>
<li><a rel="nofollow" class="external text" href="http://www.mediafire.com/view/12ecx7cp80ndh2r/verilog_ver_2.5_.ppsx">Verilog Tutorial</a> - Free Training Presentation Course for Verilog (PowerPoint Show)</li>
<li><a rel="nofollow" class="external text" href="http://www.mediafire.com/view/cszgqs08za1r6a3/verilog_ver_2.5_.pdf">Verilog Tutorial</a> - Free Training Presentation Course for Verilog (pdf)</li>
<li><a rel="nofollow" class="external text" href="http://www.allhdl.ru/verilog.php">AllHDL</a>  Verilog for tutorial.</li>
<li><a rel="nofollow" class="external text" href="http://www.fullchipdesign.com/verilog_tutorial.htm">Verilog Tutorial</a> Verilog RTL Tutorial with detailed digital design concepts and examples.</li>
<li><cite class="citation journal">Qualis Design Corporation (20 July 2000). <a rel="nofollow" class="external text" href="http://www.eda.org/rassp/vhdl/guidelines/vlogqrc.pdf">"Verilog HDL quick reference card"</a> <span style="font-size:85%;">(PDF)</span>. 1.1. Qualis Design Corporation.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVerilog&amp;rft.atitle=Verilog+HDL+quick+reference+card&amp;rft.au=Qualis+Design+Corporation&amp;rft.date=2000-07-20&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.eda.org%2Frassp%2Fvhdl%2Fguidelines%2Fvlogqrc.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20150311000549/http://www.sutherland-hdl.com/online_verilog_ref_guide/vlog_ref_top.html">Online Verilog-1995 Quick Reference Guide</a>  Stuart Sutherland of Sutherland HDL, Inc.</li>
<li><a rel="nofollow" class="external text" href="http://sutherland-hdl.com/pdfs/verilog_2001_ref_guide.pdf">Online Verilog-2001 Quick Reference Guide</a>  Stuart Sutherland of Sutherland HDL, Inc.</li>
<li><a rel="nofollow" class="external text" href="http://www.edautils.com">Misc EDA Utilities</a>  Free Verilog Parser and utilities e.g. verilog2vhdl, vhdl2verilog, verilog2systemc, verilog2ipxact, testbench generator and more</li>
<li><a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=eXb8prknDKg&amp;list=SPScWdLzHpkAfbPhzz1NKHDv2clv1SgsMo&amp;index=1&amp;hd=1">Verilog Video Tutorials</a> - Free Verilog video tutorials focusing on hands-on coding and debugging</li>
<li><a rel="nofollow" class="external text" href="http://www.edaplayground.com">EDA Playground</a> - Free web browser-based Verilog IDE</li>
<li><a rel="nofollow" class="external text" href="http://verilog.renerta.com">Verilog Online Help</a> - Free Verilog Language Reference Guide</li>
<li><a rel="nofollow" class="external text" href="http://www.techmasterplus.com/verilog.php">Verilog Programs</a> - Verilog programs</li>
</ul>
<h3><span class="mw-headline" id="Standards_development">Standards development</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=25" title="Edit section: Standards development">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li><a rel="nofollow" class="external text" href="http://ieeexplore.ieee.org/servlet/opac?punumber=10779">IEEE Std 1364-2005</a>  The official standard for Verilog 2005 (not free).</li>
<li><a rel="nofollow" class="external text" href="http://www.verilog.com/IEEEVerilog.html">IEEE P1364</a>  Working group for Verilog (inactive).</li>
<li><a rel="nofollow" class="external text" href="http://www.eda.org/sv-ieee1800/">IEEE P1800</a>  Working group for SystemVerilog (replaces above).</li>
<li><a rel="nofollow" class="external text" href="http://www.verilog.com/VerilogBNF.html">Verilog syntax</a>  A description of the syntax in <a href="/wiki/Backus-Naur_form" class="mw-redirect" title="Backus-Naur form">Backus-Naur form</a>. This predates the IEEE-1364 standard.</li>
<li><a rel="nofollow" class="external text" href="http://www.verilog.org/verilog-ams">Verilog-AMS</a>  <a href="/wiki/Accellera" title="Accellera">Accellera</a> mixed signal extensions to Verilog</li>
<li><a rel="nofollow" class="external text" href="http://www.externsoft.ch/download/verilog.html">Verilog 2001 syntax</a>  A heavily linked BNF syntax for Verilog 2001 (generated by <a rel="nofollow" class="external text" href="https://web.archive.org/web/20050322103230/http://www.externsoft.ch/ebnftools.html">EBNF tools</a>).</li>
<li><a rel="nofollow" class="external text" href="http://www.edautils.com">Free Verilog Utilities</a>  RTL and Netlist parsers, Testbench generator, verilog2vhdl, vhdl2verilog, verilog2systemc, flattener, dependency browser and sorting .</li>
</ul>
<h3><span class="mw-headline" id="Language_extensions">Language extensions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Verilog&amp;action=edit&amp;section=26" title="Edit section: Language extensions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li><a rel="nofollow" class="external text" href="http://www.veripool.org/verilog-mode">Verilog AUTOs</a> - An open-source meta-comment system to simplify maintaining Verilog code.</li>
</ul>
<div role="navigation" class="navbox" aria-labelledby="IEEE_standards" style="padding:3px">
<table class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:IEEE_standards" title="Template:IEEE standards"><abbr title="View this template" style=";;background:none transparent;border:none;">v</abbr></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:IEEE_standards" title="Template talk:IEEE standards"><abbr title="Discuss this template" style=";;background:none transparent;border:none;">t</abbr></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:IEEE_standards&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;">e</abbr></a></li>
</ul>
</div>
<div id="IEEE_standards" style="font-size:114%"><a href="/wiki/IEEE_Standards_Association" title="IEEE Standards Association">IEEE standards</a></div>
</th>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Current</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/IEEE-488" title="IEEE-488">488</a></li>
<li><a href="/wiki/Software_quality_assurance" title="Software quality assurance">730</a></li>
<li><a href="/wiki/IEEE_floating_point" title="IEEE floating point">754</a>
<ul>
<li><a href="/wiki/IEEE_754_revision" title="IEEE 754 revision">Revision</a></li>
</ul>
</li>
<li><a href="/wiki/IEEE_854-1987" title="IEEE 854-1987">854</a></li>
<li><a href="/wiki/Software_configuration_management" title="Software configuration management">828</a></li>
<li><a href="/wiki/Software_test_documentation" title="Software test documentation">829</a></li>
<li><a href="/wiki/Futurebus" title="Futurebus">896</a></li>
<li><a href="/wiki/Single_UNIX_Specification" title="Single UNIX Specification">1003</a></li>
<li><a href="/wiki/VMEbus" title="VMEbus">1014</a></li>
<li><a href="/wiki/Software_design_description" title="Software design description">1016</a></li>
<li><a href="/wiki/VHDL" title="VHDL">1076</a></li>
<li><a href="/wiki/Joint_Test_Action_Group" class="mw-redirect" title="Joint Test Action Group">1149.1</a></li>
<li><a href="/wiki/PILOT" title="PILOT">1154</a></li>
<li><a href="/wiki/IEEE_1164" title="IEEE 1164">1164</a></li>
<li><a href="/wiki/Open_Firmware" title="Open Firmware">1275</a></li>
<li><a href="/wiki/Distributed_Interactive_Simulation" title="Distributed Interactive Simulation">1278</a></li>
<li><a href="/wiki/IEEE_1284" title="IEEE 1284">1284</a></li>
<li><a href="/wiki/IEEE_1355" title="IEEE 1355">1355</a></li>
<li><a href="/wiki/IEEE_1394" title="IEEE 1394">1394</a></li>
<li><a href="/wiki/IEEE_1451" title="IEEE 1451">1451</a></li>
<li><a href="/wiki/Standard_Delay_Format" title="Standard Delay Format">1497</a></li>
<li><a href="/wiki/High-level_architecture_(simulation)" class="mw-redirect" title="High-level architecture (simulation)">1516</a></li>
<li><a href="/wiki/IEEE_1541-2002" title="IEEE 1541-2002">1541</a></li>
<li><a href="/wiki/IEEE_1547" title="IEEE 1547">1547</a></li>
<li><a href="/wiki/IEEE_1584" title="IEEE 1584">1584</a></li>
<li><a href="/wiki/Precision_Time_Protocol" title="Precision Time Protocol">1588</a></li>
<li><a href="/wiki/Scalable_Coherent_Interface" title="Scalable Coherent Interface">1596</a></li>
<li><a href="/wiki/Advanced_Library_Format" title="Advanced Library Format">1603</a></li>
<li><a href="/wiki/IEEE_1613" title="IEEE 1613">1613</a></li>
<li><a href="/wiki/SystemC" title="SystemC">1666</a></li>
<li><a href="/wiki/IEEE_1667" title="IEEE 1667">1667</a></li>
<li><a href="/wiki/IEEE_1675-2008" title="IEEE 1675-2008">1675</a></li>
<li><a href="/wiki/IP-XACT" title="IP-XACT">1685</a></li>
<li><a href="/wiki/SystemVerilog" title="SystemVerilog">1800</a></li>
<li><a href="/wiki/Unified_Power_Format" title="Unified Power Format">1801</a></li>
<li><a href="/wiki/DNP3" title="DNP3">1815</a></li>
<li><a href="/wiki/Property_Specification_Language" title="Property Specification Language">1850</a></li>
<li><a href="/wiki/DySPAN" title="DySPAN">1900</a></li>
<li><a href="/wiki/IEEE_1901" title="IEEE 1901">1901</a></li>
<li><a href="/wiki/RuBee" title="RuBee">1902</a></li>
<li><a href="/wiki/Service_Interoperability_in_Ethernet_Passive_Optical_Networks" title="Service Interoperability in Ethernet Passive Optical Networks">1904</a></li>
<li><a href="/wiki/IEEE_1905" title="IEEE 1905">1905</a></li>
<li><a href="/wiki/IEEE_2030" title="IEEE 2030">2030</a></li>
<li><a href="/wiki/ISO/IEEE_11073" title="ISO/IEEE 11073">11073</a></li>
<li><a href="/wiki/IEEE_12207" title="IEEE 12207">12207</a></li>
<li><a href="/wiki/Software_maintenance" title="Software maintenance">14764</a></li>
<li><a href="/wiki/Risk_management" title="Risk management">16085</a></li>
<li><a href="/wiki/Project_management" title="Project management">16326</a></li>
<li><a href="/wiki/Requirements_engineering" title="Requirements engineering">29148</a></li>
<li><a href="/wiki/ISO/IEC_42010" title="ISO/IEC 42010">42010</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/IEEE_802" title="IEEE 802">802 series</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;"><a href="/wiki/IEEE_802.1" title="IEEE 802.1">802.1</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/IEEE_802.1D" title="IEEE 802.1D">D</a></li>
<li><a href="/wiki/IEEE_P802.1p" title="IEEE P802.1p">p</a></li>
<li><a href="/wiki/IEEE_802.1Q" title="IEEE 802.1Q">Q</a></li>
<li><a href="/wiki/Stream_Reservation_Protocol" title="Stream Reservation Protocol">Qat</a></li>
<li><a href="/wiki/Provider_Backbone_Bridge_Traffic_Engineering" title="Provider Backbone Bridge Traffic Engineering">Qay</a></li>
<li><a href="/wiki/Spanning_Tree_Protocol" title="Spanning Tree Protocol">w</a></li>
<li><a href="/wiki/IEEE_802.1X" title="IEEE 802.1X">X</a></li>
<li><a href="/wiki/Link_Layer_Discovery_Protocol" title="Link Layer Discovery Protocol">ab</a></li>
<li><a href="/wiki/IEEE_802.1ad" title="IEEE 802.1ad">ad</a></li>
<li><a href="/wiki/IEEE_802.1AE" title="IEEE 802.1AE">AE</a></li>
<li><a href="/wiki/IEEE_802.1ag" title="IEEE 802.1ag">ag</a></li>
<li><a href="/wiki/IEEE_802.1ah-2008" title="IEEE 802.1ah-2008">ah</a></li>
<li><a href="/wiki/Multiple_Registration_Protocol" title="Multiple Registration Protocol">ak</a></li>
<li><a href="/wiki/IEEE_802.1aq" title="IEEE 802.1aq">aq</a></li>
<li><a href="/wiki/Link_aggregation" title="Link aggregation">ax</a></li>
<li><a href="/wiki/Data_center_bridging#IEEE_Task_Group" title="Data center bridging">az</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;"><a href="/wiki/IEEE_802.11" title="IEEE 802.11">802.11</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/IEEE_802.11a-1999" title="IEEE 802.11a-1999">a</a></li>
<li><a href="/wiki/IEEE_802.11b-1999" title="IEEE 802.11b-1999">b</a></li>
<li><a href="/wiki/IEEE_802.11c" title="IEEE 802.11c">c</a></li>
<li><a href="/wiki/IEEE_802.11d-2001" title="IEEE 802.11d-2001">d</a></li>
<li><a href="/wiki/IEEE_802.11e-2005" title="IEEE 802.11e-2005">e</a></li>
<li><a href="/wiki/Inter-Access_Point_Protocol" title="Inter-Access Point Protocol">f</a></li>
<li><a href="/wiki/IEEE_802.11g-2003" title="IEEE 802.11g-2003">g</a></li>
<li><a href="/wiki/IEEE_802.11h-2003" title="IEEE 802.11h-2003">h</a></li>
<li><a href="/wiki/IEEE_802.11i-2004" title="IEEE 802.11i-2004">i</a></li>
<li><a href="/wiki/IEEE_802.11j-2004" title="IEEE 802.11j-2004">j</a></li>
<li><a href="/wiki/IEEE_802.11k-2008" title="IEEE 802.11k-2008">k</a></li>
<li><a href="/wiki/IEEE_802.11n-2009" title="IEEE 802.11n-2009">n</a></li>
<li><a href="/wiki/IEEE_802.11p" title="IEEE 802.11p">p</a></li>
<li><a href="/wiki/IEEE_802.11r-2008" title="IEEE 802.11r-2008">r</a></li>
<li><a href="/wiki/IEEE_802.11s" title="IEEE 802.11s">s</a></li>
<li><a href="/wiki/IEEE_802.11u" title="IEEE 802.11u">u</a></li>
<li><a href="/wiki/IEEE_802.11v" title="IEEE 802.11v">v</a></li>
<li><a href="/wiki/IEEE_802.11w-2009" title="IEEE 802.11w-2009">w</a></li>
<li><a href="/wiki/IEEE_802.11y-2008" title="IEEE 802.11y-2008">y</a></li>
<li><a href="/wiki/IEEE_802.11ac" title="IEEE 802.11ac">ac</a></li>
<li><a href="/wiki/Wireless_Gigabit_Alliance" title="Wireless Gigabit Alliance">ad</a></li>
<li><a href="/wiki/IEEE_802.11af" title="IEEE 802.11af">af</a></li>
<li><a href="/wiki/IEEE_802.11ah" title="IEEE 802.11ah">ah</a></li>
<li><a href="/wiki/IEEE_802.11ai" title="IEEE 802.11ai">ai</a></li>
<li><a href="/wiki/IEEE_802.11ax" title="IEEE 802.11ax">ax</a></li>
<li><a href="/wiki/IEEE_802.11ay" title="IEEE 802.11ay">ay</a></li>
</ul>
</div>
</td>
</tr>
</table>
<div>
<ul>
<li><a href="/wiki/IEEE_802.2" title="IEEE 802.2">.2</a></li>
<li><a href="/wiki/IEEE_802.3" title="IEEE 802.3">.3</a></li>
<li><a href="/wiki/Token_bus_network" title="Token bus network">.4</a></li>
<li><a href="/wiki/Token_ring" title="Token ring">.5</a></li>
<li><a href="/wiki/IEEE_802.6" title="IEEE 802.6">.6</a></li>
<li><a href="/wiki/IEEE_802.7" title="IEEE 802.7">.7</a></li>
<li><a href="/wiki/IEEE_802.8" title="IEEE 802.8">.8</a></li>
<li><a href="/wiki/IEEE_802.9" title="IEEE 802.9">.9</a></li>
<li><a href="/wiki/IEEE_802.10" title="IEEE 802.10">.10</a></li>
<li><a href="/wiki/100BaseVG" title="100BaseVG">.12</a></li>
<li><a href="/wiki/Cable_modem#IEEE_802.14" title="Cable modem">.14</a></li>
<li><a href="/wiki/IEEE_802.15" title="IEEE 802.15">.15</a>
<ul>
<li><a href="/wiki/Bluetooth" title="Bluetooth">.1</a></li>
<li><a href="/wiki/IEEE_802.15.4" title="IEEE 802.15.4">.4</a></li>
<li><a href="/wiki/IEEE_802.15.4a" title="IEEE 802.15.4a">.4a</a></li>
</ul>
</li>
<li><a href="/wiki/IEEE_802.16" title="IEEE 802.16">.16</a>
<ul>
<li><a href="/wiki/WiMAX" title="WiMAX">d  e</a></li>
</ul>
</li>
<li><a href="/wiki/Resilient_Packet_Ring" title="Resilient Packet Ring">.17</a></li>
<li><a href="/wiki/IEEE_802.18" title="IEEE 802.18">.18</a></li>
<li><a href="/wiki/IEEE_802.20" title="IEEE 802.20">.20</a></li>
<li><a href="/wiki/IEEE_802.21" title="IEEE 802.21">.21</a></li>
<li><a href="/wiki/IEEE_802.22" title="IEEE 802.22">.22</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Proposed</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/IEEE_P1363" title="IEEE P1363">P1363</a></li>
<li><a href="/wiki/IEEE_P1619" title="IEEE P1619">P1619</a></li>
<li><a href="/wiki/Rosetta-lang" title="Rosetta-lang">P1699</a></li>
<li><a href="/wiki/Universal_Power_Adapter_for_Mobile_Devices" title="Universal Power Adapter for Mobile Devices">P1823</a></li>
<li><a href="/wiki/IEEE_P1906.1" title="IEEE P1906.1">P1906.1</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Superseded</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/IEEE_754-1985" title="IEEE 754-1985">754-1985</a></li>
<li><a href="/wiki/Software_requirements_specification" title="Software requirements specification">830</a></li>
<li><a href="/wiki/IEEE_1219" title="IEEE 1219">1219</a></li>
<li><a href="/wiki/Software_requirements_specification" title="Software requirements specification">1233</a></li>
<li><a href="/wiki/Concept_of_operations" title="Concept of operations">1362</a></li>
<li><strong class="selflink">1364</strong></li>
<li><a href="/wiki/IEEE_1471" title="IEEE 1471">1471</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<td class="navbox-abovebelow hlist" colspan="2">
<div>
<dl>
<dt><i>See also</i></dt>
<dd><a href="/wiki/IEEE_Standards_Association" title="IEEE Standards Association">IEEE Standards Association</a></dd>
<dd><a href="/wiki/Category:IEEE_standards" title="Category:IEEE standards">Category:IEEE standards</a></dd>
</dl>
</div>
</td>
</tr>
</table>
</div>
<div role="navigation" class="navbox" aria-labelledby="Programmable_logic" style="padding:3px">
<table class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:Programmable_Logic" title="Template:Programmable Logic"><abbr title="View this template" style=";;background:none transparent;border:none;">v</abbr></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:Programmable_Logic" title="Template talk:Programmable Logic"><abbr title="Discuss this template" style=";;background:none transparent;border:none;">t</abbr></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:Programmable_Logic&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;">e</abbr></a></li>
</ul>
</div>
<div id="Programmable_logic" style="font-size:114%"><a href="/wiki/Programmable_logic_device" title="Programmable logic device">Programmable logic</a></div>
</th>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Concepts</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/System_on_a_chip" title="System on a chip">SOC</a></li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a>
<ul>
<li><a href="/wiki/Logic_block" title="Logic block">Logic block</a></li>
</ul>
</li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/Erasable_programmable_logic_device" title="Erasable programmable logic device">EPLD</a></li>
<li><a href="/wiki/Programmable_logic_array" title="Programmable logic array">PLA</a></li>
<li><a href="/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li>
<li><a href="/wiki/Generic_array_logic" title="Generic array logic">GAL</a></li>
<li><a href="/wiki/PSoC" title="PSoC">PSoC</a></li>
<li><a href="/wiki/Reconfigurable_computing" title="Reconfigurable computing">Reconfigurable computing</a>
<ul>
<li><a href="/wiki/Xputer" title="Xputer">Xputer</a></li>
</ul>
</li>
<li><a href="/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li>
<li><a href="/wiki/Circuit_underutilization" title="Circuit underutilization">Circuit underutilization</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Hardware_description_language" title="Hardware description language">Languages</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><strong class="selflink">Verilog</strong>
<ul>
<li><a href="/wiki/Verilog-A" title="Verilog-A">A</a></li>
<li><a href="/wiki/Verilog-AMS" title="Verilog-AMS">AMS</a></li>
</ul>
</li>
<li><a href="/wiki/VHDL" title="VHDL">VHDL</a>
<ul>
<li><a href="/wiki/VHDL-AMS" title="VHDL-AMS">AMS</a></li>
<li><a href="/wiki/VHDL-VITAL" title="VHDL-VITAL">VITAL</a></li>
</ul>
</li>
<li><a href="/wiki/SystemVerilog" title="SystemVerilog">SystemVerilog</a>
<ul>
<li><a href="/wiki/SystemVerilog_DPI" title="SystemVerilog DPI">DPI</a></li>
</ul>
</li>
<li><a href="/wiki/SystemC" title="SystemC">SystemC</a></li>
<li><a href="/wiki/Altera_Hardware_Description_Language" title="Altera Hardware Description Language">AHDL</a></li>
<li><a href="/wiki/Handel-C" title="Handel-C">Handel-C</a></li>
<li><a href="/wiki/Property_Specification_Language" title="Property Specification Language">PSL</a></li>
<li><a href="/wiki/Unified_Power_Format" title="Unified Power Format">UPF</a></li>
<li><a href="/wiki/PALASM" title="PALASM">PALASM</a></li>
<li><a href="/wiki/Advanced_Boolean_Expression_Language" title="Advanced Boolean Expression Language">ABEL</a></li>
<li><a href="/wiki/Programmable_Array_Logic#CUPL" title="Programmable Array Logic">CUPL</a></li>
<li><a href="/wiki/OpenVera" title="OpenVera">OpenVera</a></li>
<li><a href="/wiki/C_to_HDL" title="C to HDL">C to HDL</a></li>
<li><a href="/wiki/Flow_to_HDL" title="Flow to HDL">Flow to HDL</a></li>
<li><a href="/wiki/MyHDL" title="MyHDL">MyHDL</a></li>
<li><a href="/wiki/JHDL" title="JHDL">JHDL</a></li>
<li><a href="/wiki/ELLA_(programming_language)" title="ELLA (programming language)">ELLA</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Companies</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Accellera" title="Accellera">Accellera</a></li>
<li><a href="/wiki/Actel" title="Actel">Actel</a></li>
<li><a href="/wiki/Achronix" title="Achronix">Achronix</a></li>
<li><a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a></li>
<li><a href="/wiki/Aldec" title="Aldec">Aldec</a></li>
<li><a href="/wiki/Altera" title="Altera">Altera</a></li>
<li><a href="/wiki/Atmel" title="Atmel">Atmel</a></li>
<li><a href="/wiki/Cadence_Design_Systems" title="Cadence Design Systems">Cadence</a></li>
<li><a href="/wiki/Cypress_Semiconductor" title="Cypress Semiconductor">Cypress</a></li>
<li><a href="/wiki/Duolog" title="Duolog">Duolog</a></li>
<li><a href="/wiki/Forte_Design_Systems" title="Forte Design Systems">Forte</a></li>
<li><a href="/wiki/Intel" title="Intel">Intel</a></li>
<li><a href="/wiki/Lattice_Semiconductor" title="Lattice Semiconductor">Lattice</a></li>
<li><a href="/wiki/National_Semiconductor" title="National Semiconductor">National</a></li>
<li><a href="/wiki/Mentor_Graphics" title="Mentor Graphics">Mentor Graphics</a></li>
<li><a href="/wiki/Microsemi" title="Microsemi">Microsemi</a></li>
<li><a href="/wiki/Signetics" title="Signetics">Signetics</a></li>
<li><a href="/wiki/Synopsys" title="Synopsys">Synopsys</a>
<ul>
<li><a href="/wiki/Magma_Design_Automation" title="Magma Design Automation">Magma</a></li>
<li><a href="/wiki/Virage_Logic" title="Virage Logic">Virage Logic</a></li>
</ul>
</li>
<li><a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a></li>
<li><a href="/wiki/Tabula_(company)" title="Tabula (company)">Tabula</a></li>
<li><a href="/wiki/Xilinx" title="Xilinx">Xilinx</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Products</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">Hardware</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/ICE_(FPGA)" title="ICE (FPGA)">iCE</a></li>
<li><a href="/wiki/Stratix" title="Stratix">Stratix</a></li>
<li><a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">Software</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Altera_Quartus" title="Altera Quartus">Altera Quartus</a></li>
<li><a href="/wiki/Xilinx_ISE" title="Xilinx ISE">Xilinx ISE</a></li>
<li><a href="/wiki/Xilinx_Vivado" title="Xilinx Vivado">Xilinx Vivado</a></li>
<li><a href="/wiki/ModelSim" title="ModelSim">ModelSim</a></li>
<li><a href="/wiki/Verilog-to-Routing" title="Verilog-to-Routing">VTR</a></li>
<li><a href="/wiki/List_of_HDL_simulators" title="List of HDL simulators">Simulators</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">IP</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">Proprietary</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a href="/wiki/LEON" title="LEON">LEON</a></li>
<li><a href="/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/PicoBlaze" title="PicoBlaze">PicoBlaze</a></li>
<li><a href="/wiki/Nios_embedded_processor" title="Nios embedded processor">Nios</a></li>
<li><a href="/wiki/Nios_II" title="Nios II">Nios II</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">Open-source</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><a href="/wiki/OpenCores" title="OpenCores">OpenCores</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a>
<ul>
<li><a href="/wiki/OpenRISC_1200" title="OpenRISC 1200">1200</a></li>
</ul>
</li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/Java_Optimized_Processor" title="Java Optimized Processor">JOP</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
</table>
</td>
</tr>
</table>
</div>


<!-- 
NewPP limit report
Parsed by mw1276
Cached time: 20170205082205
Cache expiry: 2592000
Dynamic content: false
CPU time usage: 0.308 seconds
Real time usage: 0.384 seconds
Preprocessor visited node count: 2838/1000000
Preprocessor generated node count: 0/1500000
Postexpand include size: 76521/2097152 bytes
Template argument size: 5148/2097152 bytes
Highest expansion depth: 25/40
Expensive parser function count: 5/500
Lua time usage: 0.116/10.000 seconds
Lua memory usage: 4.29 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  296.433      1 -total
 37.03%  109.778      2 Template:Infobox
 27.61%   81.831      1 Template:Infobox_programming_language
 18.46%   54.734      5 Template:Navbox
 18.09%   53.617      5 Template:Cite_book
 14.96%   44.348      1 Template:Reflist
 13.88%   41.145      1 Template:Clarify
 12.38%   36.699      1 Template:Fix-span
 11.86%   35.150      1 Template:Infobox_software/simple
  8.98%   26.606      3 Template:Navbox_subgroup
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:63863-0!*!0!!en!4!* and timestamp 20170205082205 and revision id 763798805
 -->
<noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Verilog&amp;oldid=763798805">https://en.wikipedia.org/w/index.php?title=Verilog&amp;oldid=763798805</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Hardware_description_languages" title="Category:Hardware description languages">Hardware description languages</a></li><li><a href="/wiki/Category:IEEE_DASC_standards" title="Category:IEEE DASC standards">IEEE DASC standards</a></li><li><a href="/wiki/Category:IEC_standards" title="Category:IEC standards">IEC standards</a></li><li><a href="/wiki/Category:Structured_programming_languages" title="Category:Structured programming languages">Structured programming languages</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_September_2013" title="Category:Wikipedia articles needing clarification from September 2013">Wikipedia articles needing clarification from September 2013</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_September_2013" title="Category:Articles with unsourced statements from September 2013">Articles with unsourced statements from September 2013</a></li><li><a href="/wiki/Category:Use_dmy_dates_from_March_2012" title="Category:Use dmy dates from March 2012">Use dmy dates from March 2012</a></li><li><a href="/wiki/Category:Articles_with_example_code" title="Category:Articles with example code">Articles with example code</a></li><li><a href="/wiki/Category:Pages_using_ISBN_magic_links" title="Category:Pages using ISBN magic links">Pages using ISBN magic links</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>

			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-anonuserpage">Not logged in</li><li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Verilog" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Verilog" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o">Log in</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
															<li  id="ca-nstab-main" class="selected"><span><a href="/wiki/Verilog"  title="View the content page [c]" accesskey="c">Article</a></span></li>
															<li  id="ca-talk"><span><a href="/wiki/Talk:Verilog"  title="Discussion about the content page [t]" accesskey="t" rel="discussion">Talk</a></span></li>
													</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<h3 id="p-variants-label">
							<span>Variants</span><a href="#"></a>
						</h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
															<li id="ca-view" class="selected"><span><a href="/wiki/Verilog" >Read</a></span></li>
															<li id="ca-edit"><span><a href="/w/index.php?title=Verilog&amp;action=edit"  title="Edit this page [e]" accesskey="e">Edit</a></span></li>
															<li id="ca-history" class="collapsible"><span><a href="/w/index.php?title=Verilog&amp;action=history"  title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>
													</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<h3 id="p-cactions-label"><span>More</span><a href="#"></a></h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>

						<form action="/w/index.php" id="searchform">
							<div id="simpleSearch">
							<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="/wiki/Main_Page"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id='p-navigation' aria-labelledby='p-navigation-label'>
			<h3 id='p-navigation-label'>Navigation</h3>

			<div class="body">
									<ul>
						<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content  the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-interaction' aria-labelledby='p-interaction-label'>
			<h3 id='p-interaction-label'>Interaction</h3>

			<div class="body">
									<ul>
						<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-tb' aria-labelledby='p-tb-label'>
			<h3 id='p-tb-label'>Tools</h3>

			<div class="body">
									<ul>
						<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/Verilog" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/Verilog" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=Verilog&amp;oldid=763798805" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=Verilog&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Q827773" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Verilog&amp;id=763798805" title="Information on how to cite this page">Cite this page</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-coll-print_export' aria-labelledby='p-coll-print_export-label'>
			<h3 id='p-coll-print_export-label'>Print/export</h3>

			<div class="body">
									<ul>
						<li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Verilog">Create a book</a></li><li id="coll-download-as-rdf2latex"><a href="/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=Verilog&amp;returnto=Verilog&amp;oldid=763798805&amp;writer=rdf2latex">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=Verilog&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-lang' aria-labelledby='p-lang-label'>
			<h3 id='p-lang-label'>Languages</h3>

			<div class="body">
									<ul>
						<li class="interlanguage-link interwiki-ca"><a href="https://ca.wikipedia.org/wiki/Verilog" title="Verilog  Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target">Catal</a></li><li class="interlanguage-link interwiki-cs"><a href="https://cs.wikipedia.org/wiki/Verilog" title="Verilog  Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">etina</a></li><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/Verilog" title="Verilog  German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-et"><a href="https://et.wikipedia.org/wiki/Verilog" title="Verilog  Estonian" lang="et" hreflang="et" class="interlanguage-link-target">Eesti</a></li><li class="interlanguage-link interwiki-es"><a href="https://es.wikipedia.org/wiki/Verilog" title="Verilog  Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Espaol</a></li><li class="interlanguage-link interwiki-fr"><a href="https://fr.wikipedia.org/wiki/Verilog" title="Verilog  French" lang="fr" hreflang="fr" class="interlanguage-link-target">Franais</a></li><li class="interlanguage-link interwiki-ko"><a href="https://ko.wikipedia.org/wiki/%EB%B2%A0%EB%A6%B4%EB%A1%9C%EA%B7%B8" title="  Korean" lang="ko" hreflang="ko" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-hy"><a href="https://hy.wikipedia.org/wiki/%D5%8E%D5%A5%D6%80%D5%AB%D5%AC%D5%B8%D5%A3" title="  Armenian" lang="hy" hreflang="hy" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-it"><a href="https://it.wikipedia.org/wiki/Verilog" title="Verilog  Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-he"><a href="https://he.wikipedia.org/wiki/Verilog" title="Verilog  Hebrew" lang="he" hreflang="he" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-hu"><a href="https://hu.wikipedia.org/wiki/Verilog" title="Verilog  Hungarian" lang="hu" hreflang="hu" class="interlanguage-link-target">Magyar</a></li><li class="interlanguage-link interwiki-nl"><a href="https://nl.wikipedia.org/wiki/Verilog" title="Verilog  Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target">Nederlands</a></li><li class="interlanguage-link interwiki-ja"><a href="https://ja.wikipedia.org/wiki/Verilog" title="Verilog  Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-pl"><a href="https://pl.wikipedia.org/wiki/Verilog" title="Verilog  Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-pt"><a href="https://pt.wikipedia.org/wiki/Verilog" title="Verilog  Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target">Portugus</a></li><li class="interlanguage-link interwiki-ro"><a href="https://ro.wikipedia.org/wiki/Verilog" title="Verilog  Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target">Romn</a></li><li class="interlanguage-link interwiki-ru"><a href="https://ru.wikipedia.org/wiki/Verilog" title="Verilog  Russian" lang="ru" hreflang="ru" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-sv"><a href="https://sv.wikipedia.org/wiki/Verilog" title="Verilog  Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target">Svenska</a></li><li class="interlanguage-link interwiki-tr"><a href="https://tr.wikipedia.org/wiki/Verilog" title="Verilog  Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target">Trke</a></li><li class="interlanguage-link interwiki-uk"><a href="https://uk.wikipedia.org/wiki/Verilog" title="Verilog  Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-zh badge-Q17437798 badge-goodarticle" title="good article"><a href="https://zh.wikipedia.org/wiki/Verilog" title="Verilog  Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target"></a></li>					</ul>
				<div class='after-portlet after-portlet-lang'><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Q827773#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>			</div>
		</div>
				</div>
		</div>
		<div id="footer" role="contentinfo">
							<ul id="footer-info">
											<li id="footer-info-lastmod"> This page was last modified on 5 February 2017, at 08:22.</li>
											<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
									</ul>
							<ul id="footer-places">
											<li id="footer-places-privacy"><a href="https://wikimediafoundation.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
											<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
											<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
											<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
											<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
											<li id="footer-places-cookiestatement"><a href="https://wikimediafoundation.org/wiki/Cookie_statement">Cookie statement</a></li>
											<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Verilog&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
									</ul>
										<ul id="footer-icons" class="noprint">
											<li id="footer-copyrightico">
							<a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a>						</li>
											<li id="footer-poweredbyico">
							<a href="//www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>						</li>
									</ul>
						<div style="clear:both"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.308","walltime":"0.384","ppvisitednodes":{"value":2838,"limit":1000000},"ppgeneratednodes":{"value":0,"limit":1500000},"postexpandincludesize":{"value":76521,"limit":2097152},"templateargumentsize":{"value":5148,"limit":2097152},"expansiondepth":{"value":25,"limit":40},"expensivefunctioncount":{"value":5,"limit":500},"entityaccesscount":{"value":1,"limit":400},"timingprofile":["100.00%  296.433      1 -total"," 37.03%  109.778      2 Template:Infobox"," 27.61%   81.831      1 Template:Infobox_programming_language"," 18.46%   54.734      5 Template:Navbox"," 18.09%   53.617      5 Template:Cite_book"," 14.96%   44.348      1 Template:Reflist"," 13.88%   41.145      1 Template:Clarify"," 12.38%   36.699      1 Template:Fix-span"," 11.86%   35.150      1 Template:Infobox_software/simple","  8.98%   26.606      3 Template:Navbox_subgroup"]},"scribunto":{"limitreport-timeusage":{"value":"0.116","limit":"10.000"},"limitreport-memusage":{"value":4494896,"limit":52428800}},"cachereport":{"origin":"mw1276","timestamp":"20170205082205","ttl":2592000,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":63,"wgHostname":"mw1219"});});</script>
	</body>
</html>
