Command: vcs -full64 -LDFLAGS -Wl,--no-as-needed -sverilog -timescale=1ns/1ps -CFLAGS \
-DVCS -kdb -debug_acc+all+dmptf -debug_region+cell+encrypt -f /home/yang/Project/paillier/tb/filelist.f \
-l vcs.log
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Wed May 15 23:28:00 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '/home/yang/Project/paillier/tb/../src/fifo.v'
Parsing design file '/home/yang/Project/paillier/tb/fifo_tb.v'
Top Level Modules:
       fifo_tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module fifo_tb
make[1]: Entering directory '/home/yang/Project/paillier/tb/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv   -no-pie    -Wl,--no-as-needed -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir \
-Wl,-rpath=./simv.daidir -Wl,-rpath=/opt/synopsys/vcs/T-2022.06/linux64/lib -L/opt/synopsys/vcs/T-2022.06/linux64/lib \
-Wl,-rpath-link=./ -Wl,--no-as-needed   objs/amcQw_d.o   _15657_archive_1.so  SIM_l.o \
rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o        \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /opt/synopsys/vcs/T-2022.06/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/opt/synopsys/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o /opt/synopsys/verdi/T-2022.06/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/yang/Project/paillier/tb/csrc'
CPU time: .206 seconds to compile + .171 seconds to elab + .117 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
