Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date             : Thu Jun 23 02:06:16 2016
| Host             : darkin-UX303LN running 64-bit elementary OS Freya
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.788  |
| Dynamic (W)              | 1.633  |
| Device Static (W)        | 0.155  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.4   |
| Junction Temperature (C) | 45.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |        3 |       --- |             --- |
| Slice Logic              |     0.014 |    17352 |       --- |             --- |
|   LUT as Logic           |     0.012 |     6093 |     53200 |           11.45 |
|   CARRY4                 |     0.002 |      428 |     13300 |            3.22 |
|   Register               |    <0.001 |     7882 |    106400 |            7.41 |
|   F7/F8 Muxes            |    <0.001 |       80 |     53200 |            0.15 |
|   LUT as Shift Register  |    <0.001 |      482 |     17400 |            2.77 |
|   Others                 |     0.000 |      962 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       18 |     17400 |            0.10 |
| Signals                  |     0.016 |    12633 |       --- |             --- |
| Block RAM                |     0.007 |        4 |       140 |            2.86 |
| DSPs                     |     0.001 |        3 |       220 |            1.36 |
| PS7                      |     1.569 |        1 |       --- |             --- |
| Static Power             |     0.155 |          |           |                 |
| Total                    |     1.788 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.079 |       0.063 |      0.016 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.722 |      0.031 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                            |     1.633 |
|   design_1_i                                                                |     1.633 |
|     axi_bram_ctrl_0                                                         |     0.002 |
|       U0                                                                    |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                          |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                               |     0.002 |
|             GEN_ARB.I_SNG_PORT                                              |    <0.001 |
|             I_RD_CHNL                                                       |     0.001 |
|               I_WRAP_BRST                                                   |    <0.001 |
|             I_WR_CHNL                                                       |    <0.001 |
|               BID_FIFO                                                      |    <0.001 |
|               I_WRAP_BRST                                                   |    <0.001 |
|     axi_dma_0                                                               |     0.014 |
|       U0                                                                    |     0.014 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM           |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                              |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM           |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                              |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                     |     0.002 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                            |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                            |    <0.001 |
|         I_PRMRY_DATAMOVER                                                   |     0.011 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                 |     0.006 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                     |     0.004 |
|               I_DATA_FIFO                                                   |     0.004 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                 |     0.004 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                         |     0.004 |
|                     inst_fifo_gen                                           |     0.004 |
|                       gconvfifo.rf                                          |     0.004 |
|                         grf.rf                                              |     0.004 |
|                           gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                             gr1.gr1_int.rfwft                               |    <0.001 |
|                             grss.gdc.dc                                     |    <0.001 |
|                               gsym_dc.dc                                    |    <0.001 |
|                             grss.rsts                                       |    <0.001 |
|                             rpntr                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                             gwss.wsts                                       |    <0.001 |
|                             wpntr                                           |    <0.001 |
|                           gntv_or_sync_fifo.mem                             |     0.004 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                        |     0.004 |
|                               inst_blk_mem_gen                              |     0.004 |
|                                 gnbram.gnativebmg.native_blk_mem_gen        |     0.004 |
|                                   valid.cstr                                |     0.004 |
|                                     ramloop[0].ram.r                        |     0.004 |
|                                       prim_noinit.ram                       |     0.004 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|             I_ADDR_CNTL                                                     |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|             I_CMD_STATUS                                                    |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                            |    <0.001 |
|               I_CMD_FIFO                                                    |    <0.001 |
|             I_MSTR_PCC                                                      |    <0.001 |
|               I_STRT_STRB_GEN                                               |    <0.001 |
|             I_RD_DATA_CNTL                                                  |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|             I_RD_STATUS_CNTLR                                               |    <0.001 |
|             I_RESET                                                         |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                 |     0.005 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                           |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                             |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                         |    <0.001 |
|               I_DATA_FIFO                                                   |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                 |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                         |    <0.001 |
|                     inst_fifo_gen                                           |    <0.001 |
|                       gconvfifo.rf                                          |    <0.001 |
|                         grf.rf                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                             gr1.gr1_int.rfwft                               |    <0.001 |
|                             grss.rsts                                       |    <0.001 |
|                             rpntr                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                             gwss.wsts                                       |    <0.001 |
|                             wpntr                                           |    <0.001 |
|                           gntv_or_sync_fifo.mem                             |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                        |    <0.001 |
|                               inst_blk_mem_gen                              |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen        |    <0.001 |
|                                   valid.cstr                                |    <0.001 |
|                                     ramloop[0].ram.r                        |    <0.001 |
|                                       prim_noinit.ram                       |    <0.001 |
|               I_XD_FIFO                                                     |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                             |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                         |    <0.001 |
|                     inst_fifo_gen                                           |    <0.001 |
|                       gconvfifo.rf                                          |    <0.001 |
|                         grf.rf                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                             grhf.rhf                                        |    <0.001 |
|                             grss.gdc.dc                                     |    <0.001 |
|                               gsym_dc.dc                                    |    <0.001 |
|                             grss.rsts                                       |    <0.001 |
|                             rpntr                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                             gwss.wsts                                       |    <0.001 |
|                             wpntr                                           |    <0.001 |
|                           gntv_or_sync_fifo.mem                             |    <0.001 |
|                             gdm.dm_gen.dm                                   |    <0.001 |
|                               RAM_reg_0_7_0_5                               |    <0.001 |
|                               RAM_reg_0_7_6_8                               |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                           |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                          |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                            |    <0.001 |
|                 I_MSSAI_SKID_BUF                                            |    <0.001 |
|                 I_TSTRB_FIFO                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                  |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                        |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                               |    <0.001 |
|                       DYNSHREG_F_I                                          |    <0.001 |
|                 SLICE_INSERTION                                             |    <0.001 |
|               I_DRE_CNTL_FIFO                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|             I_ADDR_CNTL                                                     |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|             I_CMD_STATUS                                                    |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                            |    <0.001 |
|               I_CMD_FIFO                                                    |    <0.001 |
|             I_RESET                                                         |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                            |    <0.001 |
|             I_WR_DATA_CNTL                                                  |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|             I_WR_STATUS_CNTLR                                               |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|               I_WRESP_STATUS_FIFO                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                 |    <0.001 |
|                     DYNSHREG_F_I                                            |    <0.001 |
|         I_RST_MODULE                                                        |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                        |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                        |    <0.001 |
|           REG_HRD_RST                                                       |    <0.001 |
|           REG_HRD_RST_OUT                                                   |    <0.001 |
|     axi_mem_intercon                                                        |     0.005 |
|       m00_couplers                                                          |     0.002 |
|         auto_pc                                                             |     0.002 |
|           inst                                                              |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                    |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                           |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                     |    <0.001 |
|                   inst                                                      |    <0.001 |
|                     fifo_gen_inst                                           |    <0.001 |
|                       inst_fifo_gen                                         |    <0.001 |
|                         gconvfifo.rf                                        |    <0.001 |
|                           grf.rf                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                               gr1.gr1_int.rfwft                             |    <0.001 |
|                               grss.rsts                                     |    <0.001 |
|                               rpntr                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                               gwss.wsts                                     |    <0.001 |
|                               wpntr                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                           |    <0.001 |
|                               gdm.dm_gen.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_0                            |    <0.001 |
|                             rstblk                                          |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                     |    <0.001 |
|                 USE_BURSTS.cmd_queue                                        |    <0.001 |
|                   inst                                                      |    <0.001 |
|                     fifo_gen_inst                                           |    <0.001 |
|                       inst_fifo_gen                                         |    <0.001 |
|                         gconvfifo.rf                                        |    <0.001 |
|                           grf.rf                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                               gr1.gr1_int.rfwft                             |    <0.001 |
|                               grss.rsts                                     |    <0.001 |
|                               rpntr                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                               gwss.wsts                                     |    <0.001 |
|                               wpntr                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                           |    <0.001 |
|                               gdm.dm_gen.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                            |    <0.001 |
|                             rstblk                                          |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                   |    <0.001 |
|                   inst                                                      |    <0.001 |
|                     fifo_gen_inst                                           |    <0.001 |
|                       inst_fifo_gen                                         |    <0.001 |
|                         gconvfifo.rf                                        |    <0.001 |
|                           grf.rf                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                               gr1.gr1_int.rfwft                             |    <0.001 |
|                               grss.rsts                                     |    <0.001 |
|                               rpntr                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                               gwss.wsts                                     |    <0.001 |
|                               wpntr                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                           |    <0.001 |
|                               gdm.dm_gen.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                            |    <0.001 |
|                             rstblk                                          |    <0.001 |
|               USE_WRITE.write_data_inst                                     |    <0.001 |
|       s00_couplers                                                          |     0.001 |
|         auto_us                                                             |     0.001 |
|           inst                                                              |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                   |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst        |    <0.001 |
|                 r_pipe                                                      |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                |    <0.001 |
|               USE_READ.read_addr_inst                                       |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                     |    <0.001 |
|               si_register_slice_inst                                        |    <0.001 |
|                 ar_pipe                                                     |    <0.001 |
|       s01_couplers                                                          |    <0.001 |
|         auto_us                                                             |    <0.001 |
|           inst                                                              |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                   |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst              |    <0.001 |
|               USE_WRITE.write_addr_inst                                     |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                     |    <0.001 |
|               si_register_slice_inst                                        |    <0.001 |
|                 aw_pipe                                                     |    <0.001 |
|       xbar                                                                  |     0.001 |
|         inst                                                                |     0.001 |
|           gen_samd.crossbar_samd                                            |     0.001 |
|             addr_arbiter_ar                                                 |    <0.001 |
|             addr_arbiter_aw                                                 |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                              |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                    |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                |    <0.001 |
|               b_pipe                                                        |    <0.001 |
|               r_pipe                                                        |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                    |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                |    <0.001 |
|               b_pipe                                                        |    <0.001 |
|               r_pipe                                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                 |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                  |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                  |    <0.001 |
|               wrouter_aw_fifo                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|             splitter_aw_mi                                                  |    <0.001 |
|     axi_timer_0                                                             |     0.003 |
|       U0                                                                    |     0.003 |
|         AXI4_LITE_I                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         TC_CORE_I                                                           |     0.003 |
|           COUNTER_0_I                                                       |     0.001 |
|             COUNTER_I                                                       |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                      |     0.001 |
|             COUNTER_I                                                       |     0.001 |
|           READ_MUX_I                                                        |    <0.001 |
|           TIMER_CONTROL_I                                                   |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     axis_broadcaster_0                                                      |    <0.001 |
|       inst                                                                  |    <0.001 |
|         broadcaster_core                                                    |    <0.001 |
|     doHistStretch_0                                                         |     0.013 |
|       U0                                                                    |     0.013 |
|         doHistStretch_CTRL_BUS_s_axi_U                                      |    <0.001 |
|         doHistStretch_fdiv_32ns_32ns_32_16_U2                               |     0.008 |
|           doHistStretch_ap_fdiv_14_no_dsp_32_u                              |     0.008 |
|             U0                                                              |     0.008 |
|               i_synth                                                       |     0.008 |
|                 DIV_OP.SPD.OP                                               |     0.008 |
|                   EXP                                                       |    <0.001 |
|                     DIV_BY_ZERO_DEL                                         |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                         |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     EXP_SIG_DEL                                             |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     FLOW_DEC_DEL                                            |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     INV_OP_DEL                                              |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     STATE_DELAY                                             |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     STATE_UP_DELAY                                          |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                   MANT_DIV                                                  |     0.008 |
|                     RT[0].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[10].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[11].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[11].MANT_DEL                                         |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[12].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[13].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[13].MANT_DEL                                         |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[14].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[15].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[15].MANT_DEL                                         |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[16].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[17].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[17].MANT_DEL                                         |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[18].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[19].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[19].MANT_DEL                                         |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[1].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[1].MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[1].Q_DEL                                             |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[20].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[21].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[21].MANT_DEL                                         |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[22].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[23].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[23].MANT_DEL                                         |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[23].Q_DEL                                            |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[24].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[25].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[25].Q_DEL                                            |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[2].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[3].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[3].MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[4].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[5].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[5].MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[6].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[7].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[7].MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[8].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[9].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[9].MANT_DEL                                          |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                   OP                                                        |    <0.001 |
|                   ROUND                                                     |    <0.001 |
|                     EXP_ADD.ADD                                             |    <0.001 |
|                     LOGIC.RND1                                              |    <0.001 |
|                     LOGIC.RND2                                              |    <0.001 |
|                     RND_BIT_GEN                                             |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                   |    <0.001 |
|         doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1                        |     0.003 |
|           doHistStretch_ap_fmul_2_max_dsp_32_u                              |     0.002 |
|             U0                                                              |     0.002 |
|               i_synth                                                       |     0.002 |
|                 MULT.OP                                                     |     0.002 |
|                   EXP                                                       |    <0.001 |
|                     COND_DET_A                                              |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                                      |    <0.001 |
|                     EXP_ADD.C_CHAIN                                         |    <0.001 |
|                     EXP_PRE_RND_DEL                                         |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     SIG_DELAY                                               |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     STATE_DELAY                                             |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                   MULT                                                      |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                        |     0.002 |
|                       DSP1                                                  |    <0.001 |
|                       DSP2                                                  |     0.001 |
|                   OP                                                        |    <0.001 |
|                   R_AND_R                                                   |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                    |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                        |    <0.001 |
|         doHistStretch_sitofp_32s_32_6_U3                                    |     0.001 |
|           doHistStretch_ap_sitofp_4_no_dsp_32_u                             |    <0.001 |
|             U0                                                              |    <0.001 |
|               i_synth                                                       |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                        |    <0.001 |
|                   EXP                                                       |    <0.001 |
|                     ZERO_DELAY                                              |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                   |    <0.001 |
|                     Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                   LZE                                                       |    <0.001 |
|                     ENCODE[0].DIST_DEL                                      |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     ENCODE[1].DIST_DEL                                      |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     ENCODE[1].MUX_0                                         |    <0.001 |
|                       OP_DEL                                                |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                     ZERO_DET_CC_1                                           |    <0.001 |
|                     ZERO_DET_CC_2.CC                                        |    <0.001 |
|                   NEED_Z_DET.Z_DET                                          |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                     |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     Z_C_DEL                                                 |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                   NORM_SHIFT                                                |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                   |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                   OP                                                        |    <0.001 |
|                   ROUND                                                     |    <0.001 |
|                     LOGIC.RND1                                              |    <0.001 |
|                     LOGIC.RND2                                              |    <0.001 |
|                     RND_BIT_GEN                                             |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                   |     0.000 |
|                   Z_C_DEL                                                   |    <0.001 |
|                     i_pipe                                                  |    <0.001 |
|     doHist_0                                                                |    <0.001 |
|       U0                                                                    |    <0.001 |
|         doHist_CTRL_BUS_s_axi_U                                             |    <0.001 |
|     doHist_0_bram                                                           |     0.004 |
|       U0                                                                    |     0.004 |
|         inst_blk_mem_gen                                                    |     0.004 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |     0.004 |
|             valid.cstr                                                      |     0.004 |
|               ramloop[0].ram.r                                              |     0.002 |
|                 prim_noinit.ram                                             |     0.002 |
|               ramloop[1].ram.r                                              |     0.002 |
|                 prim_noinit.ram                                             |     0.002 |
|     processing_system7_0                                                    |     1.571 |
|       inst                                                                  |     1.571 |
|     processing_system7_0_axi_periph                                         |     0.020 |
|       m00_couplers                                                          |     0.003 |
|         auto_pc                                                             |     0.003 |
|           inst                                                              |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.003 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.001 |
|                 ar_pipe                                                     |    <0.001 |
|                 aw_pipe                                                     |    <0.001 |
|                 b_pipe                                                      |    <0.001 |
|                 r_pipe                                                      |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       m01_couplers                                                          |     0.003 |
|         auto_pc                                                             |     0.003 |
|           inst                                                              |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.003 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.001 |
|                 ar_pipe                                                     |    <0.001 |
|                 aw_pipe                                                     |    <0.001 |
|                 b_pipe                                                      |    <0.001 |
|                 r_pipe                                                      |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       m02_couplers                                                          |     0.003 |
|         auto_pc                                                             |     0.003 |
|           inst                                                              |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.003 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.001 |
|                 ar_pipe                                                     |    <0.001 |
|                 aw_pipe                                                     |    <0.001 |
|                 b_pipe                                                      |    <0.001 |
|                 r_pipe                                                      |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       m04_couplers                                                          |     0.003 |
|         auto_pc                                                             |     0.003 |
|           inst                                                              |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.003 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.001 |
|                 ar_pipe                                                     |    <0.001 |
|                 aw_pipe                                                     |    <0.001 |
|                 b_pipe                                                      |    <0.001 |
|                 r_pipe                                                      |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       s00_couplers                                                          |     0.000 |
|         auto_pc                                                             |     0.000 |
|       xbar                                                                  |     0.007 |
|         inst                                                                |     0.007 |
|           gen_samd.crossbar_samd                                            |     0.007 |
|             addr_arbiter_ar                                                 |    <0.001 |
|             addr_arbiter_aw                                                 |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                              |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                |    <0.001 |
|               b_pipe                                                        |    <0.001 |
|               r_pipe                                                        |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                |    <0.001 |
|               b_pipe                                                        |    <0.001 |
|               r_pipe                                                        |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                |    <0.001 |
|               b_pipe                                                        |    <0.001 |
|               r_pipe                                                        |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                |    <0.001 |
|               b_pipe                                                        |    <0.001 |
|               r_pipe                                                        |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                |    <0.001 |
|               b_pipe                                                        |    <0.001 |
|               r_pipe                                                        |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                |    <0.001 |
|               b_pipe                                                        |    <0.001 |
|               r_pipe                                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                 |     0.001 |
|               gen_multi_thread.arbiter_resp_inst                            |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                            |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                  |    <0.001 |
|               wrouter_aw_fifo                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                              |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                              |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                              |    <0.001 |
|             splitter_aw_mi                                                  |    <0.001 |
|     rst_processing_system7_0_50M                                            |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


