#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a5469cbdc0 .scope module, "tb_decoder_stage_alt" "tb_decoder_stage_alt" 2 4;
 .timescale -9 -12;
P_000001a546950690 .param/l "AWIDTH" 0 2 7, +C4<00000000000000000000000000000101>;
P_000001a5469506c8 .param/l "DWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_000001a546950700 .param/l "IWIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_000001a546950738 .param/l "NUM_INST" 1 2 37, +C4<00000000000000000000000000100100>;
P_000001a546950770 .param/l "PC_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v000001a546a26940_0 .var/i "counter", 31 0;
v000001a546a277a0_0 .var "ds_clk", 0 0;
v000001a546a26260_0 .var "ds_data_in_rd", 31 0;
v000001a546a269e0_0 .net "ds_data_out_rs1", 31 0, v000001a546a24110_0;  1 drivers
v000001a546a27d40_0 .net "ds_data_out_rs2", 31 0, v000001a546a241b0_0;  1 drivers
v000001a546a26c60_0 .var "ds_i_ce", 0 0;
v000001a546a26f80_0 .var "ds_i_flush", 0 0;
v000001a546a27480_0 .var "ds_i_instr", 31 0;
v000001a546a26d00_0 .var "ds_i_pc", 31 0;
v000001a546a27980_0 .var "ds_i_stall", 0 0;
v000001a546a270c0_0 .net "ds_o_addr_rd_p", 4 0, v000001a546a25510_0;  1 drivers
v000001a546a27520_0 .net "ds_o_addr_rs1_p", 4 0, v000001a546a246b0_0;  1 drivers
v000001a546a275c0_0 .net "ds_o_addr_rs2_p", 4 0, v000001a546a24610_0;  1 drivers
v000001a546a27ac0_0 .net "ds_o_alu", 13 0, v000001a546a256f0_0;  1 drivers
v000001a546a27b60_0 .net "ds_o_ce", 0 0, v000001a546a24ed0_0;  1 drivers
v000001a546a26300_0 .net "ds_o_exception", 3 0, v000001a546a244d0_0;  1 drivers
v000001a546a27de0_0 .net "ds_o_flush", 0 0, L_000001a54699f420;  1 drivers
v000001a546a27e80_0 .net "ds_o_funct3", 2 0, v000001a546a24750_0;  1 drivers
v000001a546a27f20_0 .net "ds_o_imm", 31 0, v000001a546a25470_0;  1 drivers
v000001a546a26120_0 .net "ds_o_opcode", 10 0, v000001a546a258d0_0;  1 drivers
v000001a546a26580_0 .net "ds_o_pc", 31 0, v000001a546a25150_0;  1 drivers
v000001a546a28270_0 .net "ds_o_stall", 0 0, L_000001a54699ed20;  1 drivers
v000001a546a29530_0 .var "ds_rst", 0 0;
v000001a546a297b0_0 .var "ds_we", 0 0;
v000001a546a28d10_0 .var/i "i", 31 0;
v000001a546a28950 .array "instr_mem", 35 0, 31 0;
S_000001a5469c4ab0 .scope task, "reset" "reset" 2 87, 2 87 0, S_000001a5469cbdc0;
 .timescale -9 -12;
v000001a5469c8100_0 .var/i "cycles", 31 0;
E_000001a5469bb7b0 .event posedge, v000001a5469c7ac0_0;
TD_tb_decoder_stage_alt.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a546a29530_0, 0, 1;
    %load/vec4 v000001a5469c8100_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a5469bb7b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a546a29530_0, 0, 1;
    %wait E_000001a5469bb7b0;
    %end;
S_000001a5469c4c40 .scope module, "uut" "decoder_stage" 2 48, 3 7 0, S_000001a5469cbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ds_clk";
    .port_info 1 /INPUT 1 "ds_rst";
    .port_info 2 /INPUT 32 "ds_i_instr";
    .port_info 3 /INPUT 32 "ds_i_pc";
    .port_info 4 /OUTPUT 32 "ds_o_pc";
    .port_info 5 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 6 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 7 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 8 /OUTPUT 3 "ds_o_funct3";
    .port_info 9 /OUTPUT 32 "ds_o_imm";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 11 "ds_o_opcode";
    .port_info 12 /OUTPUT 4 "ds_o_exception";
    .port_info 13 /INPUT 1 "ds_i_ce";
    .port_info 14 /OUTPUT 1 "ds_o_ce";
    .port_info 15 /INPUT 1 "ds_i_stall";
    .port_info 16 /OUTPUT 1 "ds_o_stall";
    .port_info 17 /INPUT 1 "ds_i_flush";
    .port_info 18 /OUTPUT 1 "ds_o_flush";
    .port_info 19 /INPUT 32 "ds_data_in_rd";
    .port_info 20 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 21 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 22 /INPUT 1 "ds_we";
P_000001a546950210 .param/l "AWIDTH" 0 3 9, +C4<00000000000000000000000000000101>;
P_000001a546950248 .param/l "DWIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
P_000001a546950280 .param/l "FUNCT_WIDTH" 0 3 12, +C4<00000000000000000000000000000011>;
P_000001a5469502b8 .param/l "IWIDTH" 0 3 11, +C4<00000000000000000000000000100000>;
P_000001a5469502f0 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v000001a546a278e0_0 .net "ds_clk", 0 0, v000001a546a277a0_0;  1 drivers
v000001a546a27200_0 .net "ds_data_in_rd", 31 0, v000001a546a26260_0;  1 drivers
v000001a546a27ca0_0 .net "ds_data_out_rs1", 31 0, v000001a546a24110_0;  alias, 1 drivers
v000001a546a272a0_0 .net "ds_data_out_rs2", 31 0, v000001a546a241b0_0;  alias, 1 drivers
v000001a546a27c00_0 .net "ds_i_ce", 0 0, v000001a546a26c60_0;  1 drivers
v000001a546a27fc0_0 .net "ds_i_flush", 0 0, v000001a546a26f80_0;  1 drivers
v000001a546a26800_0 .net "ds_i_instr", 31 0, v000001a546a27480_0;  1 drivers
v000001a546a261c0_0 .net "ds_i_pc", 31 0, v000001a546a26d00_0;  1 drivers
v000001a546a26da0_0 .net "ds_i_stall", 0 0, v000001a546a27980_0;  1 drivers
v000001a546a27a20_0 .net "ds_o_addr_rd", 4 0, L_000001a54699fc00;  1 drivers
v000001a546a266c0_0 .net "ds_o_addr_rd_p", 4 0, v000001a546a25510_0;  alias, 1 drivers
v000001a546a263a0_0 .net "ds_o_addr_rs1", 4 0, L_000001a54699f490;  1 drivers
v000001a546a264e0_0 .net "ds_o_addr_rs1_p", 4 0, v000001a546a246b0_0;  alias, 1 drivers
v000001a546a26ee0_0 .net "ds_o_addr_rs2", 4 0, L_000001a54699f0a0;  1 drivers
v000001a546a27020_0 .net "ds_o_addr_rs2_p", 4 0, v000001a546a24610_0;  alias, 1 drivers
v000001a546a26760_0 .net "ds_o_alu", 13 0, v000001a546a256f0_0;  alias, 1 drivers
v000001a546a26e40_0 .net "ds_o_ce", 0 0, v000001a546a24ed0_0;  alias, 1 drivers
v000001a546a27340_0 .net "ds_o_exception", 3 0, v000001a546a244d0_0;  alias, 1 drivers
v000001a546a27700_0 .net "ds_o_flush", 0 0, L_000001a54699f420;  alias, 1 drivers
v000001a546a273e0_0 .net "ds_o_funct3", 2 0, v000001a546a24750_0;  alias, 1 drivers
v000001a546a27840_0 .net "ds_o_imm", 31 0, v000001a546a25470_0;  alias, 1 drivers
v000001a546a268a0_0 .net "ds_o_opcode", 10 0, v000001a546a258d0_0;  alias, 1 drivers
v000001a546a26a80_0 .net "ds_o_pc", 31 0, v000001a546a25150_0;  alias, 1 drivers
v000001a546a26b20_0 .net "ds_o_stall", 0 0, L_000001a54699ed20;  alias, 1 drivers
v000001a546a26bc0_0 .net "ds_rst", 0 0, v000001a546a29530_0;  1 drivers
v000001a546a27660_0 .net "ds_we", 0 0, v000001a546a297b0_0;  1 drivers
S_000001a54699a590 .scope module, "d" "decoder" 3 50, 4 5 0, S_000001a5469c4c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d_clk";
    .port_info 1 /INPUT 1 "d_rst";
    .port_info 2 /INPUT 32 "d_i_instr";
    .port_info 3 /INPUT 32 "d_i_pc";
    .port_info 4 /OUTPUT 32 "d_o_pc";
    .port_info 5 /OUTPUT 5 "d_o_addr_rs1";
    .port_info 6 /OUTPUT 5 "d_o_addr_rs1_p";
    .port_info 7 /OUTPUT 5 "d_o_addr_rs2";
    .port_info 8 /OUTPUT 5 "d_o_addr_rs2_p";
    .port_info 9 /OUTPUT 5 "d_o_addr_rd";
    .port_info 10 /OUTPUT 5 "d_o_addr_rd_p";
    .port_info 11 /OUTPUT 32 "d_o_imm";
    .port_info 12 /OUTPUT 3 "d_o_funct3";
    .port_info 13 /OUTPUT 14 "d_o_alu";
    .port_info 14 /OUTPUT 11 "d_o_opcode";
    .port_info 15 /OUTPUT 4 "d_o_exception";
    .port_info 16 /INPUT 1 "d_i_ce";
    .port_info 17 /OUTPUT 1 "d_o_ce";
    .port_info 18 /INPUT 1 "d_i_stall";
    .port_info 19 /OUTPUT 1 "d_o_stall";
    .port_info 20 /INPUT 1 "d_i_flush";
    .port_info 21 /OUTPUT 1 "d_o_flush";
P_000001a54694f6d0 .param/l "AWIDTH" 0 4 8, +C4<00000000000000000000000000000101>;
P_000001a54694f708 .param/l "DWIDTH" 0 4 6, +C4<00000000000000000000000000100000>;
P_000001a54694f740 .param/l "FUNCT_WIDTH" 0 4 10, +C4<00000000000000000000000000000011>;
P_000001a54694f778 .param/l "IWIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
P_000001a54694f7b0 .param/l "PC_WIDTH" 0 4 9, +C4<00000000000000000000000000100000>;
L_000001a54699f0a0 .functor BUFZ 5, v000001a546a24f70_0, C4<00000>, C4<00000>, C4<00000>;
L_000001a54699f490 .functor BUFZ 5, v000001a546a25e70_0, C4<00000>, C4<00000>, C4<00000>;
L_000001a54699fc00 .functor BUFZ 5, v000001a546a24b10_0, C4<00000>, C4<00000>, C4<00000>;
L_000001a54699f2d0 .functor OR 1, L_000001a54699ed20, v000001a546a27980_0, C4<0>, C4<0>;
L_000001a54699f110 .functor AND 1, L_000001a546a295d0, v000001a546a24ed0_0, C4<1>, C4<1>;
L_000001a54699ed20 .functor OR 1, v000001a546a27980_0, L_000001a54699f110, C4<0>, C4<0>;
L_000001a54699f420 .functor OR 1, v000001a546a26f80_0, L_000001a546a292b0, C4<0>, C4<0>;
v000001a5469c82e0_0 .net *"_ivl_11", 0 0, L_000001a54699f110;  1 drivers
v000001a5469c7a20_0 .net *"_ivl_15", 0 0, L_000001a546a292b0;  1 drivers
v000001a5469c8240_0 .net *"_ivl_9", 0 0, L_000001a546a295d0;  1 drivers
v000001a5469c7b60_0 .var "alu_add_d", 0 0;
v000001a5469c7c00_0 .var "alu_and_d", 0 0;
v000001a5469c7ca0_0 .var "alu_eq_d", 0 0;
v000001a5469c8380_0 .var "alu_ge_d", 0 0;
v000001a5469c77a0_0 .var "alu_geu_d", 0 0;
v000001a5469c81a0_0 .var "alu_lt_d", 0 0;
v000001a5469c7480_0 .var "alu_ltu_d", 0 0;
v000001a5469c7f20_0 .var "alu_neq_d", 0 0;
v000001a5469c7d40_0 .var "alu_or_d", 0 0;
v000001a5469c7de0_0 .var "alu_sll_d", 0 0;
v000001a5469c7520_0 .var "alu_slt_d", 0 0;
v000001a5469c75c0_0 .var "alu_sltu_d", 0 0;
v000001a5469c7fc0_0 .var "alu_sra_d", 0 0;
v000001a5469c7840_0 .var "alu_srl_d", 0 0;
v000001a5469c8060_0 .var "alu_sub_d", 0 0;
v000001a5469c7660_0 .var "alu_xor_d", 0 0;
v000001a5469c7ac0_0 .net "d_clk", 0 0, v000001a546a277a0_0;  alias, 1 drivers
v000001a5469c7700_0 .net "d_i_ce", 0 0, v000001a546a26c60_0;  alias, 1 drivers
v000001a5469c7e80_0 .net "d_i_flush", 0 0, v000001a546a26f80_0;  alias, 1 drivers
v000001a5469c78e0_0 .net "d_i_instr", 31 0, v000001a546a27480_0;  alias, 1 drivers
v000001a5469c7980_0 .net "d_i_pc", 31 0, v000001a546a26d00_0;  alias, 1 drivers
v000001a546a24c50_0 .net "d_i_stall", 0 0, v000001a546a27980_0;  alias, 1 drivers
v000001a546a251f0_0 .net "d_o_addr_rd", 4 0, L_000001a54699fc00;  alias, 1 drivers
v000001a546a25510_0 .var "d_o_addr_rd_p", 4 0;
v000001a546a255b0_0 .net "d_o_addr_rs1", 4 0, L_000001a54699f490;  alias, 1 drivers
v000001a546a246b0_0 .var "d_o_addr_rs1_p", 4 0;
v000001a546a24cf0_0 .net "d_o_addr_rs2", 4 0, L_000001a54699f0a0;  alias, 1 drivers
v000001a546a24610_0 .var "d_o_addr_rs2_p", 4 0;
v000001a546a256f0_0 .var "d_o_alu", 13 0;
v000001a546a24ed0_0 .var "d_o_ce", 0 0;
v000001a546a244d0_0 .var "d_o_exception", 3 0;
v000001a546a24890_0 .net "d_o_flush", 0 0, L_000001a54699f420;  alias, 1 drivers
v000001a546a24750_0 .var "d_o_funct3", 2 0;
v000001a546a25470_0 .var "d_o_imm", 31 0;
v000001a546a258d0_0 .var "d_o_opcode", 10 0;
v000001a546a25150_0 .var "d_o_pc", 31 0;
v000001a546a249d0_0 .net "d_o_stall", 0 0, L_000001a54699ed20;  alias, 1 drivers
v000001a546a253d0_0 .net "d_rst", 0 0, v000001a546a29530_0;  alias, 1 drivers
v000001a546a24570_0 .var "funct3", 2 0;
v000001a546a25a10_0 .var "illegal_check", 0 0;
v000001a546a25b50_0 .var "imm_d", 31 0;
v000001a546a24e30_0 .var "opcode", 6 0;
v000001a546a25d30_0 .var "opcode_auipc_d", 0 0;
v000001a546a247f0_0 .var "opcode_branch_d", 0 0;
v000001a546a25290_0 .var "opcode_fence_d", 0 0;
v000001a546a24930_0 .var "opcode_itype_d", 0 0;
v000001a546a242f0_0 .var "opcode_jal_d", 0 0;
v000001a546a25970_0 .var "opcode_jalr_d", 0 0;
v000001a546a24430_0 .var "opcode_load_word_d", 0 0;
v000001a546a24a70_0 .var "opcode_lui_d", 0 0;
v000001a546a25650_0 .var "opcode_rtype_d", 0 0;
v000001a546a24390_0 .var "opcode_store_word_d", 0 0;
v000001a546a25dd0_0 .var "opcode_system_d", 0 0;
v000001a546a25c90_0 .net "stall_bit", 0 0, L_000001a54699f2d0;  1 drivers
v000001a546a24d90_0 .var "system_exeption", 0 0;
v000001a546a24b10_0 .var "temp_addr_rd", 4 0;
v000001a546a25e70_0 .var "temp_addr_rs1", 4 0;
v000001a546a24f70_0 .var "temp_addr_rs2", 4 0;
v000001a546a24bb0_0 .var "valid_opcode", 0 0;
E_000001a5469bb4f0/0 .event anyedge, v000001a5469c78e0_0, v000001a546a24e30_0, v000001a546a24570_0, v000001a546a25650_0;
E_000001a5469bb4f0/1 .event anyedge, v000001a546a24930_0, v000001a546a24430_0, v000001a546a24390_0, v000001a546a247f0_0;
E_000001a5469bb4f0/2 .event anyedge, v000001a546a242f0_0, v000001a546a25970_0, v000001a546a24a70_0, v000001a546a25d30_0;
E_000001a5469bb4f0/3 .event anyedge, v000001a546a25dd0_0, v000001a546a25290_0, v000001a5469c7de0_0, v000001a5469c7840_0;
E_000001a5469bb4f0/4 .event anyedge, v000001a5469c7fc0_0;
E_000001a5469bb4f0 .event/or E_000001a5469bb4f0/0, E_000001a5469bb4f0/1, E_000001a5469bb4f0/2, E_000001a5469bb4f0/3, E_000001a5469bb4f0/4;
E_000001a5469bb830/0 .event negedge, v000001a546a253d0_0;
E_000001a5469bb830/1 .event posedge, v000001a5469c7ac0_0;
E_000001a5469bb830 .event/or E_000001a5469bb830/0, E_000001a5469bb830/1;
L_000001a546a295d0 .part v000001a546a244d0_0, 0, 1;
L_000001a546a292b0 .part v000001a546a244d0_0, 1, 1;
S_000001a546922de0 .scope module, "re" "register" 3 78, 5 4 0, S_000001a5469c4c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst";
    .port_info 2 /INPUT 5 "r_addr_rs_1";
    .port_info 3 /INPUT 5 "r_addr_rs_2";
    .port_info 4 /INPUT 5 "r_addr_rd";
    .port_info 5 /INPUT 32 "r_data_rd";
    .port_info 6 /OUTPUT 32 "r_data_out_rs1";
    .port_info 7 /OUTPUT 32 "r_data_out_rs2";
    .port_info 8 /INPUT 1 "r_we";
P_000001a546899a70 .param/l "AWIDTH" 0 5 6, +C4<00000000000000000000000000000101>;
P_000001a546899aa8 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
L_000001a54699f5e0 .functor AND 1, v000001a546a297b0_0, L_000001a546a289f0, C4<1>, C4<1>;
L_000001a546a2e108 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a546a25790_0 .net/2u *"_ivl_0", 4 0, L_000001a546a2e108;  1 drivers
v000001a546a25010_0 .net *"_ivl_2", 0 0, L_000001a546a289f0;  1 drivers
v000001a546a250b0 .array "data", 31 0, 31 0;
v000001a546a25830_0 .var/i "i", 31 0;
v000001a546a25ab0_0 .net "r_addr_rd", 4 0, v000001a546a25510_0;  alias, 1 drivers
v000001a546a25bf0_0 .net "r_addr_rs_1", 4 0, v000001a546a246b0_0;  alias, 1 drivers
v000001a546a25f10_0 .net "r_addr_rs_2", 4 0, v000001a546a24610_0;  alias, 1 drivers
v000001a546a25fb0_0 .net "r_clk", 0 0, v000001a546a277a0_0;  alias, 1 drivers
v000001a546a24110_0 .var "r_data_out_rs1", 31 0;
v000001a546a241b0_0 .var "r_data_out_rs2", 31 0;
v000001a546a24250_0 .net "r_data_rd", 31 0, v000001a546a26260_0;  alias, 1 drivers
v000001a546a27160_0 .net "r_rst", 0 0, v000001a546a29530_0;  alias, 1 drivers
v000001a546a26620_0 .net "r_wb", 0 0, L_000001a54699f5e0;  1 drivers
v000001a546a26440_0 .net "r_we", 0 0, v000001a546a297b0_0;  alias, 1 drivers
L_000001a546a289f0 .cmp/ne 5, v000001a546a25510_0, L_000001a546a2e108;
    .scope S_000001a54699a590;
T_1 ;
    %wait E_000001a5469bb830;
    %load/vec4 v000001a546a253d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a546a24ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a546a25150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a546a24bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a546a25a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a546a24d90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a546a246b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a546a24610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a546a25510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a546a244d0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001a546a256f0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001a546a258d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a546a24f70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a546a25e70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a546a24b10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a5469c7700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001a546a25c90_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001a5469c7980_0;
    %assign/vec4 v000001a546a25150_0, 0;
    %load/vec4 v000001a546a25e70_0;
    %assign/vec4 v000001a546a246b0_0, 0;
    %load/vec4 v000001a546a24f70_0;
    %assign/vec4 v000001a546a24610_0, 0;
    %load/vec4 v000001a546a24b10_0;
    %assign/vec4 v000001a546a25510_0, 0;
    %load/vec4 v000001a546a24570_0;
    %assign/vec4 v000001a546a24750_0, 0;
    %load/vec4 v000001a546a25b50_0;
    %assign/vec4 v000001a546a25470_0, 0;
    %load/vec4 v000001a5469c7b60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a5469c8060_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a5469c7520_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a5469c75c0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a5469c7660_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a5469c7d40_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a5469c7c00_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a5469c7de0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a5469c7840_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a5469c7fc0_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a5469c7ca0_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a5469c7f20_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a5469c8380_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a5469c77a0_0;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a256f0_0, 4, 5;
    %load/vec4 v000001a546a25650_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a258d0_0, 4, 5;
    %load/vec4 v000001a546a24930_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a258d0_0, 4, 5;
    %load/vec4 v000001a546a24430_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a258d0_0, 4, 5;
    %load/vec4 v000001a546a24390_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a258d0_0, 4, 5;
    %load/vec4 v000001a546a247f0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a258d0_0, 4, 5;
    %load/vec4 v000001a546a242f0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a258d0_0, 4, 5;
    %load/vec4 v000001a546a25970_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a258d0_0, 4, 5;
    %load/vec4 v000001a546a24a70_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a258d0_0, 4, 5;
    %load/vec4 v000001a546a25d30_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a258d0_0, 4, 5;
    %load/vec4 v000001a546a25dd0_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a258d0_0, 4, 5;
    %load/vec4 v000001a546a25290_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a258d0_0, 4, 5;
T_1.2 ;
    %load/vec4 v000001a546a24e30_0;
    %pad/u 11;
    %assign/vec4 v000001a546a258d0_0, 0;
    %load/vec4 v000001a5469c7700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v000001a546a25c90_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v000001a546a24bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_1.8, 8;
    %load/vec4 v000001a546a25a10_0;
    %or;
T_1.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a244d0_0, 4, 5;
    %load/vec4 v000001a546a24d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a244d0_0, 4, 5;
    %load/vec4 v000001a546a24d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a244d0_0, 4, 5;
    %load/vec4 v000001a546a24d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.17, 9;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.17;
    %flag_set/vec4 8;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a546a244d0_0, 4, 5;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a546a244d0_0, 0;
T_1.6 ;
    %load/vec4 v000001a5469c7e80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.20, 9;
    %load/vec4 v000001a546a25c90_0;
    %nor/r;
    %and;
T_1.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a546a24ed0_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v000001a546a25c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %load/vec4 v000001a5469c7700_0;
    %assign/vec4 v000001a546a24ed0_0, 0;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v000001a546a25c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.25, 9;
    %load/vec4 v000001a546a24c50_0;
    %nor/r;
    %and;
T_1.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a546a24ed0_0, 0;
T_1.23 ;
T_1.22 ;
T_1.19 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a54699a590;
T_2 ;
    %wait E_000001a5469bb4f0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a546a25e70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a546a24f70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a546a24b10_0, 0, 5;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000001a546a24e30_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a546a24570_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a546a25b50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c7b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c8060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c7520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c75c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c7660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c7d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c7c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c7de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c7840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c7fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c7ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c7f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c81a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c7480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c8380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5469c77a0_0, 0, 1;
    %load/vec4 v000001a546a24e30_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a546a25650_0, 0, 1;
    %load/vec4 v000001a546a24e30_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a546a24930_0, 0, 1;
    %load/vec4 v000001a546a24e30_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a546a24430_0, 0, 1;
    %load/vec4 v000001a546a24e30_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a546a24390_0, 0, 1;
    %load/vec4 v000001a546a24e30_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a546a247f0_0, 0, 1;
    %load/vec4 v000001a546a24e30_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a546a242f0_0, 0, 1;
    %load/vec4 v000001a546a24e30_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a546a25970_0, 0, 1;
    %load/vec4 v000001a546a24e30_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a546a24a70_0, 0, 1;
    %load/vec4 v000001a546a24e30_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a546a25d30_0, 0, 1;
    %load/vec4 v000001a546a24e30_0;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a546a25dd0_0, 0, 1;
    %load/vec4 v000001a546a24e30_0;
    %pushi/vec4 15, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001a546a25290_0, 0, 1;
    %load/vec4 v000001a546a24e30_0;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v000001a546a24570_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.0;
    %store/vec4 v000001a546a24d90_0, 0, 1;
    %load/vec4 v000001a546a25650_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.10, 8;
    %load/vec4 v000001a546a24930_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.10;
    %jmp/1 T_2.9, 8;
    %load/vec4 v000001a546a24430_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.9;
    %jmp/1 T_2.8, 8;
    %load/vec4 v000001a546a24390_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.8;
    %jmp/1 T_2.7, 8;
    %load/vec4 v000001a546a247f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.7;
    %jmp/1 T_2.6, 8;
    %load/vec4 v000001a546a242f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.6;
    %jmp/1 T_2.5, 8;
    %load/vec4 v000001a546a25970_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.5;
    %jmp/1 T_2.4, 8;
    %load/vec4 v000001a546a24a70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.4;
    %jmp/1 T_2.3, 8;
    %load/vec4 v000001a546a25d30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.3;
    %jmp/1 T_2.2, 8;
    %load/vec4 v000001a546a25dd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %flag_get/vec4 8;
    %jmp/1 T_2.1, 8;
    %load/vec4 v000001a546a25290_0;
    %or;
T_2.1;
    %store/vec4 v000001a546a24bb0_0, 0, 1;
    %load/vec4 v000001a546a24930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v000001a5469c7de0_0;
    %flag_set/vec4 9;
    %jmp/1 T_2.14, 9;
    %load/vec4 v000001a5469c7840_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_2.14;
    %flag_get/vec4 9;
    %jmp/1 T_2.13, 9;
    %load/vec4 v000001a5469c7fc0_0;
    %or;
T_2.13;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.11, 8;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 1, 25, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %store/vec4 v000001a546a25a10_0, 0, 1;
    %load/vec4 v000001a546a25650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001a546a24f70_0, 0, 5;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001a546a25e70_0, 0, 5;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001a546a24b10_0, 0, 5;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001a546a24570_0, 0, 3;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000001a546a24930_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.22, 8;
    %load/vec4 v000001a546a24430_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.22;
    %jmp/1 T_2.21, 8;
    %load/vec4 v000001a546a25970_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.21;
    %jmp/1 T_2.20, 8;
    %load/vec4 v000001a546a25dd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.20;
    %jmp/1 T_2.19, 8;
    %load/vec4 v000001a546a25290_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.19;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a546a24f70_0, 0, 5;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001a546a25e70_0, 0, 5;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001a546a24b10_0, 0, 5;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001a546a24570_0, 0, 3;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v000001a546a24390_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.25, 8;
    %load/vec4 v000001a546a247f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.25;
    %jmp/0xz  T_2.23, 8;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001a546a24f70_0, 0, 5;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001a546a25e70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a546a24b10_0, 0, 5;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001a546a24570_0, 0, 3;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v000001a546a24a70_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.29, 8;
    %load/vec4 v000001a546a25d30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.29;
    %jmp/1 T_2.28, 8;
    %load/vec4 v000001a546a242f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.28;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a546a24f70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a546a25e70_0, 0, 5;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001a546a24b10_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a546a24570_0, 0, 3;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a546a24f70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a546a25e70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a546a24b10_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001a546a24e30_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a546a24570_0, 0, 3;
T_2.27 ;
T_2.24 ;
T_2.18 ;
T_2.16 ;
    %load/vec4 v000001a546a24e30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a546a25b50_0, 0, 32;
    %jmp T_2.42;
T_2.30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a546a25b50_0, 0, 32;
    %jmp T_2.42;
T_2.31 ;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a546a25b50_0, 0, 32;
    %jmp T_2.42;
T_2.32 ;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a546a25b50_0, 0, 32;
    %jmp T_2.42;
T_2.33 ;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a546a25b50_0, 0, 32;
    %jmp T_2.42;
T_2.34 ;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a546a25b50_0, 0, 32;
    %jmp T_2.42;
T_2.35 ;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a546a25b50_0, 0, 32;
    %jmp T_2.42;
T_2.36 ;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a546a25b50_0, 0, 32;
    %jmp T_2.42;
T_2.37 ;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001a546a25b50_0, 0, 32;
    %jmp T_2.42;
T_2.38 ;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001a546a25b50_0, 0, 32;
    %jmp T_2.42;
T_2.39 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a546a25b50_0, 0, 32;
    %jmp T_2.42;
T_2.40 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a546a25b50_0, 0, 32;
    %jmp T_2.42;
T_2.42 ;
    %pop/vec4 1;
    %load/vec4 v000001a546a24e30_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_2.45, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a546a24e30_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
T_2.45;
    %jmp/0xz  T_2.43, 4;
    %load/vec4 v000001a546a24e30_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_2.46, 4;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.50, 4;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.48, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a5469c7b60_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.53, 4;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.51, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a5469c8060_0, 0, 1;
T_2.51 ;
T_2.49 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.54, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.55, 8;
T_2.54 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.55, 8;
 ; End of false expr.
    %blend;
T_2.55;
    %pad/s 1;
    %store/vec4 v000001a5469c7b60_0, 0, 1;
T_2.47 ;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.56, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.57, 8;
T_2.56 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.57, 8;
 ; End of false expr.
    %blend;
T_2.57;
    %pad/s 1;
    %store/vec4 v000001a5469c7520_0, 0, 1;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.59, 8;
T_2.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.59, 8;
 ; End of false expr.
    %blend;
T_2.59;
    %pad/s 1;
    %store/vec4 v000001a5469c75c0_0, 0, 1;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.60, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.61, 8;
T_2.60 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.61, 8;
 ; End of false expr.
    %blend;
T_2.61;
    %pad/s 1;
    %store/vec4 v000001a5469c7660_0, 0, 1;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.62, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.63, 8;
T_2.62 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.63, 8;
 ; End of false expr.
    %blend;
T_2.63;
    %pad/s 1;
    %store/vec4 v000001a5469c7d40_0, 0, 1;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %pad/s 1;
    %store/vec4 v000001a5469c7c00_0, 0, 1;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %pad/s 1;
    %store/vec4 v000001a5469c7de0_0, 0, 1;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.68, 4;
    %load/vec4 v000001a5469c78e0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.70, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a5469c7840_0, 0, 1;
    %jmp T_2.71;
T_2.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a5469c7fc0_0, 0, 1;
T_2.71 ;
T_2.68 ;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v000001a546a24e30_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_2.72, 4;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.74, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.75, 8;
T_2.74 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.75, 8;
 ; End of false expr.
    %blend;
T_2.75;
    %pad/s 1;
    %store/vec4 v000001a5469c7ca0_0, 0, 1;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.76, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.77, 8;
T_2.76 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.77, 8;
 ; End of false expr.
    %blend;
T_2.77;
    %pad/s 1;
    %store/vec4 v000001a5469c7f20_0, 0, 1;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.78, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.79, 8;
T_2.78 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.79, 8;
 ; End of false expr.
    %blend;
T_2.79;
    %pad/s 1;
    %store/vec4 v000001a5469c81a0_0, 0, 1;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.80, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.81, 8;
T_2.80 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.81, 8;
 ; End of false expr.
    %blend;
T_2.81;
    %pad/s 1;
    %store/vec4 v000001a5469c8380_0, 0, 1;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.82, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.83, 8;
T_2.82 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.83, 8;
 ; End of false expr.
    %blend;
T_2.83;
    %pad/s 1;
    %store/vec4 v000001a5469c7480_0, 0, 1;
    %load/vec4 v000001a546a24570_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.84, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.85, 8;
T_2.84 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.85, 8;
 ; End of false expr.
    %blend;
T_2.85;
    %pad/s 1;
    %store/vec4 v000001a5469c77a0_0, 0, 1;
    %jmp T_2.73;
T_2.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a5469c7b60_0, 0, 1;
T_2.73 ;
T_2.44 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001a546922de0;
T_3 ;
    %wait E_000001a5469bb830;
    %load/vec4 v000001a546a27160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a546a25830_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001a546a25830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v000001a546a25830_0;
    %ix/getv/s 3, v000001a546a25830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a546a250b0, 0, 4;
    %load/vec4 v000001a546a25830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a546a25830_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a546a24110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a546a241b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a546a26620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001a546a24250_0;
    %load/vec4 v000001a546a25ab0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a546a250b0, 0, 4;
T_3.4 ;
    %load/vec4 v000001a546a26620_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v000001a546a25ab0_0;
    %load/vec4 v000001a546a25bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %load/vec4 v000001a546a24250_0;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v000001a546a25bf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a546a250b0, 4;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v000001a546a24110_0, 0;
    %load/vec4 v000001a546a26620_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.11, 9;
    %load/vec4 v000001a546a25ab0_0;
    %load/vec4 v000001a546a25f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %load/vec4 v000001a546a24250_0;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %load/vec4 v000001a546a25f10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a546a250b0, 4;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %assign/vec4 v000001a546a241b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a5469cbdc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a546a277a0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001a5469cbdc0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v000001a546a277a0_0;
    %inv;
    %store/vec4 v000001a546a277a0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a5469cbdc0;
T_6 ;
    %vpi_call 2 82 "$dumpfile", "./waveform/decoder_stage.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a5469cbdc0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001a5469cbdc0;
T_7 ;
    %vpi_call 2 154 "$readmemh", "./source/instr.txt", v000001a546a28950, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a546a26940_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_000001a5469cbdc0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a546a27480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a546a26d00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a546a26c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a546a27980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a546a26f80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a546a26260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a546a297b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001a5469c8100_0, 0, 32;
    %fork TD_tb_decoder_stage_alt.reset, S_000001a5469c4ab0;
    %join;
    %wait E_000001a5469bb7b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a546a28d10_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001a546a28d10_0;
    %cmpi/s 36, 0, 32;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000001a546a28d10_0;
    %load/vec4a v000001a546a28950, 4;
    %store/vec4 v000001a546a27480_0, 0, 32;
    %load/vec4 v000001a546a28d10_0;
    %muli 4, 0, 32;
    %store/vec4 v000001a546a26d00_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %load/vec4 v000001a546a28d10_0;
    %xor;
    %store/vec4 v000001a546a26260_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a546a297b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a546a26c60_0, 0, 1;
    %wait E_000001a5469bb7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a546a26c60_0, 0, 1;
    %vpi_call 2 178 "$display", "STEP %0d: pc=%0d instr=%08x -> rd_p=%0d rs1_p=%0d rs2_p=%0d opcode=%b funct3=%b ex=%b alu=%b imm=0x%h", v000001a546a28d10_0, v000001a546a26580_0, v000001a546a27480_0, v000001a546a270c0_0, v000001a546a27520_0, v000001a546a275c0_0, v000001a546a26120_0, v000001a546a27e80_0, v000001a546a26300_0, v000001a546a27ac0_0, v000001a546a27f20_0 {0 0 0};
    %wait E_000001a5469bb7b0;
    %load/vec4 v000001a546a28d10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a546a28d10_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %delay 200000, 0;
    %vpi_call 2 182 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\test\tb_decoder_stage.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register_file.v";
