Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Dec 12 12:43:58 2018
| Host         : Neuromancer running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file lenetSynthMatlab_timing_summary_routed.rpt -pb lenetSynthMatlab_timing_summary_routed.pb -rpx lenetSynthMatlab_timing_summary_routed.rpx -warn_on_violation
| Design       : lenetSynthMatlab
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.952        0.000                      0                 9196        0.098        0.000                      0                 9196        8.750        0.000                       0                  3589  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.952        0.000                      0                 9196        0.098        0.000                      0                 9196        8.750        0.000                       0                  3589  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_1488_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        17.039ns  (logic 9.057ns (53.155%)  route 7.982ns (46.845%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.973     0.973    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y34         RAMB36E1                                     r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.001 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.066    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14_n_0
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.491 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_14/DOADO[0]
                         net (fo=1, routed)           4.819     7.311    pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/q0_reg_1_31[14]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_115/O
                         net (fo=1, routed)           0.492     7.927    weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.051 r  weightsFC3_U/lenetSynthMatlab_kbM_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_50/O
                         net (fo=2, routed)           0.412     8.462    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    12.313 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.315    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.028 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.030    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    15.548 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[19]
                         net (fo=2, routed)           1.078    16.627    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[12]
    SLICE_X56Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.751 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[13]_INST_0_i_1/O
                         net (fo=1, routed)           1.111    17.862    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[13]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.150    18.012 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[13]_INST_0/O
                         net (fo=1, routed)           0.000    18.012    grp_fu_1453_p2[13]
    SLICE_X43Y19         FDRE                                         r  reg_1488_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.924    20.924    ap_clk
    SLICE_X43Y19         FDRE                                         r  reg_1488_reg[13]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    20.964    reg_1488_reg[13]
  -------------------------------------------------------------------
                         required time                         20.964    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_1488_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.971ns  (logic 9.031ns (53.213%)  route 7.940ns (46.787%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.973     0.973    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y34         RAMB36E1                                     r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.001 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.066    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14_n_0
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.491 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_14/DOADO[0]
                         net (fo=1, routed)           4.819     7.311    pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/q0_reg_1_31[14]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_115/O
                         net (fo=1, routed)           0.492     7.927    weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.051 r  weightsFC3_U/lenetSynthMatlab_kbM_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_50/O
                         net (fo=2, routed)           0.412     8.462    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    12.313 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.315    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.028 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.030    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518    15.548 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[27]
                         net (fo=2, routed)           1.324    16.872    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[20]
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.996 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.824    17.820    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0_i_1_n_0
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.124    17.944 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[21]_INST_0/O
                         net (fo=1, routed)           0.000    17.944    grp_fu_1453_p2[21]
    SLICE_X49Y19         FDRE                                         r  reg_1488_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.924    20.924    ap_clk
    SLICE_X49Y19         FDRE                                         r  reg_1488_reg[21]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.031    20.920    reg_1488_reg[21]
  -------------------------------------------------------------------
                         required time                         20.920    
                         arrival time                         -17.944    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_1488_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.963ns  (logic 9.031ns (53.239%)  route 7.932ns (46.761%))
  Logic Levels:           8  (DSP48E1=3 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.973     0.973    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y34         RAMB36E1                                     r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.001 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.066    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14_n_0
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.491 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_14/DOADO[0]
                         net (fo=1, routed)           4.819     7.311    pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/q0_reg_1_31[14]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_115/O
                         net (fo=1, routed)           0.492     7.927    weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.051 r  weightsFC3_U/lenetSynthMatlab_kbM_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_50/O
                         net (fo=2, routed)           0.412     8.462    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    12.313 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.315    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.028 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.030    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    15.548 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[30]
                         net (fo=8, routed)           1.188    16.736    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[30]
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.860 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[30]_INST_0_i_4/O
                         net (fo=1, routed)           0.952    17.812    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/DSP_7
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.936 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0/O
                         net (fo=1, routed)           0.000    17.936    grp_fu_1453_p2[30]
    SLICE_X47Y24         FDRE                                         r  reg_1488_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.924    20.924    ap_clk
    SLICE_X47Y24         FDRE                                         r  reg_1488_reg[30]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X47Y24         FDRE (Setup_fdre_C_D)        0.032    20.921    reg_1488_reg[30]
  -------------------------------------------------------------------
                         required time                         20.921    
                         arrival time                         -17.936    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_1488_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.936ns  (logic 9.031ns (53.324%)  route 7.905ns (46.676%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.973     0.973    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y34         RAMB36E1                                     r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.001 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.066    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14_n_0
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.491 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_14/DOADO[0]
                         net (fo=1, routed)           4.819     7.311    pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/q0_reg_1_31[14]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_115/O
                         net (fo=1, routed)           0.492     7.927    weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.051 r  weightsFC3_U/lenetSynthMatlab_kbM_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_50/O
                         net (fo=2, routed)           0.412     8.462    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    12.313 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.315    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.028 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.030    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    15.548 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[18]
                         net (fo=2, routed)           1.189    16.738    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[11]
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.124    16.862 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.923    17.785    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    17.909 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[11]_INST_0/O
                         net (fo=1, routed)           0.000    17.909    grp_fu_1453_p2[11]
    SLICE_X43Y19         FDRE                                         r  reg_1488_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.924    20.924    ap_clk
    SLICE_X43Y19         FDRE                                         r  reg_1488_reg[11]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.029    20.918    reg_1488_reg[11]
  -------------------------------------------------------------------
                         required time                         20.918    
                         arrival time                         -17.909    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_1488_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.890ns  (logic 9.031ns (53.469%)  route 7.859ns (46.531%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.973     0.973    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y34         RAMB36E1                                     r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.001 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.066    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14_n_0
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.491 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_14/DOADO[0]
                         net (fo=1, routed)           4.819     7.311    pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/q0_reg_1_31[14]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_115/O
                         net (fo=1, routed)           0.492     7.927    weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.051 r  weightsFC3_U/lenetSynthMatlab_kbM_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_50/O
                         net (fo=2, routed)           0.412     8.462    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    12.313 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.315    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.028 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.030    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    15.548 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[16]
                         net (fo=2, routed)           1.227    16.776    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[9]
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.900 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.839    17.739    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[10]_INST_0_i_1_n_0
    SLICE_X49Y20         LUT2 (Prop_lut2_I0_O)        0.124    17.863 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[10]_INST_0/O
                         net (fo=1, routed)           0.000    17.863    grp_fu_1453_p2[10]
    SLICE_X49Y20         FDRE                                         r  reg_1488_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.924    20.924    ap_clk
    SLICE_X49Y20         FDRE                                         r  reg_1488_reg[10]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X49Y20         FDRE (Setup_fdre_C_D)        0.029    20.918    reg_1488_reg[10]
  -------------------------------------------------------------------
                         required time                         20.918    
                         arrival time                         -17.863    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_1488_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.887ns  (logic 9.031ns (53.480%)  route 7.856ns (46.520%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.973     0.973    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y34         RAMB36E1                                     r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.001 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.066    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14_n_0
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.491 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_14/DOADO[0]
                         net (fo=1, routed)           4.819     7.311    pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/q0_reg_1_31[14]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_115/O
                         net (fo=1, routed)           0.492     7.927    weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.051 r  weightsFC3_U/lenetSynthMatlab_kbM_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_50/O
                         net (fo=2, routed)           0.412     8.462    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    12.313 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.315    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.028 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.030    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.518    15.548 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[26]
                         net (fo=2, routed)           1.163    16.711    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[19]
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.835 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.900    17.736    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    17.860 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[20]_INST_0/O
                         net (fo=1, routed)           0.000    17.860    grp_fu_1453_p2[20]
    SLICE_X43Y19         FDRE                                         r  reg_1488_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.924    20.924    ap_clk
    SLICE_X43Y19         FDRE                                         r  reg_1488_reg[20]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.031    20.920    reg_1488_reg[20]
  -------------------------------------------------------------------
                         required time                         20.920    
                         arrival time                         -17.860    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_1488_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.904ns  (logic 9.025ns (53.390%)  route 7.879ns (46.610%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.973     0.973    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y34         RAMB36E1                                     r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.001 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.066    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14_n_0
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.491 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_14/DOADO[0]
                         net (fo=1, routed)           4.819     7.311    pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/q0_reg_1_31[14]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_115/O
                         net (fo=1, routed)           0.492     7.927    weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.051 r  weightsFC3_U/lenetSynthMatlab_kbM_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_50/O
                         net (fo=2, routed)           0.412     8.462    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    12.313 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.315    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.028 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.030    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    15.548 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[15]
                         net (fo=2, routed)           1.205    16.754    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[8]
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.878 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.881    17.759    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[9]_INST_0_i_1_n_0
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.118    17.877 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[9]_INST_0/O
                         net (fo=1, routed)           0.000    17.877    grp_fu_1453_p2[9]
    SLICE_X49Y19         FDRE                                         r  reg_1488_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.924    20.924    ap_clk
    SLICE_X49Y19         FDRE                                         r  reg_1488_reg[9]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.075    20.964    reg_1488_reg[9]
  -------------------------------------------------------------------
                         required time                         20.964    
                         arrival time                         -17.877    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_1488_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.874ns  (logic 9.057ns (53.673%)  route 7.817ns (46.327%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.973     0.973    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y34         RAMB36E1                                     r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.001 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.066    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14_n_0
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.491 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_14/DOADO[0]
                         net (fo=1, routed)           4.819     7.311    pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/q0_reg_1_31[14]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_115/O
                         net (fo=1, routed)           0.492     7.927    weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.051 r  weightsFC3_U/lenetSynthMatlab_kbM_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_50/O
                         net (fo=2, routed)           0.412     8.462    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    12.313 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.315    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.028 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.030    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    15.548 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[9]
                         net (fo=2, routed)           1.304    16.852    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[2]
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.976 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.721    17.697    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[2]_INST_0_i_1_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.150    17.847 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[2]_INST_0/O
                         net (fo=1, routed)           0.000    17.847    grp_fu_1453_p2[2]
    SLICE_X51Y18         FDRE                                         r  reg_1488_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.924    20.924    ap_clk
    SLICE_X51Y18         FDRE                                         r  reg_1488_reg[2]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.075    20.964    reg_1488_reg[2]
  -------------------------------------------------------------------
                         required time                         20.964    
                         arrival time                         -17.847    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_1488_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.873ns  (logic 9.026ns (53.493%)  route 7.847ns (46.507%))
  Logic Levels:           8  (DSP48E1=3 LUT2=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.973     0.973    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y34         RAMB36E1                                     r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.001 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.066    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14_n_0
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.491 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_14/DOADO[0]
                         net (fo=1, routed)           4.819     7.311    pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/q0_reg_1_31[14]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_115/O
                         net (fo=1, routed)           0.492     7.927    weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.051 r  weightsFC3_U/lenetSynthMatlab_kbM_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_50/O
                         net (fo=2, routed)           0.412     8.462    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    12.313 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.315    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.028 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.030    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    15.548 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[10]
                         net (fo=2, routed)           1.321    16.869    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_1[3]
    SLICE_X54Y19         LUT6 (Prop_lut6_I1_O)        0.124    16.993 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.734    17.727    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0_i_1_n_0
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.119    17.846 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=1, routed)           0.000    17.846    grp_fu_1453_p2[4]
    SLICE_X43Y19         FDRE                                         r  reg_1488_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.924    20.924    ap_clk
    SLICE_X43Y19         FDRE                                         r  reg_1488_reg[4]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    20.964    reg_1488_reg[4]
  -------------------------------------------------------------------
                         required time                         20.964    
                         arrival time                         -17.846    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_1488_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.825ns  (logic 9.031ns (53.677%)  route 7.794ns (46.323%))
  Logic Levels:           8  (DSP48E1=3 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.973     0.973    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/ap_clk
    RAMB36_X1Y34         RAMB36E1                                     r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.001 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.066    weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_0_14_n_0
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.491 r  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_14/DOADO[0]
                         net (fo=1, routed)           4.819     7.311    pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/q0_reg_1_31[14]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.435 r  pool1ActivationMap_U/lenetSynthMatlab_mb6_ram_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_115/O
                         net (fo=1, routed)           0.492     7.927    weightsFC3_U/lenetSynthMatlab_kbM_rom_U/ram_reg_0_12
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.051 r  weightsFC3_U/lenetSynthMatlab_kbM_rom_U/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u_i_50/O
                         net (fo=2, routed)           0.412     8.462    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[14]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    12.313 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.315    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.028 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.030    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    15.548 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[30]
                         net (fo=8, routed)           1.023    16.571    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[30]
    SLICE_X57Y24         LUT5 (Prop_lut5_I3_O)        0.124    16.695 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.979    17.674    lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/DSP_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.798 r  lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[28]_INST_0/O
                         net (fo=1, routed)           0.000    17.798    grp_fu_1453_p2[28]
    SLICE_X47Y24         FDRE                                         r  reg_1488_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.924    20.924    ap_clk
    SLICE_X47Y24         FDRE                                         r  reg_1488_reg[28]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X47Y24         FDRE (Setup_fdre_C_D)        0.031    20.920    reg_1488_reg[28]
  -------------------------------------------------------------------
                         required time                         20.920    
                         arrival time                         -17.798    
  -------------------------------------------------------------------
                         slack                                  3.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tmp_95_reg_1329_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenetSynthMatlab_bkb_U17/din0_buf1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.410     0.410    ap_clk
    SLICE_X31Y25         FDRE                                         r  tmp_95_reg_1329_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tmp_95_reg_1329_reg[19]/Q
                         net (fo=1, routed)           0.054     0.605    lenetSynthMatlab_bkb_U17/tmp_95_reg_1329[19]
    SLICE_X30Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.650 r  lenetSynthMatlab_bkb_U17/din0_buf1[19]_i_1/O
                         net (fo=1, routed)           0.000     0.650    lenetSynthMatlab_bkb_U17/din0_buf1[19]_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  lenetSynthMatlab_bkb_U17/din0_buf1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.432     0.432    lenetSynthMatlab_bkb_U17/ap_clk
    SLICE_X30Y25         FDRE                                         r  lenetSynthMatlab_bkb_U17/din0_buf1_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.121     0.553    lenetSynthMatlab_bkb_U17/din0_buf1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 f_7_reg_4547_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f_2_reg_1037_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.410     0.410    ap_clk
    SLICE_X31Y39         FDRE                                         r  f_7_reg_4547_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  f_7_reg_4547_reg[0]/Q
                         net (fo=1, routed)           0.056     0.607    f_7_reg_4547[0]
    SLICE_X30Y39         FDRE                                         r  f_2_reg_1037_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.432     0.432    ap_clk
    SLICE_X30Y39         FDRE                                         r  f_2_reg_1037_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.075     0.507    f_2_reg_1037_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 maxval_1_3_fu_340_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maxval_1_3_load_reg_4419_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.255%)  route 0.078ns (35.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.410     0.410    ap_clk
    SLICE_X55Y42         FDRE                                         r  maxval_1_3_fu_340_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  maxval_1_3_fu_340_reg[14]/Q
                         net (fo=4, routed)           0.078     0.630    maxval_1_3_fu_340_reg_n_0_[14]
    SLICE_X54Y42         FDRE                                         r  maxval_1_3_load_reg_4419_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.432     0.432    ap_clk
    SLICE_X54Y42         FDRE                                         r  maxval_1_3_load_reg_4419_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.076     0.508    maxval_1_3_load_reg_4419_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/din0_buf1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.410     0.410    grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/ap_clk
    SLICE_X16Y14         FDRE                                         r  grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/din0_buf1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/din0_buf1_reg[17]/Q
                         net (fo=4, routed)           0.077     0.629    grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[17]
    SLICE_X16Y14         FDRE                                         r  grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.432     0.432    grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X16Y14         FDRE                                         r  grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y14         FDRE (Hold_fdre_C_D)         0.075     0.507    grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 next_mul5_reg_4452_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phi_mul4_reg_1003_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.410     0.410    ap_clk
    SLICE_X26Y46         FDRE                                         r  next_mul5_reg_4452_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  next_mul5_reg_4452_reg[12]/Q
                         net (fo=1, routed)           0.051     0.602    next_mul5_reg_4452[12]
    SLICE_X27Y46         FDRE                                         r  phi_mul4_reg_1003_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.432     0.432    ap_clk
    SLICE_X27Y46         FDRE                                         r  phi_mul4_reg_1003_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y46         FDRE (Hold_fdre_C_D)         0.047     0.479    phi_mul4_reg_1003_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/din1_buf1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.141ns (62.924%)  route 0.083ns (37.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.410     0.410    grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/ap_clk
    SLICE_X16Y14         FDRE                                         r  grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/din1_buf1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/din1_buf1_reg[17]/Q
                         net (fo=4, routed)           0.083     0.634    grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[17]
    SLICE_X16Y14         FDRE                                         r  grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.432     0.432    grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X16Y14         FDRE                                         r  grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y14         FDRE (Hold_fdre_C_D)         0.076     0.508    grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 grp_g_sum_fu_1416/lenetSynthMatlab_bkb_U14/din0_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_g_sum_fu_1416/lenetSynthMatlab_bkb_U14/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.410     0.410    grp_g_sum_fu_1416/lenetSynthMatlab_bkb_U14/ap_clk
    SLICE_X17Y34         FDRE                                         r  grp_g_sum_fu_1416/lenetSynthMatlab_bkb_U14/din0_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_g_sum_fu_1416/lenetSynthMatlab_bkb_U14/din0_buf1_reg[3]/Q
                         net (fo=4, routed)           0.080     0.631    grp_g_sum_fu_1416/lenetSynthMatlab_bkb_U14/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[3]
    SLICE_X17Y34         FDRE                                         r  grp_g_sum_fu_1416/lenetSynthMatlab_bkb_U14/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.432     0.432    grp_g_sum_fu_1416/lenetSynthMatlab_bkb_U14/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X17Y34         FDRE                                         r  grp_g_sum_fu_1416/lenetSynthMatlab_bkb_U14/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y34         FDRE (Hold_fdre_C_D)         0.071     0.503    grp_g_sum_fu_1416/lenetSynthMatlab_bkb_U14/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tmp_111_reg_1375_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenetSynthMatlab_bkb_U17/din0_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.410     0.410    ap_clk
    SLICE_X35Y25         FDRE                                         r  tmp_111_reg_1375_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tmp_111_reg_1375_reg[0]/Q
                         net (fo=1, routed)           0.087     0.638    lenetSynthMatlab_bkb_U17/tmp_111_reg_1375[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.683 r  lenetSynthMatlab_bkb_U17/din0_buf1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.683    lenetSynthMatlab_bkb_U17/din0_buf1[0]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  lenetSynthMatlab_bkb_U17/din0_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.432     0.432    lenetSynthMatlab_bkb_U17/ap_clk
    SLICE_X34Y25         FDRE                                         r  lenetSynthMatlab_bkb_U17/din0_buf1_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.120     0.552    lenetSynthMatlab_bkb_U17/din0_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tmp_95_reg_1329_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lenetSynthMatlab_bkb_U17/din0_buf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.410     0.410    ap_clk
    SLICE_X31Y25         FDRE                                         r  tmp_95_reg_1329_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tmp_95_reg_1329_reg[10]/Q
                         net (fo=1, routed)           0.087     0.638    lenetSynthMatlab_bkb_U17/tmp_95_reg_1329[10]
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.683 r  lenetSynthMatlab_bkb_U17/din0_buf1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.683    lenetSynthMatlab_bkb_U17/din0_buf1[10]_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  lenetSynthMatlab_bkb_U17/din0_buf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.432     0.432    lenetSynthMatlab_bkb_U17/ap_clk
    SLICE_X30Y25         FDRE                                         r  lenetSynthMatlab_bkb_U17/din0_buf1_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.120     0.552    lenetSynthMatlab_bkb_U17/din0_buf1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 k_3_reg_1127_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ap_CS_fsm_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.267%)  route 0.091ns (32.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.410     0.410    ap_clk
    SLICE_X35Y38         FDRE                                         r  k_3_reg_1127_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  k_3_reg_1127_reg[2]/Q
                         net (fo=11, routed)          0.091     0.642    p_shl4_fu_3008_p3[7]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.687 r  ap_CS_fsm[66]_i_1/O
                         net (fo=1, routed)           0.000     0.687    ap_NS_fsm[66]
    SLICE_X34Y38         FDRE                                         r  ap_CS_fsm_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3601, unset)         0.432     0.432    ap_clk
    SLICE_X34Y38         FDRE                                         r  ap_CS_fsm_reg[66]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.121     0.553    ap_CS_fsm_reg[66]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y23  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y33  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y25  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y35  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y31  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y25  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y24  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y20  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5   weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y20  weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_2/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y17  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y17  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y17  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y17  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y16  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y17  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y17  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y17  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y17  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y17  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y17  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y17  fv10_U/lenetSynthMatlab_pcA_ram_U/ram_reg_0_15_0_0__11/SP/CLK



