// Seed: 3256294350
module module_0;
  task id_1;
    logic id_2;
    begin : LABEL_0
      id_2 = -1;
    end
  endtask
  wire id_3;
  assign module_2.id_12 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_7;
  module_0 modCall_1 ();
  wire id_8;
  and primCall (id_1, id_3, id_4, id_5, id_6, id_7);
  supply0 id_9 = -1;
endmodule
module module_2 (
    output tri1 id_0,
    output logic id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    input tri1 id_11,
    output wand id_12
);
  initial begin : LABEL_0
    #1 id_1 <= 1;
    id_1 = 1;
  end
  module_0 modCall_1 ();
endmodule
