#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x141e0f070 .scope module, "key_filter_tb" "key_filter_tb" 2 6;
 .timescale -9 -9;
v0x141e30b50_0 .var "clk", 0 0;
v0x141e30be0_0 .net "count", 3 0, v0x141e2f900_0;  1 drivers
v0x141e30cb0_0 .net "filter_out", 0 0, v0x141e302f0_0;  1 drivers
v0x141e30d80_0 .var "in", 0 0;
v0x141e30e10_0 .net "led", 0 0, v0x141e30890_0;  1 drivers
v0x141e30ee0_0 .net "out", 6 0, v0x141e30940_0;  1 drivers
v0x141e30f70_0 .var "rst", 0 0;
S_0x141e0f1e0 .scope module, "counter" "counter" 2 20, 3 7 0, S_0x141e0f070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 4 "out";
v0x141e1f4a0_0 .net "clk", 0 0, v0x141e30b50_0;  1 drivers
v0x141e2f860_0 .net "in", 0 0, v0x141e302f0_0;  alias, 1 drivers
v0x141e2f900_0 .var "out", 3 0;
v0x141e2f9c0_0 .net "rst", 0 0, v0x141e30f70_0;  1 drivers
E_0x141e14920 .event posedge, v0x141e1f4a0_0;
S_0x141e2fac0 .scope module, "filter" "key_filter" 2 14, 4 7 0, S_0x141e0f070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "out";
P_0x141e2fc90 .param/l "MAX" 0 4 13, C4<11110100001001000000>;
v0x141e2fde0_0 .net "clk", 0 0, v0x141e30b50_0;  alias, 1 drivers
v0x141e2fe90_0 .var "cnt_delay", 19 0;
v0x141e2ff20_0 .var "en_cnt_delay", 0 0;
v0x141e2ffb0_0 .net "in", 0 0, v0x141e30d80_0;  1 drivers
v0x141e30040_0 .var "key_r0", 0 0;
v0x141e30110_0 .var "key_r1", 0 0;
v0x141e301b0_0 .var "key_r2", 0 0;
v0x141e30250_0 .var "nedge", 0 0;
v0x141e302f0_0 .var "out", 0 0;
v0x141e30400_0 .net "rst", 0 0, v0x141e30f70_0;  alias, 1 drivers
S_0x141e304b0 .scope module, "led1" "led_encoder_1bit" 2 26, 5 7 0, S_0x141e0f070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "in";
    .port_info 3 /OUTPUT 7 "out";
    .port_info 4 /OUTPUT 1 "led";
v0x141e30720_0 .net "clk", 0 0, v0x141e30b50_0;  alias, 1 drivers
v0x141e307f0_0 .net "in", 3 0, v0x141e2f900_0;  alias, 1 drivers
v0x141e30890_0 .var "led", 0 0;
v0x141e30940_0 .var "out", 6 0;
v0x141e309e0_0 .net "rst", 0 0, v0x141e30f70_0;  alias, 1 drivers
    .scope S_0x141e2fac0;
T_0 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x141e2fe90_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141e2ff20_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x141e2fac0;
T_1 ;
    %wait E_0x141e14920;
    %load/vec4 v0x141e30400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x141e30040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x141e30110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x141e301b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x141e2ffb0_0;
    %assign/vec4 v0x141e30040_0, 0;
    %load/vec4 v0x141e30040_0;
    %assign/vec4 v0x141e30110_0, 0;
    %load/vec4 v0x141e30110_0;
    %assign/vec4 v0x141e301b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x141e2fac0;
T_2 ;
    %wait E_0x141e14920;
    %load/vec4 v0x141e30110_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.1, 9;
    %load/vec4 v0x141e301b0_0;
    %and;
T_2.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_2.0, 8;
    %load/vec4 v0x141e30110_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x141e301b0_0;
    %inv;
    %and;
T_2.2;
    %or;
T_2.0;
    %inv;
    %store/vec4 v0x141e30250_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x141e2fac0;
T_3 ;
    %wait E_0x141e14920;
    %load/vec4 v0x141e30400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x141e2fe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x141e2ff20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x141e30250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x141e2fe90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x141e2ff20_0, 0;
T_3.2 ;
T_3.1 ;
    %load/vec4 v0x141e2ff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x141e2fe90_0;
    %cmpi/e 999999, 0, 20;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x141e2ff20_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x141e2fe90_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x141e2fe90_0, 0;
T_3.7 ;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x141e2fac0;
T_4 ;
    %wait E_0x141e14920;
    %load/vec4 v0x141e30400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x141e302f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x141e2fe90_0;
    %cmpi/e 999998, 0, 20;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x141e2ffb0_0;
    %inv;
    %assign/vec4 v0x141e302f0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x141e302f0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x141e0f1e0;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x141e2f900_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x141e0f1e0;
T_6 ;
    %wait E_0x141e14920;
    %load/vec4 v0x141e2f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x141e2f900_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x141e2f900_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x141e304b0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141e30890_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x141e304b0;
T_8 ;
    %wait E_0x141e14920;
    %load/vec4 v0x141e309e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v0x141e30940_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x141e307f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %jmp T_8.18;
T_8.2 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.4 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.5 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.6 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.7 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.8 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.9 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.10 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.11 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.12 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.13 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.14 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.15 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.16 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0x141e30940_0, 0, 7;
    %jmp T_8.18;
T_8.18 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x141e0f070;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141e30b50_0, 0, 1;
T_9.0 ;
    %delay 10, 0;
    %load/vec4 v0x141e30b50_0;
    %inv;
    %store/vec4 v0x141e30b50_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x141e0f070;
T_10 ;
    %vpi_call 2 40 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x141e0f070 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141e30f70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141e30f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141e30d80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141e30f70_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141e30d80_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141e30d80_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141e30d80_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141e30d80_0, 0, 1;
    %delay 3000, 0;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141e30d80_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141e30d80_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141e30d80_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141e30d80_0, 0, 1;
    %delay 3000, 0;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141e30d80_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141e30d80_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141e30d80_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141e30d80_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./test/key_filter_tb.v";
    "/Users/baijiale/Documents/Code/fpga-design-uestc/stage1/task4_key_filter/mod/counter.v";
    "/Users/baijiale/Documents/Code/fpga-design-uestc/stage1/task4_key_filter/mod/key_filter.v";
    "/Users/baijiale/Documents/Code/fpga-design-uestc/stage1/task4_key_filter/mod/led_encoder_1bit.v";
