#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jan  6 16:26:41 2022
# Process ID: 28332
# Current directory: D:/vivadowork/yingzong/52/52/52/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26664 D:\vivadowork\yingzong\52\52\52\lab_4\lab_4\lab_4.xpr
# Log file: D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/vivado.log
# Journal file: D:/vivadowork/yingzong/52/52/52/lab_4/lab_4\vivado.jou
# Running On: LAPTOP-45BG05BI, OS: Windows, CPU Frequency: 2894 MHz, CPU Physical cores: 16, Host memory: 17042 MB
#-----------------------------------------------------------
start_gui
open_project D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/vivadowork/yingzong/CO-lab-material-CQU/ref_code/ascii/defines2.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/vivadowork/yingzong/CO-lab-material-CQU/ref_code/ascii/instdec.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/vivadowork/yingzong/52/52/coe/mipstest.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1240.984 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivadowork/yingzong/52/52/52/lab_4/rtl/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../rtl/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {D:/vivadowork/yingzong/52/52/52/lab_4/rtl/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivadowork/yingzong/52/52/52/lab_4/rtl/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../funcTest_independent/j_BTest/Test1/obj/inst_ram.coe'
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:76]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:193]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:215]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_target all [get_files  D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci]
export_ip_user_files -of_objects  [get_files  D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset inst_mem] D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.runs/inst_mem_synth_1

INFO: [Project 1-386] Moving file 'D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci' from fileset 'inst_mem' to fileset 'sources_1'.
generate_target all [get_files  D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_mem, cache-ID = f3465d4792ca9a57; cache size = 10.380 MB.
export_ip_user_files -of_objects [get_files D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci'
export_simulation -of_objects [get_files D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci] -directory D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol rsD, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol rtD, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:66]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:74]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:80]
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:81]
WARNING: [VRFC 10-2938] 'rsD' is already implicitly declared on line 51 [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:94]
WARNING: [VRFC 10-2938] 'stallE' is already implicitly declared on line 66 [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:108]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:76]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:193]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:215]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=17)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1240.984 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1240.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:76]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:193]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:215]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol rsD, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol rtD, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:66]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:74]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:80]
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:81]
WARNING: [VRFC 10-2938] 'rsD' is already implicitly declared on line 51 [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:94]
WARNING: [VRFC 10-2938] 'stallE' is already implicitly declared on line 66 [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:108]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:76]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:193]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:215]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=17)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1240.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol rsD, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol rtD, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:66]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:74]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:80]
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:81]
WARNING: [VRFC 10-2938] 'rsD' is already implicitly declared on line 51 [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:94]
WARNING: [VRFC 10-2938] 'stallE' is already implicitly declared on line 66 [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:108]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:76]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:193]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:215]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=17)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1240.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol rsD, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol rtD, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:66]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:74]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:80]
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:81]
WARNING: [VRFC 10-2938] 'rsD' is already implicitly declared on line 51 [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:94]
WARNING: [VRFC 10-2938] 'stallE' is already implicitly declared on line 66 [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:108]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:76]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:193]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:215]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=17)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1240.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'flushE' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3703] second declaration of 'flushE' ignored [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol jumpM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jrM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol balM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol branchW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jumpW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jrW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol balW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:209]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:209]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:235]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'a' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:244]
ERROR: [VRFC 10-2922] 'eqcmp' expects 4 arguments [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:244]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1240.984 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'flushE' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3703] second declaration of 'flushE' ignored [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol jumpM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jrM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol balM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol branchW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jumpW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jrW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol balW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:209]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:209]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=18)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=7)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=6)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1240.984 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/cpu/pcbrmux/d0}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/cpu/pcbrmux/d1}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/cpu/pcbrmux/s}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/cpu/pcbrmux/y}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/cpu/pcmux/d0}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/cpu/pcmux/d1}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/cpu/pcmux/s}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/cpu/pcmux/y}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'flushE' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3703] second declaration of 'flushE' ignored [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol jumpM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jrM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol balM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol branchW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jumpW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jrW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol balW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:209]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:209]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=18)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=7)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=6)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1264.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1268.012 ; gain = 3.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivadowork/yingzong/52/52/52/lab_4/rtl/funcTest_independent/j_BTest/Test2/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../rtl/funcTest_independent/j_BTest/Test2/obj/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {D:/vivadowork/yingzong/52/52/52/lab_4/rtl/funcTest_independent/j_BTest/Test2/obj/inst_ram.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivadowork/yingzong/52/52/52/lab_4/rtl/funcTest_independent/j_BTest/Test2/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../funcTest_independent/j_BTest/Test2/obj/inst_ram.coe'
reset_target all [get_files  D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci]
export_ip_user_files -of_objects  [get_files  D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci] -sync -no_script -force -quiet
generate_target all [get_files  D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_mem, cache-ID = 858632c73b33f96b; cache size = 10.380 MB.
export_ip_user_files -of_objects [get_files D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci'
export_simulation -of_objects [get_files D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci] -directory D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'flushE' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3703] second declaration of 'flushE' ignored [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol jumpM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jrM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol balM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol branchW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jumpW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jrW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol balW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:209]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:209]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=18)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=7)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=6)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1271.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1283.758 ; gain = 12.543
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'flushE' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3703] second declaration of 'flushE' ignored [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol jumpM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jrM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol balM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol branchW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jumpW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jrW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol balW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:209]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:209]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=18)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=7)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=6)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1283.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'flushE' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3703] second declaration of 'flushE' ignored [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol jumpM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jrM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol balM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol branchW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jumpW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jrW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol balW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:209]
ERROR: [VRFC 10-2934] 'r13M' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:244]
ERROR: [VRFC 10-2934] 'r13M' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:245]
ERROR: [VRFC 10-2865] module 'mycpu' ignored due to previous errors [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'flushE' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3703] second declaration of 'flushE' ignored [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol jumpM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol jrM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol balM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:124]
INFO: [VRFC 10-2458] undeclared symbol branchW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jumpW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol jrW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol balW, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:131]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:209]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:209]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=18)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=7)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=6)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.680 ; gain = 1.922
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'flushE' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3703] second declaration of 'flushE' ignored [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol balM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:126]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:215]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:215]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:241]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=18)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=7)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=6)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1290.355 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'flushE' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3703] second declaration of 'flushE' ignored [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol balM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:126]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:215]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:215]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:241]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=18)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=7)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=6)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.355 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1290.355 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivadowork/yingzong/52/52/52/lab_4/rtl/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../rtl/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {D:/vivadowork/yingzong/52/52/52/lab_4/rtl/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivadowork/yingzong/52/52/52/lab_4/rtl/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../funcTest_independent/j_BTest/Test1/obj/inst_ram.coe'
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_target all [get_files  D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci]
export_ip_user_files -of_objects  [get_files  D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci] -sync -no_script -force -quiet
generate_target all [get_files  D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_mem, cache-ID = f3465d4792ca9a57; cache size = 10.380 MB.
export_ip_user_files -of_objects [get_files D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci'
export_simulation -of_objects [get_files D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/inst_mem.xci] -directory D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'flushE' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3703] second declaration of 'flushE' ignored [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol balM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:126]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:215]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:215]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:241]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=18)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=7)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=6)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1361.090 ; gain = 0.000
run all
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/cpu/pcnextbrFD2}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'flushE' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
WARNING: [VRFC 10-3703] second declaration of 'flushE' ignored [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol balM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:126]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:215]
ERROR: [VRFC 10-2989] 'pcplus4M' is not declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:178]
ERROR: [VRFC 10-2865] module 'mycpu' ignored due to previous errors [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'pcplus4E' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:67]
WARNING: [VRFC 10-3703] second declaration of 'pcplus4E' ignored [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:67]
WARNING: [VRFC 10-3248] data object 'flushE' is already declared [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:76]
WARNING: [VRFC 10-3703] second declaration of 'flushE' ignored [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:76]
INFO: [VRFC 10-2458] undeclared symbol balM, assumed default net type wire [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/52/52/52/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/vivadowork/yingzong/52/52/52/lab_4/rtl/mycpu.v:243]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=18)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=7)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=6)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1361.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/vivadowork/yingzong/52/52/52/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1361.383 ; gain = 0.293
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  6 20:06:16 2022...
