\hypertarget{group___r_c_c___p_l_l3___clock___output}{}\doxysection{RCC PLL3 Clock Output}
\label{group___r_c_c___p_l_l3___clock___output}\index{RCC PLL3 Clock Output@{RCC PLL3 Clock Output}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___p_l_l3___clock___output_ga664df2bf7bbe2f75e073e27c6c8fb40c}\label{group___r_c_c___p_l_l3___clock___output_ga664df2bf7bbe2f75e073e27c6c8fb40c}} 
\#define {\bfseries RCC\+\_\+\+PLL3\+\_\+\+DIVP}~RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP3\+EN
\item 
\mbox{\Hypertarget{group___r_c_c___p_l_l3___clock___output_ga58150c9e8b0085fb5a0e53248b0c7262}\label{group___r_c_c___p_l_l3___clock___output_ga58150c9e8b0085fb5a0e53248b0c7262}} 
\#define {\bfseries RCC\+\_\+\+PLL3\+\_\+\+DIVQ}~RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ3\+EN
\item 
\mbox{\Hypertarget{group___r_c_c___p_l_l3___clock___output_gacbb8dc9089f9de817a2acc3a18208203}\label{group___r_c_c___p_l_l3___clock___output_gacbb8dc9089f9de817a2acc3a18208203}} 
\#define {\bfseries RCC\+\_\+\+PLL3\+\_\+\+DIVR}~RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR3\+EN
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
