<p>Complete the truth table for a three-input AND gate:</p>
<p><br /><span class="math">$\epsfbox{02915x01.eps}$</span><br /></p>
<p><br /><span class="math">$\vbox{\offinterlineskip
\halign{\strut
\vrule \quad\hfil # \ \hfil &amp; 
\vrule \quad\hfil # \ \hfil &amp; 
\vrule \quad\hfil # \ \hfil &amp; 
\vrule \quad\hfil # \ \hfil \vrule \cr
\noalign{\hrule}
A &amp; B &amp; C &amp; Output \cr
\noalign{\hrule}
0 &amp; 0 &amp; 0 &amp; \cr
\noalign{\hrule}
0 &amp; 0 &amp; 1 &amp;  \cr
\noalign{\hrule}
0 &amp; 1 &amp; 0 &amp;  \cr
\noalign{\hrule}
0 &amp; 1 &amp; 1 &amp;  \cr
\noalign{\hrule}
1 &amp; 0 &amp; 0 &amp;  \cr
\noalign{\hrule}
1 &amp; 0 &amp; 1 &amp;  \cr
\noalign{\hrule}
1 &amp; 1 &amp; 0 &amp;  \cr
\noalign{\hrule}
1 &amp; 1 &amp; 1 &amp;  \cr
\noalign{\hrule}
} }$</span><br /></p>
<p><br /><span class="math">$\vbox{\offinterlineskip
\halign{\strut
\vrule \quad\hfil # \ \hfil &amp; 
\vrule \quad\hfil # \ \hfil &amp; 
\vrule \quad\hfil # \ \hfil &amp; 
\vrule \quad\hfil # \ \hfil \vrule \cr
\noalign{\hrule}
A &amp; B &amp; C &amp; Output \cr
\noalign{\hrule}
0 &amp; 0 &amp; 0 &amp; 0 \cr
\noalign{\hrule}
0 &amp; 0 &amp; 1 &amp; 0 \cr
\noalign{\hrule}
0 &amp; 1 &amp; 0 &amp; 0 \cr
\noalign{\hrule}
0 &amp; 1 &amp; 1 &amp; 0 \cr
\noalign{\hrule}
1 &amp; 0 &amp; 0 &amp; 0 \cr
\noalign{\hrule}
1 &amp; 0 &amp; 1 &amp; 0 \cr
\noalign{\hrule}
1 &amp; 1 &amp; 0 &amp; 0 \cr
\noalign{\hrule}
1 &amp; 1 &amp; 1 &amp; 1 \cr
\noalign{\hrule}
} }$</span><br /></p>
<p>Follow-up question: how do you suppose the truth tables would look like for three-input OR, NOR, and NAND gates? Explain how one may transition from the regular two-input gates to gate circuits with more than two inputs. What remains the same despite additional input lines?</p>
<p>There isnâ€™t much to comment on here, but this is a concept some students do not immediately see (how gates work with more than two inputs).</p>
