{
  "design": {
    "design_info": {
      "boundary_crc": "0xDC33C23B35CD65E1",
      "device": "xcvu9p-flga2104-2L-e",
      "name": "vcu_DT_blk_design",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "zero": "",
      "c_counter_binary_0": "",
      "mode": "",
      "red": "",
      "green": "",
      "blue": "",
      "vga_core_0": "",
      "clk_wiz_0": ""
    },
    "interface_ports": {
      "sysclk_125": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "red": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "green": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "blue": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_active": {
        "direction": "O"
      },
      "vga_hsync": {
        "direction": "O"
      },
      "vga_vsync": {
        "direction": "O"
      },
      "clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "vcu_DT_blk_design_clk_wiz_0_3_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "40000000",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "zero": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "vcu_DT_blk_design_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "vcu_DT_blk_design_c_counter_binary_0_0",
        "parameters": {
          "Increment_Value": {
            "value": "3"
          },
          "Output_Width": {
            "value": "32"
          }
        }
      },
      "mode": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "vcu_DT_blk_design_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "30"
          },
          "DIN_TO": {
            "value": "30"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "red": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "vcu_DT_blk_design_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "23"
          },
          "DIN_TO": {
            "value": "20"
          },
          "DIN_WIDTH": {
            "value": "24"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "green": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "vcu_DT_blk_design_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "12"
          },
          "DIN_WIDTH": {
            "value": "24"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "blue": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "vcu_DT_blk_design_xlslice_2_0",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "24"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "vga_core_0": {
        "vlnv": "xilinx.com:module_ref:vga_core:1.0",
        "xci_name": "vcu_DT_blk_design_vga_core_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vga_core",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "color_3b": {
            "direction": "I"
          },
          "mode_bit": {
            "direction": "I"
          },
          "clk_dot": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "vcu_DT_blk_design_clk_wiz_0_3_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "40000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "random_num": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              }
            }
          },
          "vga_pixel_rgb": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "vga_active": {
            "direction": "O"
          },
          "vga_hsync": {
            "direction": "O"
          },
          "vga_vsync": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "vcu_DT_blk_design_clk_wiz_0_3",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "202.949"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "40"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sysclk_125"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "30.000"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "sysclk_125_1": {
        "interface_ports": [
          "sysclk_125",
          "clk_wiz_0/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "zero_dout": {
        "ports": [
          "zero/dout",
          "vga_core_0/color_3b"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "vga_core_0/reset",
          "clk_wiz_0/reset"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "c_counter_binary_0/CLK",
          "clk",
          "vga_core_0/clk_dot"
        ]
      },
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "mode/Din",
          "vga_core_0/random_num"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "mode/Dout",
          "vga_core_0/mode_bit"
        ]
      },
      "vga_core_0_vga_pixel_rgb": {
        "ports": [
          "vga_core_0/vga_pixel_rgb",
          "blue/Din",
          "green/Din",
          "red/Din"
        ]
      },
      "red_Dout": {
        "ports": [
          "red/Dout",
          "red"
        ]
      },
      "green_Dout": {
        "ports": [
          "green/Dout",
          "green"
        ]
      },
      "blue_Dout": {
        "ports": [
          "blue/Dout",
          "blue"
        ]
      },
      "vga_core_0_vga_active": {
        "ports": [
          "vga_core_0/vga_active",
          "vga_active"
        ]
      },
      "vga_core_0_vga_hsync": {
        "ports": [
          "vga_core_0/vga_hsync",
          "vga_hsync"
        ]
      },
      "vga_core_0_vga_vsync": {
        "ports": [
          "vga_core_0/vga_vsync",
          "vga_vsync"
        ]
      }
    }
  }
}