{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751893026903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751893026908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  7 19:57:06 2025 " "Processing started: Mon Jul  7 19:57:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751893026908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893026908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893026908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751893028255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751893028255 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/datapath_components/shifter_64bit.sv " "Can't analyze file -- file ../00_src/datapath_components/shifter_64bit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751893037463 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/datapath_components/shifter_32bit.sv " "Can't analyze file -- file ../00_src/datapath_components/shifter_32bit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751893037465 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/datapath_components/register.sv " "Can't analyze file -- file ../00_src/datapath_components/register.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751893037467 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/datapath_components/mux.sv " "Can't analyze file -- file ../00_src/datapath_components/mux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751893037469 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/datapath_components/leading_zero_counter_32bit.sv " "Can't analyze file -- file ../00_src/datapath_components/leading_zero_counter_32bit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751893037471 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/datapath_components/half_adder.sv " "Can't analyze file -- file ../00_src/datapath_components/half_adder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751893037474 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/datapath_components/full_adder.sv " "Can't analyze file -- file ../00_src/datapath_components/full_adder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751893037476 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/datapath_components/encoder.sv " "Can't analyze file -- file ../00_src/datapath_components/encoder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751893037477 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/datapath_components/decoder.sv " "Can't analyze file -- file ../00_src/datapath_components/decoder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751893037480 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/datapath_components/counter.sv " "Can't analyze file -- file ../00_src/datapath_components/counter.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751893037481 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/datapath_components/comparators.sv " "Can't analyze file -- file ../00_src/datapath_components/comparators.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751893037483 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/datapath_components/bcdtohex.sv " "Can't analyze file -- file ../00_src/datapath_components/bcdtohex.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751893037485 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/datapath_components/adder.sv " "Can't analyze file -- file ../00_src/datapath_components/adder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751893037487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/include/pipeline_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/include/pipeline_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_pkg (SystemVerilog) " "Found design unit 1: pipeline_pkg (SystemVerilog)" {  } { { "../00_src/include/pipeline_pkg.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/include/pipeline_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../00_src/processor.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mul_done MUL_DONE multiplier_divider_unit.sv(50) " "Verilog HDL Declaration information at multiplier_divider_unit.sv(50): object \"mul_done\" differs only in case from object \"MUL_DONE\" in the same scope" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751893037631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "div_done DIV_DONE multiplier_divider_unit.sv(52) " "Verilog HDL Declaration information at multiplier_divider_unit.sv(52): object \"div_done\" differs only in case from object \"DIV_DONE\" in the same scope" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751893037632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BOTH_DONE both_done multiplier_divider_unit.sv(119) " "Verilog HDL Declaration information at multiplier_divider_unit.sv(119): object \"BOTH_DONE\" differs only in case from object \"both_done\" in the same scope" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751893037632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/multiplier_divider_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/multiplier_divider_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_divider_unit " "Found entity 1: multiplier_divider_unit" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/multiplier_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/multiplier_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_32bit " "Found entity 1: multiplier_32bit" {  } { { "../00_src/multiplier_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "../00_src/hazard_detection.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/hazard_detection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/forwarding_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../00_src/forwarding_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/forwarding_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037642 ""} { "Info" "ISGN_ENTITY_NAME" "2 forwarding_cell " "Found entity 2: forwarding_cell" {  } { { "../00_src/forwarding_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/forwarding_unit.sv" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/fetch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/fetch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "../00_src/fetch_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "partial_remainder Partial_Remainder divider_32bit.sv(153) " "Verilog HDL Declaration information at divider_32bit.sv(153): object \"partial_remainder\" differs only in case from object \"Partial_Remainder\" in the same scope" {  } { { "../00_src/divider_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751893037646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/divider_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/divider_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_32bit " "Found entity 1: divider_32bit" {  } { { "../00_src/divider_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../00_src/decoder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/br_prediction_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/br_prediction_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 br_prediction_unit " "Found entity 1: br_prediction_unit" {  } { { "../00_src/br_prediction_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/br_prediction_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/arbitrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbitrator " "Found entity 1: arbitrator" {  } { { "../00_src/arbitrator.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/arbitrator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../00_src/alu.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache " "Found entity 1: instruction_cache" {  } { { "instruction_cache.v" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/instruction_cache.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1port " "Found entity 1: RAM_1port" {  } { { "RAM_1port.v" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/RAM_1port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893037666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893037666 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processor_wrapper.sv 2 2 " "Using design file processor_wrapper.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 processor_wrapper " "Found entity 1: processor_wrapper" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893038752 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin32_to_bcd_display " "Found entity 2: bin32_to_bcd_display" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893038752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751893038752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_wrapper " "Elaborating entity \"processor_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751893038772 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPO\[25..24\] processor_wrapper.sv(6) " "Output port \"GPO\[25..24\]\" at processor_wrapper.sv(6) has no driver" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751893038874 "|processor_wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPO\[15..12\] processor_wrapper.sv(6) " "Output port \"GPO\[15..12\]\" at processor_wrapper.sv(6) has no driver" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751893038874 "|processor_wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR processor_wrapper.sv(7) " "Output port \"LEDR\" at processor_wrapper.sv(7) has no driver" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751893038875 "|processor_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:CPU " "Elaborating entity \"processor\" for hierarchy \"processor:CPU\"" {  } { { "processor_wrapper.sv" "CPU" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893039172 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_error processor.sv(275) " "Verilog HDL or VHDL warning at processor.sv(275): object \"wb_error\" assigned a value but never read" {  } { { "../00_src/processor.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893039174 "|processor_wrapper|processor:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit processor:CPU\|fetch_unit:Fetch_Unit " "Elaborating entity \"fetch_unit\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\"" {  } { { "../00_src/processor.sv" "Fetch_Unit" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893039219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr_valid fetch_unit.sv(124) " "Verilog HDL or VHDL warning at fetch_unit.sv(124): object \"instr_valid\" assigned a value but never read" {  } { { "../00_src/fetch_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893039219 "|processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br_prediction_unit processor:CPU\|fetch_unit:Fetch_Unit\|br_prediction_unit:PRD " "Elaborating entity \"br_prediction_unit\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\|br_prediction_unit:PRD\"" {  } { { "../00_src/fetch_unit.sv" "PRD" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893039250 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_prd_target br_prediction_unit.sv(14) " "Output port \"o_prd_target\" at br_prediction_unit.sv(14) has no driver" {  } { { "../00_src/br_prediction_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/br_prediction_unit.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751893039251 "|processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit|br_prediction_unit:PRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_cache processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache " "Elaborating entity \"instruction_cache\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\"" {  } { { "../00_src/fetch_unit.sv" "instr_cache" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893039283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component\"" {  } { { "instruction_cache.v" "altsyncram_component" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/instruction_cache.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893039759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component\"" {  } { { "instruction_cache.v" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/instruction_cache.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893039798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./program/Main.mif " "Parameter \"init_file\" = \"./program/Main.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893039822 ""}  } { { "instruction_cache.v" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/instruction_cache.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751893039822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9dj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9dj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9dj1 " "Found entity 1: altsyncram_9dj1" {  } { { "db/altsyncram_9dj1.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/altsyncram_9dj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893040020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893040020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9dj1 processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component\|altsyncram_9dj1:auto_generated " "Elaborating entity \"altsyncram_9dj1\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component\|altsyncram_9dj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893040020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor:CPU\|decoder:Instr_Decode " "Elaborating entity \"decoder\" for hierarchy \"processor:CPU\|decoder:Instr_Decode\"" {  } { { "../00_src/processor.sv" "Instr_Decode" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893040105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr_type decoder.sv(93) " "Verilog HDL or VHDL warning at decoder.sv(93): object \"instr_type\" assigned a value but never read" {  } { { "../00_src/decoder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/decoder.sv" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040106 "|processor_wrapper|processor:CPU|decoder:Instr_Decode"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_decode_pkg.debug_pkg decoder.sv(6) " "Output port \"o_decode_pkg.debug_pkg\" at decoder.sv(6) has no driver" {  } { { "../00_src/decoder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/decoder.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751893040111 "|processor_wrapper|processor:CPU|decoder:Instr_Decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:CPU\|regfile:Register_File " "Elaborating entity \"regfile\" for hierarchy \"processor:CPU\|regfile:Register_File\"" {  } { { "../00_src/processor.sv" "Register_File" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893040200 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0 regfile.sv(53) " "Verilog HDL or VHDL warning at regfile.sv(53): object \"R0\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040221 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R8 regfile.sv(53) " "Verilog HDL or VHDL warning at regfile.sv(53): object \"R8\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040221 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R16 regfile.sv(53) " "Verilog HDL or VHDL warning at regfile.sv(53): object \"R16\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040221 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R24 regfile.sv(53) " "Verilog HDL or VHDL warning at regfile.sv(53): object \"R24\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040221 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 regfile.sv(54) " "Verilog HDL or VHDL warning at regfile.sv(54): object \"R1\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040221 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R9 regfile.sv(54) " "Verilog HDL or VHDL warning at regfile.sv(54): object \"R9\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040221 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R17 regfile.sv(54) " "Verilog HDL or VHDL warning at regfile.sv(54): object \"R17\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040221 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R25 regfile.sv(54) " "Verilog HDL or VHDL warning at regfile.sv(54): object \"R25\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040222 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 regfile.sv(55) " "Verilog HDL or VHDL warning at regfile.sv(55): object \"R2\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040222 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R10 regfile.sv(55) " "Verilog HDL or VHDL warning at regfile.sv(55): object \"R10\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040222 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R18 regfile.sv(55) " "Verilog HDL or VHDL warning at regfile.sv(55): object \"R18\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040222 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R26 regfile.sv(55) " "Verilog HDL or VHDL warning at regfile.sv(55): object \"R26\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040222 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3 regfile.sv(56) " "Verilog HDL or VHDL warning at regfile.sv(56): object \"R3\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040222 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R11 regfile.sv(56) " "Verilog HDL or VHDL warning at regfile.sv(56): object \"R11\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040222 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R19 regfile.sv(56) " "Verilog HDL or VHDL warning at regfile.sv(56): object \"R19\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040222 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R27 regfile.sv(56) " "Verilog HDL or VHDL warning at regfile.sv(56): object \"R27\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040222 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 regfile.sv(57) " "Verilog HDL or VHDL warning at regfile.sv(57): object \"R4\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040222 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R12 regfile.sv(57) " "Verilog HDL or VHDL warning at regfile.sv(57): object \"R12\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040222 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R20 regfile.sv(57) " "Verilog HDL or VHDL warning at regfile.sv(57): object \"R20\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R28 regfile.sv(57) " "Verilog HDL or VHDL warning at regfile.sv(57): object \"R28\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 regfile.sv(58) " "Verilog HDL or VHDL warning at regfile.sv(58): object \"R5\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R13 regfile.sv(58) " "Verilog HDL or VHDL warning at regfile.sv(58): object \"R13\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R21 regfile.sv(58) " "Verilog HDL or VHDL warning at regfile.sv(58): object \"R21\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R29 regfile.sv(58) " "Verilog HDL or VHDL warning at regfile.sv(58): object \"R29\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 regfile.sv(59) " "Verilog HDL or VHDL warning at regfile.sv(59): object \"R6\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R14 regfile.sv(59) " "Verilog HDL or VHDL warning at regfile.sv(59): object \"R14\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R22 regfile.sv(59) " "Verilog HDL or VHDL warning at regfile.sv(59): object \"R22\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R30 regfile.sv(59) " "Verilog HDL or VHDL warning at regfile.sv(59): object \"R30\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 regfile.sv(60) " "Verilog HDL or VHDL warning at regfile.sv(60): object \"R7\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R15 regfile.sv(60) " "Verilog HDL or VHDL warning at regfile.sv(60): object \"R15\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R23 regfile.sv(60) " "Verilog HDL or VHDL warning at regfile.sv(60): object \"R23\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R31 regfile.sv(60) " "Verilog HDL or VHDL warning at regfile.sv(60): object \"R31\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040223 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection processor:CPU\|hazard_detection:Hazard_Detection " "Elaborating entity \"hazard_detection\" for hierarchy \"processor:CPU\|hazard_detection:Hazard_Detection\"" {  } { { "../00_src/processor.sv" "Hazard_Detection" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893040404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbitrator processor:CPU\|arbitrator:Arbitrating " "Elaborating entity \"arbitrator\" for hierarchy \"processor:CPU\|arbitrator:Arbitrating\"" {  } { { "../00_src/processor.sv" "Arbitrating" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893040501 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_abt_alu_pkg.debug_pkg arbitrator.sv(8) " "Output port \"o_abt_alu_pkg.debug_pkg\" at arbitrator.sv(8) has no driver" {  } { { "../00_src/arbitrator.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/arbitrator.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751893040506 "|processor_wrapper|processor:CPU|arbitrator:Arbitrating"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit processor:CPU\|arbitrator:Arbitrating\|forwarding_unit:forwarding " "Elaborating entity \"forwarding_unit\" for hierarchy \"processor:CPU\|arbitrator:Arbitrating\|forwarding_unit:forwarding\"" {  } { { "../00_src/arbitrator.sv" "forwarding" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/arbitrator.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893040524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_cell processor:CPU\|arbitrator:Arbitrating\|forwarding_unit:forwarding\|forwarding_cell:FWD_check_MEM_stage " "Elaborating entity \"forwarding_cell\" for hierarchy \"processor:CPU\|arbitrator:Arbitrating\|forwarding_unit:forwarding\|forwarding_cell:FWD_check_MEM_stage\"" {  } { { "../00_src/forwarding_unit.sv" "FWD_check_MEM_stage" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/forwarding_unit.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893040581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:CPU\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"processor:CPU\|alu:ALU\"" {  } { { "../00_src/processor.sv" "ALU" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893040644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "br_jump alu.sv(69) " "Verilog HDL or VHDL warning at alu.sv(69): object \"br_jump\" assigned a value but never read" {  } { { "../00_src/alu.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/alu.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040645 "|processor_wrapper|processor:CPU|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu processor:CPU\|lsu:LSU " "Elaborating entity \"lsu\" for hierarchy \"processor:CPU\|lsu:LSU\"" {  } { { "../00_src/processor.sv" "LSU" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893040731 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction lsu.sv(275) " "Verilog HDL or VHDL warning at lsu.sv(275): object \"instruction\" assigned a value but never read" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893040732 "|processor_wrapper|processor:CPU|lsu:LSU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_1port processor:CPU\|lsu:LSU\|RAM_1port:D_cache " "Elaborating entity \"RAM_1port\" for hierarchy \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\"" {  } { { "../00_src/lsu.sv" "D_cache" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893040769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\"" {  } { { "RAM_1port.v" "altsyncram_component" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/RAM_1port.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893040933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\"" {  } { { "RAM_1port.v" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/RAM_1port.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893040968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893040968 ""}  } { { "RAM_1port.v" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/RAM_1port.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751893040968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_77n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_77n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_77n1 " "Found entity 1: altsyncram_77n1" {  } { { "db/altsyncram_77n1.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/altsyncram_77n1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893041074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893041074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_77n1 processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\|altsyncram_77n1:auto_generated " "Elaborating entity \"altsyncram_77n1\" for hierarchy \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\|altsyncram_77n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893041074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893041849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893041849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sma processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\|altsyncram_77n1:auto_generated\|decode_sma:wr_decode " "Elaborating entity \"decode_sma\" for hierarchy \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\|altsyncram_77n1:auto_generated\|decode_sma:wr_decode\"" {  } { { "db/altsyncram_77n1.tdf" "wr_decode" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/altsyncram_77n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893041850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pib " "Found entity 1: mux_pib" {  } { { "db/mux_pib.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/mux_pib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893041967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893041967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pib processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\|altsyncram_77n1:auto_generated\|mux_pib:rd_mux " "Elaborating entity \"mux_pib\" for hierarchy \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\|altsyncram_77n1:auto_generated\|mux_pib:rd_mux\"" {  } { { "db/altsyncram_77n1.tdf" "rd_mux" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/altsyncram_77n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893041968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_divider_unit processor:CPU\|multiplier_divider_unit:M_extension " "Elaborating entity \"multiplier_divider_unit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\"" {  } { { "../00_src/processor.sv" "M_extension" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893042096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mul_product_low multiplier_divider_unit.sv(23) " "Verilog HDL or VHDL warning at multiplier_divider_unit.sv(23): object \"mul_product_low\" assigned a value but never read" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893042113 "|processor_wrapper|processor:CPU|multiplier_divider_unit:M_extension"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mul_product_high multiplier_divider_unit.sv(24) " "Verilog HDL or VHDL warning at multiplier_divider_unit.sv(24): object \"mul_product_high\" assigned a value but never read" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893042113 "|processor_wrapper|processor:CPU|multiplier_divider_unit:M_extension"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACTIVE_stage multiplier_divider_unit.sv(131) " "Verilog HDL or VHDL warning at multiplier_divider_unit.sv(131): object \"ACTIVE_stage\" assigned a value but never read" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893042113 "|processor_wrapper|processor:CPU|multiplier_divider_unit:M_extension"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_32bit processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL " "Elaborating entity \"multiplier_32bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\"" {  } { { "../00_src/multiplier_divider_unit.sv" "MUL" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893042115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_32bit processor:CPU\|multiplier_divider_unit:M_extension\|divider_32bit:DIV " "Elaborating entity \"divider_32bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|divider_32bit:DIV\"" {  } { { "../00_src/multiplier_divider_unit.sv" "DIV" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893042321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin32_to_bcd_display bin32_to_bcd_display:display_to_HEX " "Elaborating entity \"bin32_to_bcd_display\" for hierarchy \"bin32_to_bcd_display:display_to_HEX\"" {  } { { "processor_wrapper.sv" "display_to_HEX" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893042560 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "initialization_bit1 d_flipflop " "Node instance \"initialization_bit1\" instantiates undefined entity \"d_flipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/fetch_unit.sv" "initialization_bit1" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 26 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042619 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "initialization_bit2 d_flipflop " "Node instance \"initialization_bit2\" instantiates undefined entity \"d_flipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/fetch_unit.sv" "initialization_bit2" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 33 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042619 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "PC_plus4_Adder adder " "Node instance \"PC_plus4_Adder\" instantiates undefined entity \"adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/fetch_unit.sv" "PC_plus4_Adder" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 97 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042619 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "PC_mux mux_4x1 " "Node instance \"PC_mux\" instantiates undefined entity \"mux_4x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/fetch_unit.sv" "PC_mux" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 111 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042619 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "PC_register register " "Node instance \"PC_register\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/fetch_unit.sv" "PC_register" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 119 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042619 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "instr_prd_takn_indicator d_flipflop " "Node instance \"instr_prd_takn_indicator\" instantiates undefined entity \"d_flipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/fetch_unit.sv" "instr_prd_takn_indicator" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 151 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fetch_buffer register " "Node instance \"fetch_buffer\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/fetch_unit.sv" "fetch_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 165 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Encoding_instr_op encoder_64to6 " "Node instance \"Encoding_instr_op\" instantiates undefined entity \"encoder_64to6\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/decoder.sv" "Encoding_instr_op" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/decoder.sv" 180 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Encoding_instr_type encoder_16to4 " "Node instance \"Encoding_instr_type\" instantiates undefined entity \"encoder_16to4\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/decoder.sv" "Encoding_instr_type" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/decoder.sv" 187 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Immediate_value_selection mux_8x1 " "Node instance \"Immediate_value_selection\" instantiates undefined entity \"mux_8x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/decoder.sv" "Immediate_value_selection" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/decoder.sv" 242 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "WB_ID_rs1_forwarding mux_2x1 " "Node instance \"WB_ID_rs1_forwarding\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/processor.sv" "WB_ID_rs1_forwarding" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 142 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "WB_ID_rs2_forwarding mux_2x1 " "Node instance \"WB_ID_rs2_forwarding\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/processor.sv" "WB_ID_rs2_forwarding" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 148 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ID_Regfile_data_buffer register " "Node instance \"ID_Regfile_data_buffer\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/processor.sv" "ID_Regfile_data_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 158 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ID_Decoder_package_buffer register " "Node instance \"ID_Decoder_package_buffer\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/processor.sv" "ID_Decoder_package_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 166 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RS1_Select mux_4x1 " "Node instance \"RS1_Select\" instantiates undefined entity \"mux_4x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/forwarding_unit.sv" "RS1_Select" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/forwarding_unit.sv" 89 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RS2_Select mux_4x1 " "Node instance \"RS2_Select\" instantiates undefined entity \"mux_4x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/forwarding_unit.sv" "RS2_Select" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/forwarding_unit.sv" 98 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Operand_A_Select mux_4x1 " "Node instance \"Operand_A_Select\" instantiates undefined entity \"mux_4x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/arbitrator.sv" "Operand_A_Select" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/arbitrator.sv" 90 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Operand_B_Select mux_4x1 " "Node instance \"Operand_B_Select\" instantiates undefined entity \"mux_4x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/arbitrator.sv" "Operand_B_Select" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/arbitrator.sv" 100 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "PC_plus4_Adder adder " "Node instance \"PC_plus4_Adder\" instantiates undefined entity \"adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/alu.sv" "PC_plus4_Adder" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/alu.sv" 66 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ALU_Adder adder " "Node instance \"ALU_Adder\" instantiates undefined entity \"adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/alu.sv" "ALU_Adder" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/alu.sv" 108 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ALU_comparator comparator_32bit " "Node instance \"ALU_comparator\" instantiates undefined entity \"comparator_32bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/alu.sv" "ALU_comparator" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/alu.sv" 120 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ALU_shifter shifter_32bit " "Node instance \"ALU_shifter\" instantiates undefined entity \"shifter_32bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/alu.sv" "ALU_shifter" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/alu.sv" 128 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ALU_out mux_8x1 " "Node instance \"ALU_out\" instantiates undefined entity \"mux_8x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/alu.sv" "ALU_out" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/alu.sv" 158 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Branch_Condition_Check comparator_32bit " "Node instance \"Branch_Condition_Check\" instantiates undefined entity \"comparator_32bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/alu.sv" "Branch_Condition_Check" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/alu.sv" 177 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "EX_ALU_data_buffer register " "Node instance \"EX_ALU_data_buffer\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/processor.sv" "EX_ALU_data_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 208 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042620 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "EX_LSU_control_buffer register " "Node instance \"EX_LSU_control_buffer\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/processor.sv" "EX_LSU_control_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 216 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "restore_address mux_2x1 " "Node instance \"restore_address\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/lsu.sv" "restore_address" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 68 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I_SWITCH register " "Node instance \"I_SWITCH\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/lsu.sv" "I_SWITCH" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 117 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I_GPI register " "Node instance \"I_GPI\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/lsu.sv" "I_GPI" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 118 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Input_peripheral_select mux_4x1 " "Node instance \"Input_peripheral_select\" instantiates undefined entity \"mux_4x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/lsu.sv" "Input_peripheral_select" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 127 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "O_PORTA register " "Node instance \"O_PORTA\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/lsu.sv" "O_PORTA" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 154 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "O_PORTB register " "Node instance \"O_PORTB\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/lsu.sv" "O_PORTB" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 155 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "O_PORTC register " "Node instance \"O_PORTC\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/lsu.sv" "O_PORTC" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 156 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "O_PORTD register " "Node instance \"O_PORTD\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/lsu.sv" "O_PORTD" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 157 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Output_peripheral_select mux_8x1 " "Node instance \"Output_peripheral_select\" instantiates undefined entity \"mux_8x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/lsu.sv" "Output_peripheral_select" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 171 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MEM_WB_buffer register " "Node instance \"MEM_WB_buffer\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/lsu.sv" "MEM_WB_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 192 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Read_data_selection mux_8x1 " "Node instance \"Read_data_selection\" instantiates undefined entity \"mux_8x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/lsu.sv" "Read_data_selection" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 217 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rdata_byte_1_sel mux_4x1 " "Node instance \"rdata_byte_1_sel\" instantiates undefined entity \"mux_4x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/lsu.sv" "rdata_byte_1_sel" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 239 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rdata_byte_2_3_sel mux_4x1 " "Node instance \"rdata_byte_2_3_sel\" instantiates undefined entity \"mux_4x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/lsu.sv" "rdata_byte_2_3_sel" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 250 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fetch_A register " "Node instance \"fetch_A\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "fetch_A" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 64 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fetch_B register " "Node instance \"fetch_B\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "fetch_B" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Select_Absolute_A mux_2x1 " "Node instance \"Select_Absolute_A\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "Select_Absolute_A" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 90 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Select_Absolute_B mux_2x1 " "Node instance \"Select_Absolute_B\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "Select_Absolute_B" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 96 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Compare_operand comparator_32bit " "Node instance \"Compare_operand\" instantiates undefined entity \"comparator_32bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "Compare_operand" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 114 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Select_multiplicand mux_2x1 " "Node instance \"Select_multiplicand\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "Select_multiplicand" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 121 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Select_multiplier mux_2x1 " "Node instance \"Select_multiplier\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "Select_multiplier" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 127 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Find_NLZ_mulipliter leading_zero_counter_32bit " "Node instance \"Find_NLZ_mulipliter\" instantiates undefined entity \"leading_zero_counter_32bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "Find_NLZ_mulipliter" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 137 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Reduced_count adder " "Node instance \"Reduced_count\" instantiates undefined entity \"adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "Reduced_count" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 146 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "iteration_counter down_counter " "Node instance \"iteration_counter\" instantiates undefined entity \"down_counter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "iteration_counter" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 188 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "product_upper_init_mux mux_2x1 " "Node instance \"product_upper_init_mux\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "product_upper_init_mux" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 196 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042621 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Temp_multiplier_register register " "Node instance \"Temp_multiplier_register\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "Temp_multiplier_register" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 205 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Adder_op_b_sel mux_2x1 " "Node instance \"Adder_op_b_sel\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "Adder_op_b_sel" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 214 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Adder_upper_product adder " "Node instance \"Adder_upper_product\" instantiates undefined entity \"adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "Adder_upper_product" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 221 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Partial_product_reg register " "Node instance \"Partial_product_reg\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "Partial_product_reg" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 231 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Normalization shifter_64bit " "Node instance \"Normalization\" instantiates undefined entity \"shifter_64bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "Normalization" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 244 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Negate_result mux_2x1 " "Node instance \"Negate_result\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "Negate_result" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 252 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "product_out_reg register " "Node instance \"product_out_reg\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_32bit.sv" "product_out_reg" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 260 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Fetch_A register " "Node instance \"Fetch_A\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Fetch_A" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 74 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Fetch_B register " "Node instance \"Fetch_B\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Fetch_B" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 75 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sign_fetch d_flipflop " "Node instance \"sign_fetch\" instantiates undefined entity \"d_flipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "sign_fetch" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 76 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Select_Absolute_A mux_2x1 " "Node instance \"Select_Absolute_A\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Select_Absolute_A" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 84 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Select_Absolute_B mux_2x1 " "Node instance \"Select_Absolute_B\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Select_Absolute_B" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 90 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Compare_operand comparator_32bit " "Node instance \"Compare_operand\" instantiates undefined entity \"comparator_32bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Compare_operand" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 101 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Find_Reduced_A leading_zero_counter_32bit " "Node instance \"Find_Reduced_A\" instantiates undefined entity \"leading_zero_counter_32bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Find_Reduced_A" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 118 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Reduce_A shifter_32bit " "Node instance \"Reduce_A\" instantiates undefined entity \"shifter_32bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Reduce_A" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 126 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Reduced_count adder " "Node instance \"Reduced_count\" instantiates undefined entity \"adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Reduced_count" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 136 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "iteration_counter down_counter " "Node instance \"iteration_counter\" instantiates undefined entity \"down_counter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "iteration_counter" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 145 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Init_A mux_2x1 " "Node instance \"Init_A\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Init_A" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 164 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "shift_register_opreand_A register " "Node instance \"shift_register_opreand_A\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "shift_register_opreand_A" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 171 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Temp_dividend_register register " "Node instance \"Temp_dividend_register\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Temp_dividend_register" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 179 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Subtract adder " "Node instance \"Subtract\" instantiates undefined entity \"adder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Subtract" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 188 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Partial_Remainder mux_2x1 " "Node instance \"Partial_Remainder\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Partial_Remainder" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 194 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Temp_Quotient_register register " "Node instance \"Temp_Quotient_register\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Temp_Quotient_register" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 207 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Init_Temp_remainder_register mux_2x1 " "Node instance \"Init_Temp_remainder_register\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Init_Temp_remainder_register" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 214 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Temp_Remainder_register register " "Node instance \"Temp_Remainder_register\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Temp_Remainder_register" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 221 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Quotient_sign_assignment mux_2x1 " "Node instance \"Quotient_sign_assignment\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Quotient_sign_assignment" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 241 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Final_Quotient register " "Node instance \"Final_Quotient\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Final_Quotient" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 248 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Remainder_sign_assignment mux_2x1 " "Node instance \"Remainder_sign_assignment\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Remainder_sign_assignment" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 255 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Final_Remainder register " "Node instance \"Final_Remainder\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/divider_32bit.sv" "Final_Remainder" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 262 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042623 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mul_instr_ctrl_buffer register " "Node instance \"mul_instr_ctrl_buffer\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_divider_unit.sv" "mul_instr_ctrl_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 225 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042623 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "div_instr_ctrl_buffer register " "Node instance \"div_instr_ctrl_buffer\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_divider_unit.sv" "div_instr_ctrl_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 233 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042623 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Select_control_signal mux_2x1 " "Node instance \"Select_control_signal\" instantiates undefined entity \"mux_2x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_divider_unit.sv" "Select_control_signal" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 241 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042623 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Select_data mux_4x1 " "Node instance \"Select_data\" instantiates undefined entity \"mux_4x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/multiplier_divider_unit.sv" "Select_data" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 250 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042623 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MEM_WB_data_buffer register " "Node instance \"MEM_WB_data_buffer\" instantiates undefined entity \"register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/processor.sv" "MEM_WB_data_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 268 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042623 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "WB_mux mux_4x1 " "Node instance \"WB_mux\" instantiates undefined entity \"mux_4x1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../00_src/processor.sv" "WB_mux" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 289 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042623 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 bcdtohex " "Node instance \"u0\" instantiates undefined entity \"bcdtohex\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "processor_wrapper.sv" "u0" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 174 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042623 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u1 bcdtohex " "Node instance \"u1\" instantiates undefined entity \"bcdtohex\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "processor_wrapper.sv" "u1" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 175 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042623 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u2 bcdtohex " "Node instance \"u2\" instantiates undefined entity \"bcdtohex\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "processor_wrapper.sv" "u2" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 176 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042623 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u3 bcdtohex " "Node instance \"u3\" instantiates undefined entity \"bcdtohex\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "processor_wrapper.sv" "u3" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 177 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042623 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u4 bcdtohex " "Node instance \"u4\" instantiates undefined entity \"bcdtohex\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "processor_wrapper.sv" "u4" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 178 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042623 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u5 bcdtohex " "Node instance \"u5\" instantiates undefined entity \"bcdtohex\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "processor_wrapper.sv" "u5" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 179 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751893042623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/output_files/processor.map.smsg " "Generated suppressed messages file I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893042804 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 91 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 91 errors, 61 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5027 " "Peak virtual memory: 5027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751893042941 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul  7 19:57:22 2025 " "Processing ended: Mon Jul  7 19:57:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751893042941 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751893042941 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751893042941 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893042941 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 93 s 61 s " "Quartus Prime Full Compilation was unsuccessful. 93 errors, 61 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893044157 ""}
