_svd: ../svd/stm32f411.svd

_rebase:
  # Make I2C1 the base type
  I2C1: I2C3
  # Make SPI1 the base type
  SPI1: I2S2ext
  # Make DMA1 the base type
  DMA1: DMA2

"SPI*":
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0383
      TIFRFE:
        name: "FRE"

CRC:
  # The SVD calls the RESET field "CR", fix per RM0383
  CR:
    _modify:
      CR:
        name: RESET

# Add missing interrupts
DMA1:
  _add:
    _interrupts:
      DMA1_Stream0:
        description: "DMA1 stream0 global interrupt"
        value: 11
      DMA1_Stream1:
        description: "DMA1 stream1 global interrupt"
        value: 12
      DMA1_Stream2:
        description: "DMA1 stream2 global interrupt"
        value: 13
      DMA1_Stream3:
        description: "DMA1 stream3 global interrupt"
        value: 14
      DMA1_Stream4:
        description: "DMA1 stream4 global interrupt"
        value: 15
      DMA1_Stream5:
        description: "DMA1 stream5 global interrupt"
        value: 16
      DMA1_Stream6:
        description: "DMA1 stream6 global interrupt"
        value: 17
      DMA1_Stream7:
        description: "DMA1 stream7 global interrupt"
        value: 47
      DMA2_Stream0:
        description: "DMA2 stream0 global interrupt"
        value: 56
      DMA2_Stream1:
        description: "DMA2 stream1 global interrupt"
        value: 57
      DMA2_Stream2:
        description: "DMA2 stream2 global interrupt"
        value: 58
      DMA2_Stream3:
        description: "DMA2 stream3 global interrupt"
        value: 59
      DMA2_Stream4:
        description: "DMA2 stream4 global interrupt"
        value: 60
      DMA2_Stream5:
        description: "DMA2 stream5 global interrupt"
        value: 68
      DMA2_Stream6:
        description: "DMA2 stream6 global interrupt"
        value: 69
      DMA2_Stream7:
        description: "DMA2 stream7 global interrupt"
        value: 70
SPI1:
  _add:
    _interrupts:
      SPI5:
        description: "SPI5 global interrupt"
        value: 85
TIM3:
  _add:
    _interrupts:
      TIM4:
        description: "TIM4 global interrupt"
        value: 30
TIM5:
  _add:
    _interrupts:
      TIM5:
        description: "TIM5 global interrupt"
        value: 50
USART1:
  _add:
    _interrupts:
      USART1:
        description: "USART1 global interrupt"
        value: 37
      USART2:
        description: "USART2 global interrupt"
        value: 38
      USART6:
        description: "USART6 global interrupt"
        value: 71
WWDG:
  _add:
    _interrupts:
      WWDG:
        description: "Window watchdog interrupt"
        value: 0

# Add missing reset bit for SPI 4 (enable bits are present)
RCC:
  APB2RSTR:
    _add:
      SPI4RST:
        description: SPI4 reset
        bitOffset: 13
        bitWidth: 1

_include:
 - common_patches/4_nvic_prio_bits.yaml
 - common_patches/merge_I2C_OAR1_ADDx_fields.yaml
 - common_patches/rcc_spi5.yaml
 - common_patches/rcc_rename_plli2scfgr.yaml
 - common_patches/rcc_add_plli2sm.yaml
 - common_patches/f4_rcc_dckcfgr.yaml
 - common_patches/tim/tim_o24ce.yaml
 - ../peripherals/rcc/rcc_merge_sw_sws.yaml
 - ../peripherals/rcc/rcc_v2.yaml
 - ../peripherals/rcc/rcc_v2_i2s.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pll.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pllm.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_timpre.yaml
 - ../peripherals/rcc/rcc_merge_rtcsel.yaml
 - ../peripherals/gpio/gpio_v2.yaml
 - ../peripherals/crc/crc_basic.yaml
 - ../peripherals/adc/adc_v2.yaml
 - common_patches/dma/dma_v2.yaml
 - ../peripherals/dma/dma_v2.yaml
 - ../peripherals/spi/spi_v1.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/usart/uart_common.yaml
 - ../peripherals/usart/uart_sample.yaml
 - ../peripherals/usart/uart_usart.yaml
 - ../peripherals/i2c/i2c_v1.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/tim/tim2345_mixed.yaml
 - common_patches/tim/tim2345_mixed_l.yaml
 - ../peripherals/iwdg/iwdg.yaml
 - common_patches/rtc/rtc_bkpr.yaml
 - common_patches/tim/tim_ccr.yaml
 - common_patches/dbgmcu.yaml
 - ../peripherals/tim/tim_ccm_v1.yaml
