
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v' to AST representation.
Generating RTLIL representation for module `\stage3_parameter_buffer_18_1_16_64_2048'.
Generating RTLIL representation for module `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0'.
Generating RTLIL representation for module `\single_port_ram'.
Generating RTLIL representation for module `\weight_buffer_18_9_1_64_2048_Wym_real_half_0'.
Generating RTLIL representation for module `\counter_31_1'.
Generating RTLIL representation for module `\counter_63_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: counter_63_1        
root of   0 design levels: counter_31_1        
root of   1 design levels: weight_buffer_18_9_1_64_2048_Wym_real_half_0
root of   0 design levels: single_port_ram     
root of   1 design levels: weight_buffer_18_9_1_64_2048_Wym_imag_half_0
root of   2 design levels: stage3_parameter_buffer_18_1_16_64_2048
Automatically selected stage3_parameter_buffer_18_1_16_64_2048 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \stage3_parameter_buffer_18_1_16_64_2048
Used module:     \weight_buffer_18_9_1_64_2048_Wym_imag_half_0
Used module:         \single_port_ram
Used module:     \weight_buffer_18_9_1_64_2048_Wym_real_half_0
Used module:     \counter_31_1
Used module:     \counter_63_1
Parameter \DATA_WIDTH = 162
Parameter \ADDR_WIDTH = 12

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\single_port_ram'.
Parameter \DATA_WIDTH = 162
Parameter \ADDR_WIDTH = 12
Generating RTLIL representation for module `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram'.
Parameter \DATA_WIDTH = 162
Parameter \ADDR_WIDTH = 12
Found cached RTLIL representation for module `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram'.

2.4. Analyzing design hierarchy..
Top module:  \stage3_parameter_buffer_18_1_16_64_2048
Used module:     \weight_buffer_18_9_1_64_2048_Wym_imag_half_0
Used module:         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram
Used module:     \weight_buffer_18_9_1_64_2048_Wym_real_half_0
Used module:     \counter_31_1
Used module:     \counter_63_1

2.5. Analyzing design hierarchy..
Top module:  \stage3_parameter_buffer_18_1_16_64_2048
Used module:     \weight_buffer_18_9_1_64_2048_Wym_imag_half_0
Used module:         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram
Used module:     \weight_buffer_18_9_1_64_2048_Wym_real_half_0
Used module:     \counter_31_1
Used module:     \counter_63_1
Removing unused module `\single_port_ram'.
Removed 1 unused modules.
Warning: Resizing cell port weight_buffer_18_9_1_64_2048_Wym_real_half_0.ram_inst_0.addr from 11 bits to 12 bits.
Warning: Resizing cell port weight_buffer_18_9_1_64_2048_Wym_imag_half_0.ram_inst_0.addr from 11 bits to 12 bits.
Warning: Resizing cell port stage3_parameter_buffer_18_1_16_64_2048.weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag.index from 14 bits to 11 bits.
Warning: Resizing cell port stage3_parameter_buffer_18_1_16_64_2048.weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real.index from 14 bits to 11 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:234$23 in module counter_63_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:213$19 in module counter_31_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:146$28 in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 8 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:234$23'.
     1/1: $0\count[13:0]
Creating decoders for process `\counter_31_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:213$19'.
     1/1: $0\count[13:0]
Creating decoders for process `\weight_buffer_18_9_1_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:174$17'.
Creating decoders for process `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:146$28'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:148$27_EN[161:0]$34
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:148$27_DATA[161:0]$33
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:148$27_ADDR[11:0]$32
     4/4: $0\out[161:0]
Creating decoders for process `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:96$6'.
Creating decoders for process `\stage3_parameter_buffer_18_1_16_64_2048.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:46$3'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\stage3_parameter_buffer_18_1_16_64_2048.\weight_index' from process `\stage3_parameter_buffer_18_1_16_64_2048.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:46$3'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\counter_63_1.\count' using process `\counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:234$23'.
  created $dff cell `$procdff$64' with positive edge clock.
Creating register for signal `\counter_31_1.\count' using process `\counter_31_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:213$19'.
  created $dff cell `$procdff$65' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_1_64_2048_Wym_real_half_0.\addrs_0' using process `\weight_buffer_18_9_1_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:174$17'.
  created $dff cell `$procdff$66' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_1_64_2048_Wym_real_half_0.\addrs_base_0' using process `\weight_buffer_18_9_1_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:174$17'.
  created $dff cell `$procdff$67' with positive edge clock.
Creating register for signal `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.\out' using process `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:146$28'.
  created $dff cell `$procdff$68' with positive edge clock.
Creating register for signal `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:148$27_ADDR' using process `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:146$28'.
  created $dff cell `$procdff$69' with positive edge clock.
Creating register for signal `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:148$27_DATA' using process `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:146$28'.
  created $dff cell `$procdff$70' with positive edge clock.
Creating register for signal `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:148$27_EN' using process `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:146$28'.
  created $dff cell `$procdff$71' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0.\addrs_0' using process `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:96$6'.
  created $dff cell `$procdff$72' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0.\addrs_base_0' using process `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:96$6'.
  created $dff cell `$procdff$73' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:234$23'.
Removing empty process `counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:234$23'.
Found and cleaned up 3 empty switches in `\counter_31_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:213$19'.
Removing empty process `counter_31_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:213$19'.
Removing empty process `weight_buffer_18_9_1_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:174$17'.
Found and cleaned up 1 empty switch in `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:146$28'.
Removing empty process `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:146$28'.
Removing empty process `weight_buffer_18_9_1_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:96$6'.
Removing empty process `stage3_parameter_buffer_18_1_16_64_2048.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:46$3'.
Cleaned up 7 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_63_1.
Optimizing module counter_31_1.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Optimizing module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Optimizing module stage3_parameter_buffer_18_1_16_64_2048.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_63_1.
Optimizing module counter_31_1.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Optimizing module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Optimizing module stage3_parameter_buffer_18_1_16_64_2048.
<suppressed ~2 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_63_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\counter_31_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_real_half_0'.
Finding identical cells in module `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram'.
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0'.
Finding identical cells in module `\stage3_parameter_buffer_18_1_16_64_2048'.
Removed a total of 2 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter_63_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_31_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_buffer_18_9_1_64_2048_Wym_real_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage3_parameter_buffer_18_1_16_64_2048..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter_63_1.
  Optimizing cells in module \counter_31_1.
  Optimizing cells in module \weight_buffer_18_9_1_64_2048_Wym_real_half_0.
  Optimizing cells in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
    Consolidated identical input bits for $mux cell $procmux$53:
      Old ports: A=162'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=162'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$53_Y
      New ports: A=1'0, B=1'1, Y=$procmux$53_Y [0]
      New connections: $procmux$53_Y [161:1] = { $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] $procmux$53_Y [0] }
  Optimizing cells in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
  Optimizing cells in module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
  Optimizing cells in module \stage3_parameter_buffer_18_1_16_64_2048.
Performed a total of 1 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_63_1'.
Finding identical cells in module `\counter_31_1'.
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_real_half_0'.
Finding identical cells in module `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram'.
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0'.
Finding identical cells in module `\stage3_parameter_buffer_18_1_16_64_2048'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$64 ($dff) from module counter_63_1 (D = $procmux$39_Y, Q = \count, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$75 ($sdff) from module counter_63_1 (D = $procmux$37_Y, Q = \count).
Adding SRST signal on $procdff$65 ($dff) from module counter_31_1 (D = $procmux$47_Y, Q = \count, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$77 ($sdff) from module counter_31_1 (D = $procmux$45_Y, Q = \count).
Setting constant 0-bit at position 0 on $procdff$67 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 1 on $procdff$67 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 2 on $procdff$67 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 3 on $procdff$67 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 4 on $procdff$67 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 5 on $procdff$67 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 6 on $procdff$67 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 7 on $procdff$67 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 8 on $procdff$67 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 9 on $procdff$67 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 10 on $procdff$67 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Adding EN signal on $procdff$68 ($dff) from module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v:151$35_DATA, Q = \out).
Setting constant 0-bit at position 0 on $procdff$73 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 1 on $procdff$73 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 2 on $procdff$73 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 3 on $procdff$73 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 4 on $procdff$73 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 5 on $procdff$73 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 6 on $procdff$73 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 7 on $procdff$73 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 8 on $procdff$73 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 9 on $procdff$73 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 10 on $procdff$73 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_63_1..
Finding unused cells or wires in module \counter_31_1..
Finding unused cells or wires in module \weight_buffer_18_9_1_64_2048_Wym_real_half_0..
Finding unused cells or wires in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram..
Finding unused cells or wires in module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0..
Finding unused cells or wires in module \stage3_parameter_buffer_18_1_16_64_2048..
Removed 8 unused cells and 36 unused wires.
<suppressed ~14 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
Optimizing module counter_31_1.
Optimizing module counter_63_1.
Optimizing module stage3_parameter_buffer_18_1_16_64_2048.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
<suppressed ~1 debug messages>
Optimizing module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_31_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_63_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stage3_parameter_buffer_18_1_16_64_2048..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_buffer_18_9_1_64_2048_Wym_real_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
  Optimizing cells in module \counter_31_1.
  Optimizing cells in module \counter_63_1.
  Optimizing cells in module \stage3_parameter_buffer_18_1_16_64_2048.
  Optimizing cells in module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
  Optimizing cells in module \weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram'.
Finding identical cells in module `\counter_31_1'.
Finding identical cells in module `\counter_63_1'.
Finding identical cells in module `\stage3_parameter_buffer_18_1_16_64_2048'.
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0'.
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_real_half_0'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram..
Finding unused cells or wires in module \counter_31_1..
Finding unused cells or wires in module \counter_63_1..
Finding unused cells or wires in module \stage3_parameter_buffer_18_1_16_64_2048..
Finding unused cells or wires in module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0..
Finding unused cells or wires in module \weight_buffer_18_9_1_64_2048_Wym_real_half_0..
Removed 0 unused cells and 2 unused wires.
<suppressed ~4 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
Optimizing module counter_31_1.
Optimizing module counter_63_1.
Optimizing module stage3_parameter_buffer_18_1_16_64_2048.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_real_half_0.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_31_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_63_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stage3_parameter_buffer_18_1_16_64_2048..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_buffer_18_9_1_64_2048_Wym_real_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
  Optimizing cells in module \counter_31_1.
  Optimizing cells in module \counter_63_1.
  Optimizing cells in module \stage3_parameter_buffer_18_1_16_64_2048.
  Optimizing cells in module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
  Optimizing cells in module \weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram'.
Finding identical cells in module `\counter_31_1'.
Finding identical cells in module `\counter_63_1'.
Finding identical cells in module `\stage3_parameter_buffer_18_1_16_64_2048'.
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0'.
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_real_half_0'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram..
Finding unused cells or wires in module \counter_31_1..
Finding unused cells or wires in module \counter_63_1..
Finding unused cells or wires in module \stage3_parameter_buffer_18_1_16_64_2048..
Finding unused cells or wires in module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0..
Finding unused cells or wires in module \weight_buffer_18_9_1_64_2048_Wym_real_half_0..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
Optimizing module counter_31_1.
Optimizing module counter_63_1.
Optimizing module stage3_parameter_buffer_18_1_16_64_2048.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_real_half_0.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            836
   Number of public wires:           5
   Number of public wire bits:     338
   Number of memories:               1
   Number of memory bits:         1944
   Number of processes:              0
   Number of cells:                  6
     $dffe                         162
     $mux                          175

=== counter_31_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== counter_63_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== stage3_parameter_buffer_18_1_16_64_2048 ===

   Number of wires:                 27
   Number of wire bits:            403
   Number of public wires:          25
   Number of public wire bits:     370
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           32
     $and                            1
     $eq                            14

=== weight_buffer_18_9_1_64_2048_Wym_imag_half_0 ===

   Number of wires:                 15
   Number of wire bits:            359
   Number of public wires:          15
   Number of public wire bits:     359
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                           11

=== weight_buffer_18_9_1_64_2048_Wym_real_half_0 ===

   Number of wires:                 15
   Number of wire bits:            359
   Number of public wires:          15
   Number of public wire bits:     359
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                           11

=== design hierarchy ===

   stage3_parameter_buffer_18_1_16_64_2048      1
     counter_31_1                    0
     counter_63_1                    0
     weight_buffer_18_9_1_64_2048_Wym_imag_half_0      0
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
     weight_buffer_18_9_1_64_2048_Wym_real_half_0      0
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0

   Number of wires:                 27
   Number of wire bits:            403
   Number of public wires:          25
   Number of public wire bits:     370
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           32
     $and                            1
     $eq                            14

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: c20a6979b2, CPU: user 0.15s system 0.00s, MEM: 12.55 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 19% 3x opt_dff (0 sec), 19% 3x opt_clean (0 sec), ...
