#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 21 17:07:19 2022
# Process ID: 12208
# Current directory: E:/FPGA/alarm_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4476 E:\FPGA\alarm_clock\alarm_clock.xpr
# Log file: E:/FPGA/alarm_clock/vivado.log
# Journal file: E:/FPGA/alarm_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/alarm_clock/alarm_clock.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1047.969 ; gain = 180.941
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: alarm_clock_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1047.969 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alarm_clock_top' [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_clock_top.v:21]
INFO: [Synth 8-6157] synthesizing module 'kd_encoder' [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/kd_encoder.v:22]
	Parameter kongbai bound to: 9'b000000001 
	Parameter xiaodou bound to: 9'b000000010 
	Parameter saomiao0 bound to: 9'b000000100 
	Parameter saomiao1 bound to: 9'b000001000 
	Parameter saomiao2 bound to: 9'b000010000 
	Parameter saomiao3 bound to: 9'b000100000 
	Parameter zhi bound to: 9'b001000000 
	Parameter sfd bound to: 9'b010000000 
	Parameter sfxd bound to: 9'b100000000 
	Parameter huanchong0 bound to: 9'b000000011 
	Parameter huanchong1 bound to: 9'b000000111 
	Parameter huanchong2 bound to: 9'b000001111 
	Parameter huanchong3 bound to: 9'b000011111 
	Parameter huanchong4 bound to: 9'b000111111 
	Parameter N_xd bound to: 24'b000001111010000100100000 
WARNING: [Synth 8-5788] Register c_key_col_reg in module kd_encoder is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/kd_encoder.v:73]
WARNING: [Synth 8-5788] Register alarm_button_reg in module kd_encoder is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/kd_encoder.v:187]
WARNING: [Synth 8-5788] Register time_button_reg in module kd_encoder is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/kd_encoder.v:189]
WARNING: [Synth 8-5788] Register count_sf_reg in module kd_encoder is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/kd_encoder.v:195]
INFO: [Synth 8-6155] done synthesizing module 'kd_encoder' (1#1) [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/kd_encoder.v:22]
INFO: [Synth 8-6157] synthesizing module 'fq_divider' [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/fq_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fq_divider' (2#1) [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/fq_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_counter' [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_counter.v:23]
WARNING: [Synth 8-5788] Register count_s_reg in module alarm_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_counter.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alarm_counter' (3#1) [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_controller' [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:23]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
WARNING: [Synth 8-5788] Register en_reg in module alarm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:38]
WARNING: [Synth 8-5788] Register huanchong_reg in module alarm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:72]
INFO: [Synth 8-6155] done synthesizing module 'alarm_controller' (4#1) [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_reg' [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_reg' (5#1) [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_driver' [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/display_driver.v:21]
INFO: [Synth 8-6155] done synthesizing module 'display_driver' (6#1) [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/display_driver.v:21]
INFO: [Synth 8-6157] synthesizing module 'seg_show' [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/seg_show.v:23]
	Parameter N bound to: 19 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/seg_show.v:61]
INFO: [Synth 8-6155] done synthesizing module 'seg_show' (7#1) [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/seg_show.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_clock_top' (8#1) [E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_clock_top.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1047.969 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1047.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1047.969 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGA/alarm_clock/alarm_clock.srcs/constrs_2/new/key_seg.xdc]
Finished Parsing XDC File [E:/FPGA/alarm_clock/alarm_clock.srcs/constrs_2/new/key_seg.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1271.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1316.617 ; gain = 268.648
22 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1316.617 ; gain = 268.648
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_alarm_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_alarm_counter_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a4b86349938c4c5a9a683ab8c5b0b26f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alarm_counter_behav xil_defaultlib.test_alarm_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_alarm_counter_behav -key {Behavioral:sim_1:Functional:test_alarm_counter} -tclbatch {test_alarm_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_alarm_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_alarm_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1320.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_alarm_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_alarm_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/alarm_clock/alarm_clock.srcs/sim_1/new/test_alarm_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_alarm_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a4b86349938c4c5a9a683ab8c5b0b26f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alarm_counter_behav xil_defaultlib.test_alarm_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alarm_counter
Compiling module xil_defaultlib.test_alarm_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_alarm_counter_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/FPGA/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/xsim.dir/test_alarm_counter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 21 19:47:31 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_alarm_counter_behav -key {Behavioral:sim_1:Functional:test_alarm_counter} -tclbatch {test_alarm_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_alarm_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_alarm_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1320.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_alarm_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_alarm_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/alarm_clock/alarm_clock.srcs/sim_1/new/test_alarm_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_alarm_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a4b86349938c4c5a9a683ab8c5b0b26f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alarm_counter_behav xil_defaultlib.test_alarm_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alarm_counter
Compiling module xil_defaultlib.test_alarm_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_alarm_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/alarm_clock/alarm_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_alarm_counter_behav -key {Behavioral:sim_1:Functional:test_alarm_counter} -tclbatch {test_alarm_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_alarm_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_alarm_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 21 23:47:33 2022...
