Information: Updating design information... (UID-85)
Warning: Design 'Cgra_Hw' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : Cgra_Hw
Version: P-2019.03
Date   : Sun Mar 24 19:09:04 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:             831.00
  Critical Path Length:          8.80
  Critical Path Slack:          -7.33
  Critical Path Clk Period:      1.40
  Total Negative Slack:       -960.72
  No. of Violating Paths:     3876.00
  Worst Hold Violation:         -0.05
  Total Hold Violation:         -2.75
  No. of Hold Violations:       58.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         76
  Hierarchical Port Count:      20789
  Leaf Cell Count:             146417
  Buf/Inv Cell Count:           38323
  Buf Cell Count:                   0
  Inv Cell Count:               38323
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    123855
  Sequential Cell Count:        22562
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   111576.359184
  Noncombinational Area: 72226.894017
  Buf/Inv Area:          14125.439825
  Total Buffer Area:             0.00
  Total Inverter Area:       14125.44
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            183803.253201
  Design Area:          183803.253201


  Design Rules
  -----------------------------------
  Total Number of Nets:        169212
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:            2
  -----------------------------------


  Hostname: pyrito

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:             2117.28
  Overall Compile Wall Clock Time:  1092.44

  --------------------------------------------------------------------

  Design  WNS: 7.33  TNS: 960.72  Number of Violating Paths: 3876


  Design (Hold)  WNS: 0.05  TNS: 2.75  Number of Violating Paths: 58

  --------------------------------------------------------------------


1
