// Seed: 3632423891
module module_0 ();
  genvar id_1;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wand id_2,
    output tri1 id_3,
    output tri id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input wor id_8,
    output wor id_9,
    input wire id_10,
    output tri0 id_11,
    id_27,
    input tri id_12,
    input wand id_13,
    input wand id_14,
    input uwire id_15,
    output tri0 id_16,
    output uwire id_17,
    input wand id_18,
    output tri1 id_19,
    output tri0 id_20,
    input supply1 id_21,
    input tri id_22,
    input uwire id_23,
    input tri0 id_24,
    input supply0 void id_25
);
  if ((-1'd0)) always id_19 = id_21 & -1'b0;
  xor primCall (
      id_1,
      id_10,
      id_12,
      id_13,
      id_14,
      id_15,
      id_18,
      id_2,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_27,
      id_6,
      id_7,
      id_8
  );
  assign id_3 = id_12 - id_13;
  module_0 modCall_1 ();
endmodule
