{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631532783729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631532783745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 13 08:33:03 2021 " "Processing started: Mon Sep 13 08:33:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631532783745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532783745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PFC -c PFC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PFC -c PFC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532783745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631532785849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/autocontrolev2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/autocontrolev2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUTOCONTROLEv2-ARCH " "Found design unit 1: AUTOCONTROLEv2-ARCH" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813421 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUTOCONTROLEv2 " "Found entity 1: AUTOCONTROLEv2" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532813421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/startkit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/startkit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STARTKIT-COMPORTAMENTO " "Found design unit 1: STARTKIT-COMPORTAMENTO" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813438 ""} { "Info" "ISGN_ENTITY_NAME" "1 STARTKIT " "Found entity 1: STARTKIT" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532813438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/hrpwm/srlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/hrpwm/srlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRLATCH-ARCH " "Found design unit 1: SRLATCH-ARCH" {  } { { "VHDL/HRPWM/SRLATCH.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/SRLATCH.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813470 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRLATCH " "Found entity 1: SRLATCH" {  } { { "VHDL/HRPWM/SRLATCH.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/SRLATCH.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532813470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/hrpwm/modulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/hrpwm/modulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulador-rtl " "Found design unit 1: modulador-rtl" {  } { { "VHDL/HRPWM/modulador.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813489 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulador " "Found entity 1: modulador" {  } { { "VHDL/HRPWM/modulador.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532813489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/hrpwm/hrpwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/hrpwm/hrpwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hrpwm-rtl " "Found design unit 1: hrpwm-rtl" {  } { { "VHDL/HRPWM/hrpwm.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/hrpwm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813508 ""} { "Info" "ISGN_ENTITY_NAME" "1 hrpwm " "Found entity 1: hrpwm" {  } { { "VHDL/HRPWM/hrpwm.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/hrpwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532813508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_controller-rtl " "Found design unit 1: spi_controller-rtl" {  } { { "VHDL/spi_controller.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/spi_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813528 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "VHDL/spi_controller.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/spi_controller.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532813528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/protecao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/protecao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROTECAO-ARCH " "Found design unit 1: PROTECAO-ARCH" {  } { { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813547 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROTECAO " "Found entity 1: PROTECAO" {  } { { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532813547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/moving_average.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/moving_average.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moving_average-rtl " "Found design unit 1: moving_average-rtl" {  } { { "VHDL/moving_average.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/moving_average.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813569 ""} { "Info" "ISGN_ENTITY_NAME" "1 moving_average " "Found entity 1: moving_average" {  } { { "VHDL/moving_average.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/moving_average.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532813569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/downsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/downsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 downsample-rtl " "Found design unit 1: downsample-rtl" {  } { { "VHDL/downsample.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/downsample.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813587 ""} { "Info" "ISGN_ENTITY_NAME" "1 downsample " "Found entity 1: downsample" {  } { { "VHDL/downsample.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/downsample.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532813587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/autocontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/autocontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUTOCONTROLE-ARCH " "Found design unit 1: AUTOCONTROLE-ARCH" {  } { { "VHDL/AUTOCONTROLE.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813605 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUTOCONTROLE " "Found entity 1: AUTOCONTROLE" {  } { { "VHDL/AUTOCONTROLE.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532813605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-rtl " "Found design unit 1: ADC-rtl" {  } { { "VHDL/ADC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/ADC.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813623 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "VHDL/ADC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/ADC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532813623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pfc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pfc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PFC-COMPORTAMENTO " "Found design unit 1: PFC-COMPORTAMENTO" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813633 ""} { "Info" "ISGN_ENTITY_NAME" "1 PFC " "Found entity 1: PFC" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532813633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "VHDL/PLL/PLL.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813644 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "VHDL/PLL/PLL.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532813644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532813644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PFC " "Elaborating entity \"PFC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631532814056 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SAIDA PFC.vhd(40) " "VHDL Signal Declaration warning at PFC.vhd(40): used implicit default value for signal \"SAIDA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631532814088 "|PFC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_VIN_DS PFC.vhd(179) " "Verilog HDL or VHDL warning at PFC.vhd(179): object \"ADC_VIN_DS\" assigned a value but never read" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631532814090 "|PFC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_IIN_DS PFC.vhd(179) " "Verilog HDL or VHDL warning at PFC.vhd(179): object \"ADC_IIN_DS\" assigned a value but never read" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631532814090 "|PFC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_VOUT_DS PFC.vhd(179) " "Verilog HDL or VHDL warning at PFC.vhd(179): object \"ADC_VOUT_DS\" assigned a value but never read" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631532814090 "|PFC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CORRENTE_MAX PFC.vhd(186) " "Verilog HDL or VHDL warning at PFC.vhd(186): object \"CORRENTE_MAX\" assigned a value but never read" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631532814093 "|PFC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_1\"" {  } { { "PFC.vhd" "PLL_1" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532814239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_1\|altpll:altpll_component\"" {  } { { "VHDL/PLL/PLL.vhd" "altpll_component" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532814881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_1\|altpll:altpll_component\"" {  } { { "VHDL/PLL/PLL.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532814906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_1\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 24 " "Parameter \"clk0_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 24 " "Parameter \"clk1_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2604 " "Parameter \"clk1_phase_shift\" = \"2604\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 24 " "Parameter \"clk2_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 5208 " "Parameter \"clk2_phase_shift\" = \"5208\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 24 " "Parameter \"clk3_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 7813 " "Parameter \"clk3_phase_shift\" = \"7813\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532814914 ""}  } { { "VHDL/PLL/PLL.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PLL/PLL.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631532814914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532815163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532815163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532815169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STARTKIT STARTKIT:COMP1 " "Elaborating entity \"STARTKIT\" for hierarchy \"STARTKIT:COMP1\"" {  } { { "PFC.vhd" "COMP1" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532815287 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RGB STARTKIT.vhd(30) " "VHDL Process Statement warning at STARTKIT.vhd(30): inferring latch(es) for signal or variable \"RGB\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1631532815292 "|PFC|STARTKIT:COMP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[0\] STARTKIT.vhd(30) " "Inferred latch for \"RGB\[0\]\" at STARTKIT.vhd(30)" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532815298 "|PFC|STARTKIT:COMP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[1\] STARTKIT.vhd(30) " "Inferred latch for \"RGB\[1\]\" at STARTKIT.vhd(30)" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532815298 "|PFC|STARTKIT:COMP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[2\] STARTKIT.vhd(30) " "Inferred latch for \"RGB\[2\]\" at STARTKIT.vhd(30)" {  } { { "VHDL/STARTKIT.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/STARTKIT.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532815298 "|PFC|STARTKIT:COMP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulador modulador:PWM1 " "Elaborating entity \"modulador\" for hierarchy \"modulador:PWM1\"" {  } { { "PFC.vhd" "PWM1" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532815329 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pwmN modulador.vhd(64) " "Verilog HDL or VHDL warning at modulador.vhd(64): object \"pwmN\" assigned a value but never read" {  } { { "VHDL/HRPWM/modulador.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631532815331 "|PFC|modulador:PWM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hrpwm modulador:PWM1\|hrpwm:pwmA " "Elaborating entity \"hrpwm\" for hierarchy \"modulador:PWM1\|hrpwm:pwmA\"" {  } { { "VHDL/HRPWM/modulador.vhd" "pwmA" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532815368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRLATCH modulador:PWM1\|hrpwm:pwmA\|SRLATCH:srlatch_pwm " "Elaborating entity \"SRLATCH\" for hierarchy \"modulador:PWM1\|hrpwm:pwmA\|SRLATCH:srlatch_pwm\"" {  } { { "VHDL/HRPWM/hrpwm.vhd" "srlatch_pwm" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/hrpwm.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532815436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hrpwm modulador:PWM1\|hrpwm:pwmB " "Elaborating entity \"hrpwm\" for hierarchy \"modulador:PWM1\|hrpwm:pwmB\"" {  } { { "VHDL/HRPWM/modulador.vhd" "pwmB" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532815462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:ADC_kit " "Elaborating entity \"ADC\" for hierarchy \"ADC:ADC_kit\"" {  } { { "PFC.vhd" "ADC_kit" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532815513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller ADC:ADC_kit\|spi_controller:\\ADC_gen:0:ADC_x " "Elaborating entity \"spi_controller\" for hierarchy \"ADC:ADC_kit\|spi_controller:\\ADC_gen:0:ADC_x\"" {  } { { "VHDL/ADC.vhd" "\\ADC_gen:0:ADC_x" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/ADC.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532815550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downsample downsample:down_sample " "Elaborating entity \"downsample\" for hierarchy \"downsample:down_sample\"" {  } { { "PFC.vhd" "down_sample" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532815671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moving_average moving_average:maIin " "Elaborating entity \"moving_average\" for hierarchy \"moving_average:maIin\"" {  } { { "PFC.vhd" "maIin" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532815729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROTECAO PROTECAO:PROTECAO_KIT " "Elaborating entity \"PROTECAO\" for hierarchy \"PROTECAO:PROTECAO_KIT\"" {  } { { "PFC.vhd" "PROTECAO_KIT" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532815816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTOCONTROLEv2 AUTOCONTROLEv2:CONTROLE " "Elaborating entity \"AUTOCONTROLEv2\" for hierarchy \"AUTOCONTROLEv2:CONTROLE\"" {  } { { "PFC.vhd" "CONTROLE" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532815869 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631532815870 "|PFC|AUTOCONTROLEv2:CONTROLE"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ib24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ib24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ib24 " "Found entity 1: altsyncram_ib24" {  } { { "db/altsyncram_ib24.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/altsyncram_ib24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532823424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532823424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532825043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532825043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532825689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532825689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rgi " "Found entity 1: cntr_rgi" {  } { { "db/cntr_rgi.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_rgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532826559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532826559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532826813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532826813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532827262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532827262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532827849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532827849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532828063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532828063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532828555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532828555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532828849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532828849 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532830897 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631532831379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.13.08:34:05 Progress: Loading sldaeb0afb8/alt_sld_fab_wrapper_hw.tcl " "2021.09.13.08:34:05 Progress: Loading sldaeb0afb8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532845517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532852994 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532853461 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532858708 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532858956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532859185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532859438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532859464 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532859466 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631532860325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaeb0afb8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldaeb0afb8/alt_sld_fab.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532860848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532860848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532861035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532861035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532861055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532861055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532861202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532861202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532861396 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532861396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532861396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/ip/sldaeb0afb8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532861560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532861560 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "moving_average:maIin\|p_moving_average_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"moving_average:maIin\|p_moving_average_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631532867776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631532867776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631532867776 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532867776 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1631532867776 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "PROTECAO:PROTECAO_KIT\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PROTECAO:PROTECAO_KIT\|Mult2\"" {  } { { "VHDL/PROTECAO.vhd" "Mult2" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532867778 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PROTECAO:PROTECAO_KIT\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PROTECAO:PROTECAO_KIT\|Mult0\"" {  } { { "VHDL/PROTECAO.vhd" "Mult0" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532867778 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulador:PWM1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulador:PWM1\|Mult0\"" {  } { { "VHDL/HRPWM/modulador.vhd" "Mult0" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532867778 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AUTOCONTROLEv2:CONTROLE\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AUTOCONTROLEv2:CONTROLE\|Mult4\"" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "Mult4" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532867778 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AUTOCONTROLEv2:CONTROLE\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AUTOCONTROLEv2:CONTROLE\|Mult5\"" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "Mult5" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 84 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532867778 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AUTOCONTROLEv2:CONTROLE\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AUTOCONTROLEv2:CONTROLE\|Mult3\"" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "Mult3" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532867778 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1631532867778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moving_average:maIin\|altshift_taps:p_moving_average_rtl_0 " "Elaborated megafunction instantiation \"moving_average:maIin\|altshift_taps:p_moving_average_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532868170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moving_average:maIin\|altshift_taps:p_moving_average_rtl_0 " "Instantiated megafunction \"moving_average:maIin\|altshift_taps:p_moving_average_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532868170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532868170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 36 " "Parameter \"WIDTH\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532868170 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631532868170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_28m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_28m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_28m " "Found entity 1: shift_taps_28m" {  } { { "db/shift_taps_28m.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/shift_taps_28m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532868366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532868366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eh81 " "Found entity 1: altsyncram_eh81" {  } { { "db/altsyncram_eh81.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/altsyncram_eh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532868597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532868597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqf " "Found entity 1: cntr_qqf" {  } { { "db/cntr_qqf.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cntr_qqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532868843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532868843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532869081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532869081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532869576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Instantiated megafunction \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532869577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532869577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532869577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532869577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532869577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532869577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532869577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532869577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532869577 ""}  } { { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631532869577 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532870057 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532870296 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532870702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2jh " "Found entity 1: add_sub_2jh" {  } { { "db/add_sub_2jh.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_2jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532870912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532870912 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532871089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_88h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_88h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_88h " "Found entity 1: add_sub_88h" {  } { { "db/add_sub_88h.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_88h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532871303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532871303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532871447 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532871590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkh " "Found entity 1: add_sub_dkh" {  } { { "db/add_sub_dkh.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_dkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532871829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532871829 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|altshift:external_latency_ffs PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532872029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532872203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Instantiated megafunction \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532872203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532872203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532872203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532872203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532872203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532872203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532872203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532872203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532872203 ""}  } { { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631532872203 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532872309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532872450 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532872584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j9h " "Found entity 1: add_sub_j9h" {  } { { "db/add_sub_j9h.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_j9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532872799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532872799 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532873192 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532873294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/add_sub_hkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532873526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532873526 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|altshift:external_latency_ffs PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PROTECAO:PROTECAO_KIT\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "VHDL/PROTECAO.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/PROTECAO.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532873655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulador:PWM1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"modulador:PWM1\|lpm_mult:Mult0\"" {  } { { "VHDL/HRPWM/modulador.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532873780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulador:PWM1\|lpm_mult:Mult0 " "Instantiated megafunction \"modulador:PWM1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532873780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532873780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532873780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532873780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532873780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532873780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532873780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532873780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532873780 ""}  } { { "VHDL/HRPWM/modulador.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/HRPWM/modulador.vhd" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631532873780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult4\"" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532874410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult4 " "Instantiated megafunction \"AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874411 ""}  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631532874411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m9t " "Found entity 1: mult_m9t" {  } { { "db/mult_m9t.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mult_m9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532874633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532874633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult5\"" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532874786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult5 " "Instantiated megafunction \"AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874787 ""}  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631532874787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult3\"" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532874943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult3 " "Instantiated megafunction \"AUTOCONTROLEv2:CONTROLE\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 21 " "Parameter \"LPM_WIDTHA\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631532874943 ""}  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631532874943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_g9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g9t " "Found entity 1: mult_g9t" {  } { { "db/mult_g9t.tdf" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/db/mult_g9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631532875371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532875371 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "136 " "Ignored 136 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "136 " "Ignored 136 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1631532878328 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1631532878328 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631532878357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO\[17\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631532878357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO\[18\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631532878357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631532878357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO\[20\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631532878357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631532878357 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO\[24\]\" and its non-tri-state driver." {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631532878357 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1631532878357 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[0\] GND pin " "The pin \"GPIO\[0\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[1\] GND pin " "The pin \"GPIO\[1\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[2\] GND pin " "The pin \"GPIO\[2\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[3\] GND pin " "The pin \"GPIO\[3\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[4\] GND pin " "The pin \"GPIO\[4\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[5\] GND pin " "The pin \"GPIO\[5\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[6\] GND pin " "The pin \"GPIO\[6\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[8\] GND pin " "The pin \"GPIO\[8\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[10\] GND pin " "The pin \"GPIO\[10\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[11\] GND pin " "The pin \"GPIO\[11\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[12\] GND pin " "The pin \"GPIO\[12\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[13\] GND pin " "The pin \"GPIO\[13\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[14\] GND pin " "The pin \"GPIO\[14\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[15\] GND pin " "The pin \"GPIO\[15\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[15\] GND pin " "The pin \"GPIO\[15\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[16\] GND pin " "The pin \"GPIO\[16\]\" is fed by GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1631532878358 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1631532878358 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532879818 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[17\]~synth " "Node \"GPIO\[17\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532879818 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[18\]~synth " "Node \"GPIO\[18\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532879818 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532879818 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[20\]~synth " "Node \"GPIO\[20\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532879818 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532879818 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[24\]~synth " "Node \"GPIO\[24\]~synth\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532879818 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1631532879818 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[0\] GND " "Pin \"CS\[0\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|CS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[4\] GND " "Pin \"CS\[4\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|CS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[5\] GND " "Pin \"CS\[5\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|CS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[6\] GND " "Pin \"CS\[6\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|CS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[7\] GND " "Pin \"CS\[7\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|CS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[8\] GND " "Pin \"CS\[8\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|CS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[9\] GND " "Pin \"CS\[9\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|CS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADCLK\[1\] GND " "Pin \"ADCLK\[1\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|ADCLK[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[0\] GND " "Pin \"SAIDA\[0\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[1\] GND " "Pin \"SAIDA\[1\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[2\] GND " "Pin \"SAIDA\[2\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[3\] GND " "Pin \"SAIDA\[3\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[4\] GND " "Pin \"SAIDA\[4\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[5\] GND " "Pin \"SAIDA\[5\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[6\] GND " "Pin \"SAIDA\[6\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[7\] GND " "Pin \"SAIDA\[7\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[8\] GND " "Pin \"SAIDA\[8\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[9\] GND " "Pin \"SAIDA\[9\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[10\] GND " "Pin \"SAIDA\[10\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[11\] GND " "Pin \"SAIDA\[11\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[12\] GND " "Pin \"SAIDA\[12\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[13\] GND " "Pin \"SAIDA\[13\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[14\] GND " "Pin \"SAIDA\[14\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[15\] GND " "Pin \"SAIDA\[15\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[16\] GND " "Pin \"SAIDA\[16\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[17\] GND " "Pin \"SAIDA\[17\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[18\] GND " "Pin \"SAIDA\[18\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[19\] GND " "Pin \"SAIDA\[19\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[20\] GND " "Pin \"SAIDA\[20\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[21\] GND " "Pin \"SAIDA\[21\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[22\] GND " "Pin \"SAIDA\[22\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[23\] GND " "Pin \"SAIDA\[23\]\" is stuck at GND" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631532879820 "|PFC|SAIDA[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1631532879820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532880270 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "AUTOCONTROLEv2:CONTROLE\|duty\[0\] Low " "Register AUTOCONTROLEv2:CONTROLE\|duty\[0\] will power up to Low" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 76 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1631532880744 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "AUTOCONTROLEv2:CONTROLE\|INTEGRAL\[0\] Low " "Register AUTOCONTROLEv2:CONTROLE\|INTEGRAL\[0\] will power up to Low" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 76 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1631532880744 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "AUTOCONTROLEv2:CONTROLE\|INTEGRAL\[31\] Low " "Register AUTOCONTROLEv2:CONTROLE\|INTEGRAL\[31\] will power up to Low" {  } { { "VHDL/AUTOCONTROLEv2.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/VHDL/AUTOCONTROLEv2.vhd" 76 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1631532880744 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1631532880744 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631532882626 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 209 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 209 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1631532891795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631532892119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631532892119 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT\[1\] " "No output dependent on input pin \"BT\[1\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532895732 "|PFC|BT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[0\] " "No output dependent on input pin \"DATA\[0\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532895732 "|PFC|DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[4\] " "No output dependent on input pin \"DATA\[4\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532895732 "|PFC|DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[5\] " "No output dependent on input pin \"DATA\[5\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532895732 "|PFC|DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[6\] " "No output dependent on input pin \"DATA\[6\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532895732 "|PFC|DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[7\] " "No output dependent on input pin \"DATA\[7\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532895732 "|PFC|DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[8\] " "No output dependent on input pin \"DATA\[8\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532895732 "|PFC|DATA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[9\] " "No output dependent on input pin \"DATA\[9\]\"" {  } { { "PFC.vhd" "" { Text "C:/Users/Jose/Dropbox/Mestrado_Jose_Augusto_Arbugeri/ProgramaQuartus/Dissertacao/PFC.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631532895732 "|PFC|DATA[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1631532895732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3152 " "Implemented 3152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631532895736 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631532895736 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1631532895736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2932 " "Implemented 2932 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631532895736 ""} { "Info" "ICUT_CUT_TM_RAMS" "124 " "Implemented 124 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1631532895736 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1631532895736 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1631532895736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631532895736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631532895992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 13 08:34:55 2021 " "Processing ended: Mon Sep 13 08:34:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631532895992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:52 " "Elapsed time: 00:01:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631532895992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631532895992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631532895992 ""}
