m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/altera/15.1
vadder
Z0 !s110 1462044205
!i10b 1
!s100 EHn<7?DYk6i9lX;zU[LaN0
IS18c;>`KZ<C=G5ezfZ@9k0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/projects/verilog/bubble-pushers
Z3 w1462040753
Z4 8C:/projects/verilog/bubble-pushers/execution.v
Z5 FC:/projects/verilog/bubble-pushers/execution.v
L0 3
Z6 OV;L;10.4b;61
r1
!s85 0
31
Z7 !s108 1462044205.000000
Z8 !s107 C:/projects/verilog/bubble-pushers/execution.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/projects/verilog/bubble-pushers/execution.v|
!i113 1
Z10 o-work work
vaddfour
Z11 !s110 1462044204
!i10b 1
!s100 @]V[ZkjT?>l9BWf?g[li30
IZa:cc<TIo6[E:n:hSn1;e0
R1
R2
Z12 w1462044202
Z13 8C:/projects/verilog/bubble-pushers/instruction fetch.v
Z14 FC:/projects/verilog/bubble-pushers/instruction fetch.v
L0 1
R6
r1
!s85 0
31
Z15 !s108 1462044204.000000
Z16 !s107 C:/projects/verilog/bubble-pushers/instruction fetch.v|
Z17 !s90 -reportprogress|300|-work|work|-stats=none|C:/projects/verilog/bubble-pushers/instruction fetch.v|
!i113 1
R10
vallAlu
Z18 !s110 1462045843
!i10b 1
!s100 o7UFhn6Y?ZnA]:WDSMRFP0
IQVk6B7d[JBkDjWP:79iUL2
R1
R2
Z19 w1462045276
Z20 8C:/projects/verilog/bubble-pushers/cpu.v
Z21 FC:/projects/verilog/bubble-pushers/cpu.v
L0 39
R6
r1
!s85 0
31
Z22 !s108 1462045843.000000
Z23 !s107 C:/projects/verilog/bubble-pushers/cpu.v|
Z24 !s90 -reportprogress|300|-work|work|-stats=none|C:/projects/verilog/bubble-pushers/cpu.v|
!i113 1
R10
nall@alu
valu
Z25 !s110 1462045844
!i10b 1
!s100 0Y`eK<?iHKRICMQNnRgIX0
I<n>T]j<mKI5?VglC1m5z61
R1
R2
w1462045268
8C:/projects/verilog/bubble-pushers/alu.v
FC:/projects/verilog/bubble-pushers/alu.v
L0 1
R6
r1
!s85 0
31
Z26 !s108 1462045844.000000
!s107 C:/projects/verilog/bubble-pushers/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projects/verilog/bubble-pushers/alu.v|
!i113 1
R10
vbestAnd
R18
!i10b 1
!s100 <obSNk8JRW:c_:d^:Ub;A1
IL]Yib7k0360U1JZnD[;OA2
R1
R2
R19
R20
R21
Z27 L0 63
R6
r1
!s85 0
31
R22
R23
R24
!i113 1
R10
nbest@and
vcontrol
R18
!i10b 1
!s100 :hXPSfKYAXYH9:GLBn4>B2
I4@A>]Gb`fVHBDE<1e5Ik60
R1
R2
w1462044940
8C:/projects/verilog/bubble-pushers/control.v
FC:/projects/verilog/bubble-pushers/control.v
L0 1
R6
r1
!s85 0
31
R22
!s107 C:/projects/verilog/bubble-pushers/control.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projects/verilog/bubble-pushers/control.v|
!i113 1
R10
vcpu
R18
!i10b 1
!s100 8c2HUkY4j;_FAJX9jA^hi3
IFc@4R`oo=MkS[a3bozFkX3
R1
R2
R19
R20
R21
L0 2
R6
r1
!s85 0
31
R22
R23
R24
!i113 1
R10
vdata_memory
R18
!i10b 1
!s100 PI7m]aBQ_ElbI@JZB4bz]0
Io66CPRLd?F?I0^XGLj_@W0
R1
R2
w1462042295
8C:/projects/verilog/bubble-pushers/data_memory.v
FC:/projects/verilog/bubble-pushers/data_memory.v
L0 1
R6
r1
!s85 0
31
R22
!s107 C:/projects/verilog/bubble-pushers/data_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projects/verilog/bubble-pushers/data_memory.v|
!i113 1
R10
vif_phase
R18
!i10b 1
!s100 eVJafAhj5HQXW9db?9ES@1
IJFHzojTXd@FCKK>@^7EiO3
R1
R2
w1462044992
8C:/projects/verilog/bubble-pushers/if_phase.v
FC:/projects/verilog/bubble-pushers/if_phase.v
L0 1
R6
r1
!s85 0
31
R22
!s107 C:/projects/verilog/bubble-pushers/if_phase.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projects/verilog/bubble-pushers/if_phase.v|
!i113 1
R10
vincrementCounter
R18
!i10b 1
!s100 oKmFYR`93H0>d>k=fHOkK3
ImIhUAO0^MaK;1^b=0K:@J1
R1
R2
Z28 w1462045396
R13
R14
L0 1
R6
r1
!s85 0
31
R22
R16
R17
!i113 1
R10
nincrement@counter
vInstrDecod
R25
!i10b 1
!s100 e]Nif`LhEMJ6EF8dVI>CN0
IoAEebbRjI3N]bYDg]lNAk2
R1
R2
w1462044931
8C:/projects/verilog/bubble-pushers/InstrDecod.v
FC:/projects/verilog/bubble-pushers/InstrDecod.v
L0 1
R6
r1
!s85 0
31
R22
!s107 C:/projects/verilog/bubble-pushers/InstrDecod.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projects/verilog/bubble-pushers/InstrDecod.v|
!i113 1
R10
n@instr@decod
vInstrMemory
R18
!i10b 1
!s100 _8[mKmMhEEoLJ19=@>W2j1
I6ZZIHAdJm8P[:]K@Tek]b0
R1
R2
R28
R13
R14
Z29 L0 25
R6
r1
!s85 0
31
R22
R16
R17
!i113 1
R10
n@instr@memory
vMultiplexor
R11
!i10b 1
!s100 ]Z=96ghQK5?3>^5A5a0RA0
I0J8KS7XUnz@8cX5bj2B?P2
R1
R2
R12
R13
R14
R29
R6
r1
!s85 0
31
R15
R16
R17
!i113 1
R10
n@multiplexor
vmux
R25
!i10b 1
!s100 eK7DaRE6^bOA=V7YLB<Jd2
IUiNSVL603>6T327lK^QX20
R1
R2
w1462045107
8C:/projects/verilog/bubble-pushers/mux.v
FC:/projects/verilog/bubble-pushers/mux.v
L0 1
R6
r1
!s85 0
31
R26
!s107 C:/projects/verilog/bubble-pushers/mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projects/verilog/bubble-pushers/mux.v|
!i113 1
R10
vMux1
R0
!i10b 1
!s100 h]W?JHUA?1MIGFhe]@ZBD1
I9@Uc88FI^FLM6A7cC8f^73
R1
R2
R3
R4
R5
L0 46
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
n@mux1
vMux2
R0
!i10b 1
!s100 H0T1gDGB:?U@W6cao7Yo52
IfFJkH5_P>zYQ4I>4gmj5;3
R1
R2
R3
R4
R5
R27
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
n@mux2
vProgramCounter
R18
!i10b 1
!s100 MCo7D@7MhnfUTGaoM:BO@3
IAh=DLF:AOj703iA@3HflO3
R1
R2
R28
R13
R14
L0 14
R6
r1
!s85 0
31
R22
R16
R17
!i113 1
R10
n@program@counter
vshiftLeftTwo
R0
!i10b 1
!s100 ]7c]``gHRKm>=lH]lB]OV3
Idne1NXnE8T>UE4z^<8^Af2
R1
R2
R3
R4
R5
L0 80
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
nshift@left@two
vtestingIF
!s110 1461875308
!i10b 1
!s100 AN_cZeD?G<oCTl]KUQMQX0
I`T]ZZ_?`nUzZT7K^KjGSX1
R1
dC:/Users/mlohstroh-vm/Documents/projects/bubble-pushers
w1461874289
8C:/Users/mlohstroh-vm/Documents/projects/bubble-pushers/test.v
FC:/Users/mlohstroh-vm/Documents/projects/bubble-pushers/test.v
L0 1
R6
r1
!s85 0
31
!s108 1461875308.000000
!s107 C:/Users/mlohstroh-vm/Documents/projects/bubble-pushers/test.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/mlohstroh-vm/Documents/projects/bubble-pushers/test.v|
!i113 1
R10
ntesting@i@f
vtestingIFandControl
R18
!i10b 1
!s100 HC_[6V`24Z?P=0_NB]Q:]3
IhjW`bk>ASc`m=^T39_jPf1
R1
R2
w1461883617
8C:/projects/verilog/bubble-pushers/IFandControl.v
FC:/projects/verilog/bubble-pushers/IFandControl.v
L0 2
R6
r1
!s85 0
31
R22
!s107 C:/projects/verilog/bubble-pushers/IFandControl.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projects/verilog/bubble-pushers/IFandControl.v|
!i113 1
R10
ntesting@i@fand@control
