

================================================================
== Vitis HLS Report for 'DebayerRandBatG_Pipeline_VITIS_LOOP_836_2'
================================================================
* Date:           Thu May  8 10:10:43 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.881 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        7|     1927|  28.000 ns|  7.708 us|    7|  1927|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_836_2  |        5|     1925|         6|          1|          1|  1 ~ 1921|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1204|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     414|    -|
|Register         |        -|     -|    1356|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1356|    1842|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |out_x_fu_599_p2                    |         +|   0|  0|  19|          12|           2|
    |ret_V_33_fu_1449_p2                |         +|   0|  0|  19|          12|          12|
    |ret_V_35_fu_1462_p2                |         +|   0|  0|  19|          12|          12|
    |ret_V_38_fu_1232_p2                |         +|   0|  0|  19|          12|          12|
    |ret_V_42_fu_1258_p2                |         +|   0|  0|  19|          12|          12|
    |ret_V_46_fu_1270_p2                |         +|   0|  0|  19|          12|          12|
    |ret_V_50_fu_1346_p2                |         +|   0|  0|  19|          12|          12|
    |ret_V_54_fu_1192_p2                |         +|   0|  0|  18|          11|          11|
    |ret_V_55_fu_1206_p2                |         +|   0|  0|  18|          11|          11|
    |x_8_fu_583_p2                      |         +|   0|  0|  18|          11|           1|
    |ret_V_27_fu_1055_p2                |         -|   0|  0|  18|          11|          11|
    |ret_V_28_fu_1093_p2                |         -|   0|  0|  18|          11|          11|
    |ret_V_29_fu_1125_p2                |         -|   0|  0|  18|          11|          11|
    |ret_V_30_fu_1163_p2                |         -|   0|  0|  18|          11|          11|
    |ret_V_31_fu_957_p2                 |         -|   0|  0|  18|          11|          11|
    |ret_V_56_fu_1212_p2                |         -|   0|  0|  18|          11|          11|
    |ret_V_57_fu_1218_p2                |         -|   0|  0|  18|          11|          11|
    |ret_V_58_fu_1238_p2                |         -|   0|  0|  18|          11|          11|
    |ret_V_59_fu_1244_p2                |         -|   0|  0|  18|          11|          11|
    |ret_V_60_fu_967_p2                 |         -|   0|  0|  18|          11|          11|
    |ret_V_61_fu_973_p2                 |         -|   0|  0|  18|          11|          11|
    |ret_V_62_fu_979_p2                 |         -|   0|  0|  18|          11|          11|
    |ret_V_63_fu_985_p2                 |         -|   0|  0|  18|          11|          11|
    |ret_V_64_fu_1611_p2                |         -|   0|  0|  21|          14|          14|
    |ret_V_65_fu_1628_p2                |         -|   0|  0|  21|          14|          14|
    |ret_V_fu_1023_p2                   |         -|   0|  0|  18|          11|          11|
    |sub_ln1513_2_fu_1504_p2            |         -|   0|  0|  20|           1|          13|
    |sub_ln1513_3_fu_1546_p2            |         -|   0|  0|  19|           1|          12|
    |sub_ln1513_4_fu_1569_p2            |         -|   0|  0|  20|           1|          13|
    |sub_ln1513_5_fu_1284_p2            |         -|   0|  0|  19|           1|          12|
    |sub_ln1513_6_fu_1308_p2            |         -|   0|  0|  20|           1|          13|
    |sub_ln1513_7_fu_1360_p2            |         -|   0|  0|  19|           1|          12|
    |sub_ln1513_8_fu_1384_p2            |         -|   0|  0|  20|           1|          13|
    |sub_ln1513_fu_1481_p2              |         -|   0|  0|  19|           1|          12|
    |sub_ln61_4_fu_1063_p2              |         -|   0|  0|  17|           1|          10|
    |sub_ln61_5_fu_1103_p2              |         -|   0|  0|  17|           1|          10|
    |sub_ln61_6_fu_1133_p2              |         -|   0|  0|  17|           1|          10|
    |sub_ln61_7_fu_1173_p2              |         -|   0|  0|  17|           1|          10|
    |sub_ln61_8_fu_1179_p2              |         -|   0|  0|  17|           1|          10|
    |sub_ln61_fu_1033_p2                |         -|   0|  0|  17|           1|          10|
    |and_ln998_fu_1675_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1345                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_445                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_448                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_58                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op106_load_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op68_load_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op78_load_state2      |       and|   0|  0|   2|           1|           1|
    |cmp160_i_fu_611_p2                 |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln1027_fu_1468_p2             |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln836_fu_577_p2               |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln846_fu_605_p2               |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln969_fu_633_p2               |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln997_fu_1687_p2              |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln998_fu_1718_p2              |      icmp|   0|  0|   9|           4|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln1007_fu_639_p2                |        or|   0|  0|  12|          12|          12|
    |or_ln997_fu_1705_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln998_fu_1737_p2                |        or|   0|  0|   2|           1|           1|
    |DBh_V_fu_1423_p3                   |    select|   0|  0|  10|           1|          10|
    |DBv_V_fu_1436_p3                   |    select|   0|  0|  10|           1|          10|
    |DGh_V_fu_1117_p3                   |    select|   0|  0|  10|           1|          10|
    |DGv_V_fu_1147_p3                   |    select|   0|  0|  10|           1|          10|
    |DRh_V_fu_1047_p3                   |    select|   0|  0|  10|           1|          10|
    |DRv_V_fu_1077_p3                   |    select|   0|  0|  10|           1|          10|
    |PixBufVal_val_V_23_fu_874_p3       |    select|   0|  0|  10|           1|          10|
    |PixBufVal_val_V_24_fu_868_p3       |    select|   0|  0|  10|           1|          10|
    |PixBufVal_val_V_25_fu_862_p3       |    select|   0|  0|  10|           1|          10|
    |b_4_fu_1749_p3                     |    select|   0|  0|  10|           1|          10|
    |r_4_fu_1710_p3                     |    select|   0|  0|  10|           1|          10|
    |r_5_fu_1723_p3                     |    select|   0|  0|  10|           1|          10|
    |ret_V_39_fu_1527_p3                |    select|   0|  0|  12|           1|          13|
    |ret_V_43_fu_1592_p3                |    select|   0|  0|  12|           1|          13|
    |ret_V_47_fu_1332_p3                |    select|   0|  0|  12|           1|          13|
    |ret_V_51_fu_1408_p3                |    select|   0|  0|  12|           1|          13|
    |select_ln1027_1_fu_1617_p3         |    select|   0|  0|  12|           1|          13|
    |select_ln1027_fu_1600_p3           |    select|   0|  0|  12|           1|          13|
    |select_ln912_10_fu_846_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln912_11_fu_854_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln912_1_fu_782_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln912_2_fu_789_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln912_3_fu_796_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln912_4_fu_802_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln912_5_fu_808_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln912_6_fu_814_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln912_7_fu_822_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln912_8_fu_830_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln912_9_fu_838_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln912_fu_775_p3             |    select|   0|  0|  10|           1|          10|
    |select_ln997_fu_1697_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln998_1_fu_1741_p3          |    select|   0|  0|  10|           1|           2|
    |select_ln998_fu_1730_p3            |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln969_1_fu_623_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln969_2_fu_1670_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln969_fu_617_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln997_fu_1692_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1204|         448|         852|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |PixBufVal_val_V_12_fu_162                            |   9|          2|   10|         20|
    |PixBufVal_val_V_13_fu_166                            |   9|          2|   10|         20|
    |PixBufVal_val_V_14_fu_182                            |   9|          2|   10|         20|
    |PixBufVal_val_V_15_fu_186                            |   9|          2|   10|         20|
    |PixBufVal_val_V_16_fu_190                            |   9|          2|   10|         20|
    |PixBufVal_val_V_fu_158                               |   9|          2|   10|         20|
    |ap_done_int                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                              |   9|          2|    1|          2|
    |ap_phi_mux_down_val_V_1_phi_fu_406_p4                |  14|          3|   10|         30|
    |ap_phi_mux_down_val_V_2_phi_fu_397_p4                |  14|          3|   10|         30|
    |ap_phi_mux_down_val_V_phi_fu_415_p4                  |  14|          3|   10|         30|
    |ap_phi_mux_pix_val_V_7_phi_fu_434_p4                 |  14|          3|   10|         30|
    |ap_phi_mux_pix_val_V_8_phi_fu_424_p4                 |  14|          3|   10|         30|
    |ap_phi_mux_pix_val_V_phi_fu_444_p4                   |  14|          3|   10|         30|
    |ap_phi_mux_up_val_V_1_phi_fu_463_p4                  |  14|          3|   10|         30|
    |ap_phi_mux_up_val_V_2_phi_fu_454_p4                  |  14|          3|   10|         30|
    |ap_phi_mux_up_val_V_phi_fu_472_p4                    |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_p_0_0_01228_22402_ph_i_reg_367  |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_p_0_0_01229_22400_ph_i_reg_376  |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_p_0_0_01230_22398_ph_i_reg_385  |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter3_left_val_V_1_reg_487            |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter3_left_val_V_2_reg_478            |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter3_left_val_V_reg_496              |  14|          3|   10|         30|
    |ap_sig_allocacmp_z                                   |   9|          2|   11|         22|
    |b_fu_202                                             |   9|          2|   10|         20|
    |center_val_V_fu_198                                  |   9|          2|   10|         20|
    |imgRB_blk_n                                          |   9|          2|    1|          2|
    |imgRgb_blk_n                                         |   9|          2|    1|          2|
    |pix_val_V_7_reg_431                                  |  14|          3|   10|         30|
    |pix_val_V_8_reg_421                                  |  14|          3|   10|         30|
    |pix_val_V_reg_441                                    |  14|          3|   10|         30|
    |r_fu_194                                             |   9|          2|   10|         20|
    |right_val_V_1_fu_174                                 |   9|          2|   10|         20|
    |right_val_V_2_fu_178                                 |   9|          2|   10|         20|
    |right_val_V_fu_170                                   |   9|          2|   10|         20|
    |x_fu_154                                             |   9|          2|   11|         22|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                | 414|         90|  326|        832|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |PixBufVal_val_V_12_fu_162                            |  10|   0|   10|          0|
    |PixBufVal_val_V_12_load_reg_2027                     |  10|   0|   10|          0|
    |PixBufVal_val_V_12_load_reg_2027_pp0_iter3_reg       |  10|   0|   10|          0|
    |PixBufVal_val_V_13_fu_166                            |  10|   0|   10|          0|
    |PixBufVal_val_V_13_load_reg_2032                     |  10|   0|   10|          0|
    |PixBufVal_val_V_13_load_reg_2032_pp0_iter3_reg       |  10|   0|   10|          0|
    |PixBufVal_val_V_14_fu_182                            |  10|   0|   10|          0|
    |PixBufVal_val_V_14_load_reg_2052                     |  10|   0|   10|          0|
    |PixBufVal_val_V_14_load_reg_2052_pp0_iter3_reg       |  10|   0|   10|          0|
    |PixBufVal_val_V_15_fu_186                            |  10|   0|   10|          0|
    |PixBufVal_val_V_15_load_reg_2057                     |  10|   0|   10|          0|
    |PixBufVal_val_V_15_load_reg_2057_pp0_iter3_reg       |  10|   0|   10|          0|
    |PixBufVal_val_V_16_fu_190                            |  10|   0|   10|          0|
    |PixBufVal_val_V_16_load_reg_2062                     |  10|   0|   10|          0|
    |PixBufVal_val_V_16_load_reg_2062_pp0_iter3_reg       |  10|   0|   10|          0|
    |PixBufVal_val_V_20_reg_1980                          |  10|   0|   10|          0|
    |PixBufVal_val_V_21_reg_1989                          |  10|   0|   10|          0|
    |PixBufVal_val_V_22_reg_1998                          |  10|   0|   10|          0|
    |PixBufVal_val_V_fu_158                               |  10|   0|   10|          0|
    |PixBufVal_val_V_load_reg_2022                        |  10|   0|   10|          0|
    |PixBufVal_val_V_load_reg_2022_pp0_iter3_reg          |  10|   0|   10|          0|
    |and_ln998_reg_2231                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                            |   1|   0|    1|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_left_val_V_1_reg_487            |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_left_val_V_2_reg_478            |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_left_val_V_reg_496              |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_01228_22402_ph_i_reg_367  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_01229_22400_ph_i_reg_376  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_01230_22398_ph_i_reg_385  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_left_val_V_1_reg_487            |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_left_val_V_2_reg_478            |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_left_val_V_reg_496              |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_01228_22402_ph_i_reg_367  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_01229_22400_ph_i_reg_376  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_01230_22398_ph_i_reg_385  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter3_left_val_V_1_reg_487            |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter3_left_val_V_2_reg_478            |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter3_left_val_V_reg_496              |  10|   0|   10|          0|
    |b_fu_202                                             |  10|   0|   10|          0|
    |b_load_reg_2079                                      |  10|   0|   10|          0|
    |b_load_reg_2079_pp0_iter3_reg                        |  10|   0|   10|          0|
    |center_val_V_fu_198                                  |  10|   0|   10|          0|
    |center_val_V_load_reg_2073                           |  10|   0|   10|          0|
    |center_val_V_load_reg_2073_pp0_iter3_reg             |  10|   0|   10|          0|
    |cmp160_i_reg_1953                                    |   1|   0|    1|          0|
    |cmp160_i_reg_1953_pp0_iter1_reg                      |   1|   0|    1|          0|
    |icmp_ln836_reg_1933                                  |   1|   0|    1|          0|
    |icmp_ln846_reg_1937                                  |   1|   0|    1|          0|
    |icmp_ln969_reg_1969                                  |   1|   0|    1|          0|
    |lineBuffer_val_V_2_i_addr_reg_1941                   |  11|   0|   11|          0|
    |lineBuffer_val_V_2_i_addr_reg_1941_pp0_iter1_reg     |  11|   0|   11|          0|
    |lineBuffer_val_V_i_addr_reg_1947                     |  11|   0|   11|          0|
    |pix_val_V_7_reg_431                                  |  10|   0|   10|          0|
    |pix_val_V_8_reg_421                                  |  10|   0|   10|          0|
    |pix_val_V_reg_441                                    |  10|   0|   10|          0|
    |r_fu_194                                             |  10|   0|   10|          0|
    |r_load_reg_2067                                      |  10|   0|   10|          0|
    |r_load_reg_2067_pp0_iter3_reg                        |  10|   0|   10|          0|
    |ret_V_30_reg_2151                                    |  11|   0|   11|          0|
    |ret_V_31_reg_2120                                    |  11|   0|   11|          0|
    |ret_V_31_reg_2120_pp0_iter3_reg                      |  11|   0|   11|          0|
    |ret_V_38_reg_2181                                    |  12|   0|   12|          0|
    |ret_V_42_reg_2188                                    |  12|   0|   12|          0|
    |ret_V_47_reg_2195                                    |  13|   0|   13|          0|
    |ret_V_51_reg_2200                                    |  13|   0|   13|          0|
    |ret_V_54_reg_2171                                    |  11|   0|   11|          0|
    |ret_V_55_reg_2176                                    |  11|   0|   11|          0|
    |ret_V_60_reg_2131                                    |  11|   0|   11|          0|
    |ret_V_61_reg_2136                                    |  11|   0|   11|          0|
    |ret_V_62_reg_2141                                    |  11|   0|   11|          0|
    |ret_V_63_reg_2146                                    |  11|   0|   11|          0|
    |ret_V_64_reg_2205                                    |  14|   0|   14|          0|
    |ret_V_65_reg_2210                                    |  14|   0|   14|          0|
    |right_val_V_1_fu_174                                 |  10|   0|   10|          0|
    |right_val_V_2_fu_178                                 |  10|   0|   10|          0|
    |right_val_V_3_reg_2037                               |  10|   0|   10|          0|
    |right_val_V_3_reg_2037_pp0_iter3_reg                 |  10|   0|   10|          0|
    |right_val_V_4_reg_2042                               |  10|   0|   10|          0|
    |right_val_V_4_reg_2042_pp0_iter3_reg                 |  10|   0|   10|          0|
    |right_val_V_5_reg_2047                               |  10|   0|   10|          0|
    |right_val_V_5_reg_2047_pp0_iter3_reg                 |  10|   0|   10|          0|
    |right_val_V_fu_170                                   |  10|   0|   10|          0|
    |sub_ln61_7_reg_2161                                  |  10|   0|   10|          0|
    |sub_ln61_8_reg_2166                                  |  10|   0|   10|          0|
    |tmp_21_reg_2215                                      |   1|   0|    1|          0|
    |tmp_22_reg_2221                                      |   4|   0|    4|          0|
    |tmp_24_reg_2226                                      |   4|   0|    4|          0|
    |tmp_25_reg_1976                                      |   1|   0|    1|          0|
    |trunc_ln61_7_reg_2156                                |  10|   0|   10|          0|
    |trunc_ln61_8_reg_2125                                |  10|   0|   10|          0|
    |trunc_ln61_8_reg_2125_pp0_iter3_reg                  |  10|   0|   10|          0|
    |x_fu_154                                             |  11|   0|   11|          0|
    |zext_ln1496_11_reg_2100                              |  10|   0|   11|          1|
    |zext_ln1496_12_reg_2105                              |  10|   0|   11|          1|
    |zext_ln1496_15_reg_2110                              |  10|   0|   11|          1|
    |zext_ln1496_16_reg_2115                              |  10|   0|   11|          1|
    |icmp_ln836_reg_1933                                  |  64|  32|    1|          0|
    |icmp_ln846_reg_1937                                  |  64|  32|    1|          0|
    |icmp_ln969_reg_1969                                  |  64|  32|    1|          0|
    |pix_val_V_7_reg_431                                  |  64|  32|   10|          0|
    |pix_val_V_8_reg_421                                  |  64|  32|   10|          0|
    |pix_val_V_reg_441                                    |  64|  32|   10|          0|
    |tmp_25_reg_1976                                      |  64|  32|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |1356| 224|  946|          4|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  DebayerRandBatG_Pipeline_VITIS_LOOP_836_2|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  DebayerRandBatG_Pipeline_VITIS_LOOP_836_2|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  DebayerRandBatG_Pipeline_VITIS_LOOP_836_2|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  DebayerRandBatG_Pipeline_VITIS_LOOP_836_2|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  DebayerRandBatG_Pipeline_VITIS_LOOP_836_2|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  DebayerRandBatG_Pipeline_VITIS_LOOP_836_2|  return value|
|imgRB_dout                          |   in|   30|     ap_fifo|                                      imgRB|       pointer|
|imgRB_num_data_valid                |   in|    2|     ap_fifo|                                      imgRB|       pointer|
|imgRB_fifo_cap                      |   in|    2|     ap_fifo|                                      imgRB|       pointer|
|imgRB_empty_n                       |   in|    1|     ap_fifo|                                      imgRB|       pointer|
|imgRB_read                          |  out|    1|     ap_fifo|                                      imgRB|       pointer|
|imgRgb_din                          |  out|   30|     ap_fifo|                                     imgRgb|       pointer|
|imgRgb_num_data_valid               |   in|    2|     ap_fifo|                                     imgRgb|       pointer|
|imgRgb_fifo_cap                     |   in|    2|     ap_fifo|                                     imgRgb|       pointer|
|imgRgb_full_n                       |   in|    1|     ap_fifo|                                     imgRgb|       pointer|
|imgRgb_write                        |  out|    1|     ap_fifo|                                     imgRgb|       pointer|
|p_0_0_01228_224022422_lcssa2458_i   |   in|   10|     ap_none|          p_0_0_01228_224022422_lcssa2458_i|        scalar|
|p_0_0_01229_224002420_lcssa2456_i   |   in|   10|     ap_none|          p_0_0_01229_224002420_lcssa2456_i|        scalar|
|p_0_0_01230_223982418_lcssa2454_i   |   in|   10|     ap_none|          p_0_0_01230_223982418_lcssa2454_i|        scalar|
|p_0_2_0_0_011962415_lcssa2452_i     |   in|   10|     ap_none|            p_0_2_0_0_011962415_lcssa2452_i|        scalar|
|p_0_1_0_0_011952413_lcssa2450_i     |   in|   10|     ap_none|            p_0_1_0_0_011952413_lcssa2450_i|        scalar|
|p_0_0_0_0_011942411_lcssa2448_i     |   in|   10|     ap_none|            p_0_0_0_0_011942411_lcssa2448_i|        scalar|
|p_lcssa24102446_i                   |   in|   10|     ap_none|                          p_lcssa24102446_i|        scalar|
|p_lcssa24092444_i                   |   in|   10|     ap_none|                          p_lcssa24092444_i|        scalar|
|p_lcssa24082442_i                   |   in|   10|     ap_none|                          p_lcssa24082442_i|        scalar|
|p_0_2_0_0_01233_12335_lcssa2375_i   |   in|   10|     ap_none|          p_0_2_0_0_01233_12335_lcssa2375_i|        scalar|
|p_0_1_0_0_01232_12332_lcssa2373_i   |   in|   10|     ap_none|          p_0_1_0_0_01232_12332_lcssa2373_i|        scalar|
|p_0_0_0_0_01231_12329_lcssa2371_i   |   in|   10|     ap_none|          p_0_0_0_0_01231_12329_lcssa2371_i|        scalar|
|add_ln833_i                         |   in|   11|   ap_stable|                                add_ln833_i|        scalar|
|x_phase_i                           |   in|    1|     ap_none|                                  x_phase_i|        scalar|
|xor_i                               |   in|   15|     ap_none|                                      xor_i|        scalar|
|out_y_i                             |   in|   12|     ap_none|                                    out_y_i|        scalar|
|lineBuffer_val_V_2_i_address0       |  out|   11|   ap_memory|                       lineBuffer_val_V_2_i|         array|
|lineBuffer_val_V_2_i_ce0            |  out|    1|   ap_memory|                       lineBuffer_val_V_2_i|         array|
|lineBuffer_val_V_2_i_we0            |  out|    1|   ap_memory|                       lineBuffer_val_V_2_i|         array|
|lineBuffer_val_V_2_i_d0             |  out|   30|   ap_memory|                       lineBuffer_val_V_2_i|         array|
|lineBuffer_val_V_2_i_address1       |  out|   11|   ap_memory|                       lineBuffer_val_V_2_i|         array|
|lineBuffer_val_V_2_i_ce1            |  out|    1|   ap_memory|                       lineBuffer_val_V_2_i|         array|
|lineBuffer_val_V_2_i_q1             |   in|   30|   ap_memory|                       lineBuffer_val_V_2_i|         array|
|lineBuffer_val_V_i_address0         |  out|   11|   ap_memory|                         lineBuffer_val_V_i|         array|
|lineBuffer_val_V_i_ce0              |  out|    1|   ap_memory|                         lineBuffer_val_V_i|         array|
|lineBuffer_val_V_i_we0              |  out|    1|   ap_memory|                         lineBuffer_val_V_i|         array|
|lineBuffer_val_V_i_d0               |  out|   30|   ap_memory|                         lineBuffer_val_V_i|         array|
|lineBuffer_val_V_i_address1         |  out|   11|   ap_memory|                         lineBuffer_val_V_i|         array|
|lineBuffer_val_V_i_ce1              |  out|    1|   ap_memory|                         lineBuffer_val_V_i|         array|
|lineBuffer_val_V_i_q1               |   in|   30|   ap_memory|                         lineBuffer_val_V_i|         array|
|trunc_ln                            |   in|   11|   ap_stable|                                   trunc_ln|        scalar|
|cmp202_i                            |   in|    1|     ap_none|                                   cmp202_i|        scalar|
|cmp58_i                             |   in|    1|     ap_none|                                    cmp58_i|        scalar|
|p_0_0_01228_224022421_i_out         |  out|   10|      ap_vld|                p_0_0_01228_224022421_i_out|       pointer|
|p_0_0_01228_224022421_i_out_ap_vld  |  out|    1|      ap_vld|                p_0_0_01228_224022421_i_out|       pointer|
|p_0_0_01229_224002419_i_out         |  out|   10|      ap_vld|                p_0_0_01229_224002419_i_out|       pointer|
|p_0_0_01229_224002419_i_out_ap_vld  |  out|    1|      ap_vld|                p_0_0_01229_224002419_i_out|       pointer|
|p_0_0_01230_223982417_i_out         |  out|   10|      ap_vld|                p_0_0_01230_223982417_i_out|       pointer|
|p_0_0_01230_223982417_i_out_ap_vld  |  out|    1|      ap_vld|                p_0_0_01230_223982417_i_out|       pointer|
|right_val_V_2_i_out                 |  out|   10|      ap_vld|                        right_val_V_2_i_out|       pointer|
|right_val_V_2_i_out_ap_vld          |  out|    1|      ap_vld|                        right_val_V_2_i_out|       pointer|
|right_val_V_1_i_out                 |  out|   10|      ap_vld|                        right_val_V_1_i_out|       pointer|
|right_val_V_1_i_out_ap_vld          |  out|    1|      ap_vld|                        right_val_V_1_i_out|       pointer|
|right_val_V_i_out                   |  out|   10|      ap_vld|                          right_val_V_i_out|       pointer|
|right_val_V_i_out_ap_vld            |  out|    1|      ap_vld|                          right_val_V_i_out|       pointer|
|p_out                               |  out|   10|      ap_vld|                                      p_out|       pointer|
|p_out_ap_vld                        |  out|    1|      ap_vld|                                      p_out|       pointer|
|p_out1                              |  out|   10|      ap_vld|                                     p_out1|       pointer|
|p_out1_ap_vld                       |  out|    1|      ap_vld|                                     p_out1|       pointer|
|p_out2                              |  out|   10|      ap_vld|                                     p_out2|       pointer|
|p_out2_ap_vld                       |  out|    1|      ap_vld|                                     p_out2|       pointer|
|p_0_2_0_0_01233_12334_i_out         |  out|   10|      ap_vld|                p_0_2_0_0_01233_12334_i_out|       pointer|
|p_0_2_0_0_01233_12334_i_out_ap_vld  |  out|    1|      ap_vld|                p_0_2_0_0_01233_12334_i_out|       pointer|
|p_0_1_0_0_01232_12331_i_out         |  out|   10|      ap_vld|                p_0_1_0_0_01232_12331_i_out|       pointer|
|p_0_1_0_0_01232_12331_i_out_ap_vld  |  out|    1|      ap_vld|                p_0_1_0_0_01232_12331_i_out|       pointer|
|p_0_0_0_0_01231_12328_i_out         |  out|   10|      ap_vld|                p_0_0_0_0_01231_12328_i_out|       pointer|
|p_0_0_0_0_01231_12328_i_out_ap_vld  |  out|    1|      ap_vld|                p_0_0_0_0_01231_12328_i_out|       pointer|
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%PixBufVal_val_V = alloca i32 1"   --->   Operation 10 'alloca' 'PixBufVal_val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_12 = alloca i32 1"   --->   Operation 11 'alloca' 'PixBufVal_val_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_13 = alloca i32 1"   --->   Operation 12 'alloca' 'PixBufVal_val_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_val_V = alloca i32 1"   --->   Operation 13 'alloca' 'right_val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_val_V_1 = alloca i32 1"   --->   Operation 14 'alloca' 'right_val_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_val_V_2 = alloca i32 1"   --->   Operation 15 'alloca' 'right_val_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_14 = alloca i32 1"   --->   Operation 16 'alloca' 'PixBufVal_val_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_15 = alloca i32 1"   --->   Operation 17 'alloca' 'PixBufVal_val_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_16 = alloca i32 1"   --->   Operation 18 'alloca' 'PixBufVal_val_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 19 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%center_val_V = alloca i32 1"   --->   Operation 20 'alloca' 'center_val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b = alloca i32 1"   --->   Operation 21 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRgb, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRB, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cmp58_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp58_i"   --->   Operation 24 'read' 'cmp58_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cmp202_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp202_i"   --->   Operation 25 'read' 'cmp202_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln"   --->   Operation 26 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_y_i_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %out_y_i"   --->   Operation 27 'read' 'out_y_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%xor_i_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %xor_i"   --->   Operation 28 'read' 'xor_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_phase_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_phase_i"   --->   Operation 29 'read' 'x_phase_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_ln833_i_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln833_i"   --->   Operation 30 'read' 'add_ln833_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_0_0_0_0_01231_12329_lcssa2371_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0_0_01231_12329_lcssa2371_i"   --->   Operation 31 'read' 'p_0_0_0_0_01231_12329_lcssa2371_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01232_12332_lcssa2373_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_1_0_0_01232_12332_lcssa2373_i"   --->   Operation 32 'read' 'p_0_1_0_0_01232_12332_lcssa2373_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_0_2_0_0_01233_12335_lcssa2375_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_2_0_0_01233_12335_lcssa2375_i"   --->   Operation 33 'read' 'p_0_2_0_0_01233_12335_lcssa2375_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_lcssa24082442_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lcssa24082442_i"   --->   Operation 34 'read' 'p_lcssa24082442_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_lcssa24092444_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lcssa24092444_i"   --->   Operation 35 'read' 'p_lcssa24092444_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_lcssa24102446_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_lcssa24102446_i"   --->   Operation 36 'read' 'p_lcssa24102446_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_0_0_0_0_011942411_lcssa2448_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0_0_011942411_lcssa2448_i"   --->   Operation 37 'read' 'p_0_0_0_0_011942411_lcssa2448_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_0_1_0_0_011952413_lcssa2450_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_1_0_0_011952413_lcssa2450_i"   --->   Operation 38 'read' 'p_0_1_0_0_011952413_lcssa2450_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_0_2_0_0_011962415_lcssa2452_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_2_0_0_011962415_lcssa2452_i"   --->   Operation 39 'read' 'p_0_2_0_0_011962415_lcssa2452_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_0_0_01230_223982418_lcssa2454_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_01230_223982418_lcssa2454_i"   --->   Operation 40 'read' 'p_0_0_01230_223982418_lcssa2454_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_0_0_01229_224002420_lcssa2456_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_01229_224002420_lcssa2456_i"   --->   Operation 41 'read' 'p_0_0_01229_224002420_lcssa2456_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_0_0_01228_224022422_lcssa2458_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_01228_224022422_lcssa2458_i"   --->   Operation 42 'read' 'p_0_0_01228_224022422_lcssa2458_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_2_0_0_01233_12335_lcssa2375_i_read, i10 %b"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_1_0_0_01232_12332_lcssa2373_i_read, i10 %center_val_V"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_0_0_0_01231_12329_lcssa2371_i_read, i10 %r"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_0_01228_224022422_lcssa2458_i_read, i10 %PixBufVal_val_V_16"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_0_01229_224002420_lcssa2456_i_read, i10 %PixBufVal_val_V_15"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_0_01230_223982418_lcssa2454_i_read, i10 %PixBufVal_val_V_14"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_2_0_0_011962415_lcssa2452_i_read, i10 %right_val_V_2"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_1_0_0_011952413_lcssa2450_i_read, i10 %right_val_V_1"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_0_0_0_011942411_lcssa2448_i_read, i10 %right_val_V"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_lcssa24102446_i_read, i10 %PixBufVal_val_V_13"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_lcssa24092444_i_read, i10 %PixBufVal_val_V_12"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_lcssa24082442_i_read, i10 %PixBufVal_val_V"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %x"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body13.i"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%z = load i11 %x" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:844->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 57 'load' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln836 = zext i11 %z" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:836->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 58 'zext' 'zext_ln836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.94ns)   --->   "%icmp_ln836 = icmp_eq  i11 %z, i11 %add_ln833_i_read" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:836->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 59 'icmp' 'icmp_ln836' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.79ns)   --->   "%x_8 = add i11 %z, i11 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:841->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 60 'add' 'x_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln836 = br i1 %icmp_ln836, void %for.body13.split.i, void %for.inc484.i.exitStub" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:836->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 61 'br' 'br_ln836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln836_1 = zext i11 %x_8" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:836->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 62 'zext' 'zext_ln836_1' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln844 = trunc i11 %z" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:844->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 63 'trunc' 'trunc_ln844' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.79ns)   --->   "%out_x = add i12 %zext_ln836, i12 4095" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:844->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 64 'add' 'out_x' <Predicate = (!icmp_ln836)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.94ns)   --->   "%icmp_ln846 = icmp_ult  i11 %z, i11 %trunc_ln_read" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:846->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 65 'icmp' 'icmp_ln846' <Predicate = (!icmp_ln836)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%lineBuffer_val_V_2_i_addr = getelementptr i30 %lineBuffer_val_V_2_i, i64 0, i64 %zext_ln836_1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:836]   --->   Operation 66 'getelementptr' 'lineBuffer_val_V_2_i_addr' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%lineBuffer_val_V_i_addr = getelementptr i30 %lineBuffer_val_V_i, i64 0, i64 %zext_ln836_1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:836]   --->   Operation 67 'getelementptr' 'lineBuffer_val_V_i_addr' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%LineBufVal_V = load i11 %lineBuffer_val_V_i_addr" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:851->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 68 'load' 'LineBufVal_V' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 1921> <RAM>
ST_1 : Operation 69 [1/1] (0.94ns)   --->   "%cmp160_i = icmp_eq  i11 %z, i11 0" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:844->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 69 'icmp' 'cmp160_i' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln969)   --->   "%xor_ln969 = xor i1 %trunc_ln844, i1 %x_phase_i_read" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:969->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 70 'xor' 'xor_ln969' <Predicate = (!icmp_ln836)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln969)   --->   "%xor_ln969_1 = xor i1 %xor_ln969, i1 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:969->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 71 'xor' 'xor_ln969_1' <Predicate = (!icmp_ln836)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln969)   --->   "%zext_ln969 = zext i1 %xor_ln969_1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:969->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 72 'zext' 'zext_ln969' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.07ns) (out node of the LUT)   --->   "%icmp_ln969 = icmp_eq  i15 %xor_i_read, i15 %zext_ln969" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:969->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 73 'icmp' 'icmp_ln969' <Predicate = (!icmp_ln836)> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.32ns)   --->   "%or_ln1007 = or i12 %out_x, i12 %out_y_i_read" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1007->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 74 'or' 'or_ln1007' <Predicate = (!icmp_ln836)> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %or_ln1007, i32 11" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1007->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 75 'bitselect' 'tmp_25' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln1007 = br i1 %tmp_25, void %if.then479.i, void %for.inc481.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1007->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 76 'br' 'br_ln1007' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln836 = store i11 %x_8, i11 %x" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:836->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 77 'store' 'store_ln836' <Predicate = (!icmp_ln836)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%LineBufVal_V = load i11 %lineBuffer_val_V_i_addr" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:851->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 78 'load' 'LineBufVal_V' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 1921> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_20 = trunc i30 %LineBufVal_V"   --->   Operation 79 'trunc' 'PixBufVal_val_V_20' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_21 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %LineBufVal_V, i32 10, i32 19"   --->   Operation 80 'partselect' 'PixBufVal_val_V_21' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_22 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %LineBufVal_V, i32 20, i32 29"   --->   Operation 81 'partselect' 'PixBufVal_val_V_22' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (1.23ns)   --->   "%LineBufVal_V_2 = load i11 %lineBuffer_val_V_2_i_addr" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:851->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 82 'load' 'LineBufVal_V_2' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 1921> <RAM>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln866 = br i1 %cmp58_i_read, void %arrayctor.loop.i862.i, void %for.inc82.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:866->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 83 'br' 'br_ln866' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (1.46ns)   --->   "%p_Result_2 = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %imgRB" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:868->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 84 'read' 'p_Result_2' <Predicate = (!icmp_ln836 & icmp_ln846 & cmp58_i_read)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln868 = trunc i30 %p_Result_2" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:868->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 85 'trunc' 'trunc_ln868' <Predicate = (!icmp_ln836 & icmp_ln846 & cmp58_i_read)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln868_1_i = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Result_2, i32 10, i32 19" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:868->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 86 'partselect' 'trunc_ln868_1_i' <Predicate = (!icmp_ln836 & icmp_ln846 & cmp58_i_read)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln868_2_i = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Result_2, i32 20, i32 29" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:868->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 87 'partselect' 'trunc_ln868_2_i' <Predicate = (!icmp_ln836 & icmp_ln846 & cmp58_i_read)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln798 = store i30 %p_Result_2, i11 %lineBuffer_val_V_i_addr" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:798]   --->   Operation 88 'store' 'store_ln798' <Predicate = (!icmp_ln836 & icmp_ln846 & cmp58_i_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 1921> <RAM>
ST_2 : Operation 89 [1/1] (0.42ns)   --->   "%br_ln880 = br void %arrayctor.loop.i862.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:880->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 89 'br' 'br_ln880' <Predicate = (!icmp_ln836 & icmp_ln846 & cmp58_i_read)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_load = load i10 %PixBufVal_val_V"   --->   Operation 90 'load' 'PixBufVal_val_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_12_load = load i10 %PixBufVal_val_V_12"   --->   Operation 91 'load' 'PixBufVal_val_V_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_13_load = load i10 %PixBufVal_val_V_13"   --->   Operation 92 'load' 'PixBufVal_val_V_13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%right_val_V_3 = load i10 %right_val_V"   --->   Operation 93 'load' 'right_val_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%right_val_V_4 = load i10 %right_val_V_1"   --->   Operation 94 'load' 'right_val_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%right_val_V_5 = load i10 %right_val_V_2"   --->   Operation 95 'load' 'right_val_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_14_load = load i10 %PixBufVal_val_V_14"   --->   Operation 96 'load' 'PixBufVal_val_V_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_15_load = load i10 %PixBufVal_val_V_15"   --->   Operation 97 'load' 'PixBufVal_val_V_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_16_load = load i10 %PixBufVal_val_V_16"   --->   Operation 98 'load' 'PixBufVal_val_V_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%r_load = load i10 %r"   --->   Operation 99 'load' 'r_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%center_val_V_load = load i10 %center_val_V"   --->   Operation 100 'load' 'center_val_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%b_load = load i10 %b"   --->   Operation 101 'load' 'b_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1921, i64 0"   --->   Operation 102 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln839 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:839->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 103 'specpipeline' 'specpipeline_ln839' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln835 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:835->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 104 'specloopname' 'specloopname_ln835' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.42ns)   --->   "%br_ln846 = br i1 %icmp_ln846, void %for.body289_ifconv.i, void %for.body19.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:846->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 105 'br' 'br_ln846' <Predicate = (!icmp_ln836)> <Delay = 0.42>
ST_3 : Operation 106 [1/2] (1.23ns)   --->   "%LineBufVal_V_2 = load i11 %lineBuffer_val_V_2_i_addr" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:851->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 106 'load' 'LineBufVal_V_2' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 1921> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_17 = trunc i30 %LineBufVal_V_2"   --->   Operation 107 'trunc' 'PixBufVal_val_V_17' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_18 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %LineBufVal_V_2, i32 10, i32 19"   --->   Operation 108 'partselect' 'PixBufVal_val_V_18' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%PixBufVal_val_V_19 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %LineBufVal_V_2, i32 20, i32 29"   --->   Operation 109 'partselect' 'PixBufVal_val_V_19' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_0_0_01228_22402_ph_i = phi i10 %trunc_ln868_2_i, void %for.inc82.i, i10 %PixBufVal_val_V_22, void %for.body19.i"   --->   Operation 110 'phi' 'p_0_0_01228_22402_ph_i' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_0_0_01229_22400_ph_i = phi i10 %trunc_ln868_1_i, void %for.inc82.i, i10 %PixBufVal_val_V_21, void %for.body19.i"   --->   Operation 111 'phi' 'p_0_0_01229_22400_ph_i' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_0_0_01230_22398_ph_i = phi i10 %trunc_ln868, void %for.inc82.i, i10 %PixBufVal_val_V_20, void %for.body19.i"   --->   Operation 112 'phi' 'p_0_0_01230_22398_ph_i' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.40ns)   --->   "%select_ln912 = select i1 %cmp160_i, i10 %PixBufVal_val_V_20, i10 %right_val_V_3" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 113 'select' 'select_ln912' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.40ns)   --->   "%select_ln912_1 = select i1 %cmp160_i, i10 %PixBufVal_val_V_21, i10 %right_val_V_4" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 114 'select' 'select_ln912_1' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.40ns)   --->   "%select_ln912_2 = select i1 %cmp160_i, i10 %PixBufVal_val_V_22, i10 %right_val_V_5" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 115 'select' 'select_ln912_2' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.40ns)   --->   "%select_ln912_3 = select i1 %cmp160_i, i10 %PixBufVal_val_V_20, i10 %r_load" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 116 'select' 'select_ln912_3' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.40ns)   --->   "%select_ln912_4 = select i1 %cmp160_i, i10 %PixBufVal_val_V_21, i10 %center_val_V_load" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 117 'select' 'select_ln912_4' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.40ns)   --->   "%select_ln912_5 = select i1 %cmp160_i, i10 %PixBufVal_val_V_22, i10 %b_load" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 118 'select' 'select_ln912_5' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.40ns)   --->   "%select_ln912_6 = select i1 %cmp160_i, i10 %PixBufVal_val_V_19, i10 %PixBufVal_val_V_13_load" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 119 'select' 'select_ln912_6' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.40ns)   --->   "%select_ln912_7 = select i1 %cmp160_i, i10 %PixBufVal_val_V_18, i10 %PixBufVal_val_V_12_load" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 120 'select' 'select_ln912_7' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.40ns)   --->   "%select_ln912_8 = select i1 %cmp160_i, i10 %PixBufVal_val_V_17, i10 %PixBufVal_val_V_load" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 121 'select' 'select_ln912_8' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.40ns)   --->   "%select_ln912_9 = select i1 %cmp160_i, i10 %p_0_0_01228_22402_ph_i, i10 %PixBufVal_val_V_16_load" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 122 'select' 'select_ln912_9' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.40ns)   --->   "%select_ln912_10 = select i1 %cmp160_i, i10 %p_0_0_01229_22400_ph_i, i10 %PixBufVal_val_V_15_load" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 123 'select' 'select_ln912_10' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.40ns)   --->   "%select_ln912_11 = select i1 %cmp160_i, i10 %p_0_0_01230_22398_ph_i, i10 %PixBufVal_val_V_14_load" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 124 'select' 'select_ln912_11' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.40ns)   --->   "%PixBufVal_val_V_25 = select i1 %cmp202_i_read, i10 %PixBufVal_val_V_22, i10 %p_0_0_01228_22402_ph_i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:930->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 125 'select' 'PixBufVal_val_V_25' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.40ns)   --->   "%PixBufVal_val_V_24 = select i1 %cmp202_i_read, i10 %PixBufVal_val_V_21, i10 %p_0_0_01229_22400_ph_i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:930->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 126 'select' 'PixBufVal_val_V_24' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.40ns)   --->   "%PixBufVal_val_V_23 = select i1 %cmp202_i_read, i10 %PixBufVal_val_V_20, i10 %p_0_0_01230_22398_ph_i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:930->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 127 'select' 'PixBufVal_val_V_23' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %PixBufVal_val_V_25, i10 %PixBufVal_val_V_24, i10 %PixBufVal_val_V_23"   --->   Operation 128 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.23ns)   --->   "%store_ln942 = store i30 %p_Result_s, i11 %lineBuffer_val_V_2_i_addr" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:942->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 129 'store' 'store_ln942' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 1921> <RAM>
ST_3 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln944 = store i10 %p_0_0_01228_22402_ph_i, i10 %PixBufVal_val_V_16" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:944->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 130 'store' 'store_ln944' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.42>
ST_3 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln944 = store i10 %p_0_0_01229_22400_ph_i, i10 %PixBufVal_val_V_15" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:944->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 131 'store' 'store_ln944' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.42>
ST_3 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln944 = store i10 %p_0_0_01230_22398_ph_i, i10 %PixBufVal_val_V_14" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:944->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 132 'store' 'store_ln944' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.42>
ST_3 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln944 = store i10 %PixBufVal_val_V_22, i10 %right_val_V_2" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:944->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 133 'store' 'store_ln944' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.42>
ST_3 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln944 = store i10 %PixBufVal_val_V_21, i10 %right_val_V_1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:944->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 134 'store' 'store_ln944' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.42>
ST_3 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln944 = store i10 %PixBufVal_val_V_20, i10 %right_val_V" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:944->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 135 'store' 'store_ln944' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.42>
ST_3 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln944 = store i10 %PixBufVal_val_V_19, i10 %PixBufVal_val_V_13" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:944->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 136 'store' 'store_ln944' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.42>
ST_3 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln944 = store i10 %PixBufVal_val_V_18, i10 %PixBufVal_val_V_12" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:944->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 137 'store' 'store_ln944' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.42>
ST_3 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln944 = store i10 %PixBufVal_val_V_17, i10 %PixBufVal_val_V" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:944->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 138 'store' 'store_ln944' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.42>
ST_3 : Operation 139 [1/1] (0.42ns)   --->   "%br_ln944 = br void %for.body289_ifconv.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:944->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 139 'br' 'br_ln944' <Predicate = (!icmp_ln836 & icmp_ln846)> <Delay = 0.42>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%down_val_V_2 = phi i10 %select_ln912_9, void %arrayctor.loop.i862.i, i10 %PixBufVal_val_V_16_load, void %for.body13.split.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 140 'phi' 'down_val_V_2' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%down_val_V_1 = phi i10 %select_ln912_10, void %arrayctor.loop.i862.i, i10 %PixBufVal_val_V_15_load, void %for.body13.split.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 141 'phi' 'down_val_V_1' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%down_val_V = phi i10 %select_ln912_11, void %arrayctor.loop.i862.i, i10 %PixBufVal_val_V_14_load, void %for.body13.split.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 142 'phi' 'down_val_V' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%pix_val_V_8 = phi i10 %select_ln912_2, void %arrayctor.loop.i862.i, i10 %right_val_V_5, void %for.body13.split.i"   --->   Operation 143 'phi' 'pix_val_V_8' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%pix_val_V_7 = phi i10 %select_ln912_1, void %arrayctor.loop.i862.i, i10 %right_val_V_4, void %for.body13.split.i"   --->   Operation 144 'phi' 'pix_val_V_7' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%pix_val_V = phi i10 %select_ln912, void %arrayctor.loop.i862.i, i10 %right_val_V_3, void %for.body13.split.i"   --->   Operation 145 'phi' 'pix_val_V' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%up_val_V_2 = phi i10 %select_ln912_6, void %arrayctor.loop.i862.i, i10 %PixBufVal_val_V_13_load, void %for.body13.split.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 146 'phi' 'up_val_V_2' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%up_val_V_1 = phi i10 %select_ln912_7, void %arrayctor.loop.i862.i, i10 %PixBufVal_val_V_12_load, void %for.body13.split.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 147 'phi' 'up_val_V_1' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%up_val_V = phi i10 %select_ln912_8, void %arrayctor.loop.i862.i, i10 %PixBufVal_val_V_load, void %for.body13.split.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 148 'phi' 'up_val_V' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1496_11 = zext i10 %up_val_V"   --->   Operation 149 'zext' 'zext_ln1496_11' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1496_12 = zext i10 %down_val_V"   --->   Operation 150 'zext' 'zext_ln1496_12' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1496_15 = zext i10 %up_val_V_1"   --->   Operation 151 'zext' 'zext_ln1496_15' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1496_16 = zext i10 %down_val_V_1"   --->   Operation 152 'zext' 'zext_ln1496_16' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1496_19 = zext i10 %up_val_V_2"   --->   Operation 153 'zext' 'zext_ln1496_19' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1496_20 = zext i10 %down_val_V_2"   --->   Operation 154 'zext' 'zext_ln1496_20' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.78ns)   --->   "%ret_V_31 = sub i11 %zext_ln1496_19, i11 %zext_ln1496_20"   --->   Operation 155 'sub' 'ret_V_31' <Predicate = (!icmp_ln836)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln61_8 = trunc i11 %ret_V_31" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 156 'trunc' 'trunc_ln61_8' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.78ns)   --->   "%ret_V_60 = sub i11 %zext_ln1496_15, i11 %zext_ln1496_11"   --->   Operation 157 'sub' 'ret_V_60' <Predicate = (!icmp_ln836 & !icmp_ln969)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.78ns)   --->   "%ret_V_61 = sub i11 %zext_ln1496_16, i11 %zext_ln1496_12"   --->   Operation 158 'sub' 'ret_V_61' <Predicate = (!icmp_ln836 & !icmp_ln969)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.78ns)   --->   "%ret_V_62 = sub i11 %zext_ln1496_15, i11 %zext_ln1496_19"   --->   Operation 159 'sub' 'ret_V_62' <Predicate = (!icmp_ln836)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.78ns)   --->   "%ret_V_63 = sub i11 %zext_ln1496_16, i11 %zext_ln1496_20"   --->   Operation 160 'sub' 'ret_V_63' <Predicate = (!icmp_ln836)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln836 = store i10 %pix_val_V_8, i10 %b" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:836->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 161 'store' 'store_ln836' <Predicate = (!icmp_ln836)> <Delay = 0.42>
ST_3 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln836 = store i10 %pix_val_V_7, i10 %center_val_V" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:836->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 162 'store' 'store_ln836' <Predicate = (!icmp_ln836)> <Delay = 0.42>
ST_3 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln836 = store i10 %pix_val_V, i10 %r" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:836->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 163 'store' 'store_ln836' <Predicate = (!icmp_ln836)> <Delay = 0.42>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln836 = br void %for.body13.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:836->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 164 'br' 'br_ln836' <Predicate = (!icmp_ln836)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.71>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%left_val_V_2 = phi i10 %select_ln912_5, void %arrayctor.loop.i862.i, i10 %b_load, void %for.body13.split.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 165 'phi' 'left_val_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%left_val_V_1 = phi i10 %select_ln912_4, void %arrayctor.loop.i862.i, i10 %center_val_V_load, void %for.body13.split.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 166 'phi' 'left_val_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%left_val_V = phi i10 %select_ln912_3, void %arrayctor.loop.i862.i, i10 %r_load, void %for.body13.split.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:912->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 167 'phi' 'left_val_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%right_val_V_load_1 = load i10 %right_val_V"   --->   Operation 168 'load' 'right_val_V_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%right_val_V_1_load_1 = load i10 %right_val_V_1"   --->   Operation 169 'load' 'right_val_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%right_val_V_2_load_1 = load i10 %right_val_V_2"   --->   Operation 170 'load' 'right_val_V_2_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1496 = zext i10 %left_val_V"   --->   Operation 171 'zext' 'zext_ln1496' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1496_10 = zext i10 %right_val_V_load_1"   --->   Operation 172 'zext' 'zext_ln1496_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.78ns)   --->   "%ret_V = sub i11 %zext_ln1496, i11 %zext_ln1496_10"   --->   Operation 173 'sub' 'ret_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i11 %ret_V" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 174 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.78ns)   --->   "%sub_ln61 = sub i10 0, i10 %trunc_ln61" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 175 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %ret_V, i32 10" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 176 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%DRh_V = select i1 %tmp, i10 %sub_ln61, i10 %trunc_ln61" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 177 'select' 'DRh_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.78ns)   --->   "%ret_V_27 = sub i11 %zext_ln1496_11, i11 %zext_ln1496_12"   --->   Operation 178 'sub' 'ret_V_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln61_4 = trunc i11 %ret_V_27" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 179 'trunc' 'trunc_ln61_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.78ns)   --->   "%sub_ln61_4 = sub i10 0, i10 %trunc_ln61_4" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 180 'sub' 'sub_ln61_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node ret_V_55)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %ret_V_27, i32 10" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 181 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node ret_V_55)   --->   "%DRv_V = select i1 %tmp_12, i10 %sub_ln61_4, i10 %trunc_ln61_4" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 182 'select' 'DRv_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1496_13 = zext i10 %left_val_V_1"   --->   Operation 183 'zext' 'zext_ln1496_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1496_14 = zext i10 %right_val_V_1_load_1"   --->   Operation 184 'zext' 'zext_ln1496_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.78ns)   --->   "%ret_V_28 = sub i11 %zext_ln1496_13, i11 %zext_ln1496_14"   --->   Operation 185 'sub' 'ret_V_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln61_5 = trunc i11 %ret_V_28" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 186 'trunc' 'trunc_ln61_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.78ns)   --->   "%sub_ln61_5 = sub i10 0, i10 %trunc_ln61_5" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 187 'sub' 'sub_ln61_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %ret_V_28, i32 10" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 188 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%DGh_V = select i1 %tmp_13, i10 %sub_ln61_5, i10 %trunc_ln61_5" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 189 'select' 'DGh_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.78ns)   --->   "%ret_V_29 = sub i11 %zext_ln1496_15, i11 %zext_ln1496_16"   --->   Operation 190 'sub' 'ret_V_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln61_6 = trunc i11 %ret_V_29" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 191 'trunc' 'trunc_ln61_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.78ns)   --->   "%sub_ln61_6 = sub i10 0, i10 %trunc_ln61_6" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 192 'sub' 'sub_ln61_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node ret_V_55)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %ret_V_29, i32 10" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 193 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node ret_V_55)   --->   "%DGv_V = select i1 %tmp_14, i10 %sub_ln61_6, i10 %trunc_ln61_6" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 194 'select' 'DGv_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1496_17 = zext i10 %left_val_V_2"   --->   Operation 195 'zext' 'zext_ln1496_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1496_18 = zext i10 %right_val_V_2_load_1"   --->   Operation 196 'zext' 'zext_ln1496_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.78ns)   --->   "%ret_V_30 = sub i11 %zext_ln1496_17, i11 %zext_ln1496_18"   --->   Operation 197 'sub' 'ret_V_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln61_7 = trunc i11 %ret_V_30" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 198 'trunc' 'trunc_ln61_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.78ns)   --->   "%sub_ln61_7 = sub i10 0, i10 %trunc_ln61_7" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 199 'sub' 'sub_ln61_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.78ns)   --->   "%sub_ln61_8 = sub i10 0, i10 %trunc_ln61_8" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 200 'sub' 'sub_ln61_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%zext_ln186 = zext i10 %DRh_V"   --->   Operation 201 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node ret_V_54)   --->   "%zext_ln186_1 = zext i10 %DGh_V"   --->   Operation 202 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.78ns) (out node of the LUT)   --->   "%ret_V_54 = add i11 %zext_ln186, i11 %zext_ln186_1"   --->   Operation 203 'add' 'ret_V_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node ret_V_55)   --->   "%zext_ln186_4 = zext i10 %DRv_V"   --->   Operation 204 'zext' 'zext_ln186_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node ret_V_55)   --->   "%zext_ln186_5 = zext i10 %DGv_V"   --->   Operation 205 'zext' 'zext_ln186_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.78ns) (out node of the LUT)   --->   "%ret_V_55 = add i11 %zext_ln186_4, i11 %zext_ln186_5"   --->   Operation 206 'add' 'ret_V_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.78ns)   --->   "%ret_V_56 = sub i11 %zext_ln1496_13, i11 %zext_ln1496"   --->   Operation 207 'sub' 'ret_V_56' <Predicate = (!icmp_ln969)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.78ns)   --->   "%ret_V_57 = sub i11 %zext_ln1496_14, i11 %zext_ln1496_10"   --->   Operation 208 'sub' 'ret_V_57' <Predicate = (!icmp_ln969)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i11 %ret_V_56"   --->   Operation 209 'sext' 'sext_ln186' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i11 %ret_V_57"   --->   Operation 210 'sext' 'sext_ln186_1' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.79ns)   --->   "%ret_V_38 = add i12 %sext_ln186, i12 %sext_ln186_1"   --->   Operation 211 'add' 'ret_V_38' <Predicate = (!icmp_ln969)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.78ns)   --->   "%ret_V_58 = sub i11 %zext_ln1496_13, i11 %zext_ln1496_17"   --->   Operation 212 'sub' 'ret_V_58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.78ns)   --->   "%ret_V_59 = sub i11 %zext_ln1496_14, i11 %zext_ln1496_18"   --->   Operation 213 'sub' 'ret_V_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i11 %ret_V_58"   --->   Operation 214 'sext' 'sext_ln186_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln186_3 = sext i11 %ret_V_59"   --->   Operation 215 'sext' 'sext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.79ns)   --->   "%ret_V_42 = add i12 %sext_ln186_2, i12 %sext_ln186_3"   --->   Operation 216 'add' 'ret_V_42' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln186_4 = sext i11 %ret_V_60"   --->   Operation 217 'sext' 'sext_ln186_4' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln186_5 = sext i11 %ret_V_61"   --->   Operation 218 'sext' 'sext_ln186_5' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.79ns)   --->   "%ret_V_46 = add i12 %sext_ln186_4, i12 %sext_ln186_5"   --->   Operation 219 'add' 'ret_V_46' <Predicate = (!icmp_ln969)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node ret_V_47)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %ret_V_46, i32 11"   --->   Operation 220 'bitselect' 'tmp_19' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.80ns)   --->   "%sub_ln1513_5 = sub i12 0, i12 %ret_V_46"   --->   Operation 221 'sub' 'sub_ln1513_5' <Predicate = (!icmp_ln969)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln1513_2_i = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1513_5, i32 1, i32 11"   --->   Operation 222 'partselect' 'trunc_ln1513_2_i' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1513_4 = sext i11 %trunc_ln1513_2_i"   --->   Operation 223 'sext' 'sext_ln1513_4' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1513_4 = zext i12 %sext_ln1513_4"   --->   Operation 224 'zext' 'zext_ln1513_4' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.80ns)   --->   "%sub_ln1513_6 = sub i13 0, i13 %zext_ln1513_4"   --->   Operation 225 'sub' 'sub_ln1513_6' <Predicate = (!icmp_ln969)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node ret_V_47)   --->   "%trunc_ln1513_7_i = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %ret_V_46, i32 1, i32 11"   --->   Operation 226 'partselect' 'trunc_ln1513_7_i' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node ret_V_47)   --->   "%sext_ln1513_5 = sext i11 %trunc_ln1513_7_i"   --->   Operation 227 'sext' 'sext_ln1513_5' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node ret_V_47)   --->   "%zext_ln1513_5 = zext i12 %sext_ln1513_5"   --->   Operation 228 'zext' 'zext_ln1513_5' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.30ns) (out node of the LUT)   --->   "%ret_V_47 = select i1 %tmp_19, i13 %sub_ln1513_6, i13 %zext_ln1513_5"   --->   Operation 229 'select' 'ret_V_47' <Predicate = (!icmp_ln969)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln186_6 = sext i11 %ret_V_62"   --->   Operation 230 'sext' 'sext_ln186_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln186_7 = sext i11 %ret_V_63"   --->   Operation 231 'sext' 'sext_ln186_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.79ns)   --->   "%ret_V_50 = add i12 %sext_ln186_6, i12 %sext_ln186_7"   --->   Operation 232 'add' 'ret_V_50' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node ret_V_51)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %ret_V_50, i32 11"   --->   Operation 233 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.80ns)   --->   "%sub_ln1513_7 = sub i12 0, i12 %ret_V_50"   --->   Operation 234 'sub' 'sub_ln1513_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln1513_10_i = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1513_7, i32 1, i32 11"   --->   Operation 235 'partselect' 'trunc_ln1513_10_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1513_6 = sext i11 %trunc_ln1513_10_i"   --->   Operation 236 'sext' 'sext_ln1513_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1513_6 = zext i12 %sext_ln1513_6"   --->   Operation 237 'zext' 'zext_ln1513_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.80ns)   --->   "%sub_ln1513_8 = sub i13 0, i13 %zext_ln1513_6"   --->   Operation 238 'sub' 'sub_ln1513_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node ret_V_51)   --->   "%trunc_ln1513_9_i = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %ret_V_50, i32 1, i32 11"   --->   Operation 239 'partselect' 'trunc_ln1513_9_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node ret_V_51)   --->   "%sext_ln1513_7 = sext i11 %trunc_ln1513_9_i"   --->   Operation 240 'sext' 'sext_ln1513_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node ret_V_51)   --->   "%zext_ln1513_7 = zext i12 %sext_ln1513_7"   --->   Operation 241 'zext' 'zext_ln1513_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.30ns) (out node of the LUT)   --->   "%ret_V_51 = select i1 %tmp_20, i13 %sub_ln1513_8, i13 %zext_ln1513_7"   --->   Operation 242 'select' 'ret_V_51' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.88>
ST_5 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node ret_V_33)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %ret_V_30, i32 10" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 243 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node ret_V_33)   --->   "%DBh_V = select i1 %tmp_15, i10 %sub_ln61_7, i10 %trunc_ln61_7" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 244 'select' 'DBh_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node ret_V_35)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %ret_V_31, i32 10" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 245 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node ret_V_35)   --->   "%DBv_V = select i1 %tmp_16, i10 %sub_ln61_8, i10 %trunc_ln61_8" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:61]   --->   Operation 246 'select' 'DBv_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node ret_V_33)   --->   "%zext_ln186_2 = zext i11 %ret_V_54"   --->   Operation 247 'zext' 'zext_ln186_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node ret_V_33)   --->   "%zext_ln186_3 = zext i10 %DBh_V"   --->   Operation 248 'zext' 'zext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.79ns) (out node of the LUT)   --->   "%ret_V_33 = add i12 %zext_ln186_2, i12 %zext_ln186_3"   --->   Operation 249 'add' 'ret_V_33' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node ret_V_35)   --->   "%zext_ln186_6 = zext i11 %ret_V_55"   --->   Operation 250 'zext' 'zext_ln186_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node ret_V_35)   --->   "%zext_ln186_7 = zext i10 %DBv_V"   --->   Operation 251 'zext' 'zext_ln186_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.79ns) (out node of the LUT)   --->   "%ret_V_35 = add i12 %zext_ln186_6, i12 %zext_ln186_7"   --->   Operation 252 'add' 'ret_V_35' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.97ns)   --->   "%icmp_ln1027 = icmp_ult  i12 %ret_V_33, i12 %ret_V_35"   --->   Operation 253 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node ret_V_64)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %ret_V_38, i32 11"   --->   Operation 254 'bitselect' 'tmp_17' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.80ns)   --->   "%sub_ln1513 = sub i12 0, i12 %ret_V_38"   --->   Operation 255 'sub' 'sub_ln1513' <Predicate = (!icmp_ln969)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln1513_i = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1513, i32 1, i32 11"   --->   Operation 256 'partselect' 'trunc_ln1513_i' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1513 = sext i11 %trunc_ln1513_i"   --->   Operation 257 'sext' 'sext_ln1513' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i12 %sext_ln1513"   --->   Operation 258 'zext' 'zext_ln1513' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.80ns)   --->   "%sub_ln1513_2 = sub i13 0, i13 %zext_ln1513"   --->   Operation 259 'sub' 'sub_ln1513_2' <Predicate = (!icmp_ln969)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node ret_V_64)   --->   "%trunc_ln1513_3_i = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %ret_V_38, i32 1, i32 11"   --->   Operation 260 'partselect' 'trunc_ln1513_3_i' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node ret_V_64)   --->   "%sext_ln1513_1 = sext i11 %trunc_ln1513_3_i"   --->   Operation 261 'sext' 'sext_ln1513_1' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node ret_V_64)   --->   "%zext_ln1513_1 = zext i12 %sext_ln1513_1"   --->   Operation 262 'zext' 'zext_ln1513_1' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node ret_V_64)   --->   "%ret_V_39 = select i1 %tmp_17, i13 %sub_ln1513_2, i13 %zext_ln1513_1"   --->   Operation 263 'select' 'ret_V_39' <Predicate = (!icmp_ln969)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln1496_21 = zext i10 %pix_val_V_7"   --->   Operation 264 'zext' 'zext_ln1496_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node ret_V_65)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %ret_V_42, i32 11"   --->   Operation 265 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.80ns)   --->   "%sub_ln1513_3 = sub i12 0, i12 %ret_V_42"   --->   Operation 266 'sub' 'sub_ln1513_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln1513_1_i = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1513_3, i32 1, i32 11"   --->   Operation 267 'partselect' 'trunc_ln1513_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1513_2 = sext i11 %trunc_ln1513_1_i"   --->   Operation 268 'sext' 'sext_ln1513_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1513_2 = zext i12 %sext_ln1513_2"   --->   Operation 269 'zext' 'zext_ln1513_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.80ns)   --->   "%sub_ln1513_4 = sub i13 0, i13 %zext_ln1513_2"   --->   Operation 270 'sub' 'sub_ln1513_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node ret_V_65)   --->   "%trunc_ln1513_5_i = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %ret_V_42, i32 1, i32 11"   --->   Operation 271 'partselect' 'trunc_ln1513_5_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node ret_V_65)   --->   "%sext_ln1513_3 = sext i11 %trunc_ln1513_5_i"   --->   Operation 272 'sext' 'sext_ln1513_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node ret_V_65)   --->   "%zext_ln1513_3 = zext i12 %sext_ln1513_3"   --->   Operation 273 'zext' 'zext_ln1513_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node ret_V_65)   --->   "%ret_V_43 = select i1 %tmp_18, i13 %sub_ln1513_4, i13 %zext_ln1513_3"   --->   Operation 274 'select' 'ret_V_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node ret_V_64)   --->   "%select_ln1027 = select i1 %icmp_ln1027, i13 %ret_V_39, i13 %ret_V_47"   --->   Operation 275 'select' 'select_ln1027' <Predicate = (!icmp_ln969)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node ret_V_64)   --->   "%sext_ln1027 = sext i13 %select_ln1027"   --->   Operation 276 'sext' 'sext_ln1027' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.82ns) (out node of the LUT)   --->   "%ret_V_64 = sub i14 %zext_ln1496_21, i14 %sext_ln1027"   --->   Operation 277 'sub' 'ret_V_64' <Predicate = (!icmp_ln969)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node ret_V_65)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027, i13 %ret_V_43, i13 %ret_V_51"   --->   Operation 278 'select' 'select_ln1027_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node ret_V_65)   --->   "%sext_ln1027_1 = sext i13 %select_ln1027_1"   --->   Operation 279 'sext' 'sext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.82ns) (out node of the LUT)   --->   "%ret_V_65 = sub i14 %zext_ln1496_21, i14 %sext_ln1027_1"   --->   Operation 280 'sub' 'ret_V_65' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ret_V_64, i32 13" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:997->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 281 'bitselect' 'tmp_21' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i4 @_ssdm_op_PartSelect.i4.i14.i32.i32, i14 %ret_V_64, i32 10, i32 13" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:997->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 282 'partselect' 'tmp_22' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln998)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ret_V_65, i32 13" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:998->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 283 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i4 @_ssdm_op_PartSelect.i4.i14.i32.i32, i14 %ret_V_65, i32 10, i32 13" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:998->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 284 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln998)   --->   "%xor_ln969_2 = xor i1 %icmp_ln969, i1 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:969->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 285 'xor' 'xor_ln969_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln998 = and i1 %tmp_23, i1 %xor_ln969_2" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:998->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 286 'and' 'and_ln998' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %PixBufVal_val_V_16_load, i10 %p_0_0_01228_224022421_i_out"   --->   Operation 303 'store' 'store_ln0' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %PixBufVal_val_V_15_load, i10 %p_0_0_01229_224002419_i_out"   --->   Operation 304 'store' 'store_ln0' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %PixBufVal_val_V_14_load, i10 %p_0_0_01230_223982417_i_out"   --->   Operation 305 'store' 'store_ln0' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %right_val_V_5, i10 %right_val_V_2_i_out"   --->   Operation 306 'store' 'store_ln0' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %right_val_V_4, i10 %right_val_V_1_i_out"   --->   Operation 307 'store' 'store_ln0' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %right_val_V_3, i10 %right_val_V_i_out"   --->   Operation 308 'store' 'store_ln0' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %PixBufVal_val_V_13_load, i10 %p_out"   --->   Operation 309 'store' 'store_ln0' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %PixBufVal_val_V_12_load, i10 %p_out1"   --->   Operation 310 'store' 'store_ln0' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %PixBufVal_val_V_load, i10 %p_out2"   --->   Operation 311 'store' 'store_ln0' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %b_load, i10 %p_0_2_0_0_01233_12334_i_out"   --->   Operation 312 'store' 'store_ln0' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %center_val_V_load, i10 %p_0_1_0_0_01232_12331_i_out"   --->   Operation 313 'store' 'store_ln0' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %r_load, i10 %p_0_0_0_0_01231_12328_i_out"   --->   Operation 314 'store' 'store_ln0' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 315 'ret' 'ret_ln0' <Predicate = (icmp_ln836)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.58>
ST_6 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node b_4)   --->   "%trunc_ln963 = trunc i14 %ret_V_65" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:963->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 287 'trunc' 'trunc_ln963' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node r_5)   --->   "%trunc_ln963_1 = trunc i14 %ret_V_64" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:963->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 288 'trunc' 'trunc_ln963_1' <Predicate = (!icmp_ln969)> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.72ns)   --->   "%icmp_ln997 = icmp_sgt  i4 %tmp_22, i4 0" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:997->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 289 'icmp' 'icmp_ln997' <Predicate = (!icmp_ln969)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node r_5)   --->   "%xor_ln997 = xor i1 %tmp_21, i1 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:997->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 290 'xor' 'xor_ln997' <Predicate = (!icmp_ln969)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node r_5)   --->   "%select_ln997 = select i1 %xor_ln997, i10 1023, i10 0" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:997->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 291 'select' 'select_ln997' <Predicate = (!icmp_ln969)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node r_5)   --->   "%or_ln997 = or i1 %tmp_21, i1 %icmp_ln997" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:997->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 292 'or' 'or_ln997' <Predicate = (!icmp_ln969)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node r_5)   --->   "%r_4 = select i1 %or_ln997, i10 %select_ln997, i10 %trunc_ln963_1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:997->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 293 'select' 'r_4' <Predicate = (!icmp_ln969)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 294 [1/1] (0.72ns)   --->   "%icmp_ln998 = icmp_sgt  i4 %tmp_24, i4 0" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:998->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 294 'icmp' 'icmp_ln998' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/1] (0.40ns) (out node of the LUT)   --->   "%r_5 = select i1 %icmp_ln969, i10 %pix_val_V, i10 %r_4" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:969->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 295 'select' 'r_5' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node b_4)   --->   "%select_ln998 = select i1 %and_ln998, i10 0, i10 %pix_val_V_8" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:998->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 296 'select' 'select_ln998' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node b_4)   --->   "%or_ln998 = or i1 %and_ln998, i1 %icmp_ln969" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:998->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 297 'or' 'or_ln998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node b_4)   --->   "%select_ln998_1 = select i1 %icmp_ln998, i10 1023, i10 %trunc_ln963" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:998->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 298 'select' 'select_ln998_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 299 [1/1] (0.40ns) (out node of the LUT)   --->   "%b_4 = select i1 %or_ln998, i10 %select_ln998, i10 %select_ln998_1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:998->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 299 'select' 'b_4' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %r_5, i10 %b_4, i10 %pix_val_V_7" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1009->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 300 'bitconcatenate' 'p_0' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (1.46ns)   --->   "%write_ln1009 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %imgRgb, i30 %p_0" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1009->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 301 'write' 'write_ln1009' <Predicate = (!tmp_25)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln1010 = br void %for.inc481.i" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1010->/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 302 'br' 'br_ln1010' <Predicate = (!tmp_25)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_0_0_01228_224022422_lcssa2458_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_01229_224002420_lcssa2456_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_01230_223982418_lcssa2454_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_2_0_0_011962415_lcssa2452_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_1_0_0_011952413_lcssa2450_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_0_0_011942411_lcssa2448_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_lcssa24102446_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_lcssa24092444_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_lcssa24082442_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_2_0_0_01233_12335_lcssa2375_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_1_0_0_01232_12332_lcssa2373_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_0_0_01231_12329_lcssa2371_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln833_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ x_phase_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xor_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_y_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lineBuffer_val_V_2_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ lineBuffer_val_V_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cmp202_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp58_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgRB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgRgb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_0_0_01228_224022421_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_0_01229_224002419_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_0_01230_223982417_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ right_val_V_2_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ right_val_V_1_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ right_val_V_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_2_0_0_01233_12334_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_1_0_0_01232_12331_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_0_0_0_01231_12328_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                                      (alloca           ) [ 0100000]
PixBufVal_val_V                        (alloca           ) [ 0111000]
PixBufVal_val_V_12                     (alloca           ) [ 0111000]
PixBufVal_val_V_13                     (alloca           ) [ 0111000]
right_val_V                            (alloca           ) [ 0111100]
right_val_V_1                          (alloca           ) [ 0111100]
right_val_V_2                          (alloca           ) [ 0111100]
PixBufVal_val_V_14                     (alloca           ) [ 0111000]
PixBufVal_val_V_15                     (alloca           ) [ 0111000]
PixBufVal_val_V_16                     (alloca           ) [ 0111000]
r                                      (alloca           ) [ 0111000]
center_val_V                           (alloca           ) [ 0111000]
b                                      (alloca           ) [ 0111000]
specinterface_ln0                      (specinterface    ) [ 0000000]
specinterface_ln0                      (specinterface    ) [ 0000000]
cmp58_i_read                           (read             ) [ 0111111]
cmp202_i_read                          (read             ) [ 0111000]
trunc_ln_read                          (read             ) [ 0000000]
out_y_i_read                           (read             ) [ 0000000]
xor_i_read                             (read             ) [ 0000000]
x_phase_i_read                         (read             ) [ 0000000]
add_ln833_i_read                       (read             ) [ 0000000]
p_0_0_0_0_01231_12329_lcssa2371_i_read (read             ) [ 0000000]
p_0_1_0_0_01232_12332_lcssa2373_i_read (read             ) [ 0000000]
p_0_2_0_0_01233_12335_lcssa2375_i_read (read             ) [ 0000000]
p_lcssa24082442_i_read                 (read             ) [ 0000000]
p_lcssa24092444_i_read                 (read             ) [ 0000000]
p_lcssa24102446_i_read                 (read             ) [ 0000000]
p_0_0_0_0_011942411_lcssa2448_i_read   (read             ) [ 0000000]
p_0_1_0_0_011952413_lcssa2450_i_read   (read             ) [ 0000000]
p_0_2_0_0_011962415_lcssa2452_i_read   (read             ) [ 0000000]
p_0_0_01230_223982418_lcssa2454_i_read (read             ) [ 0000000]
p_0_0_01229_224002420_lcssa2456_i_read (read             ) [ 0000000]
p_0_0_01228_224022422_lcssa2458_i_read (read             ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
br_ln0                                 (br               ) [ 0000000]
z                                      (load             ) [ 0000000]
zext_ln836                             (zext             ) [ 0000000]
icmp_ln836                             (icmp             ) [ 0111111]
x_8                                    (add              ) [ 0000000]
br_ln836                               (br               ) [ 0000000]
zext_ln836_1                           (zext             ) [ 0000000]
trunc_ln844                            (trunc            ) [ 0000000]
out_x                                  (add              ) [ 0000000]
icmp_ln846                             (icmp             ) [ 0111111]
lineBuffer_val_V_2_i_addr              (getelementptr    ) [ 0111000]
lineBuffer_val_V_i_addr                (getelementptr    ) [ 0110000]
cmp160_i                               (icmp             ) [ 0111000]
xor_ln969                              (xor              ) [ 0000000]
xor_ln969_1                            (xor              ) [ 0000000]
zext_ln969                             (zext             ) [ 0000000]
icmp_ln969                             (icmp             ) [ 0111111]
or_ln1007                              (or               ) [ 0000000]
tmp_25                                 (bitselect        ) [ 0111111]
br_ln1007                              (br               ) [ 0000000]
store_ln836                            (store            ) [ 0000000]
LineBufVal_V                           (load             ) [ 0000000]
PixBufVal_val_V_20                     (trunc            ) [ 0111000]
PixBufVal_val_V_21                     (partselect       ) [ 0111000]
PixBufVal_val_V_22                     (partselect       ) [ 0111000]
br_ln866                               (br               ) [ 0111000]
p_Result_2                             (read             ) [ 0000000]
trunc_ln868                            (trunc            ) [ 0111000]
trunc_ln868_1_i                        (partselect       ) [ 0111000]
trunc_ln868_2_i                        (partselect       ) [ 0111000]
store_ln798                            (store            ) [ 0000000]
br_ln880                               (br               ) [ 0111000]
PixBufVal_val_V_load                   (load             ) [ 0100110]
PixBufVal_val_V_12_load                (load             ) [ 0100110]
PixBufVal_val_V_13_load                (load             ) [ 0100110]
right_val_V_3                          (load             ) [ 0100110]
right_val_V_4                          (load             ) [ 0100110]
right_val_V_5                          (load             ) [ 0100110]
PixBufVal_val_V_14_load                (load             ) [ 0100110]
PixBufVal_val_V_15_load                (load             ) [ 0100110]
PixBufVal_val_V_16_load                (load             ) [ 0100110]
r_load                                 (load             ) [ 0101110]
center_val_V_load                      (load             ) [ 0101110]
b_load                                 (load             ) [ 0101110]
empty                                  (speclooptripcount) [ 0000000]
specpipeline_ln839                     (specpipeline     ) [ 0000000]
specloopname_ln835                     (specloopname     ) [ 0000000]
br_ln846                               (br               ) [ 0101100]
LineBufVal_V_2                         (load             ) [ 0000000]
PixBufVal_val_V_17                     (trunc            ) [ 0000000]
PixBufVal_val_V_18                     (partselect       ) [ 0000000]
PixBufVal_val_V_19                     (partselect       ) [ 0000000]
p_0_0_01228_22402_ph_i                 (phi              ) [ 0101000]
p_0_0_01229_22400_ph_i                 (phi              ) [ 0101000]
p_0_0_01230_22398_ph_i                 (phi              ) [ 0101000]
select_ln912                           (select           ) [ 0000000]
select_ln912_1                         (select           ) [ 0000000]
select_ln912_2                         (select           ) [ 0000000]
select_ln912_3                         (select           ) [ 0101100]
select_ln912_4                         (select           ) [ 0101100]
select_ln912_5                         (select           ) [ 0101100]
select_ln912_6                         (select           ) [ 0000000]
select_ln912_7                         (select           ) [ 0000000]
select_ln912_8                         (select           ) [ 0000000]
select_ln912_9                         (select           ) [ 0000000]
select_ln912_10                        (select           ) [ 0000000]
select_ln912_11                        (select           ) [ 0000000]
PixBufVal_val_V_25                     (select           ) [ 0000000]
PixBufVal_val_V_24                     (select           ) [ 0000000]
PixBufVal_val_V_23                     (select           ) [ 0000000]
p_Result_s                             (bitconcatenate   ) [ 0000000]
store_ln942                            (store            ) [ 0000000]
store_ln944                            (store            ) [ 0000000]
store_ln944                            (store            ) [ 0000000]
store_ln944                            (store            ) [ 0000000]
store_ln944                            (store            ) [ 0000000]
store_ln944                            (store            ) [ 0000000]
store_ln944                            (store            ) [ 0000000]
store_ln944                            (store            ) [ 0000000]
store_ln944                            (store            ) [ 0000000]
store_ln944                            (store            ) [ 0000000]
br_ln944                               (br               ) [ 0101100]
down_val_V_2                           (phi              ) [ 0000000]
down_val_V_1                           (phi              ) [ 0000000]
down_val_V                             (phi              ) [ 0000000]
pix_val_V_8                            (phi              ) [ 0100111]
pix_val_V_7                            (phi              ) [ 0100111]
pix_val_V                              (phi              ) [ 0100111]
up_val_V_2                             (phi              ) [ 0000000]
up_val_V_1                             (phi              ) [ 0000000]
up_val_V                               (phi              ) [ 0000000]
zext_ln1496_11                         (zext             ) [ 0100100]
zext_ln1496_12                         (zext             ) [ 0100100]
zext_ln1496_15                         (zext             ) [ 0100100]
zext_ln1496_16                         (zext             ) [ 0100100]
zext_ln1496_19                         (zext             ) [ 0000000]
zext_ln1496_20                         (zext             ) [ 0000000]
ret_V_31                               (sub              ) [ 0100110]
trunc_ln61_8                           (trunc            ) [ 0100110]
ret_V_60                               (sub              ) [ 0100100]
ret_V_61                               (sub              ) [ 0100100]
ret_V_62                               (sub              ) [ 0100100]
ret_V_63                               (sub              ) [ 0100100]
store_ln836                            (store            ) [ 0000000]
store_ln836                            (store            ) [ 0000000]
store_ln836                            (store            ) [ 0000000]
br_ln836                               (br               ) [ 0000000]
left_val_V_2                           (phi              ) [ 0100100]
left_val_V_1                           (phi              ) [ 0100100]
left_val_V                             (phi              ) [ 0100100]
right_val_V_load_1                     (load             ) [ 0000000]
right_val_V_1_load_1                   (load             ) [ 0000000]
right_val_V_2_load_1                   (load             ) [ 0000000]
zext_ln1496                            (zext             ) [ 0000000]
zext_ln1496_10                         (zext             ) [ 0000000]
ret_V                                  (sub              ) [ 0000000]
trunc_ln61                             (trunc            ) [ 0000000]
sub_ln61                               (sub              ) [ 0000000]
tmp                                    (bitselect        ) [ 0000000]
DRh_V                                  (select           ) [ 0000000]
ret_V_27                               (sub              ) [ 0000000]
trunc_ln61_4                           (trunc            ) [ 0000000]
sub_ln61_4                             (sub              ) [ 0000000]
tmp_12                                 (bitselect        ) [ 0000000]
DRv_V                                  (select           ) [ 0000000]
zext_ln1496_13                         (zext             ) [ 0000000]
zext_ln1496_14                         (zext             ) [ 0000000]
ret_V_28                               (sub              ) [ 0000000]
trunc_ln61_5                           (trunc            ) [ 0000000]
sub_ln61_5                             (sub              ) [ 0000000]
tmp_13                                 (bitselect        ) [ 0000000]
DGh_V                                  (select           ) [ 0000000]
ret_V_29                               (sub              ) [ 0000000]
trunc_ln61_6                           (trunc            ) [ 0000000]
sub_ln61_6                             (sub              ) [ 0000000]
tmp_14                                 (bitselect        ) [ 0000000]
DGv_V                                  (select           ) [ 0000000]
zext_ln1496_17                         (zext             ) [ 0000000]
zext_ln1496_18                         (zext             ) [ 0000000]
ret_V_30                               (sub              ) [ 0100010]
trunc_ln61_7                           (trunc            ) [ 0100010]
sub_ln61_7                             (sub              ) [ 0100010]
sub_ln61_8                             (sub              ) [ 0100010]
zext_ln186                             (zext             ) [ 0000000]
zext_ln186_1                           (zext             ) [ 0000000]
ret_V_54                               (add              ) [ 0100010]
zext_ln186_4                           (zext             ) [ 0000000]
zext_ln186_5                           (zext             ) [ 0000000]
ret_V_55                               (add              ) [ 0100010]
ret_V_56                               (sub              ) [ 0000000]
ret_V_57                               (sub              ) [ 0000000]
sext_ln186                             (sext             ) [ 0000000]
sext_ln186_1                           (sext             ) [ 0000000]
ret_V_38                               (add              ) [ 0100010]
ret_V_58                               (sub              ) [ 0000000]
ret_V_59                               (sub              ) [ 0000000]
sext_ln186_2                           (sext             ) [ 0000000]
sext_ln186_3                           (sext             ) [ 0000000]
ret_V_42                               (add              ) [ 0100010]
sext_ln186_4                           (sext             ) [ 0000000]
sext_ln186_5                           (sext             ) [ 0000000]
ret_V_46                               (add              ) [ 0000000]
tmp_19                                 (bitselect        ) [ 0000000]
sub_ln1513_5                           (sub              ) [ 0000000]
trunc_ln1513_2_i                       (partselect       ) [ 0000000]
sext_ln1513_4                          (sext             ) [ 0000000]
zext_ln1513_4                          (zext             ) [ 0000000]
sub_ln1513_6                           (sub              ) [ 0000000]
trunc_ln1513_7_i                       (partselect       ) [ 0000000]
sext_ln1513_5                          (sext             ) [ 0000000]
zext_ln1513_5                          (zext             ) [ 0000000]
ret_V_47                               (select           ) [ 0100010]
sext_ln186_6                           (sext             ) [ 0000000]
sext_ln186_7                           (sext             ) [ 0000000]
ret_V_50                               (add              ) [ 0000000]
tmp_20                                 (bitselect        ) [ 0000000]
sub_ln1513_7                           (sub              ) [ 0000000]
trunc_ln1513_10_i                      (partselect       ) [ 0000000]
sext_ln1513_6                          (sext             ) [ 0000000]
zext_ln1513_6                          (zext             ) [ 0000000]
sub_ln1513_8                           (sub              ) [ 0000000]
trunc_ln1513_9_i                       (partselect       ) [ 0000000]
sext_ln1513_7                          (sext             ) [ 0000000]
zext_ln1513_7                          (zext             ) [ 0000000]
ret_V_51                               (select           ) [ 0100010]
tmp_15                                 (bitselect        ) [ 0000000]
DBh_V                                  (select           ) [ 0000000]
tmp_16                                 (bitselect        ) [ 0000000]
DBv_V                                  (select           ) [ 0000000]
zext_ln186_2                           (zext             ) [ 0000000]
zext_ln186_3                           (zext             ) [ 0000000]
ret_V_33                               (add              ) [ 0000000]
zext_ln186_6                           (zext             ) [ 0000000]
zext_ln186_7                           (zext             ) [ 0000000]
ret_V_35                               (add              ) [ 0000000]
icmp_ln1027                            (icmp             ) [ 0000000]
tmp_17                                 (bitselect        ) [ 0000000]
sub_ln1513                             (sub              ) [ 0000000]
trunc_ln1513_i                         (partselect       ) [ 0000000]
sext_ln1513                            (sext             ) [ 0000000]
zext_ln1513                            (zext             ) [ 0000000]
sub_ln1513_2                           (sub              ) [ 0000000]
trunc_ln1513_3_i                       (partselect       ) [ 0000000]
sext_ln1513_1                          (sext             ) [ 0000000]
zext_ln1513_1                          (zext             ) [ 0000000]
ret_V_39                               (select           ) [ 0000000]
zext_ln1496_21                         (zext             ) [ 0000000]
tmp_18                                 (bitselect        ) [ 0000000]
sub_ln1513_3                           (sub              ) [ 0000000]
trunc_ln1513_1_i                       (partselect       ) [ 0000000]
sext_ln1513_2                          (sext             ) [ 0000000]
zext_ln1513_2                          (zext             ) [ 0000000]
sub_ln1513_4                           (sub              ) [ 0000000]
trunc_ln1513_5_i                       (partselect       ) [ 0000000]
sext_ln1513_3                          (sext             ) [ 0000000]
zext_ln1513_3                          (zext             ) [ 0000000]
ret_V_43                               (select           ) [ 0000000]
select_ln1027                          (select           ) [ 0000000]
sext_ln1027                            (sext             ) [ 0000000]
ret_V_64                               (sub              ) [ 0100001]
select_ln1027_1                        (select           ) [ 0000000]
sext_ln1027_1                          (sext             ) [ 0000000]
ret_V_65                               (sub              ) [ 0100001]
tmp_21                                 (bitselect        ) [ 0100001]
tmp_22                                 (partselect       ) [ 0100001]
tmp_23                                 (bitselect        ) [ 0000000]
tmp_24                                 (partselect       ) [ 0100001]
xor_ln969_2                            (xor              ) [ 0000000]
and_ln998                              (and              ) [ 0100001]
trunc_ln963                            (trunc            ) [ 0000000]
trunc_ln963_1                          (trunc            ) [ 0000000]
icmp_ln997                             (icmp             ) [ 0000000]
xor_ln997                              (xor              ) [ 0000000]
select_ln997                           (select           ) [ 0000000]
or_ln997                               (or               ) [ 0000000]
r_4                                    (select           ) [ 0000000]
icmp_ln998                             (icmp             ) [ 0000000]
r_5                                    (select           ) [ 0000000]
select_ln998                           (select           ) [ 0000000]
or_ln998                               (or               ) [ 0000000]
select_ln998_1                         (select           ) [ 0000000]
b_4                                    (select           ) [ 0000000]
p_0                                    (bitconcatenate   ) [ 0000000]
write_ln1009                           (write            ) [ 0000000]
br_ln1010                              (br               ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
store_ln0                              (store            ) [ 0000000]
ret_ln0                                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_0_0_01228_224022422_lcssa2458_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_01228_224022422_lcssa2458_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_0_0_01229_224002420_lcssa2456_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_01229_224002420_lcssa2456_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_0_0_01230_223982418_lcssa2454_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_01230_223982418_lcssa2454_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_0_2_0_0_011962415_lcssa2452_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_2_0_0_011962415_lcssa2452_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_0_1_0_0_011952413_lcssa2450_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_011952413_lcssa2450_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_0_0_0_0_011942411_lcssa2448_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_011942411_lcssa2448_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_lcssa24102446_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_lcssa24102446_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_lcssa24092444_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_lcssa24092444_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_lcssa24082442_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_lcssa24082442_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_0_2_0_0_01233_12335_lcssa2375_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_2_0_0_01233_12335_lcssa2375_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_0_1_0_0_01232_12332_lcssa2373_i">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_01232_12332_lcssa2373_i"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_0_0_0_0_01231_12329_lcssa2371_i">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_01231_12329_lcssa2371_i"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="add_ln833_i">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln833_i"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_phase_i">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_phase_i"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="xor_i">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_i"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_y_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_y_i"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="lineBuffer_val_V_2_i">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lineBuffer_val_V_2_i"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="lineBuffer_val_V_i">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lineBuffer_val_V_i"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="trunc_ln">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cmp202_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp202_i"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="cmp58_i">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp58_i"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="imgRB">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgRB"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="imgRgb">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgRgb"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_0_0_01228_224022421_i_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_01228_224022421_i_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_0_0_01229_224002419_i_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_01229_224002419_i_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_0_0_01230_223982417_i_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_01230_223982417_i_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="right_val_V_2_i_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_val_V_2_i_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="right_val_V_1_i_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_val_V_1_i_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="right_val_V_i_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_val_V_i_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_out">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_out1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_out2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_0_2_0_0_01233_12334_i_out">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_2_0_0_01233_12334_i_out"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_0_1_0_0_01232_12331_i_out">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_01232_12331_i_out"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_0_0_0_0_01231_12328_i_out">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_01231_12328_i_out"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="x_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="PixBufVal_val_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixBufVal_val_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="PixBufVal_val_V_12_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixBufVal_val_V_12/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="PixBufVal_val_V_13_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixBufVal_val_V_13/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="right_val_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_val_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="right_val_V_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_val_V_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="right_val_V_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_val_V_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="PixBufVal_val_V_14_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixBufVal_val_V_14/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="PixBufVal_val_V_15_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixBufVal_val_V_15/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="PixBufVal_val_V_16_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="PixBufVal_val_V_16/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="r_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="center_val_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="center_val_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="b_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="cmp58_i_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp58_i_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="cmp202_i_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp202_i_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="11" slack="0"/>
<pin id="221" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="out_y_i_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="12" slack="0"/>
<pin id="227" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_y_i_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="xor_i_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="0"/>
<pin id="232" dir="0" index="1" bw="15" slack="0"/>
<pin id="233" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xor_i_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="x_phase_i_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_phase_i_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln833_i_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="0" index="1" bw="11" slack="0"/>
<pin id="245" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln833_i_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_0_0_0_0_01231_12329_lcssa2371_i_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_0_0_01231_12329_lcssa2371_i_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_0_1_0_0_01232_12332_lcssa2373_i_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="10" slack="0"/>
<pin id="257" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_1_0_0_01232_12332_lcssa2373_i_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_0_2_0_0_01233_12335_lcssa2375_i_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="0"/>
<pin id="263" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_2_0_0_01233_12335_lcssa2375_i_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_lcssa24082442_i_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="10" slack="0"/>
<pin id="269" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_lcssa24082442_i_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_lcssa24092444_i_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="10" slack="0"/>
<pin id="275" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_lcssa24092444_i_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_lcssa24102446_i_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="10" slack="0"/>
<pin id="281" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_lcssa24102446_i_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_0_0_0_0_011942411_lcssa2448_i_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_0_0_011942411_lcssa2448_i_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_0_1_0_0_011952413_lcssa2450_i_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_1_0_0_011952413_lcssa2450_i_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_0_2_0_0_011962415_lcssa2452_i_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_2_0_0_011962415_lcssa2452_i_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_0_0_01230_223982418_lcssa2454_i_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="0"/>
<pin id="305" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_01230_223982418_lcssa2454_i_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_0_0_01229_224002420_lcssa2456_i_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="0" index="1" bw="10" slack="0"/>
<pin id="311" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_01229_224002420_lcssa2456_i_read/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_0_0_01228_224022422_lcssa2458_i_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="0" index="1" bw="10" slack="0"/>
<pin id="317" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_01228_224022422_lcssa2458_i_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_Result_2_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="30" slack="0"/>
<pin id="322" dir="0" index="1" bw="30" slack="0"/>
<pin id="323" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="write_ln1009_write_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="30" slack="0"/>
<pin id="329" dir="0" index="2" bw="30" slack="0"/>
<pin id="330" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1009/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="lineBuffer_val_V_2_i_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="30" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="11" slack="0"/>
<pin id="337" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_val_V_2_i_addr/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="lineBuffer_val_V_i_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="30" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="11" slack="0"/>
<pin id="344" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_val_V_i_addr/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="1"/>
<pin id="349" dir="0" index="1" bw="30" slack="0"/>
<pin id="350" dir="0" index="2" bw="0" slack="0"/>
<pin id="352" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="353" dir="0" index="5" bw="30" slack="2147483647"/>
<pin id="354" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="30" slack="2147483647"/>
<pin id="355" dir="1" index="7" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal_V/1 store_ln798/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="2"/>
<pin id="359" dir="0" index="1" bw="30" slack="0"/>
<pin id="360" dir="0" index="2" bw="0" slack="1"/>
<pin id="362" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="363" dir="0" index="5" bw="30" slack="2147483647"/>
<pin id="364" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="30" slack="2147483647"/>
<pin id="365" dir="1" index="7" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal_V_2/2 store_ln942/3 "/>
</bind>
</comp>

<comp id="367" class="1005" name="p_0_0_01228_22402_ph_i_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="369" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_01228_22402_ph_i (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_0_0_01228_22402_ph_i_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="10" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_01228_22402_ph_i/3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="p_0_0_01229_22400_ph_i_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="378" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_01229_22400_ph_i (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_0_0_01229_22400_ph_i_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="10" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_01229_22400_ph_i/3 "/>
</bind>
</comp>

<comp id="385" class="1005" name="p_0_0_01230_22398_ph_i_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="387" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_01230_22398_ph_i (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_0_0_01230_22398_ph_i_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="10" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_01230_22398_ph_i/3 "/>
</bind>
</comp>

<comp id="394" class="1005" name="down_val_V_2_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="396" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="down_val_V_2 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="down_val_V_2_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="10" slack="0"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="down_val_V_2/3 "/>
</bind>
</comp>

<comp id="403" class="1005" name="down_val_V_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="405" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="down_val_V_1 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="down_val_V_1_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="10" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="down_val_V_1/3 "/>
</bind>
</comp>

<comp id="412" class="1005" name="down_val_V_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="414" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="down_val_V (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="down_val_V_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="10" slack="0"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="down_val_V/3 "/>
</bind>
</comp>

<comp id="421" class="1005" name="pix_val_V_8_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="3"/>
<pin id="423" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="pix_val_V_8 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="pix_val_V_8_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="10" slack="0"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_8/3 "/>
</bind>
</comp>

<comp id="431" class="1005" name="pix_val_V_7_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="2"/>
<pin id="433" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="pix_val_V_7 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="pix_val_V_7_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="10" slack="0"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_7/3 "/>
</bind>
</comp>

<comp id="441" class="1005" name="pix_val_V_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="3"/>
<pin id="443" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="pix_val_V (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="pix_val_V_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="10" slack="0"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V/3 "/>
</bind>
</comp>

<comp id="451" class="1005" name="up_val_V_2_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="453" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="up_val_V_2 (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="up_val_V_2_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="10" slack="0"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="up_val_V_2/3 "/>
</bind>
</comp>

<comp id="460" class="1005" name="up_val_V_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="462" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="up_val_V_1 (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="up_val_V_1_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="0"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="10" slack="0"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="up_val_V_1/3 "/>
</bind>
</comp>

<comp id="469" class="1005" name="up_val_V_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="471" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="up_val_V (phireg) "/>
</bind>
</comp>

<comp id="472" class="1004" name="up_val_V_phi_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="10" slack="0"/>
<pin id="476" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="up_val_V/3 "/>
</bind>
</comp>

<comp id="478" class="1005" name="left_val_V_2_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="480" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="left_val_V_2 (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="left_val_V_2_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="10" slack="1"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="10" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="left_val_V_2/4 "/>
</bind>
</comp>

<comp id="487" class="1005" name="left_val_V_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="489" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="left_val_V_1 (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="left_val_V_1_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="1"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="10" slack="1"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="left_val_V_1/4 "/>
</bind>
</comp>

<comp id="496" class="1005" name="left_val_V_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="498" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="left_val_V (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="left_val_V_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="1"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="10" slack="1"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="left_val_V/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln0_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="0"/>
<pin id="507" dir="0" index="1" bw="10" slack="0"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln0_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln0_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="0"/>
<pin id="517" dir="0" index="1" bw="10" slack="0"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln0_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="0" index="1" bw="10" slack="0"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln0_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="0"/>
<pin id="527" dir="0" index="1" bw="10" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln0_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="0"/>
<pin id="532" dir="0" index="1" bw="10" slack="0"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln0_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="0"/>
<pin id="537" dir="0" index="1" bw="10" slack="0"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln0_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="0"/>
<pin id="542" dir="0" index="1" bw="10" slack="0"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln0_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="0" index="1" bw="10" slack="0"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln0_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="0"/>
<pin id="552" dir="0" index="1" bw="10" slack="0"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln0_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="0"/>
<pin id="557" dir="0" index="1" bw="10" slack="0"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln0_store_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="10" slack="0"/>
<pin id="562" dir="0" index="1" bw="10" slack="0"/>
<pin id="563" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln0_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="11" slack="0"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="z_load_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="11" slack="0"/>
<pin id="572" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln836_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="11" slack="0"/>
<pin id="575" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln836/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln836_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="11" slack="0"/>
<pin id="579" dir="0" index="1" bw="11" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln836/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="x_8_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_8/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln836_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="11" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln836_1/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln844_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="0"/>
<pin id="597" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln844/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="out_x_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="11" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_x/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="icmp_ln846_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="11" slack="0"/>
<pin id="607" dir="0" index="1" bw="11" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln846/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="cmp160_i_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="11" slack="0"/>
<pin id="613" dir="0" index="1" bw="11" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp160_i/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="xor_ln969_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln969/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="xor_ln969_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln969_1/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln969_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln969/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="icmp_ln969_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="15" slack="0"/>
<pin id="635" dir="0" index="1" bw="15" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln969/1 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_ln1007_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="12" slack="0"/>
<pin id="641" dir="0" index="1" bw="12" slack="0"/>
<pin id="642" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1007/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_25_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="12" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="store_ln836_store_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="0"/>
<pin id="655" dir="0" index="1" bw="11" slack="0"/>
<pin id="656" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="PixBufVal_val_V_20_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="30" slack="0"/>
<pin id="660" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="PixBufVal_val_V_20/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="PixBufVal_val_V_21_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="0" index="1" bw="30" slack="0"/>
<pin id="665" dir="0" index="2" bw="5" slack="0"/>
<pin id="666" dir="0" index="3" bw="6" slack="0"/>
<pin id="667" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixBufVal_val_V_21/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="PixBufVal_val_V_22_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="0"/>
<pin id="674" dir="0" index="1" bw="30" slack="0"/>
<pin id="675" dir="0" index="2" bw="6" slack="0"/>
<pin id="676" dir="0" index="3" bw="6" slack="0"/>
<pin id="677" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixBufVal_val_V_22/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="trunc_ln868_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="30" slack="0"/>
<pin id="684" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln868/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln868_1_i_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="0"/>
<pin id="688" dir="0" index="1" bw="30" slack="0"/>
<pin id="689" dir="0" index="2" bw="5" slack="0"/>
<pin id="690" dir="0" index="3" bw="6" slack="0"/>
<pin id="691" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln868_1_i/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="trunc_ln868_2_i_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="0"/>
<pin id="698" dir="0" index="1" bw="30" slack="0"/>
<pin id="699" dir="0" index="2" bw="6" slack="0"/>
<pin id="700" dir="0" index="3" bw="6" slack="0"/>
<pin id="701" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln868_2_i/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="PixBufVal_val_V_load_load_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="10" slack="2"/>
<pin id="708" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PixBufVal_val_V_load/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="PixBufVal_val_V_12_load_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="2"/>
<pin id="712" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PixBufVal_val_V_12_load/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="PixBufVal_val_V_13_load_load_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="2"/>
<pin id="716" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PixBufVal_val_V_13_load/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="right_val_V_3_load_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="10" slack="2"/>
<pin id="720" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_val_V_3/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="right_val_V_4_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="10" slack="2"/>
<pin id="724" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_val_V_4/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="right_val_V_5_load_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="10" slack="2"/>
<pin id="728" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_val_V_5/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="PixBufVal_val_V_14_load_load_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="2"/>
<pin id="732" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PixBufVal_val_V_14_load/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="PixBufVal_val_V_15_load_load_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="2"/>
<pin id="736" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PixBufVal_val_V_15_load/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="PixBufVal_val_V_16_load_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="10" slack="2"/>
<pin id="740" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PixBufVal_val_V_16_load/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="r_load_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="10" slack="2"/>
<pin id="744" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="center_val_V_load_load_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="10" slack="2"/>
<pin id="747" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="center_val_V_load/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="b_load_load_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="10" slack="2"/>
<pin id="750" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="PixBufVal_val_V_17_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="30" slack="0"/>
<pin id="753" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="PixBufVal_val_V_17/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="PixBufVal_val_V_18_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="10" slack="0"/>
<pin id="757" dir="0" index="1" bw="30" slack="0"/>
<pin id="758" dir="0" index="2" bw="5" slack="0"/>
<pin id="759" dir="0" index="3" bw="6" slack="0"/>
<pin id="760" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixBufVal_val_V_18/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="PixBufVal_val_V_19_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="10" slack="0"/>
<pin id="767" dir="0" index="1" bw="30" slack="0"/>
<pin id="768" dir="0" index="2" bw="6" slack="0"/>
<pin id="769" dir="0" index="3" bw="6" slack="0"/>
<pin id="770" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="PixBufVal_val_V_19/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln912_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="2"/>
<pin id="777" dir="0" index="1" bw="10" slack="1"/>
<pin id="778" dir="0" index="2" bw="10" slack="0"/>
<pin id="779" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln912/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="select_ln912_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="2"/>
<pin id="784" dir="0" index="1" bw="10" slack="1"/>
<pin id="785" dir="0" index="2" bw="10" slack="0"/>
<pin id="786" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln912_1/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="select_ln912_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="2"/>
<pin id="791" dir="0" index="1" bw="10" slack="1"/>
<pin id="792" dir="0" index="2" bw="10" slack="0"/>
<pin id="793" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln912_2/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="select_ln912_3_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="2"/>
<pin id="798" dir="0" index="1" bw="10" slack="1"/>
<pin id="799" dir="0" index="2" bw="10" slack="0"/>
<pin id="800" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln912_3/3 "/>
</bind>
</comp>

<comp id="802" class="1004" name="select_ln912_4_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="2"/>
<pin id="804" dir="0" index="1" bw="10" slack="1"/>
<pin id="805" dir="0" index="2" bw="10" slack="0"/>
<pin id="806" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln912_4/3 "/>
</bind>
</comp>

<comp id="808" class="1004" name="select_ln912_5_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="2"/>
<pin id="810" dir="0" index="1" bw="10" slack="1"/>
<pin id="811" dir="0" index="2" bw="10" slack="0"/>
<pin id="812" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln912_5/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="select_ln912_6_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="2"/>
<pin id="816" dir="0" index="1" bw="10" slack="0"/>
<pin id="817" dir="0" index="2" bw="10" slack="0"/>
<pin id="818" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln912_6/3 "/>
</bind>
</comp>

<comp id="822" class="1004" name="select_ln912_7_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="2"/>
<pin id="824" dir="0" index="1" bw="10" slack="0"/>
<pin id="825" dir="0" index="2" bw="10" slack="0"/>
<pin id="826" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln912_7/3 "/>
</bind>
</comp>

<comp id="830" class="1004" name="select_ln912_8_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="2"/>
<pin id="832" dir="0" index="1" bw="10" slack="0"/>
<pin id="833" dir="0" index="2" bw="10" slack="0"/>
<pin id="834" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln912_8/3 "/>
</bind>
</comp>

<comp id="838" class="1004" name="select_ln912_9_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="2"/>
<pin id="840" dir="0" index="1" bw="10" slack="0"/>
<pin id="841" dir="0" index="2" bw="10" slack="0"/>
<pin id="842" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln912_9/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="select_ln912_10_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="2"/>
<pin id="848" dir="0" index="1" bw="10" slack="0"/>
<pin id="849" dir="0" index="2" bw="10" slack="0"/>
<pin id="850" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln912_10/3 "/>
</bind>
</comp>

<comp id="854" class="1004" name="select_ln912_11_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="2"/>
<pin id="856" dir="0" index="1" bw="10" slack="0"/>
<pin id="857" dir="0" index="2" bw="10" slack="0"/>
<pin id="858" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln912_11/3 "/>
</bind>
</comp>

<comp id="862" class="1004" name="PixBufVal_val_V_25_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="2"/>
<pin id="864" dir="0" index="1" bw="10" slack="1"/>
<pin id="865" dir="0" index="2" bw="10" slack="0"/>
<pin id="866" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="PixBufVal_val_V_25/3 "/>
</bind>
</comp>

<comp id="868" class="1004" name="PixBufVal_val_V_24_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="2"/>
<pin id="870" dir="0" index="1" bw="10" slack="1"/>
<pin id="871" dir="0" index="2" bw="10" slack="0"/>
<pin id="872" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="PixBufVal_val_V_24/3 "/>
</bind>
</comp>

<comp id="874" class="1004" name="PixBufVal_val_V_23_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="2"/>
<pin id="876" dir="0" index="1" bw="10" slack="1"/>
<pin id="877" dir="0" index="2" bw="10" slack="0"/>
<pin id="878" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="PixBufVal_val_V_23/3 "/>
</bind>
</comp>

<comp id="880" class="1004" name="p_Result_s_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="30" slack="0"/>
<pin id="882" dir="0" index="1" bw="10" slack="0"/>
<pin id="883" dir="0" index="2" bw="10" slack="0"/>
<pin id="884" dir="0" index="3" bw="10" slack="0"/>
<pin id="885" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="891" class="1004" name="store_ln944_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="10" slack="0"/>
<pin id="893" dir="0" index="1" bw="10" slack="2"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln944/3 "/>
</bind>
</comp>

<comp id="896" class="1004" name="store_ln944_store_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="10" slack="0"/>
<pin id="898" dir="0" index="1" bw="10" slack="2"/>
<pin id="899" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln944/3 "/>
</bind>
</comp>

<comp id="901" class="1004" name="store_ln944_store_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="10" slack="0"/>
<pin id="903" dir="0" index="1" bw="10" slack="2"/>
<pin id="904" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln944/3 "/>
</bind>
</comp>

<comp id="906" class="1004" name="store_ln944_store_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="10" slack="1"/>
<pin id="908" dir="0" index="1" bw="10" slack="2"/>
<pin id="909" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln944/3 "/>
</bind>
</comp>

<comp id="910" class="1004" name="store_ln944_store_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="10" slack="1"/>
<pin id="912" dir="0" index="1" bw="10" slack="2"/>
<pin id="913" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln944/3 "/>
</bind>
</comp>

<comp id="914" class="1004" name="store_ln944_store_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="10" slack="1"/>
<pin id="916" dir="0" index="1" bw="10" slack="2"/>
<pin id="917" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln944/3 "/>
</bind>
</comp>

<comp id="918" class="1004" name="store_ln944_store_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="10" slack="0"/>
<pin id="920" dir="0" index="1" bw="10" slack="2"/>
<pin id="921" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln944/3 "/>
</bind>
</comp>

<comp id="923" class="1004" name="store_ln944_store_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="10" slack="0"/>
<pin id="925" dir="0" index="1" bw="10" slack="2"/>
<pin id="926" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln944/3 "/>
</bind>
</comp>

<comp id="928" class="1004" name="store_ln944_store_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="10" slack="0"/>
<pin id="930" dir="0" index="1" bw="10" slack="2"/>
<pin id="931" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln944/3 "/>
</bind>
</comp>

<comp id="933" class="1004" name="zext_ln1496_11_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="10" slack="0"/>
<pin id="935" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496_11/3 "/>
</bind>
</comp>

<comp id="937" class="1004" name="zext_ln1496_12_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="10" slack="0"/>
<pin id="939" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496_12/3 "/>
</bind>
</comp>

<comp id="941" class="1004" name="zext_ln1496_15_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="10" slack="0"/>
<pin id="943" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496_15/3 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln1496_16_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="10" slack="0"/>
<pin id="947" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496_16/3 "/>
</bind>
</comp>

<comp id="949" class="1004" name="zext_ln1496_19_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="10" slack="0"/>
<pin id="951" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496_19/3 "/>
</bind>
</comp>

<comp id="953" class="1004" name="zext_ln1496_20_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="0"/>
<pin id="955" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496_20/3 "/>
</bind>
</comp>

<comp id="957" class="1004" name="ret_V_31_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="0"/>
<pin id="959" dir="0" index="1" bw="10" slack="0"/>
<pin id="960" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_31/3 "/>
</bind>
</comp>

<comp id="963" class="1004" name="trunc_ln61_8_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="11" slack="0"/>
<pin id="965" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61_8/3 "/>
</bind>
</comp>

<comp id="967" class="1004" name="ret_V_60_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="10" slack="0"/>
<pin id="969" dir="0" index="1" bw="10" slack="0"/>
<pin id="970" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_60/3 "/>
</bind>
</comp>

<comp id="973" class="1004" name="ret_V_61_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="10" slack="0"/>
<pin id="975" dir="0" index="1" bw="10" slack="0"/>
<pin id="976" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_61/3 "/>
</bind>
</comp>

<comp id="979" class="1004" name="ret_V_62_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="0"/>
<pin id="981" dir="0" index="1" bw="10" slack="0"/>
<pin id="982" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_62/3 "/>
</bind>
</comp>

<comp id="985" class="1004" name="ret_V_63_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="10" slack="0"/>
<pin id="987" dir="0" index="1" bw="10" slack="0"/>
<pin id="988" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_63/3 "/>
</bind>
</comp>

<comp id="991" class="1004" name="store_ln836_store_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="10" slack="0"/>
<pin id="993" dir="0" index="1" bw="10" slack="2"/>
<pin id="994" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/3 "/>
</bind>
</comp>

<comp id="996" class="1004" name="store_ln836_store_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="10" slack="0"/>
<pin id="998" dir="0" index="1" bw="10" slack="2"/>
<pin id="999" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/3 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="store_ln836_store_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="10" slack="0"/>
<pin id="1003" dir="0" index="1" bw="10" slack="2"/>
<pin id="1004" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/3 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="right_val_V_load_1_load_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="10" slack="3"/>
<pin id="1008" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_val_V_load_1/4 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="right_val_V_1_load_1_load_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="10" slack="3"/>
<pin id="1011" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_val_V_1_load_1/4 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="right_val_V_2_load_1_load_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="10" slack="3"/>
<pin id="1014" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_val_V_2_load_1/4 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="zext_ln1496_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="10" slack="0"/>
<pin id="1017" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496/4 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="zext_ln1496_10_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="10" slack="0"/>
<pin id="1021" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496_10/4 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="ret_V_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="10" slack="0"/>
<pin id="1025" dir="0" index="1" bw="10" slack="0"/>
<pin id="1026" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="trunc_ln61_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="11" slack="0"/>
<pin id="1031" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/4 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="sub_ln61_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="10" slack="0"/>
<pin id="1036" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/4 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="11" slack="0"/>
<pin id="1042" dir="0" index="2" bw="5" slack="0"/>
<pin id="1043" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="DRh_V_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="10" slack="0"/>
<pin id="1050" dir="0" index="2" bw="10" slack="0"/>
<pin id="1051" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="DRh_V/4 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="ret_V_27_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="10" slack="1"/>
<pin id="1057" dir="0" index="1" bw="10" slack="1"/>
<pin id="1058" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_27/4 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="trunc_ln61_4_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="11" slack="0"/>
<pin id="1061" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61_4/4 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="sub_ln61_4_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="10" slack="0"/>
<pin id="1066" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61_4/4 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_12_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="11" slack="0"/>
<pin id="1072" dir="0" index="2" bw="5" slack="0"/>
<pin id="1073" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="DRv_V_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="10" slack="0"/>
<pin id="1080" dir="0" index="2" bw="10" slack="0"/>
<pin id="1081" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="DRv_V/4 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="zext_ln1496_13_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="10" slack="0"/>
<pin id="1087" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496_13/4 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="zext_ln1496_14_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="10" slack="0"/>
<pin id="1091" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496_14/4 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="ret_V_28_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="10" slack="0"/>
<pin id="1095" dir="0" index="1" bw="10" slack="0"/>
<pin id="1096" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_28/4 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="trunc_ln61_5_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="11" slack="0"/>
<pin id="1101" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61_5/4 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="sub_ln61_5_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="10" slack="0"/>
<pin id="1106" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61_5/4 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_13_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="11" slack="0"/>
<pin id="1112" dir="0" index="2" bw="5" slack="0"/>
<pin id="1113" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="DGh_V_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="0" index="1" bw="10" slack="0"/>
<pin id="1120" dir="0" index="2" bw="10" slack="0"/>
<pin id="1121" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="DGh_V/4 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="ret_V_29_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="10" slack="1"/>
<pin id="1127" dir="0" index="1" bw="10" slack="1"/>
<pin id="1128" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_29/4 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="trunc_ln61_6_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="11" slack="0"/>
<pin id="1131" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61_6/4 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sub_ln61_6_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="10" slack="0"/>
<pin id="1136" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61_6/4 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="tmp_14_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="0"/>
<pin id="1141" dir="0" index="1" bw="11" slack="0"/>
<pin id="1142" dir="0" index="2" bw="5" slack="0"/>
<pin id="1143" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="DGv_V_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="10" slack="0"/>
<pin id="1150" dir="0" index="2" bw="10" slack="0"/>
<pin id="1151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="DGv_V/4 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="zext_ln1496_17_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="10" slack="0"/>
<pin id="1157" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496_17/4 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="zext_ln1496_18_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="10" slack="0"/>
<pin id="1161" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496_18/4 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="ret_V_30_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="10" slack="0"/>
<pin id="1165" dir="0" index="1" bw="10" slack="0"/>
<pin id="1166" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_30/4 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="trunc_ln61_7_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="11" slack="0"/>
<pin id="1171" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61_7/4 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="sub_ln61_7_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="0"/>
<pin id="1175" dir="0" index="1" bw="10" slack="0"/>
<pin id="1176" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61_7/4 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="sub_ln61_8_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="0"/>
<pin id="1181" dir="0" index="1" bw="10" slack="1"/>
<pin id="1182" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61_8/4 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="zext_ln186_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="10" slack="0"/>
<pin id="1186" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/4 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="zext_ln186_1_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="10" slack="0"/>
<pin id="1190" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/4 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="ret_V_54_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="10" slack="0"/>
<pin id="1194" dir="0" index="1" bw="10" slack="0"/>
<pin id="1195" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_54/4 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="zext_ln186_4_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="10" slack="0"/>
<pin id="1200" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_4/4 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="zext_ln186_5_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="10" slack="0"/>
<pin id="1204" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_5/4 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="ret_V_55_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="10" slack="0"/>
<pin id="1208" dir="0" index="1" bw="10" slack="0"/>
<pin id="1209" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_55/4 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="ret_V_56_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="10" slack="0"/>
<pin id="1214" dir="0" index="1" bw="10" slack="0"/>
<pin id="1215" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_56/4 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="ret_V_57_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="10" slack="0"/>
<pin id="1220" dir="0" index="1" bw="10" slack="0"/>
<pin id="1221" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_57/4 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="sext_ln186_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="11" slack="0"/>
<pin id="1226" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/4 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="sext_ln186_1_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="11" slack="0"/>
<pin id="1230" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_1/4 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="ret_V_38_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="11" slack="0"/>
<pin id="1234" dir="0" index="1" bw="11" slack="0"/>
<pin id="1235" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/4 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="ret_V_58_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="10" slack="0"/>
<pin id="1240" dir="0" index="1" bw="10" slack="0"/>
<pin id="1241" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_58/4 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="ret_V_59_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="10" slack="0"/>
<pin id="1246" dir="0" index="1" bw="10" slack="0"/>
<pin id="1247" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_59/4 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="sext_ln186_2_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="11" slack="0"/>
<pin id="1252" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_2/4 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="sext_ln186_3_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="11" slack="0"/>
<pin id="1256" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_3/4 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="ret_V_42_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="11" slack="0"/>
<pin id="1260" dir="0" index="1" bw="11" slack="0"/>
<pin id="1261" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_42/4 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="sext_ln186_4_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="11" slack="1"/>
<pin id="1266" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_4/4 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="sext_ln186_5_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="11" slack="1"/>
<pin id="1269" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_5/4 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="ret_V_46_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="11" slack="0"/>
<pin id="1272" dir="0" index="1" bw="11" slack="0"/>
<pin id="1273" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_46/4 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="tmp_19_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="0"/>
<pin id="1278" dir="0" index="1" bw="12" slack="0"/>
<pin id="1279" dir="0" index="2" bw="5" slack="0"/>
<pin id="1280" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="sub_ln1513_5_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="0"/>
<pin id="1286" dir="0" index="1" bw="12" slack="0"/>
<pin id="1287" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1513_5/4 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="trunc_ln1513_2_i_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="11" slack="0"/>
<pin id="1292" dir="0" index="1" bw="12" slack="0"/>
<pin id="1293" dir="0" index="2" bw="1" slack="0"/>
<pin id="1294" dir="0" index="3" bw="5" slack="0"/>
<pin id="1295" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1513_2_i/4 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="sext_ln1513_4_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="11" slack="0"/>
<pin id="1302" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1513_4/4 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="zext_ln1513_4_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="11" slack="0"/>
<pin id="1306" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513_4/4 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="sub_ln1513_6_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="0"/>
<pin id="1310" dir="0" index="1" bw="12" slack="0"/>
<pin id="1311" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1513_6/4 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="trunc_ln1513_7_i_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="11" slack="0"/>
<pin id="1316" dir="0" index="1" bw="12" slack="0"/>
<pin id="1317" dir="0" index="2" bw="1" slack="0"/>
<pin id="1318" dir="0" index="3" bw="5" slack="0"/>
<pin id="1319" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1513_7_i/4 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="sext_ln1513_5_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="11" slack="0"/>
<pin id="1326" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1513_5/4 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="zext_ln1513_5_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="11" slack="0"/>
<pin id="1330" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513_5/4 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="ret_V_47_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="0"/>
<pin id="1334" dir="0" index="1" bw="13" slack="0"/>
<pin id="1335" dir="0" index="2" bw="13" slack="0"/>
<pin id="1336" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_47/4 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="sext_ln186_6_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="11" slack="1"/>
<pin id="1342" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_6/4 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="sext_ln186_7_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="11" slack="1"/>
<pin id="1345" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_7/4 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="ret_V_50_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="11" slack="0"/>
<pin id="1348" dir="0" index="1" bw="11" slack="0"/>
<pin id="1349" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_50/4 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="tmp_20_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="0"/>
<pin id="1354" dir="0" index="1" bw="12" slack="0"/>
<pin id="1355" dir="0" index="2" bw="5" slack="0"/>
<pin id="1356" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="sub_ln1513_7_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="1" slack="0"/>
<pin id="1362" dir="0" index="1" bw="12" slack="0"/>
<pin id="1363" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1513_7/4 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="trunc_ln1513_10_i_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="11" slack="0"/>
<pin id="1368" dir="0" index="1" bw="12" slack="0"/>
<pin id="1369" dir="0" index="2" bw="1" slack="0"/>
<pin id="1370" dir="0" index="3" bw="5" slack="0"/>
<pin id="1371" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1513_10_i/4 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="sext_ln1513_6_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="11" slack="0"/>
<pin id="1378" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1513_6/4 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="zext_ln1513_6_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="11" slack="0"/>
<pin id="1382" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513_6/4 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="sub_ln1513_8_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="0"/>
<pin id="1386" dir="0" index="1" bw="12" slack="0"/>
<pin id="1387" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1513_8/4 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="trunc_ln1513_9_i_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="11" slack="0"/>
<pin id="1392" dir="0" index="1" bw="12" slack="0"/>
<pin id="1393" dir="0" index="2" bw="1" slack="0"/>
<pin id="1394" dir="0" index="3" bw="5" slack="0"/>
<pin id="1395" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1513_9_i/4 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="sext_ln1513_7_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="11" slack="0"/>
<pin id="1402" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1513_7/4 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="zext_ln1513_7_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="11" slack="0"/>
<pin id="1406" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513_7/4 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="ret_V_51_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="0"/>
<pin id="1410" dir="0" index="1" bw="13" slack="0"/>
<pin id="1411" dir="0" index="2" bw="13" slack="0"/>
<pin id="1412" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_51/4 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="tmp_15_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="0"/>
<pin id="1418" dir="0" index="1" bw="11" slack="1"/>
<pin id="1419" dir="0" index="2" bw="5" slack="0"/>
<pin id="1420" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="DBh_V_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="0"/>
<pin id="1425" dir="0" index="1" bw="10" slack="1"/>
<pin id="1426" dir="0" index="2" bw="10" slack="1"/>
<pin id="1427" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="DBh_V/5 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="tmp_16_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="0"/>
<pin id="1431" dir="0" index="1" bw="11" slack="2"/>
<pin id="1432" dir="0" index="2" bw="5" slack="0"/>
<pin id="1433" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="DBv_V_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="0"/>
<pin id="1438" dir="0" index="1" bw="10" slack="1"/>
<pin id="1439" dir="0" index="2" bw="10" slack="2"/>
<pin id="1440" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="DBv_V/5 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="zext_ln186_2_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="11" slack="1"/>
<pin id="1444" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_2/5 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="zext_ln186_3_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="10" slack="0"/>
<pin id="1447" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_3/5 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="ret_V_33_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="11" slack="0"/>
<pin id="1451" dir="0" index="1" bw="10" slack="0"/>
<pin id="1452" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/5 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="zext_ln186_6_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="11" slack="1"/>
<pin id="1457" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_6/5 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="zext_ln186_7_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="10" slack="0"/>
<pin id="1460" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_7/5 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="ret_V_35_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="11" slack="0"/>
<pin id="1464" dir="0" index="1" bw="10" slack="0"/>
<pin id="1465" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/5 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="icmp_ln1027_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="12" slack="0"/>
<pin id="1470" dir="0" index="1" bw="12" slack="0"/>
<pin id="1471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/5 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="tmp_17_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="0"/>
<pin id="1476" dir="0" index="1" bw="12" slack="1"/>
<pin id="1477" dir="0" index="2" bw="5" slack="0"/>
<pin id="1478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="sub_ln1513_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="1" slack="0"/>
<pin id="1483" dir="0" index="1" bw="12" slack="1"/>
<pin id="1484" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1513/5 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="trunc_ln1513_i_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="11" slack="0"/>
<pin id="1488" dir="0" index="1" bw="12" slack="0"/>
<pin id="1489" dir="0" index="2" bw="1" slack="0"/>
<pin id="1490" dir="0" index="3" bw="5" slack="0"/>
<pin id="1491" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1513_i/5 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="sext_ln1513_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="11" slack="0"/>
<pin id="1498" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1513/5 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="zext_ln1513_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="11" slack="0"/>
<pin id="1502" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513/5 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="sub_ln1513_2_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="1" slack="0"/>
<pin id="1506" dir="0" index="1" bw="12" slack="0"/>
<pin id="1507" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1513_2/5 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="trunc_ln1513_3_i_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="11" slack="0"/>
<pin id="1512" dir="0" index="1" bw="12" slack="1"/>
<pin id="1513" dir="0" index="2" bw="1" slack="0"/>
<pin id="1514" dir="0" index="3" bw="5" slack="0"/>
<pin id="1515" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1513_3_i/5 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="sext_ln1513_1_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="11" slack="0"/>
<pin id="1521" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1513_1/5 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="zext_ln1513_1_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="11" slack="0"/>
<pin id="1525" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513_1/5 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="ret_V_39_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="0"/>
<pin id="1529" dir="0" index="1" bw="13" slack="0"/>
<pin id="1530" dir="0" index="2" bw="13" slack="0"/>
<pin id="1531" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_39/5 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="zext_ln1496_21_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="10" slack="2"/>
<pin id="1537" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496_21/5 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="tmp_18_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="1" slack="0"/>
<pin id="1541" dir="0" index="1" bw="12" slack="1"/>
<pin id="1542" dir="0" index="2" bw="5" slack="0"/>
<pin id="1543" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="sub_ln1513_3_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="1" slack="0"/>
<pin id="1548" dir="0" index="1" bw="12" slack="1"/>
<pin id="1549" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1513_3/5 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="trunc_ln1513_1_i_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="11" slack="0"/>
<pin id="1553" dir="0" index="1" bw="12" slack="0"/>
<pin id="1554" dir="0" index="2" bw="1" slack="0"/>
<pin id="1555" dir="0" index="3" bw="5" slack="0"/>
<pin id="1556" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1513_1_i/5 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="sext_ln1513_2_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="11" slack="0"/>
<pin id="1563" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1513_2/5 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="zext_ln1513_2_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="11" slack="0"/>
<pin id="1567" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513_2/5 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="sub_ln1513_4_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="1" slack="0"/>
<pin id="1571" dir="0" index="1" bw="12" slack="0"/>
<pin id="1572" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1513_4/5 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="trunc_ln1513_5_i_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="11" slack="0"/>
<pin id="1577" dir="0" index="1" bw="12" slack="1"/>
<pin id="1578" dir="0" index="2" bw="1" slack="0"/>
<pin id="1579" dir="0" index="3" bw="5" slack="0"/>
<pin id="1580" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1513_5_i/5 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="sext_ln1513_3_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="11" slack="0"/>
<pin id="1586" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1513_3/5 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="zext_ln1513_3_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="11" slack="0"/>
<pin id="1590" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513_3/5 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="ret_V_43_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="1" slack="0"/>
<pin id="1594" dir="0" index="1" bw="13" slack="0"/>
<pin id="1595" dir="0" index="2" bw="13" slack="0"/>
<pin id="1596" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_43/5 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="select_ln1027_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="1" slack="0"/>
<pin id="1602" dir="0" index="1" bw="13" slack="0"/>
<pin id="1603" dir="0" index="2" bw="13" slack="1"/>
<pin id="1604" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/5 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="sext_ln1027_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="13" slack="0"/>
<pin id="1609" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1027/5 "/>
</bind>
</comp>

<comp id="1611" class="1004" name="ret_V_64_fu_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="10" slack="0"/>
<pin id="1613" dir="0" index="1" bw="13" slack="0"/>
<pin id="1614" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_64/5 "/>
</bind>
</comp>

<comp id="1617" class="1004" name="select_ln1027_1_fu_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="1" slack="0"/>
<pin id="1619" dir="0" index="1" bw="13" slack="0"/>
<pin id="1620" dir="0" index="2" bw="13" slack="1"/>
<pin id="1621" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_1/5 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="sext_ln1027_1_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="13" slack="0"/>
<pin id="1626" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1027_1/5 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="ret_V_65_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="10" slack="0"/>
<pin id="1630" dir="0" index="1" bw="13" slack="0"/>
<pin id="1631" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_65/5 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="tmp_21_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="1" slack="0"/>
<pin id="1636" dir="0" index="1" bw="14" slack="0"/>
<pin id="1637" dir="0" index="2" bw="5" slack="0"/>
<pin id="1638" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="tmp_22_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="4" slack="0"/>
<pin id="1644" dir="0" index="1" bw="14" slack="0"/>
<pin id="1645" dir="0" index="2" bw="5" slack="0"/>
<pin id="1646" dir="0" index="3" bw="5" slack="0"/>
<pin id="1647" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="tmp_23_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="1" slack="0"/>
<pin id="1654" dir="0" index="1" bw="14" slack="0"/>
<pin id="1655" dir="0" index="2" bw="5" slack="0"/>
<pin id="1656" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="tmp_24_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="4" slack="0"/>
<pin id="1662" dir="0" index="1" bw="14" slack="0"/>
<pin id="1663" dir="0" index="2" bw="5" slack="0"/>
<pin id="1664" dir="0" index="3" bw="5" slack="0"/>
<pin id="1665" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="xor_ln969_2_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="4"/>
<pin id="1672" dir="0" index="1" bw="1" slack="0"/>
<pin id="1673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln969_2/5 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="and_ln998_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="1" slack="0"/>
<pin id="1677" dir="0" index="1" bw="1" slack="0"/>
<pin id="1678" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln998/5 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="trunc_ln963_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="14" slack="1"/>
<pin id="1683" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln963/6 "/>
</bind>
</comp>

<comp id="1684" class="1004" name="trunc_ln963_1_fu_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="14" slack="1"/>
<pin id="1686" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln963_1/6 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="icmp_ln997_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="4" slack="1"/>
<pin id="1689" dir="0" index="1" bw="4" slack="0"/>
<pin id="1690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln997/6 "/>
</bind>
</comp>

<comp id="1692" class="1004" name="xor_ln997_fu_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="1" slack="1"/>
<pin id="1694" dir="0" index="1" bw="1" slack="0"/>
<pin id="1695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln997/6 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="select_ln997_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="1" slack="0"/>
<pin id="1699" dir="0" index="1" bw="10" slack="0"/>
<pin id="1700" dir="0" index="2" bw="10" slack="0"/>
<pin id="1701" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln997/6 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="or_ln997_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="1" slack="1"/>
<pin id="1707" dir="0" index="1" bw="1" slack="0"/>
<pin id="1708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln997/6 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="r_4_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="1" slack="0"/>
<pin id="1712" dir="0" index="1" bw="10" slack="0"/>
<pin id="1713" dir="0" index="2" bw="10" slack="0"/>
<pin id="1714" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_4/6 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="icmp_ln998_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="4" slack="1"/>
<pin id="1720" dir="0" index="1" bw="4" slack="0"/>
<pin id="1721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln998/6 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="r_5_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="1" slack="5"/>
<pin id="1725" dir="0" index="1" bw="10" slack="3"/>
<pin id="1726" dir="0" index="2" bw="10" slack="0"/>
<pin id="1727" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_5/6 "/>
</bind>
</comp>

<comp id="1730" class="1004" name="select_ln998_fu_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="1" slack="1"/>
<pin id="1732" dir="0" index="1" bw="10" slack="0"/>
<pin id="1733" dir="0" index="2" bw="10" slack="3"/>
<pin id="1734" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln998/6 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="or_ln998_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="1" slack="1"/>
<pin id="1739" dir="0" index="1" bw="1" slack="5"/>
<pin id="1740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln998/6 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="select_ln998_1_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="1" slack="0"/>
<pin id="1743" dir="0" index="1" bw="10" slack="0"/>
<pin id="1744" dir="0" index="2" bw="10" slack="0"/>
<pin id="1745" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln998_1/6 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="b_4_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="1" slack="0"/>
<pin id="1751" dir="0" index="1" bw="10" slack="0"/>
<pin id="1752" dir="0" index="2" bw="10" slack="0"/>
<pin id="1753" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_4/6 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="p_0_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="30" slack="0"/>
<pin id="1759" dir="0" index="1" bw="10" slack="0"/>
<pin id="1760" dir="0" index="2" bw="10" slack="0"/>
<pin id="1761" dir="0" index="3" bw="10" slack="3"/>
<pin id="1762" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/6 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="store_ln0_store_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="10" slack="2"/>
<pin id="1770" dir="0" index="1" bw="10" slack="0"/>
<pin id="1771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="1773" class="1004" name="store_ln0_store_fu_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="10" slack="2"/>
<pin id="1775" dir="0" index="1" bw="10" slack="0"/>
<pin id="1776" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="store_ln0_store_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="10" slack="2"/>
<pin id="1780" dir="0" index="1" bw="10" slack="0"/>
<pin id="1781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="store_ln0_store_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="10" slack="2"/>
<pin id="1785" dir="0" index="1" bw="10" slack="0"/>
<pin id="1786" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="store_ln0_store_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="10" slack="2"/>
<pin id="1790" dir="0" index="1" bw="10" slack="0"/>
<pin id="1791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="store_ln0_store_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="10" slack="2"/>
<pin id="1795" dir="0" index="1" bw="10" slack="0"/>
<pin id="1796" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="store_ln0_store_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="10" slack="2"/>
<pin id="1800" dir="0" index="1" bw="10" slack="0"/>
<pin id="1801" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="store_ln0_store_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="10" slack="2"/>
<pin id="1805" dir="0" index="1" bw="10" slack="0"/>
<pin id="1806" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="1808" class="1004" name="store_ln0_store_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="10" slack="2"/>
<pin id="1810" dir="0" index="1" bw="10" slack="0"/>
<pin id="1811" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="1813" class="1004" name="store_ln0_store_fu_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="10" slack="2"/>
<pin id="1815" dir="0" index="1" bw="10" slack="0"/>
<pin id="1816" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="1818" class="1004" name="store_ln0_store_fu_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="10" slack="2"/>
<pin id="1820" dir="0" index="1" bw="10" slack="0"/>
<pin id="1821" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="1823" class="1004" name="store_ln0_store_fu_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="10" slack="2"/>
<pin id="1825" dir="0" index="1" bw="10" slack="0"/>
<pin id="1826" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="1828" class="1005" name="x_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="11" slack="0"/>
<pin id="1830" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1835" class="1005" name="PixBufVal_val_V_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="10" slack="0"/>
<pin id="1837" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V "/>
</bind>
</comp>

<comp id="1842" class="1005" name="PixBufVal_val_V_12_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="10" slack="0"/>
<pin id="1844" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_12 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="PixBufVal_val_V_13_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="10" slack="0"/>
<pin id="1851" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_13 "/>
</bind>
</comp>

<comp id="1856" class="1005" name="right_val_V_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="10" slack="0"/>
<pin id="1858" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="right_val_V "/>
</bind>
</comp>

<comp id="1864" class="1005" name="right_val_V_1_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="10" slack="0"/>
<pin id="1866" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="right_val_V_1 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="right_val_V_2_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="10" slack="0"/>
<pin id="1874" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="right_val_V_2 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="PixBufVal_val_V_14_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="10" slack="0"/>
<pin id="1882" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_14 "/>
</bind>
</comp>

<comp id="1887" class="1005" name="PixBufVal_val_V_15_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="10" slack="0"/>
<pin id="1889" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_15 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="PixBufVal_val_V_16_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="10" slack="0"/>
<pin id="1896" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_16 "/>
</bind>
</comp>

<comp id="1901" class="1005" name="r_reg_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="10" slack="0"/>
<pin id="1903" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1908" class="1005" name="center_val_V_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="10" slack="0"/>
<pin id="1910" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="center_val_V "/>
</bind>
</comp>

<comp id="1915" class="1005" name="b_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="10" slack="0"/>
<pin id="1917" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="1922" class="1005" name="cmp58_i_read_reg_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="1" slack="1"/>
<pin id="1924" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp58_i_read "/>
</bind>
</comp>

<comp id="1926" class="1005" name="cmp202_i_read_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="1" slack="2"/>
<pin id="1928" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp202_i_read "/>
</bind>
</comp>

<comp id="1933" class="1005" name="icmp_ln836_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="1" slack="1"/>
<pin id="1935" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln836 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="icmp_ln846_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="1" slack="1"/>
<pin id="1939" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln846 "/>
</bind>
</comp>

<comp id="1941" class="1005" name="lineBuffer_val_V_2_i_addr_reg_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="11" slack="1"/>
<pin id="1943" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_val_V_2_i_addr "/>
</bind>
</comp>

<comp id="1947" class="1005" name="lineBuffer_val_V_i_addr_reg_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="11" slack="1"/>
<pin id="1949" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_val_V_i_addr "/>
</bind>
</comp>

<comp id="1953" class="1005" name="cmp160_i_reg_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="1" slack="2"/>
<pin id="1955" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp160_i "/>
</bind>
</comp>

<comp id="1969" class="1005" name="icmp_ln969_reg_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="1" slack="2"/>
<pin id="1971" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln969 "/>
</bind>
</comp>

<comp id="1976" class="1005" name="tmp_25_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="1" slack="5"/>
<pin id="1978" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="PixBufVal_val_V_20_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="10" slack="1"/>
<pin id="1982" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_20 "/>
</bind>
</comp>

<comp id="1989" class="1005" name="PixBufVal_val_V_21_reg_1989">
<pin_list>
<pin id="1990" dir="0" index="0" bw="10" slack="1"/>
<pin id="1991" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_21 "/>
</bind>
</comp>

<comp id="1998" class="1005" name="PixBufVal_val_V_22_reg_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="10" slack="1"/>
<pin id="2000" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_22 "/>
</bind>
</comp>

<comp id="2007" class="1005" name="trunc_ln868_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="10" slack="1"/>
<pin id="2009" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln868 "/>
</bind>
</comp>

<comp id="2012" class="1005" name="trunc_ln868_1_i_reg_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="10" slack="1"/>
<pin id="2014" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln868_1_i "/>
</bind>
</comp>

<comp id="2017" class="1005" name="trunc_ln868_2_i_reg_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="10" slack="1"/>
<pin id="2019" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln868_2_i "/>
</bind>
</comp>

<comp id="2022" class="1005" name="PixBufVal_val_V_load_reg_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="10" slack="2"/>
<pin id="2024" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_load "/>
</bind>
</comp>

<comp id="2027" class="1005" name="PixBufVal_val_V_12_load_reg_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="10" slack="2"/>
<pin id="2029" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_12_load "/>
</bind>
</comp>

<comp id="2032" class="1005" name="PixBufVal_val_V_13_load_reg_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="10" slack="2"/>
<pin id="2034" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_13_load "/>
</bind>
</comp>

<comp id="2037" class="1005" name="right_val_V_3_reg_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="10" slack="2"/>
<pin id="2039" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="right_val_V_3 "/>
</bind>
</comp>

<comp id="2042" class="1005" name="right_val_V_4_reg_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="10" slack="2"/>
<pin id="2044" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="right_val_V_4 "/>
</bind>
</comp>

<comp id="2047" class="1005" name="right_val_V_5_reg_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="10" slack="2"/>
<pin id="2049" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="right_val_V_5 "/>
</bind>
</comp>

<comp id="2052" class="1005" name="PixBufVal_val_V_14_load_reg_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="10" slack="2"/>
<pin id="2054" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_14_load "/>
</bind>
</comp>

<comp id="2057" class="1005" name="PixBufVal_val_V_15_load_reg_2057">
<pin_list>
<pin id="2058" dir="0" index="0" bw="10" slack="2"/>
<pin id="2059" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_15_load "/>
</bind>
</comp>

<comp id="2062" class="1005" name="PixBufVal_val_V_16_load_reg_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="10" slack="2"/>
<pin id="2064" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="PixBufVal_val_V_16_load "/>
</bind>
</comp>

<comp id="2067" class="1005" name="r_load_reg_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="10" slack="1"/>
<pin id="2069" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_load "/>
</bind>
</comp>

<comp id="2073" class="1005" name="center_val_V_load_reg_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="10" slack="1"/>
<pin id="2075" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="center_val_V_load "/>
</bind>
</comp>

<comp id="2079" class="1005" name="b_load_reg_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="10" slack="1"/>
<pin id="2081" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="2085" class="1005" name="select_ln912_3_reg_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="10" slack="1"/>
<pin id="2087" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln912_3 "/>
</bind>
</comp>

<comp id="2090" class="1005" name="select_ln912_4_reg_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="10" slack="1"/>
<pin id="2092" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln912_4 "/>
</bind>
</comp>

<comp id="2095" class="1005" name="select_ln912_5_reg_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="10" slack="1"/>
<pin id="2097" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln912_5 "/>
</bind>
</comp>

<comp id="2100" class="1005" name="zext_ln1496_11_reg_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="11" slack="1"/>
<pin id="2102" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1496_11 "/>
</bind>
</comp>

<comp id="2105" class="1005" name="zext_ln1496_12_reg_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="11" slack="1"/>
<pin id="2107" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1496_12 "/>
</bind>
</comp>

<comp id="2110" class="1005" name="zext_ln1496_15_reg_2110">
<pin_list>
<pin id="2111" dir="0" index="0" bw="11" slack="1"/>
<pin id="2112" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1496_15 "/>
</bind>
</comp>

<comp id="2115" class="1005" name="zext_ln1496_16_reg_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="11" slack="1"/>
<pin id="2117" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1496_16 "/>
</bind>
</comp>

<comp id="2120" class="1005" name="ret_V_31_reg_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="11" slack="2"/>
<pin id="2122" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_31 "/>
</bind>
</comp>

<comp id="2125" class="1005" name="trunc_ln61_8_reg_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="10" slack="1"/>
<pin id="2127" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61_8 "/>
</bind>
</comp>

<comp id="2131" class="1005" name="ret_V_60_reg_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="11" slack="1"/>
<pin id="2133" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_60 "/>
</bind>
</comp>

<comp id="2136" class="1005" name="ret_V_61_reg_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="11" slack="1"/>
<pin id="2138" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_61 "/>
</bind>
</comp>

<comp id="2141" class="1005" name="ret_V_62_reg_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="11" slack="1"/>
<pin id="2143" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_62 "/>
</bind>
</comp>

<comp id="2146" class="1005" name="ret_V_63_reg_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="11" slack="1"/>
<pin id="2148" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_63 "/>
</bind>
</comp>

<comp id="2151" class="1005" name="ret_V_30_reg_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="11" slack="1"/>
<pin id="2153" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_30 "/>
</bind>
</comp>

<comp id="2156" class="1005" name="trunc_ln61_7_reg_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="10" slack="1"/>
<pin id="2158" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61_7 "/>
</bind>
</comp>

<comp id="2161" class="1005" name="sub_ln61_7_reg_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="10" slack="1"/>
<pin id="2163" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln61_7 "/>
</bind>
</comp>

<comp id="2166" class="1005" name="sub_ln61_8_reg_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="10" slack="1"/>
<pin id="2168" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln61_8 "/>
</bind>
</comp>

<comp id="2171" class="1005" name="ret_V_54_reg_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="11" slack="1"/>
<pin id="2173" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_54 "/>
</bind>
</comp>

<comp id="2176" class="1005" name="ret_V_55_reg_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="11" slack="1"/>
<pin id="2178" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_55 "/>
</bind>
</comp>

<comp id="2181" class="1005" name="ret_V_38_reg_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="12" slack="1"/>
<pin id="2183" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_38 "/>
</bind>
</comp>

<comp id="2188" class="1005" name="ret_V_42_reg_2188">
<pin_list>
<pin id="2189" dir="0" index="0" bw="12" slack="1"/>
<pin id="2190" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_42 "/>
</bind>
</comp>

<comp id="2195" class="1005" name="ret_V_47_reg_2195">
<pin_list>
<pin id="2196" dir="0" index="0" bw="13" slack="1"/>
<pin id="2197" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_47 "/>
</bind>
</comp>

<comp id="2200" class="1005" name="ret_V_51_reg_2200">
<pin_list>
<pin id="2201" dir="0" index="0" bw="13" slack="1"/>
<pin id="2202" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_51 "/>
</bind>
</comp>

<comp id="2205" class="1005" name="ret_V_64_reg_2205">
<pin_list>
<pin id="2206" dir="0" index="0" bw="14" slack="1"/>
<pin id="2207" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_64 "/>
</bind>
</comp>

<comp id="2210" class="1005" name="ret_V_65_reg_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="14" slack="1"/>
<pin id="2212" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_65 "/>
</bind>
</comp>

<comp id="2215" class="1005" name="tmp_21_reg_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="1" slack="1"/>
<pin id="2217" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="2221" class="1005" name="tmp_22_reg_2221">
<pin_list>
<pin id="2222" dir="0" index="0" bw="4" slack="1"/>
<pin id="2223" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="2226" class="1005" name="tmp_24_reg_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="4" slack="1"/>
<pin id="2228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="2231" class="1005" name="and_ln998_reg_2231">
<pin_list>
<pin id="2232" dir="0" index="0" bw="1" slack="1"/>
<pin id="2233" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln998 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="70" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="70" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="70" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="70" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="70" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="70" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="82" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="82" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="84" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="86" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="88" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="82" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="84" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="90" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="90" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="90" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="90" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="90" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="90" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="90" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="10" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="90" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="8" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="90" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="6" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="90" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="90" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="2" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="90" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="116" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="152" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="32" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="98" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="34" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="98" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="356"><net_src comp="340" pin="3"/><net_sink comp="347" pin=2"/></net>

<net id="366"><net_src comp="320" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="430"><net_src comp="424" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="440"><net_src comp="434" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="450"><net_src comp="444" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="509"><net_src comp="260" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="254" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="248" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="314" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="308" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="302" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="296" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="290" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="284" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="278" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="272" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="266" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="92" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="570" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="242" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="570" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="94" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="598"><net_src comp="570" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="573" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="96" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="570" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="218" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="570" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="92" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="595" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="236" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="100" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="230" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="599" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="224" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="102" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="104" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="583" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="347" pin="7"/><net_sink comp="658" pin=0"/></net>

<net id="668"><net_src comp="106" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="347" pin="7"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="108" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="671"><net_src comp="110" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="678"><net_src comp="106" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="347" pin="7"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="112" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="681"><net_src comp="114" pin="0"/><net_sink comp="672" pin=3"/></net>

<net id="685"><net_src comp="320" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="692"><net_src comp="106" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="320" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="108" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="110" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="702"><net_src comp="106" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="320" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="112" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="705"><net_src comp="114" pin="0"/><net_sink comp="696" pin=3"/></net>

<net id="709"><net_src comp="706" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="713"><net_src comp="710" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="717"><net_src comp="714" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="721"><net_src comp="718" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="725"><net_src comp="722" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="729"><net_src comp="726" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="733"><net_src comp="730" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="737"><net_src comp="734" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="741"><net_src comp="738" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="754"><net_src comp="357" pin="7"/><net_sink comp="751" pin=0"/></net>

<net id="761"><net_src comp="106" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="357" pin="7"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="108" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="764"><net_src comp="110" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="771"><net_src comp="106" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="357" pin="7"/><net_sink comp="765" pin=1"/></net>

<net id="773"><net_src comp="112" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="774"><net_src comp="114" pin="0"/><net_sink comp="765" pin=3"/></net>

<net id="780"><net_src comp="718" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="781"><net_src comp="775" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="787"><net_src comp="722" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="788"><net_src comp="782" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="794"><net_src comp="726" pin="1"/><net_sink comp="789" pin=2"/></net>

<net id="795"><net_src comp="789" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="801"><net_src comp="742" pin="1"/><net_sink comp="796" pin=2"/></net>

<net id="807"><net_src comp="745" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="813"><net_src comp="748" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="765" pin="4"/><net_sink comp="814" pin=1"/></net>

<net id="820"><net_src comp="714" pin="1"/><net_sink comp="814" pin=2"/></net>

<net id="821"><net_src comp="814" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="827"><net_src comp="755" pin="4"/><net_sink comp="822" pin=1"/></net>

<net id="828"><net_src comp="710" pin="1"/><net_sink comp="822" pin=2"/></net>

<net id="829"><net_src comp="822" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="835"><net_src comp="751" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="836"><net_src comp="706" pin="1"/><net_sink comp="830" pin=2"/></net>

<net id="837"><net_src comp="830" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="843"><net_src comp="370" pin="4"/><net_sink comp="838" pin=1"/></net>

<net id="844"><net_src comp="738" pin="1"/><net_sink comp="838" pin=2"/></net>

<net id="845"><net_src comp="838" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="851"><net_src comp="379" pin="4"/><net_sink comp="846" pin=1"/></net>

<net id="852"><net_src comp="734" pin="1"/><net_sink comp="846" pin=2"/></net>

<net id="853"><net_src comp="846" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="859"><net_src comp="388" pin="4"/><net_sink comp="854" pin=1"/></net>

<net id="860"><net_src comp="730" pin="1"/><net_sink comp="854" pin=2"/></net>

<net id="861"><net_src comp="854" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="867"><net_src comp="370" pin="4"/><net_sink comp="862" pin=2"/></net>

<net id="873"><net_src comp="379" pin="4"/><net_sink comp="868" pin=2"/></net>

<net id="879"><net_src comp="388" pin="4"/><net_sink comp="874" pin=2"/></net>

<net id="886"><net_src comp="130" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="862" pin="3"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="868" pin="3"/><net_sink comp="880" pin=2"/></net>

<net id="889"><net_src comp="874" pin="3"/><net_sink comp="880" pin=3"/></net>

<net id="890"><net_src comp="880" pin="4"/><net_sink comp="357" pin=1"/></net>

<net id="895"><net_src comp="370" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="379" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="388" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="922"><net_src comp="765" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="927"><net_src comp="755" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="751" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="472" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="415" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="463" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="406" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="454" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="397" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="949" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="953" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="957" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="941" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="933" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="945" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="937" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="941" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="949" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="989"><net_src comp="945" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="953" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="424" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="1000"><net_src comp="434" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1005"><net_src comp="444" pin="4"/><net_sink comp="1001" pin=0"/></net>

<net id="1018"><net_src comp="499" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="1006" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="1015" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1019" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1032"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1037"><net_src comp="132" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1029" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1044"><net_src comp="134" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="1023" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="108" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1052"><net_src comp="1039" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="1033" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1054"><net_src comp="1029" pin="1"/><net_sink comp="1047" pin=2"/></net>

<net id="1062"><net_src comp="1055" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1067"><net_src comp="132" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="1059" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1074"><net_src comp="134" pin="0"/><net_sink comp="1069" pin=0"/></net>

<net id="1075"><net_src comp="1055" pin="2"/><net_sink comp="1069" pin=1"/></net>

<net id="1076"><net_src comp="108" pin="0"/><net_sink comp="1069" pin=2"/></net>

<net id="1082"><net_src comp="1069" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="1063" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="1059" pin="1"/><net_sink comp="1077" pin=2"/></net>

<net id="1088"><net_src comp="490" pin="4"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="1009" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="1085" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1089" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1102"><net_src comp="1093" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1107"><net_src comp="132" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1099" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1114"><net_src comp="134" pin="0"/><net_sink comp="1109" pin=0"/></net>

<net id="1115"><net_src comp="1093" pin="2"/><net_sink comp="1109" pin=1"/></net>

<net id="1116"><net_src comp="108" pin="0"/><net_sink comp="1109" pin=2"/></net>

<net id="1122"><net_src comp="1109" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1123"><net_src comp="1103" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1124"><net_src comp="1099" pin="1"/><net_sink comp="1117" pin=2"/></net>

<net id="1132"><net_src comp="1125" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1137"><net_src comp="132" pin="0"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="1129" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1144"><net_src comp="134" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1145"><net_src comp="1125" pin="2"/><net_sink comp="1139" pin=1"/></net>

<net id="1146"><net_src comp="108" pin="0"/><net_sink comp="1139" pin=2"/></net>

<net id="1152"><net_src comp="1139" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="1133" pin="2"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="1129" pin="1"/><net_sink comp="1147" pin=2"/></net>

<net id="1158"><net_src comp="481" pin="4"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="1012" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1167"><net_src comp="1155" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="1159" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1172"><net_src comp="1163" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1177"><net_src comp="132" pin="0"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="1169" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1183"><net_src comp="132" pin="0"/><net_sink comp="1179" pin=0"/></net>

<net id="1187"><net_src comp="1047" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1191"><net_src comp="1117" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1196"><net_src comp="1184" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="1188" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1201"><net_src comp="1077" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1205"><net_src comp="1147" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1210"><net_src comp="1198" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="1202" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1216"><net_src comp="1085" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1217"><net_src comp="1015" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1222"><net_src comp="1089" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="1019" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1227"><net_src comp="1212" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="1218" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1236"><net_src comp="1224" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="1228" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="1242"><net_src comp="1085" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1243"><net_src comp="1155" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1248"><net_src comp="1089" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1249"><net_src comp="1159" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1253"><net_src comp="1238" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1257"><net_src comp="1244" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1262"><net_src comp="1250" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="1254" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1274"><net_src comp="1264" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1275"><net_src comp="1267" pin="1"/><net_sink comp="1270" pin=1"/></net>

<net id="1281"><net_src comp="102" pin="0"/><net_sink comp="1276" pin=0"/></net>

<net id="1282"><net_src comp="1270" pin="2"/><net_sink comp="1276" pin=1"/></net>

<net id="1283"><net_src comp="104" pin="0"/><net_sink comp="1276" pin=2"/></net>

<net id="1288"><net_src comp="136" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="1270" pin="2"/><net_sink comp="1284" pin=1"/></net>

<net id="1296"><net_src comp="138" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="1284" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1298"><net_src comp="70" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1299"><net_src comp="104" pin="0"/><net_sink comp="1290" pin=3"/></net>

<net id="1303"><net_src comp="1290" pin="4"/><net_sink comp="1300" pin=0"/></net>

<net id="1307"><net_src comp="1300" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1312"><net_src comp="140" pin="0"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="1304" pin="1"/><net_sink comp="1308" pin=1"/></net>

<net id="1320"><net_src comp="138" pin="0"/><net_sink comp="1314" pin=0"/></net>

<net id="1321"><net_src comp="1270" pin="2"/><net_sink comp="1314" pin=1"/></net>

<net id="1322"><net_src comp="70" pin="0"/><net_sink comp="1314" pin=2"/></net>

<net id="1323"><net_src comp="104" pin="0"/><net_sink comp="1314" pin=3"/></net>

<net id="1327"><net_src comp="1314" pin="4"/><net_sink comp="1324" pin=0"/></net>

<net id="1331"><net_src comp="1324" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1337"><net_src comp="1276" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1338"><net_src comp="1308" pin="2"/><net_sink comp="1332" pin=1"/></net>

<net id="1339"><net_src comp="1328" pin="1"/><net_sink comp="1332" pin=2"/></net>

<net id="1350"><net_src comp="1340" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1343" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1357"><net_src comp="102" pin="0"/><net_sink comp="1352" pin=0"/></net>

<net id="1358"><net_src comp="1346" pin="2"/><net_sink comp="1352" pin=1"/></net>

<net id="1359"><net_src comp="104" pin="0"/><net_sink comp="1352" pin=2"/></net>

<net id="1364"><net_src comp="136" pin="0"/><net_sink comp="1360" pin=0"/></net>

<net id="1365"><net_src comp="1346" pin="2"/><net_sink comp="1360" pin=1"/></net>

<net id="1372"><net_src comp="138" pin="0"/><net_sink comp="1366" pin=0"/></net>

<net id="1373"><net_src comp="1360" pin="2"/><net_sink comp="1366" pin=1"/></net>

<net id="1374"><net_src comp="70" pin="0"/><net_sink comp="1366" pin=2"/></net>

<net id="1375"><net_src comp="104" pin="0"/><net_sink comp="1366" pin=3"/></net>

<net id="1379"><net_src comp="1366" pin="4"/><net_sink comp="1376" pin=0"/></net>

<net id="1383"><net_src comp="1376" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1388"><net_src comp="140" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1389"><net_src comp="1380" pin="1"/><net_sink comp="1384" pin=1"/></net>

<net id="1396"><net_src comp="138" pin="0"/><net_sink comp="1390" pin=0"/></net>

<net id="1397"><net_src comp="1346" pin="2"/><net_sink comp="1390" pin=1"/></net>

<net id="1398"><net_src comp="70" pin="0"/><net_sink comp="1390" pin=2"/></net>

<net id="1399"><net_src comp="104" pin="0"/><net_sink comp="1390" pin=3"/></net>

<net id="1403"><net_src comp="1390" pin="4"/><net_sink comp="1400" pin=0"/></net>

<net id="1407"><net_src comp="1400" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1413"><net_src comp="1352" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1414"><net_src comp="1384" pin="2"/><net_sink comp="1408" pin=1"/></net>

<net id="1415"><net_src comp="1404" pin="1"/><net_sink comp="1408" pin=2"/></net>

<net id="1421"><net_src comp="134" pin="0"/><net_sink comp="1416" pin=0"/></net>

<net id="1422"><net_src comp="108" pin="0"/><net_sink comp="1416" pin=2"/></net>

<net id="1428"><net_src comp="1416" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1434"><net_src comp="134" pin="0"/><net_sink comp="1429" pin=0"/></net>

<net id="1435"><net_src comp="108" pin="0"/><net_sink comp="1429" pin=2"/></net>

<net id="1441"><net_src comp="1429" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1448"><net_src comp="1423" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1453"><net_src comp="1442" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1454"><net_src comp="1445" pin="1"/><net_sink comp="1449" pin=1"/></net>

<net id="1461"><net_src comp="1436" pin="3"/><net_sink comp="1458" pin=0"/></net>

<net id="1466"><net_src comp="1455" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1467"><net_src comp="1458" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="1472"><net_src comp="1449" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1473"><net_src comp="1462" pin="2"/><net_sink comp="1468" pin=1"/></net>

<net id="1479"><net_src comp="102" pin="0"/><net_sink comp="1474" pin=0"/></net>

<net id="1480"><net_src comp="104" pin="0"/><net_sink comp="1474" pin=2"/></net>

<net id="1485"><net_src comp="136" pin="0"/><net_sink comp="1481" pin=0"/></net>

<net id="1492"><net_src comp="138" pin="0"/><net_sink comp="1486" pin=0"/></net>

<net id="1493"><net_src comp="1481" pin="2"/><net_sink comp="1486" pin=1"/></net>

<net id="1494"><net_src comp="70" pin="0"/><net_sink comp="1486" pin=2"/></net>

<net id="1495"><net_src comp="104" pin="0"/><net_sink comp="1486" pin=3"/></net>

<net id="1499"><net_src comp="1486" pin="4"/><net_sink comp="1496" pin=0"/></net>

<net id="1503"><net_src comp="1496" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="1508"><net_src comp="140" pin="0"/><net_sink comp="1504" pin=0"/></net>

<net id="1509"><net_src comp="1500" pin="1"/><net_sink comp="1504" pin=1"/></net>

<net id="1516"><net_src comp="138" pin="0"/><net_sink comp="1510" pin=0"/></net>

<net id="1517"><net_src comp="70" pin="0"/><net_sink comp="1510" pin=2"/></net>

<net id="1518"><net_src comp="104" pin="0"/><net_sink comp="1510" pin=3"/></net>

<net id="1522"><net_src comp="1510" pin="4"/><net_sink comp="1519" pin=0"/></net>

<net id="1526"><net_src comp="1519" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1532"><net_src comp="1474" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1533"><net_src comp="1504" pin="2"/><net_sink comp="1527" pin=1"/></net>

<net id="1534"><net_src comp="1523" pin="1"/><net_sink comp="1527" pin=2"/></net>

<net id="1538"><net_src comp="431" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1544"><net_src comp="102" pin="0"/><net_sink comp="1539" pin=0"/></net>

<net id="1545"><net_src comp="104" pin="0"/><net_sink comp="1539" pin=2"/></net>

<net id="1550"><net_src comp="136" pin="0"/><net_sink comp="1546" pin=0"/></net>

<net id="1557"><net_src comp="138" pin="0"/><net_sink comp="1551" pin=0"/></net>

<net id="1558"><net_src comp="1546" pin="2"/><net_sink comp="1551" pin=1"/></net>

<net id="1559"><net_src comp="70" pin="0"/><net_sink comp="1551" pin=2"/></net>

<net id="1560"><net_src comp="104" pin="0"/><net_sink comp="1551" pin=3"/></net>

<net id="1564"><net_src comp="1551" pin="4"/><net_sink comp="1561" pin=0"/></net>

<net id="1568"><net_src comp="1561" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="1573"><net_src comp="140" pin="0"/><net_sink comp="1569" pin=0"/></net>

<net id="1574"><net_src comp="1565" pin="1"/><net_sink comp="1569" pin=1"/></net>

<net id="1581"><net_src comp="138" pin="0"/><net_sink comp="1575" pin=0"/></net>

<net id="1582"><net_src comp="70" pin="0"/><net_sink comp="1575" pin=2"/></net>

<net id="1583"><net_src comp="104" pin="0"/><net_sink comp="1575" pin=3"/></net>

<net id="1587"><net_src comp="1575" pin="4"/><net_sink comp="1584" pin=0"/></net>

<net id="1591"><net_src comp="1584" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1597"><net_src comp="1539" pin="3"/><net_sink comp="1592" pin=0"/></net>

<net id="1598"><net_src comp="1569" pin="2"/><net_sink comp="1592" pin=1"/></net>

<net id="1599"><net_src comp="1588" pin="1"/><net_sink comp="1592" pin=2"/></net>

<net id="1605"><net_src comp="1468" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1606"><net_src comp="1527" pin="3"/><net_sink comp="1600" pin=1"/></net>

<net id="1610"><net_src comp="1600" pin="3"/><net_sink comp="1607" pin=0"/></net>

<net id="1615"><net_src comp="1535" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1616"><net_src comp="1607" pin="1"/><net_sink comp="1611" pin=1"/></net>

<net id="1622"><net_src comp="1468" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1623"><net_src comp="1592" pin="3"/><net_sink comp="1617" pin=1"/></net>

<net id="1627"><net_src comp="1617" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1632"><net_src comp="1535" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="1633"><net_src comp="1624" pin="1"/><net_sink comp="1628" pin=1"/></net>

<net id="1639"><net_src comp="142" pin="0"/><net_sink comp="1634" pin=0"/></net>

<net id="1640"><net_src comp="1611" pin="2"/><net_sink comp="1634" pin=1"/></net>

<net id="1641"><net_src comp="144" pin="0"/><net_sink comp="1634" pin=2"/></net>

<net id="1648"><net_src comp="146" pin="0"/><net_sink comp="1642" pin=0"/></net>

<net id="1649"><net_src comp="1611" pin="2"/><net_sink comp="1642" pin=1"/></net>

<net id="1650"><net_src comp="108" pin="0"/><net_sink comp="1642" pin=2"/></net>

<net id="1651"><net_src comp="144" pin="0"/><net_sink comp="1642" pin=3"/></net>

<net id="1657"><net_src comp="142" pin="0"/><net_sink comp="1652" pin=0"/></net>

<net id="1658"><net_src comp="1628" pin="2"/><net_sink comp="1652" pin=1"/></net>

<net id="1659"><net_src comp="144" pin="0"/><net_sink comp="1652" pin=2"/></net>

<net id="1666"><net_src comp="146" pin="0"/><net_sink comp="1660" pin=0"/></net>

<net id="1667"><net_src comp="1628" pin="2"/><net_sink comp="1660" pin=1"/></net>

<net id="1668"><net_src comp="108" pin="0"/><net_sink comp="1660" pin=2"/></net>

<net id="1669"><net_src comp="144" pin="0"/><net_sink comp="1660" pin=3"/></net>

<net id="1674"><net_src comp="100" pin="0"/><net_sink comp="1670" pin=1"/></net>

<net id="1679"><net_src comp="1652" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1680"><net_src comp="1670" pin="2"/><net_sink comp="1675" pin=1"/></net>

<net id="1691"><net_src comp="148" pin="0"/><net_sink comp="1687" pin=1"/></net>

<net id="1696"><net_src comp="100" pin="0"/><net_sink comp="1692" pin=1"/></net>

<net id="1702"><net_src comp="1692" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1703"><net_src comp="150" pin="0"/><net_sink comp="1697" pin=1"/></net>

<net id="1704"><net_src comp="132" pin="0"/><net_sink comp="1697" pin=2"/></net>

<net id="1709"><net_src comp="1687" pin="2"/><net_sink comp="1705" pin=1"/></net>

<net id="1715"><net_src comp="1705" pin="2"/><net_sink comp="1710" pin=0"/></net>

<net id="1716"><net_src comp="1697" pin="3"/><net_sink comp="1710" pin=1"/></net>

<net id="1717"><net_src comp="1684" pin="1"/><net_sink comp="1710" pin=2"/></net>

<net id="1722"><net_src comp="148" pin="0"/><net_sink comp="1718" pin=1"/></net>

<net id="1728"><net_src comp="441" pin="1"/><net_sink comp="1723" pin=1"/></net>

<net id="1729"><net_src comp="1710" pin="3"/><net_sink comp="1723" pin=2"/></net>

<net id="1735"><net_src comp="132" pin="0"/><net_sink comp="1730" pin=1"/></net>

<net id="1736"><net_src comp="421" pin="1"/><net_sink comp="1730" pin=2"/></net>

<net id="1746"><net_src comp="1718" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1747"><net_src comp="150" pin="0"/><net_sink comp="1741" pin=1"/></net>

<net id="1748"><net_src comp="1681" pin="1"/><net_sink comp="1741" pin=2"/></net>

<net id="1754"><net_src comp="1737" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1755"><net_src comp="1730" pin="3"/><net_sink comp="1749" pin=1"/></net>

<net id="1756"><net_src comp="1741" pin="3"/><net_sink comp="1749" pin=2"/></net>

<net id="1763"><net_src comp="130" pin="0"/><net_sink comp="1757" pin=0"/></net>

<net id="1764"><net_src comp="1723" pin="3"/><net_sink comp="1757" pin=1"/></net>

<net id="1765"><net_src comp="1749" pin="3"/><net_sink comp="1757" pin=2"/></net>

<net id="1766"><net_src comp="431" pin="1"/><net_sink comp="1757" pin=3"/></net>

<net id="1767"><net_src comp="1757" pin="4"/><net_sink comp="326" pin=2"/></net>

<net id="1772"><net_src comp="46" pin="0"/><net_sink comp="1768" pin=1"/></net>

<net id="1777"><net_src comp="48" pin="0"/><net_sink comp="1773" pin=1"/></net>

<net id="1782"><net_src comp="50" pin="0"/><net_sink comp="1778" pin=1"/></net>

<net id="1787"><net_src comp="52" pin="0"/><net_sink comp="1783" pin=1"/></net>

<net id="1792"><net_src comp="54" pin="0"/><net_sink comp="1788" pin=1"/></net>

<net id="1797"><net_src comp="56" pin="0"/><net_sink comp="1793" pin=1"/></net>

<net id="1802"><net_src comp="58" pin="0"/><net_sink comp="1798" pin=1"/></net>

<net id="1807"><net_src comp="60" pin="0"/><net_sink comp="1803" pin=1"/></net>

<net id="1812"><net_src comp="62" pin="0"/><net_sink comp="1808" pin=1"/></net>

<net id="1817"><net_src comp="64" pin="0"/><net_sink comp="1813" pin=1"/></net>

<net id="1822"><net_src comp="66" pin="0"/><net_sink comp="1818" pin=1"/></net>

<net id="1827"><net_src comp="68" pin="0"/><net_sink comp="1823" pin=1"/></net>

<net id="1831"><net_src comp="154" pin="1"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1833"><net_src comp="1828" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1834"><net_src comp="1828" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1838"><net_src comp="158" pin="1"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1840"><net_src comp="1835" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1841"><net_src comp="1835" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1845"><net_src comp="162" pin="1"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1847"><net_src comp="1842" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1848"><net_src comp="1842" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1852"><net_src comp="166" pin="1"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1854"><net_src comp="1849" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1855"><net_src comp="1849" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1859"><net_src comp="170" pin="1"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1861"><net_src comp="1856" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1862"><net_src comp="1856" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1863"><net_src comp="1856" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1867"><net_src comp="174" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="1868"><net_src comp="1864" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1869"><net_src comp="1864" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1870"><net_src comp="1864" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1871"><net_src comp="1864" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1875"><net_src comp="178" pin="1"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="1877"><net_src comp="1872" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1878"><net_src comp="1872" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1879"><net_src comp="1872" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1883"><net_src comp="182" pin="1"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="1885"><net_src comp="1880" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1886"><net_src comp="1880" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1890"><net_src comp="186" pin="1"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1892"><net_src comp="1887" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1893"><net_src comp="1887" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1897"><net_src comp="190" pin="1"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="1899"><net_src comp="1894" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1900"><net_src comp="1894" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1904"><net_src comp="194" pin="1"/><net_sink comp="1901" pin=0"/></net>

<net id="1905"><net_src comp="1901" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="1906"><net_src comp="1901" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1907"><net_src comp="1901" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1911"><net_src comp="198" pin="1"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1913"><net_src comp="1908" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1914"><net_src comp="1908" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1918"><net_src comp="202" pin="1"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1920"><net_src comp="1915" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1921"><net_src comp="1915" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1925"><net_src comp="206" pin="2"/><net_sink comp="1922" pin=0"/></net>

<net id="1929"><net_src comp="212" pin="2"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1931"><net_src comp="1926" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1932"><net_src comp="1926" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1936"><net_src comp="577" pin="2"/><net_sink comp="1933" pin=0"/></net>

<net id="1940"><net_src comp="605" pin="2"/><net_sink comp="1937" pin=0"/></net>

<net id="1944"><net_src comp="333" pin="3"/><net_sink comp="1941" pin=0"/></net>

<net id="1945"><net_src comp="1941" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1946"><net_src comp="1941" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1950"><net_src comp="340" pin="3"/><net_sink comp="1947" pin=0"/></net>

<net id="1951"><net_src comp="1947" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1952"><net_src comp="1947" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1956"><net_src comp="611" pin="2"/><net_sink comp="1953" pin=0"/></net>

<net id="1957"><net_src comp="1953" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1958"><net_src comp="1953" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1959"><net_src comp="1953" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1960"><net_src comp="1953" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1961"><net_src comp="1953" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1962"><net_src comp="1953" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1963"><net_src comp="1953" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1964"><net_src comp="1953" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1965"><net_src comp="1953" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1966"><net_src comp="1953" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1967"><net_src comp="1953" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1968"><net_src comp="1953" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1972"><net_src comp="633" pin="2"/><net_sink comp="1969" pin=0"/></net>

<net id="1973"><net_src comp="1969" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="1974"><net_src comp="1969" pin="1"/><net_sink comp="1723" pin=0"/></net>

<net id="1975"><net_src comp="1969" pin="1"/><net_sink comp="1737" pin=1"/></net>

<net id="1979"><net_src comp="645" pin="3"/><net_sink comp="1976" pin=0"/></net>

<net id="1983"><net_src comp="658" pin="1"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1985"><net_src comp="1980" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1986"><net_src comp="1980" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1987"><net_src comp="1980" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1988"><net_src comp="1980" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1992"><net_src comp="662" pin="4"/><net_sink comp="1989" pin=0"/></net>

<net id="1993"><net_src comp="1989" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1994"><net_src comp="1989" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1995"><net_src comp="1989" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1996"><net_src comp="1989" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1997"><net_src comp="1989" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="2001"><net_src comp="672" pin="4"/><net_sink comp="1998" pin=0"/></net>

<net id="2002"><net_src comp="1998" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="2003"><net_src comp="1998" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="2004"><net_src comp="1998" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="2005"><net_src comp="1998" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="2006"><net_src comp="1998" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="2010"><net_src comp="682" pin="1"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="2015"><net_src comp="686" pin="4"/><net_sink comp="2012" pin=0"/></net>

<net id="2016"><net_src comp="2012" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="2020"><net_src comp="696" pin="4"/><net_sink comp="2017" pin=0"/></net>

<net id="2021"><net_src comp="2017" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="2025"><net_src comp="706" pin="1"/><net_sink comp="2022" pin=0"/></net>

<net id="2026"><net_src comp="2022" pin="1"/><net_sink comp="1808" pin=0"/></net>

<net id="2030"><net_src comp="710" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="2031"><net_src comp="2027" pin="1"/><net_sink comp="1803" pin=0"/></net>

<net id="2035"><net_src comp="714" pin="1"/><net_sink comp="2032" pin=0"/></net>

<net id="2036"><net_src comp="2032" pin="1"/><net_sink comp="1798" pin=0"/></net>

<net id="2040"><net_src comp="718" pin="1"/><net_sink comp="2037" pin=0"/></net>

<net id="2041"><net_src comp="2037" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="2045"><net_src comp="722" pin="1"/><net_sink comp="2042" pin=0"/></net>

<net id="2046"><net_src comp="2042" pin="1"/><net_sink comp="1788" pin=0"/></net>

<net id="2050"><net_src comp="726" pin="1"/><net_sink comp="2047" pin=0"/></net>

<net id="2051"><net_src comp="2047" pin="1"/><net_sink comp="1783" pin=0"/></net>

<net id="2055"><net_src comp="730" pin="1"/><net_sink comp="2052" pin=0"/></net>

<net id="2056"><net_src comp="2052" pin="1"/><net_sink comp="1778" pin=0"/></net>

<net id="2060"><net_src comp="734" pin="1"/><net_sink comp="2057" pin=0"/></net>

<net id="2061"><net_src comp="2057" pin="1"/><net_sink comp="1773" pin=0"/></net>

<net id="2065"><net_src comp="738" pin="1"/><net_sink comp="2062" pin=0"/></net>

<net id="2066"><net_src comp="2062" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="2070"><net_src comp="742" pin="1"/><net_sink comp="2067" pin=0"/></net>

<net id="2071"><net_src comp="2067" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="2072"><net_src comp="2067" pin="1"/><net_sink comp="1823" pin=0"/></net>

<net id="2076"><net_src comp="745" pin="1"/><net_sink comp="2073" pin=0"/></net>

<net id="2077"><net_src comp="2073" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="2078"><net_src comp="2073" pin="1"/><net_sink comp="1818" pin=0"/></net>

<net id="2082"><net_src comp="748" pin="1"/><net_sink comp="2079" pin=0"/></net>

<net id="2083"><net_src comp="2079" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="2084"><net_src comp="2079" pin="1"/><net_sink comp="1813" pin=0"/></net>

<net id="2088"><net_src comp="796" pin="3"/><net_sink comp="2085" pin=0"/></net>

<net id="2089"><net_src comp="2085" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="2093"><net_src comp="802" pin="3"/><net_sink comp="2090" pin=0"/></net>

<net id="2094"><net_src comp="2090" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="2098"><net_src comp="808" pin="3"/><net_sink comp="2095" pin=0"/></net>

<net id="2099"><net_src comp="2095" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="2103"><net_src comp="933" pin="1"/><net_sink comp="2100" pin=0"/></net>

<net id="2104"><net_src comp="2100" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="2108"><net_src comp="937" pin="1"/><net_sink comp="2105" pin=0"/></net>

<net id="2109"><net_src comp="2105" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="2113"><net_src comp="941" pin="1"/><net_sink comp="2110" pin=0"/></net>

<net id="2114"><net_src comp="2110" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="2118"><net_src comp="945" pin="1"/><net_sink comp="2115" pin=0"/></net>

<net id="2119"><net_src comp="2115" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="2123"><net_src comp="957" pin="2"/><net_sink comp="2120" pin=0"/></net>

<net id="2124"><net_src comp="2120" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="2128"><net_src comp="963" pin="1"/><net_sink comp="2125" pin=0"/></net>

<net id="2129"><net_src comp="2125" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="2130"><net_src comp="2125" pin="1"/><net_sink comp="1436" pin=2"/></net>

<net id="2134"><net_src comp="967" pin="2"/><net_sink comp="2131" pin=0"/></net>

<net id="2135"><net_src comp="2131" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="2139"><net_src comp="973" pin="2"/><net_sink comp="2136" pin=0"/></net>

<net id="2140"><net_src comp="2136" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="2144"><net_src comp="979" pin="2"/><net_sink comp="2141" pin=0"/></net>

<net id="2145"><net_src comp="2141" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="2149"><net_src comp="985" pin="2"/><net_sink comp="2146" pin=0"/></net>

<net id="2150"><net_src comp="2146" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="2154"><net_src comp="1163" pin="2"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="1416" pin=1"/></net>

<net id="2159"><net_src comp="1169" pin="1"/><net_sink comp="2156" pin=0"/></net>

<net id="2160"><net_src comp="2156" pin="1"/><net_sink comp="1423" pin=2"/></net>

<net id="2164"><net_src comp="1173" pin="2"/><net_sink comp="2161" pin=0"/></net>

<net id="2165"><net_src comp="2161" pin="1"/><net_sink comp="1423" pin=1"/></net>

<net id="2169"><net_src comp="1179" pin="2"/><net_sink comp="2166" pin=0"/></net>

<net id="2170"><net_src comp="2166" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="2174"><net_src comp="1192" pin="2"/><net_sink comp="2171" pin=0"/></net>

<net id="2175"><net_src comp="2171" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="2179"><net_src comp="1206" pin="2"/><net_sink comp="2176" pin=0"/></net>

<net id="2180"><net_src comp="2176" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="2184"><net_src comp="1232" pin="2"/><net_sink comp="2181" pin=0"/></net>

<net id="2185"><net_src comp="2181" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="2186"><net_src comp="2181" pin="1"/><net_sink comp="1481" pin=1"/></net>

<net id="2187"><net_src comp="2181" pin="1"/><net_sink comp="1510" pin=1"/></net>

<net id="2191"><net_src comp="1258" pin="2"/><net_sink comp="2188" pin=0"/></net>

<net id="2192"><net_src comp="2188" pin="1"/><net_sink comp="1539" pin=1"/></net>

<net id="2193"><net_src comp="2188" pin="1"/><net_sink comp="1546" pin=1"/></net>

<net id="2194"><net_src comp="2188" pin="1"/><net_sink comp="1575" pin=1"/></net>

<net id="2198"><net_src comp="1332" pin="3"/><net_sink comp="2195" pin=0"/></net>

<net id="2199"><net_src comp="2195" pin="1"/><net_sink comp="1600" pin=2"/></net>

<net id="2203"><net_src comp="1408" pin="3"/><net_sink comp="2200" pin=0"/></net>

<net id="2204"><net_src comp="2200" pin="1"/><net_sink comp="1617" pin=2"/></net>

<net id="2208"><net_src comp="1611" pin="2"/><net_sink comp="2205" pin=0"/></net>

<net id="2209"><net_src comp="2205" pin="1"/><net_sink comp="1684" pin=0"/></net>

<net id="2213"><net_src comp="1628" pin="2"/><net_sink comp="2210" pin=0"/></net>

<net id="2214"><net_src comp="2210" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="2218"><net_src comp="1634" pin="3"/><net_sink comp="2215" pin=0"/></net>

<net id="2219"><net_src comp="2215" pin="1"/><net_sink comp="1692" pin=0"/></net>

<net id="2220"><net_src comp="2215" pin="1"/><net_sink comp="1705" pin=0"/></net>

<net id="2224"><net_src comp="1642" pin="4"/><net_sink comp="2221" pin=0"/></net>

<net id="2225"><net_src comp="2221" pin="1"/><net_sink comp="1687" pin=0"/></net>

<net id="2229"><net_src comp="1660" pin="4"/><net_sink comp="2226" pin=0"/></net>

<net id="2230"><net_src comp="2226" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="2234"><net_src comp="1675" pin="2"/><net_sink comp="2231" pin=0"/></net>

<net id="2235"><net_src comp="2231" pin="1"/><net_sink comp="1730" pin=0"/></net>

<net id="2236"><net_src comp="2231" pin="1"/><net_sink comp="1737" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lineBuffer_val_V_2_i | {3 }
	Port: lineBuffer_val_V_i | {2 }
	Port: imgRB | {}
	Port: imgRgb | {6 }
	Port: p_0_0_01228_224022421_i_out | {5 }
	Port: p_0_0_01229_224002419_i_out | {5 }
	Port: p_0_0_01230_223982417_i_out | {5 }
	Port: right_val_V_2_i_out | {5 }
	Port: right_val_V_1_i_out | {5 }
	Port: right_val_V_i_out | {5 }
	Port: p_out | {5 }
	Port: p_out1 | {5 }
	Port: p_out2 | {5 }
	Port: p_0_2_0_0_01233_12334_i_out | {5 }
	Port: p_0_1_0_0_01232_12331_i_out | {5 }
	Port: p_0_0_0_0_01231_12328_i_out | {5 }
 - Input state : 
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : p_0_0_01228_224022422_lcssa2458_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : p_0_0_01229_224002420_lcssa2456_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : p_0_0_01230_223982418_lcssa2454_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : p_0_2_0_0_011962415_lcssa2452_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : p_0_1_0_0_011952413_lcssa2450_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : p_0_0_0_0_011942411_lcssa2448_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : p_lcssa24102446_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : p_lcssa24092444_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : p_lcssa24082442_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : p_0_2_0_0_01233_12335_lcssa2375_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : p_0_1_0_0_01232_12332_lcssa2373_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : p_0_0_0_0_01231_12329_lcssa2371_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : add_ln833_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : x_phase_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : xor_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : out_y_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : lineBuffer_val_V_2_i | {2 3 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : lineBuffer_val_V_i | {1 2 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : trunc_ln | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : cmp202_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : cmp58_i | {1 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : imgRB | {2 }
	Port: DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 : imgRgb | {}
  - Chain level:
	State 1
		store_ln0 : 1
		z : 1
		zext_ln836 : 2
		icmp_ln836 : 2
		x_8 : 2
		br_ln836 : 3
		zext_ln836_1 : 3
		trunc_ln844 : 2
		out_x : 3
		icmp_ln846 : 2
		lineBuffer_val_V_2_i_addr : 4
		lineBuffer_val_V_i_addr : 4
		LineBufVal_V : 5
		cmp160_i : 2
		xor_ln969 : 3
		xor_ln969_1 : 3
		zext_ln969 : 3
		icmp_ln969 : 4
		or_ln1007 : 4
		tmp_25 : 4
		br_ln1007 : 5
		store_ln836 : 3
	State 2
		PixBufVal_val_V_20 : 1
		PixBufVal_val_V_21 : 1
		PixBufVal_val_V_22 : 1
	State 3
		PixBufVal_val_V_17 : 1
		PixBufVal_val_V_18 : 1
		PixBufVal_val_V_19 : 1
		select_ln912 : 1
		select_ln912_1 : 1
		select_ln912_2 : 1
		select_ln912_3 : 1
		select_ln912_4 : 1
		select_ln912_5 : 1
		select_ln912_6 : 2
		select_ln912_7 : 2
		select_ln912_8 : 2
		select_ln912_9 : 1
		select_ln912_10 : 1
		select_ln912_11 : 1
		PixBufVal_val_V_25 : 1
		PixBufVal_val_V_24 : 1
		PixBufVal_val_V_23 : 1
		p_Result_s : 2
		store_ln942 : 3
		store_ln944 : 1
		store_ln944 : 1
		store_ln944 : 1
		store_ln944 : 2
		store_ln944 : 2
		store_ln944 : 2
		down_val_V_2 : 2
		down_val_V_1 : 2
		down_val_V : 2
		pix_val_V_8 : 2
		pix_val_V_7 : 2
		pix_val_V : 2
		up_val_V_2 : 3
		up_val_V_1 : 3
		up_val_V : 3
		zext_ln1496_11 : 4
		zext_ln1496_12 : 3
		zext_ln1496_15 : 4
		zext_ln1496_16 : 3
		zext_ln1496_19 : 4
		zext_ln1496_20 : 3
		ret_V_31 : 5
		trunc_ln61_8 : 6
		ret_V_60 : 5
		ret_V_61 : 4
		ret_V_62 : 5
		ret_V_63 : 4
		store_ln836 : 3
		store_ln836 : 3
		store_ln836 : 3
	State 4
		zext_ln1496 : 1
		zext_ln1496_10 : 1
		ret_V : 2
		trunc_ln61 : 3
		sub_ln61 : 4
		tmp : 3
		DRh_V : 5
		trunc_ln61_4 : 1
		sub_ln61_4 : 2
		tmp_12 : 1
		DRv_V : 3
		zext_ln1496_13 : 1
		zext_ln1496_14 : 1
		ret_V_28 : 2
		trunc_ln61_5 : 3
		sub_ln61_5 : 4
		tmp_13 : 3
		DGh_V : 5
		trunc_ln61_6 : 1
		sub_ln61_6 : 2
		tmp_14 : 1
		DGv_V : 3
		zext_ln1496_17 : 1
		zext_ln1496_18 : 1
		ret_V_30 : 2
		trunc_ln61_7 : 3
		sub_ln61_7 : 4
		zext_ln186 : 6
		zext_ln186_1 : 6
		ret_V_54 : 7
		zext_ln186_4 : 4
		zext_ln186_5 : 4
		ret_V_55 : 5
		ret_V_56 : 2
		ret_V_57 : 2
		sext_ln186 : 3
		sext_ln186_1 : 3
		ret_V_38 : 4
		ret_V_58 : 2
		ret_V_59 : 2
		sext_ln186_2 : 3
		sext_ln186_3 : 3
		ret_V_42 : 4
		ret_V_46 : 1
		tmp_19 : 2
		sub_ln1513_5 : 2
		trunc_ln1513_2_i : 3
		sext_ln1513_4 : 4
		zext_ln1513_4 : 5
		sub_ln1513_6 : 6
		trunc_ln1513_7_i : 2
		sext_ln1513_5 : 3
		zext_ln1513_5 : 4
		ret_V_47 : 7
		ret_V_50 : 1
		tmp_20 : 2
		sub_ln1513_7 : 2
		trunc_ln1513_10_i : 3
		sext_ln1513_6 : 4
		zext_ln1513_6 : 5
		sub_ln1513_8 : 6
		trunc_ln1513_9_i : 2
		sext_ln1513_7 : 3
		zext_ln1513_7 : 4
		ret_V_51 : 7
	State 5
		DBh_V : 1
		DBv_V : 1
		zext_ln186_3 : 2
		ret_V_33 : 3
		zext_ln186_7 : 2
		ret_V_35 : 3
		icmp_ln1027 : 4
		trunc_ln1513_i : 1
		sext_ln1513 : 2
		zext_ln1513 : 3
		sub_ln1513_2 : 4
		sext_ln1513_1 : 1
		zext_ln1513_1 : 2
		ret_V_39 : 5
		trunc_ln1513_1_i : 1
		sext_ln1513_2 : 2
		zext_ln1513_2 : 3
		sub_ln1513_4 : 4
		sext_ln1513_3 : 1
		zext_ln1513_3 : 2
		ret_V_43 : 5
		select_ln1027 : 6
		sext_ln1027 : 7
		ret_V_64 : 8
		select_ln1027_1 : 6
		sext_ln1027_1 : 7
		ret_V_65 : 8
		tmp_21 : 9
		tmp_22 : 9
		tmp_23 : 9
		tmp_24 : 9
		and_ln998 : 10
	State 6
		or_ln997 : 1
		r_4 : 1
		r_5 : 2
		select_ln998_1 : 1
		b_4 : 2
		p_0 : 3
		write_ln1009 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|
| Operation|                   Functional Unit                  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|
|          |                   ret_V_31_fu_957                  |    0    |    17   |
|          |                   ret_V_60_fu_967                  |    0    |    17   |
|          |                   ret_V_61_fu_973                  |    0    |    17   |
|          |                   ret_V_62_fu_979                  |    0    |    17   |
|          |                   ret_V_63_fu_985                  |    0    |    17   |
|          |                    ret_V_fu_1023                   |    0    |    17   |
|          |                  sub_ln61_fu_1033                  |    0    |    17   |
|          |                  ret_V_27_fu_1055                  |    0    |    17   |
|          |                 sub_ln61_4_fu_1063                 |    0    |    17   |
|          |                  ret_V_28_fu_1093                  |    0    |    17   |
|          |                 sub_ln61_5_fu_1103                 |    0    |    17   |
|          |                  ret_V_29_fu_1125                  |    0    |    17   |
|          |                 sub_ln61_6_fu_1133                 |    0    |    17   |
|          |                  ret_V_30_fu_1163                  |    0    |    17   |
|    sub   |                 sub_ln61_7_fu_1173                 |    0    |    17   |
|          |                 sub_ln61_8_fu_1179                 |    0    |    17   |
|          |                  ret_V_56_fu_1212                  |    0    |    17   |
|          |                  ret_V_57_fu_1218                  |    0    |    17   |
|          |                  ret_V_58_fu_1238                  |    0    |    17   |
|          |                  ret_V_59_fu_1244                  |    0    |    17   |
|          |                sub_ln1513_5_fu_1284                |    0    |    19   |
|          |                sub_ln1513_6_fu_1308                |    0    |    19   |
|          |                sub_ln1513_7_fu_1360                |    0    |    19   |
|          |                sub_ln1513_8_fu_1384                |    0    |    19   |
|          |                 sub_ln1513_fu_1481                 |    0    |    19   |
|          |                sub_ln1513_2_fu_1504                |    0    |    19   |
|          |                sub_ln1513_3_fu_1546                |    0    |    19   |
|          |                sub_ln1513_4_fu_1569                |    0    |    19   |
|          |                  ret_V_64_fu_1611                  |    0    |    20   |
|          |                  ret_V_65_fu_1628                  |    0    |    20   |
|----------|----------------------------------------------------|---------|---------|
|          |                 select_ln912_fu_775                |    0    |    10   |
|          |                select_ln912_1_fu_782               |    0    |    10   |
|          |                select_ln912_2_fu_789               |    0    |    10   |
|          |                select_ln912_3_fu_796               |    0    |    10   |
|          |                select_ln912_4_fu_802               |    0    |    10   |
|          |                select_ln912_5_fu_808               |    0    |    10   |
|          |                select_ln912_6_fu_814               |    0    |    10   |
|          |                select_ln912_7_fu_822               |    0    |    10   |
|          |                select_ln912_8_fu_830               |    0    |    10   |
|          |                select_ln912_9_fu_838               |    0    |    10   |
|          |               select_ln912_10_fu_846               |    0    |    10   |
|          |               select_ln912_11_fu_854               |    0    |    10   |
|          |              PixBufVal_val_V_25_fu_862             |    0    |    10   |
|          |              PixBufVal_val_V_24_fu_868             |    0    |    10   |
|          |              PixBufVal_val_V_23_fu_874             |    0    |    10   |
|          |                    DRh_V_fu_1047                   |    0    |    10   |
|  select  |                    DRv_V_fu_1077                   |    0    |    10   |
|          |                    DGh_V_fu_1117                   |    0    |    10   |
|          |                    DGv_V_fu_1147                   |    0    |    10   |
|          |                  ret_V_47_fu_1332                  |    0    |    12   |
|          |                  ret_V_51_fu_1408                  |    0    |    12   |
|          |                    DBh_V_fu_1423                   |    0    |    10   |
|          |                    DBv_V_fu_1436                   |    0    |    10   |
|          |                  ret_V_39_fu_1527                  |    0    |    12   |
|          |                  ret_V_43_fu_1592                  |    0    |    12   |
|          |                select_ln1027_fu_1600               |    0    |    12   |
|          |               select_ln1027_1_fu_1617              |    0    |    12   |
|          |                select_ln997_fu_1697                |    0    |    10   |
|          |                     r_4_fu_1710                    |    0    |    10   |
|          |                     r_5_fu_1723                    |    0    |    10   |
|          |                select_ln998_fu_1730                |    0    |    10   |
|          |               select_ln998_1_fu_1741               |    0    |    10   |
|          |                     b_4_fu_1749                    |    0    |    10   |
|----------|----------------------------------------------------|---------|---------|
|          |                     x_8_fu_583                     |    0    |    18   |
|          |                    out_x_fu_599                    |    0    |    18   |
|          |                  ret_V_54_fu_1192                  |    0    |    17   |
|          |                  ret_V_55_fu_1206                  |    0    |    17   |
|    add   |                  ret_V_38_fu_1232                  |    0    |    18   |
|          |                  ret_V_42_fu_1258                  |    0    |    18   |
|          |                  ret_V_46_fu_1270                  |    0    |    18   |
|          |                  ret_V_50_fu_1346                  |    0    |    18   |
|          |                  ret_V_33_fu_1449                  |    0    |    18   |
|          |                  ret_V_35_fu_1462                  |    0    |    18   |
|----------|----------------------------------------------------|---------|---------|
|          |                  icmp_ln836_fu_577                 |    0    |    11   |
|          |                  icmp_ln846_fu_605                 |    0    |    11   |
|          |                   cmp160_i_fu_611                  |    0    |    11   |
|   icmp   |                  icmp_ln969_fu_633                 |    0    |    12   |
|          |                 icmp_ln1027_fu_1468                |    0    |    12   |
|          |                 icmp_ln997_fu_1687                 |    0    |    9    |
|          |                 icmp_ln998_fu_1718                 |    0    |    9    |
|----------|----------------------------------------------------|---------|---------|
|          |                  or_ln1007_fu_639                  |    0    |    12   |
|    or    |                  or_ln997_fu_1705                  |    0    |    2    |
|          |                  or_ln998_fu_1737                  |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|
|          |                  xor_ln969_fu_617                  |    0    |    2    |
|    xor   |                 xor_ln969_1_fu_623                 |    0    |    2    |
|          |                 xor_ln969_2_fu_1670                |    0    |    2    |
|          |                  xor_ln997_fu_1692                 |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|
|    and   |                  and_ln998_fu_1675                 |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|
|          |              cmp58_i_read_read_fu_206              |    0    |    0    |
|          |              cmp202_i_read_read_fu_212             |    0    |    0    |
|          |              trunc_ln_read_read_fu_218             |    0    |    0    |
|          |              out_y_i_read_read_fu_224              |    0    |    0    |
|          |               xor_i_read_read_fu_230               |    0    |    0    |
|          |             x_phase_i_read_read_fu_236             |    0    |    0    |
|          |            add_ln833_i_read_read_fu_242            |    0    |    0    |
|          | p_0_0_0_0_01231_12329_lcssa2371_i_read_read_fu_248 |    0    |    0    |
|          | p_0_1_0_0_01232_12332_lcssa2373_i_read_read_fu_254 |    0    |    0    |
|   read   | p_0_2_0_0_01233_12335_lcssa2375_i_read_read_fu_260 |    0    |    0    |
|          |         p_lcssa24082442_i_read_read_fu_266         |    0    |    0    |
|          |         p_lcssa24092444_i_read_read_fu_272         |    0    |    0    |
|          |         p_lcssa24102446_i_read_read_fu_278         |    0    |    0    |
|          |  p_0_0_0_0_011942411_lcssa2448_i_read_read_fu_284  |    0    |    0    |
|          |  p_0_1_0_0_011952413_lcssa2450_i_read_read_fu_290  |    0    |    0    |
|          |  p_0_2_0_0_011962415_lcssa2452_i_read_read_fu_296  |    0    |    0    |
|          | p_0_0_01230_223982418_lcssa2454_i_read_read_fu_302 |    0    |    0    |
|          | p_0_0_01229_224002420_lcssa2456_i_read_read_fu_308 |    0    |    0    |
|          | p_0_0_01228_224022422_lcssa2458_i_read_read_fu_314 |    0    |    0    |
|          |               p_Result_2_read_fu_320               |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|   write  |              write_ln1009_write_fu_326             |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|          |                  zext_ln836_fu_573                 |    0    |    0    |
|          |                 zext_ln836_1_fu_589                |    0    |    0    |
|          |                  zext_ln969_fu_629                 |    0    |    0    |
|          |                zext_ln1496_11_fu_933               |    0    |    0    |
|          |                zext_ln1496_12_fu_937               |    0    |    0    |
|          |                zext_ln1496_15_fu_941               |    0    |    0    |
|          |                zext_ln1496_16_fu_945               |    0    |    0    |
|          |                zext_ln1496_19_fu_949               |    0    |    0    |
|          |                zext_ln1496_20_fu_953               |    0    |    0    |
|          |                 zext_ln1496_fu_1015                |    0    |    0    |
|          |               zext_ln1496_10_fu_1019               |    0    |    0    |
|          |               zext_ln1496_13_fu_1085               |    0    |    0    |
|          |               zext_ln1496_14_fu_1089               |    0    |    0    |
|          |               zext_ln1496_17_fu_1155               |    0    |    0    |
|          |               zext_ln1496_18_fu_1159               |    0    |    0    |
|   zext   |                 zext_ln186_fu_1184                 |    0    |    0    |
|          |                zext_ln186_1_fu_1188                |    0    |    0    |
|          |                zext_ln186_4_fu_1198                |    0    |    0    |
|          |                zext_ln186_5_fu_1202                |    0    |    0    |
|          |                zext_ln1513_4_fu_1304               |    0    |    0    |
|          |                zext_ln1513_5_fu_1328               |    0    |    0    |
|          |                zext_ln1513_6_fu_1380               |    0    |    0    |
|          |                zext_ln1513_7_fu_1404               |    0    |    0    |
|          |                zext_ln186_2_fu_1442                |    0    |    0    |
|          |                zext_ln186_3_fu_1445                |    0    |    0    |
|          |                zext_ln186_6_fu_1455                |    0    |    0    |
|          |                zext_ln186_7_fu_1458                |    0    |    0    |
|          |                 zext_ln1513_fu_1500                |    0    |    0    |
|          |                zext_ln1513_1_fu_1523               |    0    |    0    |
|          |               zext_ln1496_21_fu_1535               |    0    |    0    |
|          |                zext_ln1513_2_fu_1565               |    0    |    0    |
|          |                zext_ln1513_3_fu_1588               |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|          |                 trunc_ln844_fu_595                 |    0    |    0    |
|          |              PixBufVal_val_V_20_fu_658             |    0    |    0    |
|          |                 trunc_ln868_fu_682                 |    0    |    0    |
|          |              PixBufVal_val_V_17_fu_751             |    0    |    0    |
|          |                 trunc_ln61_8_fu_963                |    0    |    0    |
|   trunc  |                 trunc_ln61_fu_1029                 |    0    |    0    |
|          |                trunc_ln61_4_fu_1059                |    0    |    0    |
|          |                trunc_ln61_5_fu_1099                |    0    |    0    |
|          |                trunc_ln61_6_fu_1129                |    0    |    0    |
|          |                trunc_ln61_7_fu_1169                |    0    |    0    |
|          |                 trunc_ln963_fu_1681                |    0    |    0    |
|          |                trunc_ln963_1_fu_1684               |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|          |                    tmp_25_fu_645                   |    0    |    0    |
|          |                     tmp_fu_1039                    |    0    |    0    |
|          |                   tmp_12_fu_1069                   |    0    |    0    |
|          |                   tmp_13_fu_1109                   |    0    |    0    |
|          |                   tmp_14_fu_1139                   |    0    |    0    |
|          |                   tmp_19_fu_1276                   |    0    |    0    |
| bitselect|                   tmp_20_fu_1352                   |    0    |    0    |
|          |                   tmp_15_fu_1416                   |    0    |    0    |
|          |                   tmp_16_fu_1429                   |    0    |    0    |
|          |                   tmp_17_fu_1474                   |    0    |    0    |
|          |                   tmp_18_fu_1539                   |    0    |    0    |
|          |                   tmp_21_fu_1634                   |    0    |    0    |
|          |                   tmp_23_fu_1652                   |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|          |              PixBufVal_val_V_21_fu_662             |    0    |    0    |
|          |              PixBufVal_val_V_22_fu_672             |    0    |    0    |
|          |               trunc_ln868_1_i_fu_686               |    0    |    0    |
|          |               trunc_ln868_2_i_fu_696               |    0    |    0    |
|          |              PixBufVal_val_V_18_fu_755             |    0    |    0    |
|          |              PixBufVal_val_V_19_fu_765             |    0    |    0    |
|          |              trunc_ln1513_2_i_fu_1290              |    0    |    0    |
|partselect|              trunc_ln1513_7_i_fu_1314              |    0    |    0    |
|          |              trunc_ln1513_10_i_fu_1366             |    0    |    0    |
|          |              trunc_ln1513_9_i_fu_1390              |    0    |    0    |
|          |               trunc_ln1513_i_fu_1486               |    0    |    0    |
|          |              trunc_ln1513_3_i_fu_1510              |    0    |    0    |
|          |              trunc_ln1513_1_i_fu_1551              |    0    |    0    |
|          |              trunc_ln1513_5_i_fu_1575              |    0    |    0    |
|          |                   tmp_22_fu_1642                   |    0    |    0    |
|          |                   tmp_24_fu_1660                   |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|bitconcatenate|                  p_Result_s_fu_880                 |    0    |    0    |
|          |                     p_0_fu_1757                    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|          |                 sext_ln186_fu_1224                 |    0    |    0    |
|          |                sext_ln186_1_fu_1228                |    0    |    0    |
|          |                sext_ln186_2_fu_1250                |    0    |    0    |
|          |                sext_ln186_3_fu_1254                |    0    |    0    |
|          |                sext_ln186_4_fu_1264                |    0    |    0    |
|          |                sext_ln186_5_fu_1267                |    0    |    0    |
|          |                sext_ln1513_4_fu_1300               |    0    |    0    |
|          |                sext_ln1513_5_fu_1324               |    0    |    0    |
|   sext   |                sext_ln186_6_fu_1340                |    0    |    0    |
|          |                sext_ln186_7_fu_1343                |    0    |    0    |
|          |                sext_ln1513_6_fu_1376               |    0    |    0    |
|          |                sext_ln1513_7_fu_1400               |    0    |    0    |
|          |                 sext_ln1513_fu_1496                |    0    |    0    |
|          |                sext_ln1513_1_fu_1519               |    0    |    0    |
|          |                sext_ln1513_2_fu_1561               |    0    |    0    |
|          |                sext_ln1513_3_fu_1584               |    0    |    0    |
|          |                 sext_ln1027_fu_1607                |    0    |    0    |
|          |                sext_ln1027_1_fu_1624               |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|   Total  |                                                    |    0    |   1153  |
|----------|----------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
| PixBufVal_val_V_12_load_reg_2027 |   10   |
|    PixBufVal_val_V_12_reg_1842   |   10   |
| PixBufVal_val_V_13_load_reg_2032 |   10   |
|    PixBufVal_val_V_13_reg_1849   |   10   |
| PixBufVal_val_V_14_load_reg_2052 |   10   |
|    PixBufVal_val_V_14_reg_1880   |   10   |
| PixBufVal_val_V_15_load_reg_2057 |   10   |
|    PixBufVal_val_V_15_reg_1887   |   10   |
| PixBufVal_val_V_16_load_reg_2062 |   10   |
|    PixBufVal_val_V_16_reg_1894   |   10   |
|    PixBufVal_val_V_20_reg_1980   |   10   |
|    PixBufVal_val_V_21_reg_1989   |   10   |
|    PixBufVal_val_V_22_reg_1998   |   10   |
|   PixBufVal_val_V_load_reg_2022  |   10   |
|     PixBufVal_val_V_reg_1835     |   10   |
|        and_ln998_reg_2231        |    1   |
|          b_load_reg_2079         |   10   |
|            b_reg_1915            |   10   |
|    center_val_V_load_reg_2073    |   10   |
|       center_val_V_reg_1908      |   10   |
|         cmp160_i_reg_1953        |    1   |
|      cmp202_i_read_reg_1926      |    1   |
|       cmp58_i_read_reg_1922      |    1   |
|       down_val_V_1_reg_403       |   10   |
|       down_val_V_2_reg_394       |   10   |
|        down_val_V_reg_412        |   10   |
|        icmp_ln836_reg_1933       |    1   |
|        icmp_ln846_reg_1937       |    1   |
|        icmp_ln969_reg_1969       |    1   |
|       left_val_V_1_reg_487       |   10   |
|       left_val_V_2_reg_478       |   10   |
|        left_val_V_reg_496        |   10   |
|lineBuffer_val_V_2_i_addr_reg_1941|   11   |
| lineBuffer_val_V_i_addr_reg_1947 |   11   |
|  p_0_0_01228_22402_ph_i_reg_367  |   10   |
|  p_0_0_01229_22400_ph_i_reg_376  |   10   |
|  p_0_0_01230_22398_ph_i_reg_385  |   10   |
|        pix_val_V_7_reg_431       |   10   |
|        pix_val_V_8_reg_421       |   10   |
|         pix_val_V_reg_441        |   10   |
|          r_load_reg_2067         |   10   |
|            r_reg_1901            |   10   |
|         ret_V_30_reg_2151        |   11   |
|         ret_V_31_reg_2120        |   11   |
|         ret_V_38_reg_2181        |   12   |
|         ret_V_42_reg_2188        |   12   |
|         ret_V_47_reg_2195        |   13   |
|         ret_V_51_reg_2200        |   13   |
|         ret_V_54_reg_2171        |   11   |
|         ret_V_55_reg_2176        |   11   |
|         ret_V_60_reg_2131        |   11   |
|         ret_V_61_reg_2136        |   11   |
|         ret_V_62_reg_2141        |   11   |
|         ret_V_63_reg_2146        |   11   |
|         ret_V_64_reg_2205        |   14   |
|         ret_V_65_reg_2210        |   14   |
|      right_val_V_1_reg_1864      |   10   |
|      right_val_V_2_reg_1872      |   10   |
|      right_val_V_3_reg_2037      |   10   |
|      right_val_V_4_reg_2042      |   10   |
|      right_val_V_5_reg_2047      |   10   |
|       right_val_V_reg_1856       |   10   |
|      select_ln912_3_reg_2085     |   10   |
|      select_ln912_4_reg_2090     |   10   |
|      select_ln912_5_reg_2095     |   10   |
|        sub_ln61_7_reg_2161       |   10   |
|        sub_ln61_8_reg_2166       |   10   |
|          tmp_21_reg_2215         |    1   |
|          tmp_22_reg_2221         |    4   |
|          tmp_24_reg_2226         |    4   |
|          tmp_25_reg_1976         |    1   |
|       trunc_ln61_7_reg_2156      |   10   |
|       trunc_ln61_8_reg_2125      |   10   |
|     trunc_ln868_1_i_reg_2012     |   10   |
|     trunc_ln868_2_i_reg_2017     |   10   |
|       trunc_ln868_reg_2007       |   10   |
|        up_val_V_1_reg_460        |   10   |
|        up_val_V_2_reg_451        |   10   |
|         up_val_V_reg_469         |   10   |
|            x_reg_1828            |   11   |
|      zext_ln1496_11_reg_2100     |   11   |
|      zext_ln1496_12_reg_2105     |   11   |
|      zext_ln1496_15_reg_2110     |   11   |
|      zext_ln1496_16_reg_2115     |   11   |
+----------------------------------+--------+
|               Total              |   780  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_347 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1153  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   780  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   780  |  1162  |
+-----------+--------+--------+--------+
