<!DOCTYPE html>
<html lang="ja">
  <head>

<meta charset="utf-8">
<meta name="viewport" content="width=device-width,initial-scale=1">
<title>Alder Lake-N のコア数と TDP (PL1), PL2 | Coelacanth&#39;s Dream</title>

<link rel="canonical" href="https://www.coelacanth-dream.com/posts/2022/05/19/adl_n-tdp-pl1-pl2/">

<link rel="icon" type="image/png" sizes="128x128" href="https://www.coelacanth-dream.com/icon.png">

<link rel="alternate" type="application/rss+xml" href="https://www.coelacanth-dream.com/posts/index.xml">
<link rel="alternate" type="application/rss+xml" href="https://www.coelacanth-dream.com/lastmod/index.xml">

<meta property="og:site_name" content="Coelacanth&#39;s Dream">
<meta property="og:type" content="article">
<meta property="og:title" content="Alder Lake-N のコア数と TDP (PL1), PL2 | Coelacanth&#39;s Dream">
<meta name="twitter:card" content="summary">
<meta name="description" content="Intel の Vidya Gopalakrishnan 氏より、Coreboot に Alder Lake-N SKU の TDP, Power Limit の設定値を追加するパッチが投稿、公開されている。 パッチでは Alder Lake-N の各設定値以外に、コア数に関する記述も見られる。 soc/intel/alderlake:">
  <meta property="og:description" content="Intel の Vidya Gopalakrishnan 氏より、Coreboot に Alder Lake-N SKU の TDP, Power Limit の設定値を追加するパッチが投稿、公開されている。 パッチでは Alder Lake-N の各設定値以外に、コア数に関する記述も見られる。 soc/intel/alderlake:"><meta property="og:image" content="https://www.coelacanth-dream.com/icon.png"><meta property="og:locale" content="ja_JP">
<meta name="author" content="Umio Yasuno">
<meta name="copyright" content="&copy; 2019 - 2022 Umio-Yasuno">
<meta name="keywords" content="Coelacanth&#39;s Dream, Alder_Lake, Coreboot">
    <link rel="preload" href="https://www.coelacanth-dream.com/css/ds.min.css" as="style"><link rel="preload" href="https://www.coelacanth-dream.com/css/page.min.css" as="style"><style>
  html{background:#034759 fixed no-repeat;font-size:.95rem}body{display:grid;grid-template:var(--body-grid,repeat(4,auto) 2rem/auto .5rem .25rem);gap:1rem 0;scrollbar-width:thin;scrollbar-color:rgba(5,110,138,.9)#0000}.site-title{grid-row:1/2;grid-column:1/-3;margin:.5rem 0 0;font:2rem/1 monospace;word-spacing:100vw;text-align:right;isolation:isolate;text-shadow:.1em -.1em .8em #f1f4f3}.site-title-link{color:#b7c8c4;text-decoration:none;padding:0}.site-title-link:hover{color:#dae3e0}.lain-e{display:inline-block;font:700 .7em/.7 monospace;transform:rotate(-32deg);padding:0 .3ch .3ex;margin:0 -.1em 0 0;background-color:#0005;border-radius:50%}.text{display:grid;grid-row:var(--text-row,2/3);grid-column:var(--text-column,1/-2);color:#fffefe;line-height:1.68;grid-template:auto/.5% .5% auto 1%;gap:.8rem 0;overflow:hidden;overflow-wrap:anywhere;word-break:break-word}footer{display:var(--f-disp,grid);grid-row:3/4;grid-column:1/-1;contain:content}.side,.slide{position:fixed;contain:content}.side{display:var(--side-disp,none)}.slide{display:grid;visibility:var(--slide-vis,hidden)}a{color:#b7ffff;text-decoration:none;margin:0;padding:0 .2rem}hr{background-color:#17736b;padding:0;border-width:0;width:99%;height:1px}::-webkit-scrollbar{width:.2rem;height:.2rem;background-color:#0000}::-webkit-scrollbar-thumb{background-color:rgba(5,110,138,.9)}::-webkit-scrollbar-corner,::-webkit-scrollbar-resizer{display:none}.crt{background:radial-gradient(#eee1 4%,#0000 95%,#111 98%)50%/contain fixed no-repeat,linear-gradient(to bottom,#0000 55%,#0003 55%)50%/100% .5rem fixed repeat-y,linear-gradient(to right,#f002 33.4%,#0802 33.4%,#0802 66.8%,#00f2 66.8%)50%/.25rem 100% fixed repeat-x;opacity:.3;width:100%;height:100%;position:fixed;inset:0;z-index:2;pointer-events:none;isolation:isolate;contain:strict}.sb{display:inline-block;font:.8rem/1.2 sans-serif;margin:auto 0;padding:.12rem .5rem .24rem;max-width:max-content;text-align:center;cursor:pointer;color:#eff;border:1px solid var(--sb-brdr,#046a85);text-decoration:none;background-image:linear-gradient(to bottom,#04576d 0%,#034f63 100%);contain:content}.sb:active{--sb-brdr:#04576d}.sb::before{content:attr(data-btn-txt)}.rss::before{content:"RSS: " attr(data-rss-name)}.rss-block{display:flex;gap:.2rem}.share-block{display:flex;flex-flow:row wrap;gap:.2rem .1rem;justify-content:flex-end}@media(min-width:840px){body{--body-grid:repeat(5, auto) 6vh / calc(160px + 1rem) 0.2rem 0.6rem auto 0 0.5rem}.text{--text-row:auto;--text-column:2/-2}.side{--side-disp:block;height:98vh;width:160px;inset:1vh 0 0;padding:0 .5rem;color:#28c8bb;border-right:1px solid #17736b;font-size:1rem;overflow:scroll}.slide{display:none}footer{--f-disp:none}}
  .page-title{grid-column:2/-2;font:1.1rem sans-serif;color:#e5ebea;margin:0;padding:0}.sect-title{font-size:1rem;margin:0}.delay-ds{visibility:var(--ds,hidden)}.home,.posts,.cat-tag,.tag-comple{grid-column:2/-1}datalist{display:none}.page-main{font-size:.95rem;grid-column:2/-1;overflow:hidden;contain:content;display:flex;flex-flow:column nowrap;gap:.8rem 0}.page-main>p{margin:0}.page-main>p::before{content:'';padding:0 .25rem}.delay-page{visibility:var(--dp,hidden)}.page-title{color:#f7ab39;font:1.1rem/1.4 sans-serif;grid-column:2/-2;margin:0;overflow-wrap:break-word;word-break:break-word}figure{width:98%;height:54vh}.article-time{grid-column:3/-1;display:flex;text-align:end;margin:0;flex-flow:column nowrap;gap:.1rem 0;color:#28c8bb;font:.9rem/1.1 monospace}
</style>
    <link rel="preload" href="https://www.coelacanth-dream.com/js/main.min.js" as="script">
    <script type="application/ld+json">{"@context":"https://schema.org/","@type":"Article","dateCreated":"2022-05-19","dateModified":"2022-07-29","datePublished":"2022-05-19","headline":"Alder Lake-N のコア数と TDP (PL1), PL2","image":"https://www.coelacanth-dream.com/icon.png","name":"Alder Lake-N のコア数と TDP (PL1), PL2"}</script>
  </head>
  <body><header class="site-title">
  <a href="https://www.coelacanth-dream.com/" class="site-title-link" title="Coelacanth&#39;s Dream">Coelacanth's Dream</a>
</header>
<link rel="stylesheet" href="https://www.coelacanth-dream.com/css/page.min.css">

    <main class="text">
      <h1 class="page-title">Alder Lake-N のコア数と TDP (PL1), PL2</h1>

  <article class="page-main delay-page"><aside class="share-block"><button aria-label="Copy URL button" class="share-copy-button sb cp-url" data-btn-txt="Share" onclick="copy_url({ url: true, title: false })" tabindex="0" type="button"></button><button aria-label="Copy URL button" class="share-copy-button sb cp-url-title" data-btn-txt="Copy URL & Title" onclick="copy_url({ url: true, title: true })" tabindex="0" type="button"></button></aside><aside class="article-time">
    <time datetime="2022-05-19 02:26 +0900">Post: 2022/05/19 02:26 &#43;0900</time>
    <aside class="update">Update: 2022/07/29 09:09 &#43;0900</aside>
  </aside><p>Intel の Vidya Gopalakrishnan 氏より、Coreboot に <em>Alder Lake-N</em> SKU の TDP, Power Limit の設定値を追加するパッチが投稿、公開されている。<br>
パッチでは <em>Alder Lake-N</em> の各設定値以外に、コア数に関する記述も見られる。</p>
<ul>
<li><a href="https://review.coreboot.org/c/coreboot/+/64472/1" rel="noopener noreferrer" target="_blank" title="https://review.coreboot.org/c/coreboot/+/64472/1">soc/intel/alderlake: add power limits for Alder Lake-N SKUs (I24c18a27) · Gerrit Code Review</a></li>
<li><a href="https://review.coreboot.org/c/coreboot/+/63369/6" rel="noopener noreferrer" target="_blank" title="https://review.coreboot.org/c/coreboot/+/63369/6">soc/intel/alderlake: Configure the SKU specific parameters for VR domains (I3d6ae203) · Gerrit Code Review</a></li>
</ul>
<p><em>Alder Lake-N</em> は以下の引用部から、<em>Gracemont (Small)</em> コアのみの構成であり、コア数は 2/4/8 の 3種類が用意されていると思われる。TDP (PL1) は 2/4-Core が 6W、8-Core が 15W。<br>
以下引用部では、<em>Alder Lake</em> のバリアント、コア構成と GPU GT、TDP (PL1) を次のようなフォーマットで記述している。 <code>ADL_{M,N,P}_{BIG}{SMALL}{GPU_GT}_{TDP}W_CORE</code></p>
<p><em>Alder Lake-N</em> が <em>Alder Lake-S/P/M</em> に搭載されている <em>Golden Cove (Big)</em> コアを持たず <em>Gracemont (Small)</em> コアのみの構成、最大 8-Core/8-Thread、GPU は Gen12 GT1 (32 EU)、といった情報は、これまでに公開されてきたパッチやログの情報と一致する。<br>
<span class="thread-link"><a rel="noopener noreferrer" target="_blank" href="https://www.coelacanth-dream.com/posts/2022/02/04/adl_n-8thread/" title="/posts/2022/02/04/adl_n-8thread/">CPU 8-Thread、GPU 32EU を持つ Alder Lake-N | Coelacanth&rsquo;s Dream</a></span>

ChromeOS に関するパッチのレビューが行われる Chromium Gerrit では、<em>Alder Lake-N (Family: 0x6, Model: 0xBE)</em> を <em>Gracemont</em> とするパッチも公開されている。</p>
<p><em>Alder Lake-N</em> 2/4-Core SKU の TDP (PL1) 6W というのは、TDP (PL1) 9W をサポートする <em>Alder Lake-M (2+8+2, 2+4+2)</em> SKU より省電力、ファンレス構成等の製品をカバーするためのものと思われる。</p>
<blockquote>
<pre><code>  	ADL_M_282_15W_CORE,
  	ADL_M_242_CORE,
  	ADL_P_442_45W_CORE,
 +  ADL_N_081_15W_CORE,
 +  ADL_N_041_6W_CORE,
 +  ADL_N_021_6W_CORE,
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://review.coreboot.org/c/coreboot/+/64472/1/src/soc/intel/alderlake/chip.h#33" rel="noopener noreferrer" target="_blank" title="https://review.coreboot.org/c/coreboot/+/64472/1/src/soc/intel/alderlake/chip.h#33">https://review.coreboot.org/c/coreboot/+/64472/1/src/soc/intel/alderlake/chip.h#33</a></cite>
</div>

</blockquote>
<p>Coreboot でサポートしている Intel ADLRVP ボードでは、<em>Alder Lake-M (2+8+2)</em> の PL1/PL2 設定値は以下のようになっている。<br>
Big コアを持たない <em>Alder Lake-N</em> で、<em>Alder Lake-M (2+8+2)</em> と同じ TDP (PL1) 15W の設定が用意されているのは少し意外かもしれない。なお PL2 は <em>Alder Lake-N</em> の方が 10W 低い 35W 設定となる。<br>
また、別のパッチの内容から、<em>Alder Lake-N</em> 8-Core には TDP (PL1) 7W の設定もあるようだ。</p>
<blockquote>
<pre><code> /*
  * VR Configurations for IA and GT domains for ADL-N SKU's.
  * Per doc#646929 ADL N Platform Design Guide -&gt; Power_Map_Rev1p0
  *
  * +----------------+-----------+-------+-------+---------+-------------+----------+
  * |      SKU       | Setting   | AC LL | DC LL | ICC MAX | TDC Current | TDC Time |
  * |                |           |(mOhms)|(mOhms)|   (A)   |     (A)     |   (msec) |
  * +----------------+-----------+-------+-------+---------+-------------+----------+
  * | ADL-N 081(15W) |    IA     |  4.7  |  4.7  |    53   |      22     |  28000   |
  * +                +-----------+-------+-------+---------+-------------+----------+
  * |                |    GT     |  6.5  |  6.5  |    29   |      22     |  28000   |
  * +----------------+-----------+-------+-------+---------+-------------+----------+
  * | ADL-N 081(7W)  |    IA     |  5.0  |  5.0  |    37   |      14     |  28000   |
  * +                +-----------+-------+-------+---------+-------------+----------+
  * |                |    GT     |  6.5  |  6.5  |    29   |      14     |  28000   |
  * +----------------+-----------+-------+-------+---------+-------------+----------+
  * | ADL-N 041(6W)  |    IA     |  5.0  |  5.0  |    37   |      12     |  28000   |
  * +  Pentium       +-----------+-------+-------+---------+-------------+----------+
  * |                |    GT     |  6.5  |  6.5  |    29   |      12     |  28000   |
  * +----------------+-----------+-------+-------+---------+-------------+----------+
  * | ADL-N 041(6W)  |    IA     |  5.0  |  5.0  |    37   |      12     |  28000   |
  * +  Celeron       +-----------+-------+-------+---------+-------------+----------+
  * |                |    GT     |  6.5  |  6.5  |    26   |      12     |  28000   |
  * +----------------+-----------+-------+-------+---------+-------------+----------+
  * | ADL-N 021(6W)  |    IA     |  5.0  |  5.0  |    27   |      10     |  28000   |
  * +                +-----------+-------+-------+---------+-------------+----------+
  * |                |    GT     |  6.5  |  6.5  |    23   |      10     |  28000   |
  * +----------------+-----------+-------+-------+---------+-------------+----------+
  */
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://review.coreboot.org/c/coreboot/+/63369/6/src/soc/intel/alderlake/vr_config.c" rel="noopener noreferrer" target="_blank" title="https://review.coreboot.org/c/coreboot/+/63369/6/src/soc/intel/alderlake/vr_config.c">https://review.coreboot.org/c/coreboot/+/63369/6/src/soc/intel/alderlake/vr_config.c</a></cite>
</div>

</blockquote>
<p><em>Alder Lake-N</em> 8-Core の PL4 は 83W、2/4-Core は 78W となっているが、PL4 はあくまでもパッケージレベルの最大電力制限であり、電源アダプタやバッテリーの許容範囲となる。電力管理機能はそれを超えないよう、先制して周波数を制限、調整する。</p>
<p>Atom (Small) 系プロセッサとして <em>Alder Lake-N</em> を <em>Japser Lake (Tremont, 10nm)</em> と較べると、Intel JSLRVP ボードでは TDP (PL1) 6W、PL2 20W の設定となっており<sup id="fnref:1"><a href="#fn:1" class="footnote-ref" role="doc-noteref">1</a></sup>、<em>Alder Lake-N</em> 2/4-Core は TDP (PL1) は同じだが、PL2 は 5W 高いと見ることができる。</p>
<blockquote>
<pre><code> 	register &quot;power_limits_config[ADL_M_282_12W_CORE]&quot; = &quot;{
 		.tdp_pl1_override = 12,
 		.tdp_pl2_override = 35,
 	}&quot;
 	register &quot;power_limits_config[ADL_M_282_15W_CORE]&quot; = &quot;{
 		.tdp_pl1_override = 15,
 		.tdp_pl2_override = 45,
 	}&quot;
 	register &quot;power_limits_config[ADL_M_242_CORE]&quot; = &quot;{
 		.tdp_pl1_override = 9,
 		.tdp_pl2_override = 30,
 		.tdp_pl4 = 68,
 	}&quot;
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://review.coreboot.org/plugins/gitiles/coreboot/+/refs/changes/72/64472/1/src/soc/intel/alderlake/chipset.cb#35" rel="noopener noreferrer" target="_blank" title="https://review.coreboot.org/plugins/gitiles/coreboot/+/refs/changes/72/64472/1/src/soc/intel/alderlake/chipset.cb#35">https://review.coreboot.org/plugins/gitiles/coreboot/+/refs/changes/72/64472/1/src/soc/intel/alderlake/chipset.cb#35</a></cite>
</div>

<pre><code> +	register &quot;power_limits_config[ADL_N_081_15W_CORE]&quot; = &quot;{
 +		.tdp_pl1_override = 15,
 +		.tdp_pl2_override = 35,
 +		.tdp_pl4 = 83,
 +	}&quot;
 +
 +	register &quot;power_limits_config[ADL_N_041_6W_CORE]&quot; = &quot;{
 +		.tdp_pl1_override = 6,
 +		.tdp_pl2_override = 25,
 +		.tdp_pl4 = 78,
 +	}&quot;
 +
 +	register &quot;power_limits_config[ADL_N_021_6W_CORE]&quot; = &quot;{
 +		.tdp_pl1_override = 6,
 +		.tdp_pl2_override = 25,
 +		.tdp_pl4 = 78,
 +	}&quot;
 +
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://review.coreboot.org/c/coreboot/+/64472/1/src/soc/intel/alderlake/chipset.cb#51" rel="noopener noreferrer" target="_blank" title="https://review.coreboot.org/c/coreboot/+/64472/1/src/soc/intel/alderlake/chipset.cb#51">https://review.coreboot.org/c/coreboot/+/64472/1/src/soc/intel/alderlake/chipset.cb#51</a></cite>
</div>

</blockquote>
<p>余談だが、Intel が公開するプロセッサのドキュメント中において、以前は TDP (PL1) のみ具体的な数値が記載され、PL2 については PL1 x1.25 が推奨値とされながら、実際の設定は PL1 x3 近くとなっていたのが、<br>
<em>Alder Lake</em> の世代からは Coreboot 中の設定と同様の値、実際の設定値がドキュメントに記載されるようになった。<br>
今までがドキュメント中でぼかされていた状態だったとはいえ、ユーザーに対して公開される情報が増えたことは素直に喜ばしい。</p>
<ul>
<li><a href="https://www.intel.com/content/www/us/en/products/platforms/details/alder-lake-p.html" rel="noopener noreferrer" target="_blank" title="https://www.intel.com/content/www/us/en/products/platforms/details/alder-lake-p.html">Alder Lake P: Overview and Technical Documentation</a></li>
<li><a href="https://www.intel.com/content/www/us/en/products/docs/processors/core/12th-gen-core-mobile-processors-brief.html" rel="noopener noreferrer" target="_blank" title="https://www.intel.com/content/www/us/en/products/docs/processors/core/12th-gen-core-mobile-processors-brief.html">12th Gen Intel® Core™ Processors Product Brief</a></li>
<li><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/006/processor-line-thermal-and-power/" rel="noopener noreferrer" target="_blank" title="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/006/processor-line-thermal-and-power/">Processor Line Thermal and Power - 006 - ID:655258 | Core™ Processors</a></li>
</ul>
<table>
<thead>
<tr>
<th style="text-align:left">Alder Lake</th>
<th style="text-align:center">-S</th>
<th style="text-align:center">-P</th>
<th style="text-align:center">-M</th>
<th style="text-align:center">-N</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left">Variant (CPUID Model)</td>
<td style="text-align:center">Desktop (0x97)</td>
<td style="text-align:center">Mobile (0x9A)</td>
<td style="text-align:center">Mobile (0x9A)</td>
<td style="text-align:center">Mobile (0xBE)</td>
</tr>
<tr>
<td style="text-align:left">CPU (big + small)</td>
<td style="text-align:center">8 + 8</td>
<td style="text-align:center">6 + 8</td>
<td style="text-align:center">2 + 8</td>
<td style="text-align:center">0 + 8</td>
</tr>
<tr>
<td style="text-align:left">GPU (Gen12.2)</td>
<td style="text-align:center">GT1 32EU</td>
<td style="text-align:center">GT2 96EU</td>
<td style="text-align:center">GT2 96EU</td>
<td style="text-align:center">GT1 32EU</td>
</tr>
<tr>
<td style="text-align:left">Display ver</td>
<td style="text-align:center">Gen12</td>
<td style="text-align:center">Gen13 (XE_LPD)</td>
<td style="text-align:center">Gen13 (XE_LPD)</td>
<td style="text-align:center">Gen13 (XE_LPD)</td>
</tr>
<tr>
<td style="text-align:left">CPU PCIe</td>
<td style="text-align:center">Gen5 8L x2,<br>Gen4 4L x2</td>
<td style="text-align:center">Gen5 8L,<br>Gen4 4L x2</td>
<td style="text-align:center">Gen4 4L?</td>
<td style="text-align:center">N/A</td>
</tr>
<tr>
<td style="text-align:left">PCH PCIe</td>
<td style="text-align:center">?</td>
<td style="text-align:center">?</td>
<td style="text-align:center">?</td>
<td style="text-align:center">9-Lane</td>
</tr>
<tr>
<td style="text-align:left">Memory Bus width</td>
<td style="text-align:center">128-bit</td>
<td style="text-align:center">128-bit</td>
<td style="text-align:center">128-bit</td>
<td style="text-align:center">64-bit</td>
</tr>
</tbody>
</table>
<div class="footnotes" role="doc-endnotes">
<hr>
<ol>
<li id="fn:1">
<p><a href="https://review.coreboot.org/plugins/gitiles/coreboot/+/refs/changes/72/64472/1/src/mainboard/intel/jasperlake_rvp/variants/jslrvp/devicetree.cb#126" rel="noopener noreferrer" target="_blank" title="https://review.coreboot.org/plugins/gitiles/coreboot/+/refs/changes/72/64472/1/src/mainboard/intel/jasperlake_rvp/variants/jslrvp/devicetree.cb#126">https://review.coreboot.org/plugins/gitiles/coreboot/+/refs/changes/72/64472/1/src/mainboard/intel/jasperlake_rvp/variants/jslrvp/devicetree.cb#126</a>&#160;<a href="#fnref:1" class="footnote-backref" role="doc-backlink">&#x21a9;&#xfe0e;</a></p>
</li>
</ol>
</div>
</article><nav class="article-bottom-tags delay-page"><a class="bottom-tag-link" href="https://www.coelacanth-dream.com/tags/alder_lake/" title="Alder_Lake">#Alder Lake</a><a class="bottom-tag-link" href="https://www.coelacanth-dream.com/tags/coreboot/" title="Coreboot">#Coreboot</a></nav><aside class="article-bottom-misc delay-page">
  <a href="https://github.com/Umio-Yasuno/coelacanth-dream/commits/master/content/posts/2022/05/19/adl_n-tdp-pl1-pl2.md" class="changelog sb" rel="noopener noreferrer" target="_blank">Changelog</a>
</aside>
    </main><link rel="stylesheet" href="https://www.coelacanth-dream.com/css/ds.min.css"><footer class="delay-ds"><hr>
  <nav class="foot-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#mail">Mail</a>
<a href="https://www.coelacanth-dream.com/about/#matrix">Matrix</a>
<a href="https://www.coelacanth-dream.com/about/#fediverse">Fediverse</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a><a onclick="random_page()">Random</a>
<a href="#" class="pagetop sb">Page Top</a>
  </nav><nav class="rss-block"><a aria-label="RSS: Home" class="rss sb" data-rss-name="Home" href="https://www.coelacanth-dream.com/posts/index.xml" role="button" tabindex="0" target="_blank"></a><a aria-label="RSS: Updated" class="rss sb" data-rss-name="Updated" href="https://www.coelacanth-dream.com/lastmod/index.xml" role="button" tabindex="0" target="_blank"></a></nav>
<aside class="site-desc"><aside class="hosted">Hosted by <a href="https://github.com/Umio-Yasuno/umio-yasuno.github.io" rel="noopener noreferrer" target="_blank">Github Pages</a>
</aside><aside class="hosted powered">Powered by <a href="https://github.com/gohugoio/hugo" rel="noopener noreferrer" target="_blank">Hugo 0.105.0</a>
</aside></aside><aside class="copyright">&copy; 2019 - 2022 Umio-Yasuno</aside>
</footer>
<aside class="side">
  <aside class="side-block delay-ds" id="side-menu" role="menu"><nav class="menu-links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Posts</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Updated</a>
  <a href="https://www.coelacanth-dream.com/categories/database/">Database</a>
  <a href="https://www.coelacanth-dream.com/gh-search/">Search</a></nav>
<nav class="menu-cat-tag"><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/categories/" class="menu-cat-tag-title">Category</a><a href="https://www.coelacanth-dream.com/categories/cpu/" class="menu-cat-tag-lower">CPU</a><a href="https://www.coelacanth-dream.com/categories/hardware/" class="menu-cat-tag-lower">Hardware</a><a href="https://www.coelacanth-dream.com/categories/intel/" class="menu-cat-tag-lower">Intel</a>
  </nav><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/tags/" class="menu-cat-tag-title">Tag</a><a href="https://www.coelacanth-dream.com/tags/alder_lake/" class="menu-cat-tag-lower">Alder Lake</a><a href="https://www.coelacanth-dream.com/tags/coreboot/" class="menu-cat-tag-lower">Coreboot</a>
  </nav></nav><nav class="rss-block"><a aria-label="RSS: Home" class="rss sb" data-rss-name="Home" href="https://www.coelacanth-dream.com/posts/index.xml" role="button" tabindex="0" target="_blank"></a><a aria-label="RSS: Updated" class="rss sb" data-rss-name="Updated" href="https://www.coelacanth-dream.com/lastmod/index.xml" role="button" tabindex="0" target="_blank"></a></nav>

    <nav class="menu-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#mail">Mail</a>
<a href="https://www.coelacanth-dream.com/about/#matrix">Matrix</a>
<a href="https://www.coelacanth-dream.com/about/#fediverse">Fediverse</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a><a onclick="random_page()">Random</a>
</nav><aside class="site-desc"><aside class="hosted">Hosted by <a href="https://github.com/Umio-Yasuno/umio-yasuno.github.io" rel="noopener noreferrer" target="_blank">Github Pages</a>
</aside><aside class="hosted powered">Powered by <a href="https://github.com/gohugoio/hugo" rel="noopener noreferrer" target="_blank">Hugo 0.105.0</a>
</aside></aside><aside class="copyright">&copy; 2019 - 2022 Umio-Yasuno</aside>
  </aside>
</aside>
<aside class="slide"><input checked id="menu-open" type="checkbox">
  <label class="menu-label" for="menu-open"></label>

  <nav class="slide-menu-block"><nav class="menu-links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Posts</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Updated</a>
  <a href="https://www.coelacanth-dream.com/categories/database/">Database</a>
  <a href="https://www.coelacanth-dream.com/gh-search/">Search</a></nav>
<nav class="menu-cat-tag"><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/categories/" class="menu-cat-tag-title">Category</a><a href="https://www.coelacanth-dream.com/categories/cpu/" class="menu-cat-tag-lower">CPU</a><a href="https://www.coelacanth-dream.com/categories/hardware/" class="menu-cat-tag-lower">Hardware</a><a href="https://www.coelacanth-dream.com/categories/intel/" class="menu-cat-tag-lower">Intel</a>
  </nav><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/tags/" class="menu-cat-tag-title">Tag</a><a href="https://www.coelacanth-dream.com/tags/alder_lake/" class="menu-cat-tag-lower">Alder Lake</a><a href="https://www.coelacanth-dream.com/tags/coreboot/" class="menu-cat-tag-lower">Coreboot</a>
  </nav></nav>
  
    <nav class="menu-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#mail">Mail</a>
<a href="https://www.coelacanth-dream.com/about/#matrix">Matrix</a>
<a href="https://www.coelacanth-dream.com/about/#fediverse">Fediverse</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a><a onclick="random_page()">Random</a>

    </nav>
  </nav>
</aside>
<div class="crt"></div>
    <script defer src="https://www.coelacanth-dream.com/js/main.min.js"></script>

    <template id="msg_tmp">
      <div id="toast_msg" class="toast_msg"></div>
    </template>
  </body>
</html>