v 20140308 2
C 44600 49900 1 0 0 nullor-1.sym
{
T 44600 51300 5 8 0 0 0 0 1
symversion=0.1
T 44500 50900 5 8 0 0 0 0 1
device=SPICE-nullor
T 45200 50800 5 12 1 1 0 0 1
refdes=N1
}
C 42700 48100 1 0 0 vsin-1.sym
{
T 43400 48650 5 10 1 1 0 0 1
refdes=V2
T 43400 48950 5 10 0 0 0 0 1
device=vsin
T 43400 49150 5 10 0 0 0 0 1
footprint=none
T 43100 48150 5 10 1 1 0 0 1
value=sin 0 1 100
}
C 42900 47700 1 0 0 gnd-1.sym
N 43000 48000 43000 48100 4
N 43000 49300 43300 49300 4
C 44500 50200 1 0 0 gnd-1.sym
N 44600 50500 44600 50600 4
N 44400 49300 44400 50000 4
N 46100 50600 46100 50500 4
C 44200 49400 1 180 0 resistor-2.sym
{
T 43750 49450 5 10 1 1 0 3 1
refdes=R2
T 44200 48900 5 2 0 0 180 0 1
device=RESISTOR
T 44200 48700 5 2 0 0 180 0 1
footprint=unknown
T 43750 49150 5 10 1 1 0 5 1
value=1k
}
N 44200 49300 44800 49300 4
C 41900 50400 1 0 0 spice-directive-1.sym
{
T 42000 50700 5 10 0 1 0 0 1
device=directive
T 42000 50800 5 10 1 1 0 0 1
refdes=A1
T 42000 50500 5 10 1 1 0 0 1
file=summing.cmd
}
C 41600 48100 1 0 0 vsin-1.sym
{
T 42300 48650 5 10 1 1 0 0 1
refdes=V1
T 42300 48950 5 10 0 0 0 0 1
device=vsin
T 42300 49150 5 10 0 0 0 0 1
footprint=none
T 42000 48150 5 10 1 1 0 0 1
value=sin 0 1 180
}
C 41800 47700 1 0 0 gnd-1.sym
N 41900 48000 41900 48100 4
C 44200 50100 1 180 0 resistor-2.sym
{
T 43750 50150 5 10 1 1 0 3 1
refdes=R1
T 44200 49600 5 2 0 0 180 0 1
device=RESISTOR
T 44200 49400 5 2 0 0 180 0 1
footprint=unknown
T 43750 49850 5 10 1 1 0 5 1
value=500
}
N 43300 50000 41900 50000 4
N 41900 50000 41900 49300 4
B 41500 47600 4900 3500 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
N 44200 50000 44600 50000 4
C 46000 50200 1 0 0 gnd-1.sym
C 45700 49400 1 180 0 resistor-2.sym
{
T 45250 49450 5 10 1 1 0 3 1
refdes=R3
T 45700 48900 5 2 0 0 180 0 1
device=RESISTOR
T 45700 48700 5 2 0 0 180 0 1
footprint=unknown
T 45250 49150 5 10 1 1 0 5 1
value=500
}
N 45700 49300 46100 49300 4
N 46100 50000 46100 49300 4
