

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size bd8619b09ae08e9ac2cbce395b77712f  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_512/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_512/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_512/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_512/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_512/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_512/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x5600f9e0b49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_512/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_512/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e13270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e13500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e13790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e13a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e13cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e13f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e141d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e14460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e146e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e14960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e14be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e14e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e150e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e15360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e155e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5600f9e15860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e15a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e15ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e15ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e160e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e16300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e16520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e16740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e16960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e16b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e16da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e16fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e171e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e17400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e17620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e17840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5600f9e17a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5600fa0af100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5600fa0af140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5600fa0af180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5600fa0af1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5600fa0ae380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5600fa0af0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5600f9e1a900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5600f9e1a920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5600fa0af0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5600f9e1a904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5600fa0af0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffda6586150..

GPGPU-Sim PTX: cudaLaunch for 0x0x5600f9e0b49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,3,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 104426
gpu_sim_insn = 73998336
gpu_ipc =     708.6199
gpu_tot_sim_cycle = 104426
gpu_tot_sim_insn = 73998336
gpu_tot_ipc =     708.6199
gpu_tot_issued_cta = 96
gpu_occupancy = 12.4576% 
gpu_tot_occupancy = 12.4576% 
max_total_param_size = 0
gpu_stall_dramfull = 7700
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.4137
partiton_level_parallism_total  =       9.4137
partiton_level_parallism_util =      22.4854
partiton_level_parallism_util_total  =      22.4854
L2_BW  =     341.0036 GB/Sec
L2_BW_total  =     341.0036 GB/Sec
gpu_total_sim_rate=130508

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 568
	L1D_cache_core[2]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 581
	L1D_cache_core[3]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 563
	L1D_cache_core[4]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 717
	L1D_cache_core[5]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 875
	L1D_cache_core[6]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 611
	L1D_cache_core[7]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 684
	L1D_cache_core[8]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 200
	L1D_cache_core[9]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1255
	L1D_cache_core[10]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1037
	L1D_cache_core[11]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 226
	L1D_cache_core[12]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 604
	L1D_cache_core[13]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 179
	L1D_cache_core[14]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 494
	L1D_cache_core[15]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1150
	L1D_cache_core[16]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 775
	L1D_cache_core[17]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 547
	L1D_cache_core[18]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618
	L1D_cache_core[19]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 880
	L1D_cache_core[20]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 224
	L1D_cache_core[21]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 608
	L1D_cache_core[22]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 278
	L1D_cache_core[23]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 143
	L1D_cache_core[24]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 269
	L1D_cache_core[25]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[26]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 383
	L1D_cache_core[27]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[28]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1082
	L1D_cache_core[29]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 185
	L1D_cache_core[30]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[31]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1253
	L1D_cache_core[32]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 418
	L1D_cache_core[33]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 893
	L1D_cache_core[34]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 723
	L1D_cache_core[35]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 610
	L1D_cache_core[36]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 391
	L1D_cache_core[37]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 825
	L1D_cache_core[38]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 689
	L1D_cache_core[39]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 529
	L1D_cache_core[40]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 339
	L1D_cache_core[41]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[42]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 983
	L1D_cache_core[43]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94
	L1D_cache_core[44]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 741
	L1D_cache_core[45]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 398
	L1D_cache_core[46]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 352
	L1D_cache_core[47]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1466
	L1D_cache_core[48]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 692
	L1D_cache_core[49]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[50]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 937
	L1D_cache_core[51]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 634
	L1D_cache_core[52]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[53]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 493
	L1D_cache_core[54]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 202
	L1D_cache_core[55]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 496
	L1D_cache_core[56]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 455
	L1D_cache_core[57]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 186
	L1D_cache_core[58]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 175
	L1D_cache_core[59]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 301
	L1D_cache_core[60]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 561
	L1D_cache_core[61]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 950
	L1D_cache_core[62]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1008
	L1D_cache_core[63]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 785
	L1D_cache_core[64]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 206
	L1D_cache_core[65]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 953
	L1D_cache_core[66]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624
	L1D_cache_core[67]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 205
	L1D_cache_core[68]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[69]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[70]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 389
	L1D_cache_core[71]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 927
	L1D_cache_core[72]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1072
	L1D_cache_core[73]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1043
	L1D_cache_core[74]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 679
	L1D_cache_core[75]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1033
	L1D_cache_core[76]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 659
	L1D_cache_core[77]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 661
	L1D_cache_core[78]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 434
	L1D_cache_core[79]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 382
	L1D_total_cache_accesses = 983040
	L1D_total_cache_misses = 983040
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 47694
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.161
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6544
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 41150
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
6194, 6194, 6194, 6194, 6194, 6194, 6194, 6194, 
gpgpu_n_tot_thrd_icount = 76111872
gpgpu_n_tot_w_icount = 2378496
gpgpu_n_stall_shd_mem = 1314835
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786432
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1572864
gpgpu_n_store_insn = 393216
gpgpu_n_shmem_insn = 6881280
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 540672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 350208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 964627
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10137693	W0_Idle:1430450	W0_Scoreboard:5551461	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2378496
single_issue_nums: WS0:594624	WS1:594624	WS2:594624	WS3:594624	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6291456 {8:786432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7864320 {40:196608,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31457280 {40:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572864 {8:196608,}
maxmflatency = 2372 
max_icnt2mem_latency = 2189 
maxmrqlatency = 685 
max_icnt2sh_latency = 706 
averagemflatency = 747 
avg_icnt2mem_latency = 429 
avg_mrq_latency = 44 
avg_icnt2sh_latency = 105 
mrq_lat_table:37905 	20672 	9222 	5961 	17535 	98502 	25100 	11068 	4303 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38490 	231160 	518443 	193006 	1941 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	55084 	90967 	127907 	144510 	200763 	293779 	69609 	421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	229293 	58632 	47520 	57909 	83409 	140442 	255897 	107453 	2485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	35 	44 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        12        12         8         8        12        12         8         9         8         8        10         8         8        12 
dram[1]:         8         8         8         8         8         8         8        12         8         8         8         8        14         8        12         8 
dram[2]:         8         8        12         8         8         8         8        12        12         8        12         8         8         8         8         8 
dram[3]:         8         8        12         8         8         8         8        12         8         9        12         8         8         8         8         8 
dram[4]:        12         8        12        12         8         8        12        16        12         8         8         8        14         8         8        12 
dram[5]:        12         8         8         8         8         8         8        12         8         8         8         8        16         8        12         8 
dram[6]:         8         8         8         8         8         8         8        12        12         8        16         8        12         8         8         8 
dram[7]:         8         8        12         8         8         8         8        12         8         8        16         8        12         8         8        12 
dram[8]:        12         8        12        12         8         8        12        12        12         8         8         8         8         8        10        12 
dram[9]:        10         8         8        12         8         8         8         9         8         8         8         8         8         8        12         8 
dram[10]:         8         8        12         8         8         8        11        12        15         8         8         8         8         8        12         8 
dram[11]:         9         8        12         8         8         8        11         8        14         8         8         8        12         8         8         8 
dram[12]:        12         8        12        12         8         8        12        12        12         8         8         8         8         8         8        12 
dram[13]:        12         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[14]:         8         8        12         8         8         8         8        12        12         8         8         8         8         8        12         8 
dram[15]:         8         8        12         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[16]:        12        12         8        12         8         8        12         8         8         8         8         8        12         8         8         8 
dram[17]:        12        12        12        12         8         8         8         8         8         8         8         8        12         8         8         8 
dram[18]:         8         8         8         8         8         8        12         8         8         8        11         8         8         8         8         8 
dram[19]:         8         8         9         8         8         8         8         8         8         8        11         8        12         8         8         8 
dram[20]:        12        12         8        12         8         8        12         8         8         8        14         8         8        12         8        12 
dram[21]:        12        12        12        12         8         8         8         8         8         8        12         8        12         8         8        13 
dram[22]:        10         8         8         8         8         8        12         8         8         8        12         8         8         8         9         8 
dram[23]:         9         8         8         8         8         8         8         8         8         8        12         8        12         8        10         8 
dram[24]:        12        12         8        12         8         8        12         8         8         8        12         8         8        12         8         8 
dram[25]:        12        12        12        12         8         8         8         8         8         8        12         8        12         8        10         8 
dram[26]:         8         8         8         8         8         8        12         8         8         8         8         8         8         8         8         8 
dram[27]:         8         8         8         9         8         8         8         8        12         8         8         8        12         8         8         8 
dram[28]:        12        12         8        12         8         8        12        10         8         8         8         8         8        12         8         8 
dram[29]:        12        12        12        12         8         8         8        10         8         8        10         8        12         8         8         8 
dram[30]:        12         8         8         8         8         8        12         8         8         8         8         8         8         8         8         8 
dram[31]:        12         8         8         8         8         8         8         8         8         8         8         8        12         8         8         8 
maximum service time to same row:
dram[0]:     14010     14259     13575     13135     13792     13860     14320     14447     13613     13937     14009     13834     13749     14452     13639     13858 
dram[1]:     13752     13772     12999     13553     13512     13938     13794     13864     13744     13838     13551     13267     14344     13676     13893     13644 
dram[2]:     13255     13667     12575     13014     13138     13174     14247     14579     13840     13419     13219     13719     14139     13840     13817     13565 
dram[3]:     13757     13220     13183     12508     13354     13642     14384     14447     13146     13673     14043     13391     14206     14190     13268     13455 
dram[4]:     14022     14303     13568     13135     13790     13862     14334     14451     13615     13932     14006     13841     13747     14438     13644     13873 
dram[5]:     13756     13773     13000     13557     13512     13921     13818     13889     13710     13834     13557     13272     14322     13676     13886     13633 
dram[6]:     13234     13646     12571     13013     13149     13175     14276     14590     13828     13411     13239     13736     14140     13840     13805     13576 
dram[7]:     13757     13208     13194     12508     13355     13646     14392     14456     13143     13673     14037     13407     14199     14189     13287     13462 
dram[8]:     14016     14307     13576     13141     13797     13861     14322     14434     13608     13930     14010     13846     13747     14455     13663     13868 
dram[9]:     13767     13786     12998     13548     13525     13944     13795     13857     13729     13845     13557     13261     14348     13667     13884     13637 
dram[10]:     13240     13741     12587     13031     13145     13166     14230     14586     13830     13428     13224     13716     14131     13845     13809     13548 
dram[11]:     13778     13227     13202     12508     13362     13406     14379     14460     13139     13669     14041     13395     14203     14185     13275     13447 
dram[12]:     14024     14290     13578     13135     13801     13868     14325     14436     13611     13930     14012     13858     13748     14443     13659     13876 
dram[13]:     13748     13776     12995     13553     13520     13918     13804     13872     13714     13841     13572     13274     14324     13675     13890     13639 
dram[14]:     13232     13721     12581     13033     13150     13170     14237     14584     13815     13407     13254     13732     14130     13844     13807     13558 
dram[15]:     13777     13215     13222     12508     13363     13616     14386     14473     13143     13669     14040     13410     14187     14186     13287     13459 
dram[16]:     13737     13703     13695     13260     13780     13768     14356     13655     13755     13908     13359     13251     14278     14637     13762     13404 
dram[17]:     13504     14186     13838     13693     13681     14040     13887     14238     14054     13964     13507     13872     13676     14237     13830     13776 
dram[18]:     12986     13738     13218     13203     13138     13223     14516     14255     13715     13621     13556     13955     13733     14093     13858     13834 
dram[19]:     13432     13103     13591     12853     13328     13241     14390     14111     13323     13463     13176     13140     14158     14249     13459     12883 
dram[20]:     13740     13693     13703     13263     13777     13776     14357     13668     13732     13894     13390     13258     14267     14632     13770     13413 
dram[21]:     13495     14162     13833     13696     13672     14030     13902     14238     14057     13963     13525     13885     13672     14226     13829     13771 
dram[22]:     12977     13738     13207     13206     13139     13224     14521     14259     13715     13646     13553     13959     13744     14091     13854     13821 
dram[23]:     13416     13079     13590     12852     13324     13245     14393     14119     13299     13455     13194     13147     14154     14254     13486     12891 
dram[24]:     13749     13715     13705     13263     13738     13774     14354     13651     13740     13913     13386     13252     14264     14652     13762     13381 
dram[25]:     13524     14178     13811     13698     13678     14046     13876     14232     14057     13950     13513     13870     13669     14229     13834     13764 
dram[26]:     13016     13725     13158     13194     13139     13225     14515     14258     13698     13611     13564     13974     13752     14091     13844     13821 
dram[27]:     13471     13139     13542     12861     13322     13259     14386     14110     13295     13471     13187     13139     14162     14258     13459     12881 
dram[28]:     13750     13700     13700     13270     13732     13775     14355     13663     13722     13896     13404     13259     14257     14636     13765     13399 
dram[29]:     13476     14174     13830     13701     13680     14025     13890     14239     14053     13954     13507     13892     13668     14217     13833     13772 
dram[30]:     12981     13740     13169     13202     13152     13225     14523     14257     13707     13620     13557     13968     13747     14095     13833     13818 
dram[31]:     13446     13091     13547     12861     13325     13263     14389     14118     13290     13459     13203     13156     14166     14238     13467     12889 
average row accesses per activate:
dram[0]:  4.740000  4.747475  4.660194  4.588235  4.836364  4.649123  4.209524  4.717391  4.037037  4.463158  4.623656  4.750000  4.427083  4.120000  4.430108  4.478261 
dram[1]:  4.865979  4.519231  4.247787  4.727273  4.508474  4.470588  4.484848  4.931818  4.152381  4.326530  4.808989  4.400000  4.908046  4.681818  4.939759  4.681818 
dram[2]:  4.886598  4.533333  4.592233  4.854167  4.344262  4.491526  4.120370  4.602150  4.444445  4.156863  4.300000  4.473118  4.655914  4.681818  5.256410  4.790698 
dram[3]:  4.740000  4.621359  4.290909  4.613862  4.529914  4.818182  4.091743  4.755556  4.262136  4.038095  4.134615  4.425532  4.617021  4.735632  4.555555  4.735632 
dram[4]:  4.808081  4.582524  4.588235  4.680000  5.165049  4.622807  4.494949  4.703297  4.233010  4.391753  4.074766  4.644444  4.553192  4.099010  4.577778  4.600000 
dram[5]:  5.107527  4.495238  4.225225  4.824742  4.626087  4.457627  4.450000  4.755556  4.360000  4.580645  4.404040  4.222222  4.875000  4.500000  4.790698  4.813953 
dram[6]:  4.686275  4.500000  4.601942  4.707071  4.436975  4.500000  4.064220  4.703297  4.211538  4.038095  4.448979  4.521739  4.574468  4.521739  5.368421  4.904762 
dram[7]:  4.732673  4.680000  4.330275  4.438095  4.672566  4.774775  4.000000  4.703297  4.424242  4.176471  4.233010  4.473118  4.479167  4.473118  4.744186  4.735632 
dram[8]:  4.403670  4.640000  4.613862  4.680000  4.862385  4.756757  4.092593  4.755556  4.055555  4.285714  4.190476  4.306122  4.343434  4.378947  4.711111  4.697674 
dram[9]:  4.561905  4.400000  4.438095  4.824742  4.491526  4.491526  4.376237  4.563830  4.380000  4.516129  4.400000  4.350515  4.942529  4.521739  4.873563  4.752941 
dram[10]:  4.528302  4.293578  4.824742  4.947369  4.222222  4.241935  4.400000  4.367347  4.489796  4.326530  4.036697  4.309278  4.840909  4.521739  4.917647  4.891566 
dram[11]:  4.615385  4.633663  4.438095  4.607843  4.478992  4.614035  4.271845  4.494737  4.536082  4.371134  3.928571  4.138614  4.531915  4.425532  4.375000  4.776471 
dram[12]:  4.444445  4.563107  4.680000  4.660000  4.962963  4.525424  4.150943  4.505263  4.552083  4.057693  4.037037  4.593407  4.290000  4.204082  4.446808  4.776471 
dram[13]:  4.615385  4.476191  4.236363  4.854167  4.421488  4.508474  4.150943  4.714286  4.494845  4.637362  4.152381  4.222222  4.942529  4.478261  4.741573  4.951220 
dram[14]:  4.429906  4.351852  4.633663  4.947369  4.306452  4.416667  4.271845  4.383838  4.360000  4.285714  4.336634  4.329897  4.840909  4.473118  5.160494  5.012346 
dram[15]:  4.388889  4.519231  4.543689  4.563107  4.572649  4.649123  4.074074  4.606383  4.192307  4.468085  4.055555  4.421052  4.681319  4.622222  4.696629  4.666667 
dram[16]:  4.609524  4.495238  4.448598  4.538462  4.243902  4.678571  4.316832  4.437500  4.194175  4.750000  4.173077  4.354167  4.822222  4.521739  4.510638  4.681818 
dram[17]:  4.888889  4.538462  4.288288  4.916667  4.470086  4.720721  4.316832  4.786517  4.235294  4.446808  4.428571  4.265306  4.769231  4.244898  4.711111  4.670455 
dram[18]:  4.458715  4.783505  4.471698  4.563107  4.943396  4.851852  4.084112  4.630435  4.340000  4.106796  4.578948  4.268041  4.095238  4.758621  4.505263  5.012048 
dram[19]:  4.663462  4.514563  4.582524  4.895833  4.637168  4.158730  4.055555  4.641304  4.428571  4.711111  4.383838  4.368421  4.290000  4.704545  4.367347  4.674157 
dram[20]:  4.673077  4.500000  4.429906  4.633663  4.352459  4.596491  4.192307  4.416667  4.557895  4.693182  4.287129  4.058824  4.623656  4.651685  4.115385  4.928571 
dram[21]:  4.764706  4.676471  4.194690  4.680000  4.470588  4.720721  4.152381  4.608696  4.595745  4.440860  4.320000  4.181818  4.526316  4.549450  4.725275  4.987952 
dram[22]:  4.513762  4.660000  4.363636  4.700000  4.732143  4.851852  4.589474  4.818182  4.453608  4.200000  4.297029  4.478261  4.346939  4.478261  4.919540  5.307693 
dram[23]:  4.823529  4.670000  4.518868  5.000000  4.491526  4.295082  4.274510  4.463158  4.363636  4.827586  4.297029  4.247423  4.437500  4.478261  4.703297  4.500000 
dram[24]:  4.705883  4.557693  4.448598  4.752475  4.389831  4.495727  4.149533  4.178218  4.252427  4.750000  4.432990  4.285714  4.408163  4.750000  4.500000  4.939759 
dram[25]:  4.752475  4.379630  4.184210  4.897959  4.625000  4.696429  4.310679  4.395833  4.515464  4.138614  4.526316  4.421052  4.408163  4.696629  4.813953  4.659091 
dram[26]:  4.440367  4.637255  4.303571  4.514286  4.859813  4.672566  4.064220  4.615385  4.150943  4.180000  4.437500  4.565217  4.235294  4.354167  4.629213  5.061728 
dram[27]:  4.653846  4.420561  4.342342  4.937500  4.601770  4.258065  3.818965  4.516129  4.150943  4.593407  4.346939  4.468085  4.595745  4.265306  4.430108  4.456522 
dram[28]:  4.760000  4.563107  4.366972  4.730000  4.352941  4.608696  4.440000  4.217822  4.242718  4.941176  4.323232  4.097087  4.500000  4.615385  4.291667  4.781609 
dram[29]:  4.857143  4.433962  4.212389  4.916667  4.584071  4.907407  4.352941  4.437500  4.380000  4.038462  4.076190  4.220000  4.595745  4.421052  4.629213  4.674157 
dram[30]:  4.800000  4.767677  4.467290  4.700000  4.727273  4.678571  4.149533  4.659341  4.211538  4.158416  4.194175  4.516129  4.114286  4.696629  4.629213  5.333333 
dram[31]:  5.106383  4.538462  4.385321  4.916667  4.601770  4.366667  4.000000  4.395833  4.424242  4.565217  4.453608  4.421052  4.595745  4.400000  4.478261  4.425532 
average row locality = 230385/51109 = 4.507719
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[1]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[2]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[3]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[4]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[5]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[6]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[7]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[8]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[9]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[10]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[11]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[12]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[13]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[14]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[15]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[16]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[17]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[18]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[19]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[20]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[21]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[22]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[23]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[24]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[25]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[26]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[27]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[28]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[29]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[30]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
dram[31]:       448       448       448       448       512       512       384       384       384       384       384       384       384       384       384       384 
total dram reads = 212992
bank skew: 512/384 = 1.33
chip skew: 6656/6656 = 1.00
number of total write accesses:
dram[0]:       104        88       128        80        80        72       232       200       208       160       184       136       164       112       112       112 
dram[1]:        96        88       128        80        80        80       240       200       208       160       176       136       176       112       104       112 
dram[2]:       104       112       100        72        72        72       244       176       224       160       184       128       200       112       104       112 
dram[3]:       104       112        96        72        72        72       248       176       220       160       184       128       204       112       104       112 
dram[4]:       112        96        80        80        80        60       244       176       208       168       208       136       176       120       112       120 
dram[5]:       108        96        84        80        80        56       244       176       208       168       208       136       180       120       112       120 
dram[6]:       120        80       104        72        64        76       236       176       216       160       208       128       184       128        96       112 
dram[7]:       120        80        96        72        64        72       240       176       216       168       208       128       184       128        96       112 
dram[8]:       128        64        72        80        72        64       232       176       216       144       224       152       184       128       160        80 
dram[9]:       124        56        72        80        72        72       232       180       216       144       224       152       184       128       160        80 
dram[10]:       128        80        80        88        80        56       224       176       224       160       224       136       168       128       136        88 
dram[11]:       128        80        72        88        84        56       224       172       224       160       224       136       168       128       144        88 
dram[12]:       128        88        80        72        96        88       224       176       212       152       208       136       180       112       136        88 
dram[13]:       128        88        72        72        92        80       224       180       208       152       208       136       184       112       152        88 
dram[14]:       104        88        80        88        88        72       224       200       208       144       216       144       168       128       136        88 
dram[15]:       104        88        80        88        92        72       224       196       208       144       216       144       168       128       136        88 
dram[16]:       144        96       112        96        40        48       208       168       192       136       200       136       200       128       160       112 
dram[17]:       144        96       112        96        44        48       208       168       192       136       200       136       200       128       160       108 
dram[18]:       152        64       108        88        48        48       212       168       200       156       204       120       184       120       176       128 
dram[19]:       148        68        96        88        48        48       216       172       200       160       200       124       180       120       176       128 
dram[20]:       152       116       104        80        76        48       208       160       196       116       200       120       184       120       176       120 
dram[21]:       152       116       104        80        80        48       208       160       192       116       192       120       184       120       184       120 
dram[22]:       176        72       128        88        72        48       208       160       192       144       200       112       168       112       176       120 
dram[23]:       176        76       124        88        72        48       208       160       192       144       200       112       168       112       176       120 
dram[24]:       128       104       112       128        24        56       240       152       216       136       184       144       192       136       120       104 
dram[25]:       128       100       116       128        24        56       240       152       216       136       184       144       192       136       120       104 
dram[26]:       144       100       136       104        32        64       236       144       224       136       168       144       192       136       112       104 
dram[27]:       144       100       136       104        32        64       236       144       224       136       168       144       192       136       112       104 
dram[28]:       112        88       112       100        24        72       240       168       212       144       176       152       192       144       112       128 
dram[29]:       112        88       112        96        24        72       240       168       216       144       176       152       192       144       112       128 
dram[30]:       128        96       120        88        32        48       240       160       216       144       192       144       192       136       112       128 
dram[31]:       128        96       120        96        32        48       240       152       216       144       192       144       192       136       112       128 
total dram writes = 69592
bank skew: 248/24 = 10.33
chip skew: 2176/2160 = 1.01
average mf latency per bank:
dram[0]:       4964      4913      5014      5272      4244      4044      1046       990      1142      1191      1304      1320      1375      1372      1638      1411
dram[1]:       5031      4855      4964      5268      4190      4039      1011       971      1141      1165      1313      1312      1327      1359      1645      1417
dram[2]:       4971      4697      5298      5356      4377      4164      1032      1054      1144      1161      1343      1367      1269      1375      1679      1410
dram[3]:       5079      4806      5445      5456      4290      4064      1020      1040      1145      1161      1338      1372      1241      1347      1684      1411
dram[4]:       4852      4773      5442      5200      4259      4152      1008      1041      1150      1130      1247      1290      1320      1314      1627      1366
dram[5]:       4883      4777      5373      5218      4280      4282      1000      1032      1155      1116      1260      1299      1321      1318      1620      1393
dram[6]:       4731      4916      5173      5269      4386      4135      1023      1044      1148      1132      1261      1326      1287      1292      1694      1406
dram[7]:       4982      5195      5487      5548      4397      4150      1030      1056      1168      1133      1284      1358      1299      1309      1737      1428
dram[8]:       4783      5224      5722      5358      4318      4172      1033      1049      1119      1214      1246      1259      1332      1281      1505      1549
dram[9]:       4778      5267      5664      5427      4361      4242      1039      1059      1141      1205      1278      1288      1351      1293      1528      1570
dram[10]:       4814      5092      5649      5355      4315      4367      1075      1084      1123      1183      1298      1329      1398      1292      1572      1563
dram[11]:       4724      4972      5607      5222      4153      4167      1047      1054      1088      1159      1267      1300      1375      1271      1517      1525
dram[12]:       4809      5007      5677      5474      4186      4037      1046      1059      1130      1209      1282      1361      1331      1345      1579      1524
dram[13]:       4775      4955      5668      5524      4176      4127      1040      1041      1150      1200      1292      1367      1338      1349      1538      1556
dram[14]:       5016      5007      5613      5315      4335      4297      1064      1047      1177      1236      1312      1339      1393      1305      1563      1569
dram[15]:       5110      5059      5723      5396      4189      4133      1059      1022      1144      1220      1278      1322      1372      1262      1561      1541
dram[16]:       4460      4709      5005      4972      4428      4152      1066      1007      1190      1132      1300      1296      1224      1246      1440      1392
dram[17]:       4671      4964      5304      5278      4552      4294      1105      1077      1216      1197      1332      1346      1277      1330      1493      1443
dram[18]:       4460      5079      5140      5120      4444      4298      1090      1037      1179      1124      1278      1350      1278      1290      1446      1348
dram[19]:       4488      5076      5236      5116      4372      4225      1073      1033      1186      1090      1276      1336      1285      1279      1463      1364
dram[20]:       4527      4663      5204      5245      4179      4195      1078      1054      1183      1237      1302      1387      1287      1312      1440      1442
dram[21]:       4583      4728      5306      5330      4266      4300      1094      1072      1193      1261      1325      1394      1278      1342      1425      1441
dram[22]:       4456      5202      5151      5339      4350      4360      1133      1096      1225      1208      1341      1431      1385      1392      1474      1446
dram[23]:       4276      4980      4954      5082      4193      4236      1090      1039      1191      1120      1271      1382      1322      1325      1449      1401
dram[24]:       4662      4626      5102      4759      4637      4184      1005      1069      1128      1174      1299      1280      1262      1284      1553      1449
dram[25]:       4623      4703      5080      4799      4714      4238      1021      1095      1139      1210      1326      1296      1289      1323      1575      1465
dram[26]:       4467      4597      4813      4946      4457      3996      1003      1080      1099      1161      1356      1219      1270      1232      1580      1454
dram[27]:       4567      4786      4945      5088      4596      4191      1033      1128      1129      1189      1382      1277      1296      1272      1633      1508
dram[28]:       4932      4977      5245      5193      4773      4205      1033      1065      1166      1194      1388      1285      1293      1249      1626      1419
dram[29]:       4814      4890      5160      5144      4754      4168      1026      1057      1141      1175      1365      1250      1298      1240      1606      1378
dram[30]:       4796      4885      5180      5367      4632      4278      1023      1097      1156      1191      1360      1282      1334      1244      1609      1398
dram[31]:       4701      4831      5052      5177      4577      4309      1029      1089      1141      1156      1326      1278      1326      1232      1630      1400
maximum mf latency per bank:
dram[0]:       2323      2338      2046      2005      2066      2073      1408      1151      1317      1340      1450      1368      1672      1435      1508      1421
dram[1]:       2372      2318      2200      2122      2230      2139      1213      1050      1301      1283      1465      1382      1669      1435      1521      1424
dram[2]:       2109      2174      1954      1924      1955      1954      1229      1138      1297      1367      1467      1413      1594      1455      1510      1444
dram[3]:       1979      2000      1878      1870      1892      1913      1279      1146      1319      1380      1497      1421      1593      1444      1506      1451
dram[4]:       2266      2301      2064      2004      2067      2073      1357      1045      1516      1248      1423      1397      1644      1335      1488      1464
dram[5]:       2337      2323      2195      2139      2220      2131      1100      1142      1352      1270      1451      1391      1655      1328      1508      1462
dram[6]:       2112      2167      1957      1928      1945      1950      1241      1129      1281      1484      1494      1243      1671      1440      1470      1465
dram[7]:       1978      1990      1888      1872      1892      1909      1257      1169      1290      1486      1493      1290      1686      1440      1485      1458
dram[8]:       2273      2290      2083      2006      2109      2076      1297      1290      1392      1222      1551      1375      1482      1458      1680      1463
dram[9]:       2323      2300      2218      2151      2252      2164      1205      1196      1271      1226      1549      1383      1499      1454      1682      1448
dram[10]:       2090      2158      1979      1931      1976      1957      1228      1129      1316      1172      1516      1550      1508      1497      1675      1408
dram[11]:       1978      1982      1889      1874      1918      1923      1227      1141      1316      1172      1530      1538      1508      1482      1669      1405
dram[12]:       2249      2234      2101      2014      2095      2068      1315      1300      1393      1280      1435      1520      1478      1459      1670      1463
dram[13]:       2297      2300      2237      2156      2257      2148      1130      1170      1270      1286      1403      1497      1459      1501      1679      1469
dram[14]:       2076      2149      1986      1934      1954      1954      1219      1065      1420      1367      1569      1543      1551      1467      1671      1516
dram[15]:       1975      1974      1907      1871      1911      1917      1218      1174      1420      1368      1556      1542      1539      1457      1689      1529
dram[16]:       2188      2217      2011      2016      2027      2067      1253      1239      1462      1453      1706      1319      1541      1495      1601      1536
dram[17]:       2287      2274      2162      2145      2171      2212      1254      1496      1507      1453      1738      1318      1537      1484      1601      1535
dram[18]:       2097      2148      1924      1936      1941      1963      1252      1294      1377      1387      1670      1438      1367      1419      1558      1565
dram[19]:       2019      2025      1872      1860      1890      1893      1253      1281      1377      1388      1670      1438      1381      1413      1566      1568
dram[20]:       2184      2210      2010      2016      2019      2053      1274      1256      1356      1492      1669      1292      1464      1414      1567      1557
dram[21]:       2305      2275      2229      2151      2243      2179      1274      1284      1337      1460      1654      1309      1463      1401      1549      1555
dram[22]:       2093      2143      1925      1938      1936      1959      1272      1183      1328      1459      1677      1439      1488      1453      1597      1568
dram[23]:       2015      2009      1869      1865      1895      1893      1252      1171      1322      1436      1666      1444      1488      1466      1600      1561
dram[24]:       2177      2210      2029      2025      2042      2072      1398      1267      1613      1187      1507      1469      1583      1566      1555      1467
dram[25]:       2280      2304      2185      2155      2191      2239      1400      1225      1623      1186      1514      1462      1584      1559      1560      1484
dram[26]:       2093      2133      1925      1939      1948      1990      1429      1069      1675      1275      1374      1454      1578      1565      1551      1522
dram[27]:       2012      2001      1869      1867      1893      1906      1427      1100      1678      1263      1375      1454      1564      1558      1547      1515
dram[28]:       2174      2206      2040      2038      2036      2068      1366      1151      1616      1263      1534      1470      1582      1448      1647      1551
dram[29]:       2319      2326      2243      2161      2255      2244      1410      1120      1593      1223      1515      1471      1594      1447      1620      1496
dram[30]:       2090      2121      1932      1945      1946      1973      1446      1148      1632      1345      1423      1422      1541      1575      1539      1502
dram[31]:       2004      1999      1869      1875      1893      1897      1446      1063      1665      1345      1428      1445      1571      1579      1543      1503
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 104428 -   mf: uid=3167754, sid4294967295:w4294967295, part=0, addr=0xc0ed1a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104328), 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=68014 n_act=1590 n_pre=1574 n_ref_event=0 n_req=7199 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2169 bw_util=0.1125
n_activity=19447 dram_eff=0.4538
bk0: 448a 74108i bk1: 448a 74119i bk2: 448a 73962i bk3: 448a 74431i bk4: 512a 73779i bk5: 512a 73697i bk6: 384a 72859i bk7: 384a 73979i bk8: 384a 73447i bk9: 384a 73580i bk10: 384a 74082i bk11: 384a 74298i bk12: 384a 74070i bk13: 384a 73935i bk14: 384a 74214i bk15: 384a 74255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779136
Row_Buffer_Locality_read = 0.791466
Row_Buffer_Locality_write = 0.627993
Bank_Level_Parallism = 4.424465
Bank_Level_Parallism_Col = 3.300728
Bank_Level_Parallism_Ready = 1.800680
write_to_read_ratio_blp_rw_average = 0.243054
GrpLevelPara = 2.180060 

BW Util details:
bwutil = 0.112548 
total_CMD = 78411 
util_bw = 8825 
Wasted_Col = 7286 
Wasted_Row = 1735 
Idle = 60565 

BW Util Bottlenecks: 
RCDc_limit = 8207 
RCDWRc_limit = 840 
WTRc_limit = 1765 
RTWc_limit = 4069 
CCDLc_limit = 4641 
rwq = 0 
CCDLc_limit_alone = 4119 
WTRc_limit_alone = 1569 
RTWc_limit_alone = 3743 

Commands details: 
total_CMD = 78411 
n_nop = 68014 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2169 
n_act = 1590 
n_pre = 1574 
n_ref = 0 
n_req = 7199 
total_req = 8825 

Dual Bus Interface Util: 
issued_total_row = 3164 
issued_total_col = 8825 
Row_Bus_Util =  0.040351 
CoL_Bus_Util = 0.112548 
Either_Row_CoL_Bus_Util = 0.132596 
Issued_on_Two_Bus_Simul_Util = 0.020303 
issued_two_Eff = 0.153121 
queue_avg = 2.952736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95274
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67953 n_act=1570 n_pre=1554 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2172 bw_util=0.1126
n_activity=19855 dram_eff=0.4446
bk0: 448a 74664i bk1: 448a 74089i bk2: 448a 74066i bk3: 448a 74510i bk4: 512a 73864i bk5: 512a 73742i bk6: 384a 73257i bk7: 384a 74149i bk8: 384a 73547i bk9: 384a 73710i bk10: 384a 74355i bk11: 384a 74111i bk12: 384a 74316i bk13: 384a 74205i bk14: 384a 75060i bk15: 384a 74329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781914
Row_Buffer_Locality_read = 0.793570
Row_Buffer_Locality_write = 0.639042
Bank_Level_Parallism = 4.174524
Bank_Level_Parallism_Col = 3.088813
Bank_Level_Parallism_Ready = 1.679089
write_to_read_ratio_blp_rw_average = 0.245525
GrpLevelPara = 2.131256 

BW Util details:
bwutil = 0.112586 
total_CMD = 78411 
util_bw = 8828 
Wasted_Col = 7417 
Wasted_Row = 1913 
Idle = 60253 

BW Util Bottlenecks: 
RCDc_limit = 8403 
RCDWRc_limit = 820 
WTRc_limit = 1327 
RTWc_limit = 3858 
CCDLc_limit = 4457 
rwq = 0 
CCDLc_limit_alone = 3989 
WTRc_limit_alone = 1178 
RTWc_limit_alone = 3539 

Commands details: 
total_CMD = 78411 
n_nop = 67953 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2172 
n_act = 1570 
n_pre = 1554 
n_ref = 0 
n_req = 7200 
total_req = 8828 

Dual Bus Interface Util: 
issued_total_row = 3124 
issued_total_col = 8828 
Row_Bus_Util =  0.039841 
CoL_Bus_Util = 0.112586 
Either_Row_CoL_Bus_Util = 0.133374 
Issued_on_Two_Bus_Simul_Util = 0.019053 
issued_two_Eff = 0.142857 
queue_avg = 2.860759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86076
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=68011 n_act=1581 n_pre=1565 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2168 bw_util=0.1125
n_activity=19760 dram_eff=0.4466
bk0: 448a 74381i bk1: 448a 74085i bk2: 448a 73674i bk3: 448a 74804i bk4: 512a 73577i bk5: 512a 73584i bk6: 384a 73245i bk7: 384a 74048i bk8: 384a 73512i bk9: 384a 73741i bk10: 384a 73701i bk11: 384a 74149i bk12: 384a 74235i bk13: 384a 74544i bk14: 384a 74676i bk15: 384a 74486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780386
Row_Buffer_Locality_read = 0.791617
Row_Buffer_Locality_write = 0.642726
Bank_Level_Parallism = 4.276503
Bank_Level_Parallism_Col = 3.184641
Bank_Level_Parallism_Ready = 1.733228
write_to_read_ratio_blp_rw_average = 0.227193
GrpLevelPara = 2.121087 

BW Util details:
bwutil = 0.112535 
total_CMD = 78411 
util_bw = 8824 
Wasted_Col = 7310 
Wasted_Row = 1949 
Idle = 60328 

BW Util Bottlenecks: 
RCDc_limit = 8340 
RCDWRc_limit = 796 
WTRc_limit = 2051 
RTWc_limit = 3080 
CCDLc_limit = 4546 
rwq = 0 
CCDLc_limit_alone = 4114 
WTRc_limit_alone = 1846 
RTWc_limit_alone = 2853 

Commands details: 
total_CMD = 78411 
n_nop = 68011 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2168 
n_act = 1581 
n_pre = 1565 
n_ref = 0 
n_req = 7200 
total_req = 8824 

Dual Bus Interface Util: 
issued_total_row = 3146 
issued_total_col = 8824 
Row_Bus_Util =  0.040122 
CoL_Bus_Util = 0.112535 
Either_Row_CoL_Bus_Util = 0.132634 
Issued_on_Two_Bus_Simul_Util = 0.020023 
issued_two_Eff = 0.150962 
queue_avg = 2.975922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.97592
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67909 n_act=1604 n_pre=1588 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2168 bw_util=0.1125
n_activity=19590 dram_eff=0.4504
bk0: 448a 74250i bk1: 448a 74031i bk2: 448a 73559i bk3: 448a 74397i bk4: 512a 73971i bk5: 512a 74122i bk6: 384a 72987i bk7: 384a 74025i bk8: 384a 73467i bk9: 384a 73394i bk10: 384a 73768i bk11: 384a 74038i bk12: 384a 74199i bk13: 384a 74689i bk14: 384a 74594i bk15: 384a 74469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777191
Row_Buffer_Locality_read = 0.791316
Row_Buffer_Locality_write = 0.604052
Bank_Level_Parallism = 4.299116
Bank_Level_Parallism_Col = 3.186201
Bank_Level_Parallism_Ready = 1.692996
write_to_read_ratio_blp_rw_average = 0.250777
GrpLevelPara = 2.134876 

BW Util details:
bwutil = 0.112535 
total_CMD = 78411 
util_bw = 8824 
Wasted_Col = 7446 
Wasted_Row = 1830 
Idle = 60311 

BW Util Bottlenecks: 
RCDc_limit = 8403 
RCDWRc_limit = 877 
WTRc_limit = 1660 
RTWc_limit = 4461 
CCDLc_limit = 4815 
rwq = 0 
CCDLc_limit_alone = 4295 
WTRc_limit_alone = 1483 
RTWc_limit_alone = 4118 

Commands details: 
total_CMD = 78411 
n_nop = 67909 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2168 
n_act = 1604 
n_pre = 1588 
n_ref = 0 
n_req = 7200 
total_req = 8824 

Dual Bus Interface Util: 
issued_total_row = 3192 
issued_total_col = 8824 
Row_Bus_Util =  0.040709 
CoL_Bus_Util = 0.112535 
Either_Row_CoL_Bus_Util = 0.133935 
Issued_on_Two_Bus_Simul_Util = 0.019309 
issued_two_Eff = 0.144163 
queue_avg = 2.889977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.88998
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67993 n_act=1583 n_pre=1567 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2173 bw_util=0.1126
n_activity=19547 dram_eff=0.4517
bk0: 448a 74407i bk1: 448a 74112i bk2: 448a 73929i bk3: 448a 74528i bk4: 512a 73964i bk5: 512a 73675i bk6: 384a 73290i bk7: 384a 74023i bk8: 384a 73553i bk9: 384a 73532i bk10: 384a 73460i bk11: 384a 74353i bk12: 384a 74128i bk13: 384a 74125i bk14: 384a 74648i bk15: 384a 74597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780139
Row_Buffer_Locality_read = 0.792218
Row_Buffer_Locality_write = 0.632353
Bank_Level_Parallism = 4.337777
Bank_Level_Parallism_Col = 3.205240
Bank_Level_Parallism_Ready = 1.700759
write_to_read_ratio_blp_rw_average = 0.242685
GrpLevelPara = 2.145223 

BW Util details:
bwutil = 0.112599 
total_CMD = 78411 
util_bw = 8829 
Wasted_Col = 7243 
Wasted_Row = 1783 
Idle = 60556 

BW Util Bottlenecks: 
RCDc_limit = 8270 
RCDWRc_limit = 816 
WTRc_limit = 1512 
RTWc_limit = 4048 
CCDLc_limit = 4628 
rwq = 0 
CCDLc_limit_alone = 4184 
WTRc_limit_alone = 1382 
RTWc_limit_alone = 3734 

Commands details: 
total_CMD = 78411 
n_nop = 67993 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2173 
n_act = 1583 
n_pre = 1567 
n_ref = 0 
n_req = 7200 
total_req = 8829 

Dual Bus Interface Util: 
issued_total_row = 3150 
issued_total_col = 8829 
Row_Bus_Util =  0.040173 
CoL_Bus_Util = 0.112599 
Either_Row_CoL_Bus_Util = 0.132864 
Issued_on_Two_Bus_Simul_Util = 0.019908 
issued_two_Eff = 0.149837 
queue_avg = 2.943362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94336
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67948 n_act=1572 n_pre=1556 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2174 bw_util=0.1126
n_activity=19860 dram_eff=0.4446
bk0: 448a 74771i bk1: 448a 74175i bk2: 448a 73567i bk3: 448a 74517i bk4: 512a 73686i bk5: 512a 73628i bk6: 384a 73255i bk7: 384a 74211i bk8: 384a 73717i bk9: 384a 73705i bk10: 384a 73549i bk11: 384a 73819i bk12: 384a 74328i bk13: 384a 74107i bk14: 384a 74657i bk15: 384a 74747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781667
Row_Buffer_Locality_read = 0.794171
Row_Buffer_Locality_write = 0.628676
Bank_Level_Parallism = 4.241540
Bank_Level_Parallism_Col = 3.182646
Bank_Level_Parallism_Ready = 1.749943
write_to_read_ratio_blp_rw_average = 0.246862
GrpLevelPara = 2.141067 

BW Util details:
bwutil = 0.112612 
total_CMD = 78411 
util_bw = 8830 
Wasted_Col = 7413 
Wasted_Row = 1990 
Idle = 60178 

BW Util Bottlenecks: 
RCDc_limit = 8290 
RCDWRc_limit = 867 
WTRc_limit = 1831 
RTWc_limit = 4062 
CCDLc_limit = 4609 
rwq = 0 
CCDLc_limit_alone = 4082 
WTRc_limit_alone = 1607 
RTWc_limit_alone = 3759 

Commands details: 
total_CMD = 78411 
n_nop = 67948 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2174 
n_act = 1572 
n_pre = 1556 
n_ref = 0 
n_req = 7200 
total_req = 8830 

Dual Bus Interface Util: 
issued_total_row = 3128 
issued_total_col = 8830 
Row_Bus_Util =  0.039892 
CoL_Bus_Util = 0.112612 
Either_Row_CoL_Bus_Util = 0.133438 
Issued_on_Two_Bus_Simul_Util = 0.019066 
issued_two_Eff = 0.142884 
queue_avg = 2.909962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.90996
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 104439 -   mf: uid=3167758, sid4294967295:w4294967295, part=6, addr=0xc0ecd800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104339), 
Ready @ 104446 -   mf: uid=3167760, sid4294967295:w4294967295, part=6, addr=0xc0aff800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104346), 
Ready @ 104447 -   mf: uid=3167759, sid4294967295:w4294967295, part=6, addr=0xc0ecd880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104347), 
Ready @ 104454 -   mf: uid=3167761, sid4294967295:w4294967295, part=6, addr=0xc0aff880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104354), 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67963 n_act=1590 n_pre=1574 n_ref_event=0 n_req=7196 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2160 bw_util=0.1124
n_activity=19739 dram_eff=0.4466
bk0: 448a 74518i bk1: 448a 74295i bk2: 448a 73797i bk3: 448a 74332i bk4: 512a 73702i bk5: 512a 73457i bk6: 384a 73132i bk7: 384a 73973i bk8: 384a 73629i bk9: 384a 73679i bk10: 384a 73426i bk11: 384a 73920i bk12: 384a 74106i bk13: 384a 74267i bk14: 384a 75028i bk15: 384a 74673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779044
Row_Buffer_Locality_read = 0.790865
Row_Buffer_Locality_write = 0.633333
Bank_Level_Parallism = 4.299017
Bank_Level_Parallism_Col = 3.181102
Bank_Level_Parallism_Ready = 1.710980
write_to_read_ratio_blp_rw_average = 0.242314
GrpLevelPara = 2.125426 

BW Util details:
bwutil = 0.112433 
total_CMD = 78411 
util_bw = 8816 
Wasted_Col = 7507 
Wasted_Row = 1783 
Idle = 60305 

BW Util Bottlenecks: 
RCDc_limit = 8414 
RCDWRc_limit = 826 
WTRc_limit = 1690 
RTWc_limit = 4036 
CCDLc_limit = 4780 
rwq = 0 
CCDLc_limit_alone = 4259 
WTRc_limit_alone = 1460 
RTWc_limit_alone = 3745 

Commands details: 
total_CMD = 78411 
n_nop = 67963 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2160 
n_act = 1590 
n_pre = 1574 
n_ref = 0 
n_req = 7196 
total_req = 8816 

Dual Bus Interface Util: 
issued_total_row = 3164 
issued_total_col = 8816 
Row_Bus_Util =  0.040351 
CoL_Bus_Util = 0.112433 
Either_Row_CoL_Bus_Util = 0.133247 
Issued_on_Two_Bus_Simul_Util = 0.019538 
issued_two_Eff = 0.146631 
queue_avg = 3.036577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03658
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 104431 -   mf: uid=3167756, sid4294967295:w4294967295, part=7, addr=0xc0ecd900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104331), 
Ready @ 104438 -   mf: uid=3167757, sid4294967295:w4294967295, part=7, addr=0xc0ecd980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104338), 
Ready @ 104454 -   mf: uid=3167762, sid4294967295:w4294967295, part=7, addr=0xc0aff900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104354), 
Ready @ 104460 -   mf: uid=3167763, sid4294967295:w4294967295, part=7, addr=0xc0aff980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104360), 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67959 n_act=1600 n_pre=1584 n_ref_event=0 n_req=7196 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2160 bw_util=0.1124
n_activity=19485 dram_eff=0.4525
bk0: 448a 74244i bk1: 448a 74389i bk2: 448a 73859i bk3: 448a 74026i bk4: 512a 73985i bk5: 512a 73803i bk6: 384a 73060i bk7: 384a 74055i bk8: 384a 73815i bk9: 384a 73989i bk10: 384a 73248i bk11: 384a 74045i bk12: 384a 73598i bk13: 384a 74142i bk14: 384a 74884i bk15: 384a 74863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777654
Row_Buffer_Locality_read = 0.790565
Row_Buffer_Locality_write = 0.618519
Bank_Level_Parallism = 4.332182
Bank_Level_Parallism_Col = 3.218638
Bank_Level_Parallism_Ready = 1.718580
write_to_read_ratio_blp_rw_average = 0.235612
GrpLevelPara = 2.168396 

BW Util details:
bwutil = 0.112433 
total_CMD = 78411 
util_bw = 8816 
Wasted_Col = 7290 
Wasted_Row = 1845 
Idle = 60460 

BW Util Bottlenecks: 
RCDc_limit = 8313 
RCDWRc_limit = 834 
WTRc_limit = 1627 
RTWc_limit = 4144 
CCDLc_limit = 4591 
rwq = 0 
CCDLc_limit_alone = 4062 
WTRc_limit_alone = 1463 
RTWc_limit_alone = 3779 

Commands details: 
total_CMD = 78411 
n_nop = 67959 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2160 
n_act = 1600 
n_pre = 1584 
n_ref = 0 
n_req = 7196 
total_req = 8816 

Dual Bus Interface Util: 
issued_total_row = 3184 
issued_total_col = 8816 
Row_Bus_Util =  0.040607 
CoL_Bus_Util = 0.112433 
Either_Row_CoL_Bus_Util = 0.133298 
Issued_on_Two_Bus_Simul_Util = 0.019742 
issued_two_Eff = 0.148106 
queue_avg = 2.877925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87793
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67928 n_act=1607 n_pre=1591 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19548 dram_eff=0.4518
bk0: 448a 73410i bk1: 448a 73922i bk2: 448a 74031i bk3: 448a 74521i bk4: 512a 74000i bk5: 512a 73530i bk6: 384a 72827i bk7: 384a 74268i bk8: 384a 73607i bk9: 384a 73553i bk10: 384a 73439i bk11: 384a 73777i bk12: 384a 74084i bk13: 384a 74071i bk14: 384a 74440i bk15: 384a 74629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776806
Row_Buffer_Locality_read = 0.790865
Row_Buffer_Locality_write = 0.604779
Bank_Level_Parallism = 4.440004
Bank_Level_Parallism_Col = 3.313841
Bank_Level_Parallism_Ready = 1.784194
write_to_read_ratio_blp_rw_average = 0.237595
GrpLevelPara = 2.181744 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7226 
Wasted_Row = 1885 
Idle = 60468 

BW Util Bottlenecks: 
RCDc_limit = 8305 
RCDWRc_limit = 925 
WTRc_limit = 1685 
RTWc_limit = 4054 
CCDLc_limit = 4347 
rwq = 0 
CCDLc_limit_alone = 3869 
WTRc_limit_alone = 1533 
RTWc_limit_alone = 3728 

Commands details: 
total_CMD = 78411 
n_nop = 67928 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1607 
n_pre = 1591 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3198 
issued_total_col = 8832 
Row_Bus_Util =  0.040785 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133693 
Issued_on_Two_Bus_Simul_Util = 0.019729 
issued_two_Eff = 0.147572 
queue_avg = 2.963781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.96378
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67971 n_act=1584 n_pre=1568 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19908 dram_eff=0.4436
bk0: 448a 74139i bk1: 448a 74103i bk2: 448a 74413i bk3: 448a 74778i bk4: 512a 73822i bk5: 512a 73614i bk6: 384a 73151i bk7: 384a 73642i bk8: 384a 73684i bk9: 384a 74200i bk10: 384a 73483i bk11: 384a 73944i bk12: 384a 74580i bk13: 384a 74085i bk14: 384a 74314i bk15: 384a 74833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780000
Row_Buffer_Locality_read = 0.794321
Row_Buffer_Locality_write = 0.604779
Bank_Level_Parallism = 4.206929
Bank_Level_Parallism_Col = 3.124728
Bank_Level_Parallism_Ready = 1.724072
write_to_read_ratio_blp_rw_average = 0.248306
GrpLevelPara = 2.112808 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7478 
Wasted_Row = 1991 
Idle = 60110 

BW Util Bottlenecks: 
RCDc_limit = 8306 
RCDWRc_limit = 887 
WTRc_limit = 1370 
RTWc_limit = 3752 
CCDLc_limit = 4423 
rwq = 0 
CCDLc_limit_alone = 4031 
WTRc_limit_alone = 1264 
RTWc_limit_alone = 3466 

Commands details: 
total_CMD = 78411 
n_nop = 67971 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1584 
n_pre = 1568 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3152 
issued_total_col = 8832 
Row_Bus_Util =  0.040198 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133145 
Issued_on_Two_Bus_Simul_Util = 0.019691 
issued_two_Eff = 0.147893 
queue_avg = 2.941080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94108
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67920 n_act=1605 n_pre=1589 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19420 dram_eff=0.4548
bk0: 448a 73947i bk1: 448a 73896i bk2: 448a 74550i bk3: 448a 74291i bk4: 512a 73643i bk5: 512a 73244i bk6: 384a 73268i bk7: 384a 74074i bk8: 384a 74052i bk9: 384a 73584i bk10: 384a 73569i bk11: 384a 73882i bk12: 384a 74170i bk13: 384a 74078i bk14: 384a 74609i bk15: 384a 74850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777083
Row_Buffer_Locality_read = 0.790415
Row_Buffer_Locality_write = 0.613971
Bank_Level_Parallism = 4.360909
Bank_Level_Parallism_Col = 3.196728
Bank_Level_Parallism_Ready = 1.755435
write_to_read_ratio_blp_rw_average = 0.236418
GrpLevelPara = 2.159927 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7312 
Wasted_Row = 1758 
Idle = 60509 

BW Util Bottlenecks: 
RCDc_limit = 8411 
RCDWRc_limit = 851 
WTRc_limit = 1554 
RTWc_limit = 3716 
CCDLc_limit = 4446 
rwq = 0 
CCDLc_limit_alone = 3985 
WTRc_limit_alone = 1389 
RTWc_limit_alone = 3420 

Commands details: 
total_CMD = 78411 
n_nop = 67920 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1605 
n_pre = 1589 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3194 
issued_total_col = 8832 
Row_Bus_Util =  0.040734 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133795 
Issued_on_Two_Bus_Simul_Util = 0.019576 
issued_two_Eff = 0.146316 
queue_avg = 3.045733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04573
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67908 n_act=1619 n_pre=1603 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19746 dram_eff=0.4473
bk0: 448a 73814i bk1: 448a 74407i bk2: 448a 74146i bk3: 448a 74367i bk4: 512a 73657i bk5: 512a 73776i bk6: 384a 73302i bk7: 384a 74203i bk8: 384a 73895i bk9: 384a 73705i bk10: 384a 73055i bk11: 384a 74111i bk12: 384a 74196i bk13: 384a 74105i bk14: 384a 74374i bk15: 384a 74803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775139
Row_Buffer_Locality_read = 0.790415
Row_Buffer_Locality_write = 0.588235
Bank_Level_Parallism = 4.272857
Bank_Level_Parallism_Col = 3.125372
Bank_Level_Parallism_Ready = 1.695426
write_to_read_ratio_blp_rw_average = 0.235242
GrpLevelPara = 2.130516 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7510 
Wasted_Row = 1880 
Idle = 60189 

BW Util Bottlenecks: 
RCDc_limit = 8528 
RCDWRc_limit = 917 
WTRc_limit = 1446 
RTWc_limit = 3750 
CCDLc_limit = 4478 
rwq = 0 
CCDLc_limit_alone = 4014 
WTRc_limit_alone = 1272 
RTWc_limit_alone = 3460 

Commands details: 
total_CMD = 78411 
n_nop = 67908 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1619 
n_pre = 1603 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3222 
issued_total_col = 8832 
Row_Bus_Util =  0.041091 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133948 
Issued_on_Two_Bus_Simul_Util = 0.019780 
issued_two_Eff = 0.147672 
queue_avg = 2.915917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.91592
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67910 n_act=1614 n_pre=1598 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19677 dram_eff=0.4488
bk0: 448a 73910i bk1: 448a 74124i bk2: 448a 74508i bk3: 448a 74726i bk4: 512a 73985i bk5: 512a 73507i bk6: 384a 73250i bk7: 384a 74041i bk8: 384a 73689i bk9: 384a 73404i bk10: 384a 73045i bk11: 384a 74212i bk12: 384a 73737i bk13: 384a 73950i bk14: 384a 74416i bk15: 384a 74642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775833
Row_Buffer_Locality_read = 0.791767
Row_Buffer_Locality_write = 0.580882
Bank_Level_Parallism = 4.343239
Bank_Level_Parallism_Col = 3.201180
Bank_Level_Parallism_Ready = 1.670290
write_to_read_ratio_blp_rw_average = 0.250915
GrpLevelPara = 2.130604 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7297 
Wasted_Row = 1975 
Idle = 60307 

BW Util Bottlenecks: 
RCDc_limit = 8245 
RCDWRc_limit = 898 
WTRc_limit = 1211 
RTWc_limit = 4223 
CCDLc_limit = 4470 
rwq = 0 
CCDLc_limit_alone = 3979 
WTRc_limit_alone = 1094 
RTWc_limit_alone = 3849 

Commands details: 
total_CMD = 78411 
n_nop = 67910 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1614 
n_pre = 1598 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3212 
issued_total_col = 8832 
Row_Bus_Util =  0.040964 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133923 
Issued_on_Two_Bus_Simul_Util = 0.019678 
issued_two_Eff = 0.146938 
queue_avg = 2.971700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9717
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67947 n_act=1593 n_pre=1577 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19900 dram_eff=0.4438
bk0: 448a 73978i bk1: 448a 74131i bk2: 448a 74281i bk3: 448a 74744i bk4: 512a 73733i bk5: 512a 73542i bk6: 384a 73257i bk7: 384a 74384i bk8: 384a 73992i bk9: 384a 73877i bk10: 384a 73638i bk11: 384a 74004i bk12: 384a 74518i bk13: 384a 74142i bk14: 384a 74683i bk15: 384a 74973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778750
Row_Buffer_Locality_read = 0.794171
Row_Buffer_Locality_write = 0.590074
Bank_Level_Parallism = 4.157938
Bank_Level_Parallism_Col = 3.062461
Bank_Level_Parallism_Ready = 1.681159
write_to_read_ratio_blp_rw_average = 0.241885
GrpLevelPara = 2.095624 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7407 
Wasted_Row = 2015 
Idle = 60157 

BW Util Bottlenecks: 
RCDc_limit = 8226 
RCDWRc_limit = 852 
WTRc_limit = 1270 
RTWc_limit = 3194 
CCDLc_limit = 4495 
rwq = 0 
CCDLc_limit_alone = 4103 
WTRc_limit_alone = 1134 
RTWc_limit_alone = 2938 

Commands details: 
total_CMD = 78411 
n_nop = 67947 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1593 
n_pre = 1577 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3170 
issued_total_col = 8832 
Row_Bus_Util =  0.040428 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133451 
Issued_on_Two_Bus_Simul_Util = 0.019615 
issued_two_Eff = 0.146980 
queue_avg = 2.920980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.92098
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67990 n_act=1596 n_pre=1580 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19583 dram_eff=0.451
bk0: 448a 73720i bk1: 448a 73817i bk2: 448a 74050i bk3: 448a 74599i bk4: 512a 73342i bk5: 512a 73472i bk6: 384a 73043i bk7: 384a 73612i bk8: 384a 73767i bk9: 384a 73736i bk10: 384a 73091i bk11: 384a 73875i bk12: 384a 74352i bk13: 384a 73856i bk14: 384a 74684i bk15: 384a 74893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778333
Row_Buffer_Locality_read = 0.791767
Row_Buffer_Locality_write = 0.613971
Bank_Level_Parallism = 4.411567
Bank_Level_Parallism_Col = 3.284702
Bank_Level_Parallism_Ready = 1.792572
write_to_read_ratio_blp_rw_average = 0.251431
GrpLevelPara = 2.151800 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7441 
Wasted_Row = 1831 
Idle = 60307 

BW Util Bottlenecks: 
RCDc_limit = 8285 
RCDWRc_limit = 869 
WTRc_limit = 1652 
RTWc_limit = 4517 
CCDLc_limit = 4747 
rwq = 0 
CCDLc_limit_alone = 4219 
WTRc_limit_alone = 1458 
RTWc_limit_alone = 4183 

Commands details: 
total_CMD = 78411 
n_nop = 67990 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1596 
n_pre = 1580 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3176 
issued_total_col = 8832 
Row_Bus_Util =  0.040505 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.132902 
Issued_on_Two_Bus_Simul_Util = 0.020240 
issued_two_Eff = 0.152289 
queue_avg = 3.034651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03465
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67896 n_act=1609 n_pre=1593 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19657 dram_eff=0.4493
bk0: 448a 73970i bk1: 448a 74115i bk2: 448a 73994i bk3: 448a 74307i bk4: 512a 73937i bk5: 512a 73651i bk6: 384a 73011i bk7: 384a 73729i bk8: 384a 74013i bk9: 384a 74290i bk10: 384a 73161i bk11: 384a 73863i bk12: 384a 74448i bk13: 384a 74211i bk14: 384a 74402i bk15: 384a 74789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776528
Row_Buffer_Locality_read = 0.790865
Row_Buffer_Locality_write = 0.601103
Bank_Level_Parallism = 4.277985
Bank_Level_Parallism_Col = 3.145818
Bank_Level_Parallism_Ready = 1.733469
write_to_read_ratio_blp_rw_average = 0.234958
GrpLevelPara = 2.125465 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7485 
Wasted_Row = 1889 
Idle = 60205 

BW Util Bottlenecks: 
RCDc_limit = 8417 
RCDWRc_limit = 900 
WTRc_limit = 1388 
RTWc_limit = 3719 
CCDLc_limit = 4389 
rwq = 0 
CCDLc_limit_alone = 3956 
WTRc_limit_alone = 1220 
RTWc_limit_alone = 3454 

Commands details: 
total_CMD = 78411 
n_nop = 67896 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1609 
n_pre = 1593 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3202 
issued_total_col = 8832 
Row_Bus_Util =  0.040836 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.134101 
Issued_on_Two_Bus_Simul_Util = 0.019372 
issued_two_Eff = 0.144460 
queue_avg = 2.764357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76436
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67916 n_act=1608 n_pre=1592 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2172 bw_util=0.1126
n_activity=19449 dram_eff=0.4539
bk0: 448a 73907i bk1: 448a 73861i bk2: 448a 73828i bk3: 448a 74388i bk4: 512a 73626i bk5: 512a 73991i bk6: 384a 73141i bk7: 384a 73933i bk8: 384a 73710i bk9: 384a 73824i bk10: 384a 73022i bk11: 384a 74222i bk12: 384a 74375i bk13: 384a 73796i bk14: 384a 74317i bk15: 384a 74659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776667
Row_Buffer_Locality_read = 0.791617
Row_Buffer_Locality_write = 0.593750
Bank_Level_Parallism = 4.427637
Bank_Level_Parallism_Col = 3.256198
Bank_Level_Parallism_Ready = 1.762687
write_to_read_ratio_blp_rw_average = 0.243674
GrpLevelPara = 2.139836 

BW Util details:
bwutil = 0.112586 
total_CMD = 78411 
util_bw = 8828 
Wasted_Col = 7304 
Wasted_Row = 1750 
Idle = 60529 

BW Util Bottlenecks: 
RCDc_limit = 8310 
RCDWRc_limit = 852 
WTRc_limit = 1569 
RTWc_limit = 4134 
CCDLc_limit = 4262 
rwq = 0 
CCDLc_limit_alone = 3875 
WTRc_limit_alone = 1461 
RTWc_limit_alone = 3855 

Commands details: 
total_CMD = 78411 
n_nop = 67916 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2172 
n_act = 1608 
n_pre = 1592 
n_ref = 0 
n_req = 7200 
total_req = 8828 

Dual Bus Interface Util: 
issued_total_row = 3200 
issued_total_col = 8828 
Row_Bus_Util =  0.040811 
CoL_Bus_Util = 0.112586 
Either_Row_CoL_Bus_Util = 0.133846 
Issued_on_Two_Bus_Simul_Util = 0.019551 
issued_two_Eff = 0.146070 
queue_avg = 3.017255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01726
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67963 n_act=1587 n_pre=1571 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2175 bw_util=0.1126
n_activity=19507 dram_eff=0.4527
bk0: 448a 74484i bk1: 448a 74176i bk2: 448a 74138i bk3: 448a 74848i bk4: 512a 73827i bk5: 512a 73866i bk6: 384a 73039i bk7: 384a 74438i bk8: 384a 73561i bk9: 384a 73752i bk10: 384a 73785i bk11: 384a 74267i bk12: 384a 73726i bk13: 384a 73674i bk14: 384a 74296i bk15: 384a 74756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779583
Row_Buffer_Locality_read = 0.794922
Row_Buffer_Locality_write = 0.591912
Bank_Level_Parallism = 4.319019
Bank_Level_Parallism_Col = 3.184726
Bank_Level_Parallism_Ready = 1.713056
write_to_read_ratio_blp_rw_average = 0.232458
GrpLevelPara = 2.133835 

BW Util details:
bwutil = 0.112625 
total_CMD = 78411 
util_bw = 8831 
Wasted_Col = 7187 
Wasted_Row = 1843 
Idle = 60550 

BW Util Bottlenecks: 
RCDc_limit = 8064 
RCDWRc_limit = 920 
WTRc_limit = 1580 
RTWc_limit = 3699 
CCDLc_limit = 4278 
rwq = 0 
CCDLc_limit_alone = 3856 
WTRc_limit_alone = 1455 
RTWc_limit_alone = 3402 

Commands details: 
total_CMD = 78411 
n_nop = 67963 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2175 
n_act = 1587 
n_pre = 1571 
n_ref = 0 
n_req = 7200 
total_req = 8831 

Dual Bus Interface Util: 
issued_total_row = 3158 
issued_total_col = 8831 
Row_Bus_Util =  0.040275 
CoL_Bus_Util = 0.112625 
Either_Row_CoL_Bus_Util = 0.133247 
Issued_on_Two_Bus_Simul_Util = 0.019653 
issued_two_Eff = 0.147492 
queue_avg = 2.836439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83644
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67907 n_act=1593 n_pre=1577 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2171 bw_util=0.1126
n_activity=19077 dram_eff=0.4627
bk0: 448a 73721i bk1: 448a 74166i bk2: 448a 74414i bk3: 448a 74174i bk4: 512a 74159i bk5: 512a 73819i bk6: 384a 72894i bk7: 384a 73685i bk8: 384a 73758i bk9: 384a 73142i bk10: 384a 73876i bk11: 384a 73975i bk12: 384a 73687i bk13: 384a 74024i bk14: 384a 73979i bk15: 384a 74599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778719
Row_Buffer_Locality_read = 0.794321
Row_Buffer_Locality_write = 0.587477
Bank_Level_Parallism = 4.455364
Bank_Level_Parallism_Col = 3.306978
Bank_Level_Parallism_Ready = 1.758582
write_to_read_ratio_blp_rw_average = 0.245791
GrpLevelPara = 2.173848 

BW Util details:
bwutil = 0.112573 
total_CMD = 78411 
util_bw = 8827 
Wasted_Col = 7406 
Wasted_Row = 1656 
Idle = 60522 

BW Util Bottlenecks: 
RCDc_limit = 8347 
RCDWRc_limit = 996 
WTRc_limit = 1728 
RTWc_limit = 4618 
CCDLc_limit = 4649 
rwq = 0 
CCDLc_limit_alone = 4114 
WTRc_limit_alone = 1557 
RTWc_limit_alone = 4254 

Commands details: 
total_CMD = 78411 
n_nop = 67907 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2171 
n_act = 1593 
n_pre = 1577 
n_ref = 0 
n_req = 7200 
total_req = 8827 

Dual Bus Interface Util: 
issued_total_row = 3170 
issued_total_col = 8827 
Row_Bus_Util =  0.040428 
CoL_Bus_Util = 0.112573 
Either_Row_CoL_Bus_Util = 0.133961 
Issued_on_Two_Bus_Simul_Util = 0.019041 
issued_two_Eff = 0.142136 
queue_avg = 2.933708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93371
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 104430 -   mf: uid=3167755, sid4294967295:w4294967295, part=19, addr=0xc0d0e300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104330), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67960 n_act=1601 n_pre=1586 n_ref_event=0 n_req=7199 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2168 bw_util=0.1125
n_activity=19870 dram_eff=0.4441
bk0: 448a 74244i bk1: 448a 74185i bk2: 448a 74325i bk3: 448a 74580i bk4: 512a 74025i bk5: 512a 73616i bk6: 384a 72845i bk7: 384a 73861i bk8: 384a 73799i bk9: 384a 74129i bk10: 384a 73501i bk11: 384a 73854i bk12: 384a 74000i bk13: 384a 73935i bk14: 384a 73899i bk15: 384a 74472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777469
Row_Buffer_Locality_read = 0.790865
Row_Buffer_Locality_write = 0.613260
Bank_Level_Parallism = 4.275351
Bank_Level_Parallism_Col = 3.170959
Bank_Level_Parallism_Ready = 1.741840
write_to_read_ratio_blp_rw_average = 0.252668
GrpLevelPara = 2.110493 

BW Util details:
bwutil = 0.112535 
total_CMD = 78411 
util_bw = 8824 
Wasted_Col = 7580 
Wasted_Row = 1958 
Idle = 60049 

BW Util Bottlenecks: 
RCDc_limit = 8273 
RCDWRc_limit = 849 
WTRc_limit = 1182 
RTWc_limit = 4561 
CCDLc_limit = 4573 
rwq = 0 
CCDLc_limit_alone = 4136 
WTRc_limit_alone = 1081 
RTWc_limit_alone = 4225 

Commands details: 
total_CMD = 78411 
n_nop = 67960 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2168 
n_act = 1601 
n_pre = 1586 
n_ref = 0 
n_req = 7199 
total_req = 8824 

Dual Bus Interface Util: 
issued_total_row = 3187 
issued_total_col = 8824 
Row_Bus_Util =  0.040645 
CoL_Bus_Util = 0.112535 
Either_Row_CoL_Bus_Util = 0.133285 
Issued_on_Two_Bus_Simul_Util = 0.019895 
issued_two_Eff = 0.149268 
queue_avg = 3.068970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.06897
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67930 n_act=1610 n_pre=1594 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2171 bw_util=0.1126
n_activity=19420 dram_eff=0.4545
bk0: 448a 73483i bk1: 448a 73739i bk2: 448a 73939i bk3: 448a 74260i bk4: 512a 73341i bk5: 512a 73423i bk6: 384a 73176i bk7: 384a 73512i bk8: 384a 73850i bk9: 384a 73843i bk10: 384a 73720i bk11: 384a 73846i bk12: 384a 73850i bk13: 384a 73873i bk14: 384a 73576i bk15: 384a 74555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776358
Row_Buffer_Locality_read = 0.790865
Row_Buffer_Locality_write = 0.598527
Bank_Level_Parallism = 4.556180
Bank_Level_Parallism_Col = 3.411356
Bank_Level_Parallism_Ready = 1.846380
write_to_read_ratio_blp_rw_average = 0.240980
GrpLevelPara = 2.140478 

BW Util details:
bwutil = 0.112573 
total_CMD = 78411 
util_bw = 8827 
Wasted_Col = 7331 
Wasted_Row = 1793 
Idle = 60460 

BW Util Bottlenecks: 
RCDc_limit = 8260 
RCDWRc_limit = 883 
WTRc_limit = 1742 
RTWc_limit = 4384 
CCDLc_limit = 4915 
rwq = 0 
CCDLc_limit_alone = 4352 
WTRc_limit_alone = 1505 
RTWc_limit_alone = 4058 

Commands details: 
total_CMD = 78411 
n_nop = 67930 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2171 
n_act = 1610 
n_pre = 1594 
n_ref = 0 
n_req = 7200 
total_req = 8827 

Dual Bus Interface Util: 
issued_total_row = 3204 
issued_total_col = 8827 
Row_Bus_Util =  0.040862 
CoL_Bus_Util = 0.112573 
Either_Row_CoL_Bus_Util = 0.133667 
Issued_on_Two_Bus_Simul_Util = 0.019768 
issued_two_Eff = 0.147887 
queue_avg = 3.127992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.12799
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67954 n_act=1590 n_pre=1574 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19630 dram_eff=0.4499
bk0: 448a 74043i bk1: 448a 74159i bk2: 448a 73820i bk3: 448a 74699i bk4: 512a 73816i bk5: 512a 73875i bk6: 384a 73190i bk7: 384a 74239i bk8: 384a 73967i bk9: 384a 74071i bk10: 384a 73732i bk11: 384a 74160i bk12: 384a 74019i bk13: 384a 74176i bk14: 384a 74123i bk15: 384a 74990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779167
Row_Buffer_Locality_read = 0.793870
Row_Buffer_Locality_write = 0.599265
Bank_Level_Parallism = 4.265447
Bank_Level_Parallism_Col = 3.132866
Bank_Level_Parallism_Ready = 1.680820
write_to_read_ratio_blp_rw_average = 0.246257
GrpLevelPara = 2.124288 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7333 
Wasted_Row = 1816 
Idle = 60430 

BW Util Bottlenecks: 
RCDc_limit = 8213 
RCDWRc_limit = 890 
WTRc_limit = 1634 
RTWc_limit = 3722 
CCDLc_limit = 4423 
rwq = 0 
CCDLc_limit_alone = 3984 
WTRc_limit_alone = 1453 
RTWc_limit_alone = 3464 

Commands details: 
total_CMD = 78411 
n_nop = 67954 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1590 
n_pre = 1574 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3164 
issued_total_col = 8832 
Row_Bus_Util =  0.040351 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133361 
Issued_on_Two_Bus_Simul_Util = 0.019627 
issued_two_Eff = 0.147174 
queue_avg = 2.845672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.84567
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67997 n_act=1567 n_pre=1551 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19063 dram_eff=0.4633
bk0: 448a 73488i bk1: 448a 74046i bk2: 448a 73756i bk3: 448a 74288i bk4: 512a 73941i bk5: 512a 74295i bk6: 384a 73223i bk7: 384a 74357i bk8: 384a 74061i bk9: 384a 73640i bk10: 384a 73292i bk11: 384a 74151i bk12: 384a 73824i bk13: 384a 73734i bk14: 384a 74274i bk15: 384a 74766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782361
Row_Buffer_Locality_read = 0.795222
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 4.416489
Bank_Level_Parallism_Col = 3.303443
Bank_Level_Parallism_Ready = 1.723166
write_to_read_ratio_blp_rw_average = 0.247669
GrpLevelPara = 2.176700 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7269 
Wasted_Row = 1705 
Idle = 60605 

BW Util Bottlenecks: 
RCDc_limit = 8232 
RCDWRc_limit = 761 
WTRc_limit = 1390 
RTWc_limit = 4592 
CCDLc_limit = 4404 
rwq = 0 
CCDLc_limit_alone = 3884 
WTRc_limit_alone = 1191 
RTWc_limit_alone = 4271 

Commands details: 
total_CMD = 78411 
n_nop = 67997 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1567 
n_pre = 1551 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3118 
issued_total_col = 8832 
Row_Bus_Util =  0.039765 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.132813 
Issued_on_Two_Bus_Simul_Util = 0.019589 
issued_two_Eff = 0.147494 
queue_avg = 2.992807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.99281
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67978 n_act=1594 n_pre=1578 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19755 dram_eff=0.4471
bk0: 448a 73610i bk1: 448a 74357i bk2: 448a 73620i bk3: 448a 74740i bk4: 512a 73758i bk5: 512a 73736i bk6: 384a 72889i bk7: 384a 73973i bk8: 384a 73751i bk9: 384a 74498i bk10: 384a 73460i bk11: 384a 74001i bk12: 384a 73763i bk13: 384a 74068i bk14: 384a 74294i bk15: 384a 74554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778611
Row_Buffer_Locality_read = 0.791316
Row_Buffer_Locality_write = 0.623162
Bank_Level_Parallism = 4.303352
Bank_Level_Parallism_Col = 3.216476
Bank_Level_Parallism_Ready = 1.779212
write_to_read_ratio_blp_rw_average = 0.241668
GrpLevelPara = 2.110994 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7519 
Wasted_Row = 1938 
Idle = 60122 

BW Util Bottlenecks: 
RCDc_limit = 8329 
RCDWRc_limit = 851 
WTRc_limit = 1589 
RTWc_limit = 3762 
CCDLc_limit = 4475 
rwq = 0 
CCDLc_limit_alone = 4023 
WTRc_limit_alone = 1421 
RTWc_limit_alone = 3478 

Commands details: 
total_CMD = 78411 
n_nop = 67978 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1594 
n_pre = 1578 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3172 
issued_total_col = 8832 
Row_Bus_Util =  0.040454 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133055 
Issued_on_Two_Bus_Simul_Util = 0.020035 
issued_two_Eff = 0.150580 
queue_avg = 3.089541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08954
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67952 n_act=1604 n_pre=1588 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19256 dram_eff=0.4587
bk0: 448a 73863i bk1: 448a 73737i bk2: 448a 73448i bk3: 448a 74233i bk4: 512a 73713i bk5: 512a 73628i bk6: 384a 72864i bk7: 384a 73295i bk8: 384a 73670i bk9: 384a 73945i bk10: 384a 74287i bk11: 384a 73957i bk12: 384a 73914i bk13: 384a 73937i bk14: 384a 74349i bk15: 384a 74640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777222
Row_Buffer_Locality_read = 0.791316
Row_Buffer_Locality_write = 0.604779
Bank_Level_Parallism = 4.501401
Bank_Level_Parallism_Col = 3.354339
Bank_Level_Parallism_Ready = 1.810009
write_to_read_ratio_blp_rw_average = 0.246867
GrpLevelPara = 2.189174 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7232 
Wasted_Row = 1774 
Idle = 60573 

BW Util Bottlenecks: 
RCDc_limit = 8439 
RCDWRc_limit = 787 
WTRc_limit = 1241 
RTWc_limit = 4773 
CCDLc_limit = 4190 
rwq = 0 
CCDLc_limit_alone = 3747 
WTRc_limit_alone = 1130 
RTWc_limit_alone = 4441 

Commands details: 
total_CMD = 78411 
n_nop = 67952 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1604 
n_pre = 1588 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3192 
issued_total_col = 8832 
Row_Bus_Util =  0.040709 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133387 
Issued_on_Two_Bus_Simul_Util = 0.019959 
issued_two_Eff = 0.149632 
queue_avg = 3.052352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05235
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67918 n_act=1593 n_pre=1577 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19404 dram_eff=0.4552
bk0: 448a 74186i bk1: 448a 73917i bk2: 448a 73435i bk3: 448a 74215i bk4: 512a 74082i bk5: 512a 73952i bk6: 384a 73206i bk7: 384a 73872i bk8: 384a 73525i bk9: 384a 73317i bk10: 384a 74131i bk11: 384a 74120i bk12: 384a 73935i bk13: 384a 74203i bk14: 384a 74317i bk15: 384a 74816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778750
Row_Buffer_Locality_read = 0.792818
Row_Buffer_Locality_write = 0.606618
Bank_Level_Parallism = 4.410770
Bank_Level_Parallism_Col = 3.280509
Bank_Level_Parallism_Ready = 1.809103
write_to_read_ratio_blp_rw_average = 0.242098
GrpLevelPara = 2.170684 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7159 
Wasted_Row = 1817 
Idle = 60603 

BW Util Bottlenecks: 
RCDc_limit = 8275 
RCDWRc_limit = 827 
WTRc_limit = 1359 
RTWc_limit = 4383 
CCDLc_limit = 4280 
rwq = 0 
CCDLc_limit_alone = 3801 
WTRc_limit_alone = 1225 
RTWc_limit_alone = 4038 

Commands details: 
total_CMD = 78411 
n_nop = 67918 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1593 
n_pre = 1577 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3170 
issued_total_col = 8832 
Row_Bus_Util =  0.040428 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133821 
Issued_on_Two_Bus_Simul_Util = 0.019245 
issued_two_Eff = 0.143810 
queue_avg = 2.877504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8775
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67951 n_act=1610 n_pre=1594 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19007 dram_eff=0.4647
bk0: 448a 73640i bk1: 448a 74434i bk2: 448a 73569i bk3: 448a 74110i bk4: 512a 74349i bk5: 512a 74008i bk6: 384a 73138i bk7: 384a 74053i bk8: 384a 73535i bk9: 384a 73775i bk10: 384a 74078i bk11: 384a 74352i bk12: 384a 73820i bk13: 384a 73922i bk14: 384a 74532i bk15: 384a 74918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776389
Row_Buffer_Locality_read = 0.793419
Row_Buffer_Locality_write = 0.568015
Bank_Level_Parallism = 4.369605
Bank_Level_Parallism_Col = 3.190539
Bank_Level_Parallism_Ready = 1.696332
write_to_read_ratio_blp_rw_average = 0.243249
GrpLevelPara = 2.158330 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7193 
Wasted_Row = 1721 
Idle = 60665 

BW Util Bottlenecks: 
RCDc_limit = 8304 
RCDWRc_limit = 1030 
WTRc_limit = 1333 
RTWc_limit = 4134 
CCDLc_limit = 4273 
rwq = 0 
CCDLc_limit_alone = 3769 
WTRc_limit_alone = 1215 
RTWc_limit_alone = 3748 

Commands details: 
total_CMD = 78411 
n_nop = 67951 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1610 
n_pre = 1594 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3204 
issued_total_col = 8832 
Row_Bus_Util =  0.040862 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133400 
Issued_on_Two_Bus_Simul_Util = 0.020099 
issued_two_Eff = 0.150669 
queue_avg = 2.805270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80527
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67914 n_act=1630 n_pre=1614 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19502 dram_eff=0.4529
bk0: 448a 74060i bk1: 448a 73661i bk2: 448a 73307i bk3: 448a 74285i bk4: 512a 74060i bk5: 512a 73338i bk6: 384a 72448i bk7: 384a 73669i bk8: 384a 73582i bk9: 384a 73826i bk10: 384a 73828i bk11: 384a 74279i bk12: 384a 73492i bk13: 384a 73578i bk14: 384a 74475i bk15: 384a 74504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773611
Row_Buffer_Locality_read = 0.789814
Row_Buffer_Locality_write = 0.575368
Bank_Level_Parallism = 4.500332
Bank_Level_Parallism_Col = 3.347608
Bank_Level_Parallism_Ready = 1.851449
write_to_read_ratio_blp_rw_average = 0.247734
GrpLevelPara = 2.166394 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7291 
Wasted_Row = 1961 
Idle = 60327 

BW Util Bottlenecks: 
RCDc_limit = 8317 
RCDWRc_limit = 899 
WTRc_limit = 1481 
RTWc_limit = 4223 
CCDLc_limit = 4373 
rwq = 0 
CCDLc_limit_alone = 3844 
WTRc_limit_alone = 1302 
RTWc_limit_alone = 3873 

Commands details: 
total_CMD = 78411 
n_nop = 67914 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1630 
n_pre = 1614 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3244 
issued_total_col = 8832 
Row_Bus_Util =  0.041372 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133872 
Issued_on_Two_Bus_Simul_Util = 0.020137 
issued_two_Eff = 0.150424 
queue_avg = 3.189642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.18964
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67939 n_act=1607 n_pre=1591 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19165 dram_eff=0.4608
bk0: 448a 74215i bk1: 448a 74222i bk2: 448a 73752i bk3: 448a 74350i bk4: 512a 73892i bk5: 512a 73754i bk6: 384a 73384i bk7: 384a 73456i bk8: 384a 73614i bk9: 384a 74101i bk10: 384a 73469i bk11: 384a 73824i bk12: 384a 73877i bk13: 384a 73955i bk14: 384a 73851i bk15: 384a 74288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776806
Row_Buffer_Locality_read = 0.791316
Row_Buffer_Locality_write = 0.599265
Bank_Level_Parallism = 4.495463
Bank_Level_Parallism_Col = 3.281667
Bank_Level_Parallism_Ready = 1.780571
write_to_read_ratio_blp_rw_average = 0.243685
GrpLevelPara = 2.182574 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7248 
Wasted_Row = 1665 
Idle = 60666 

BW Util Bottlenecks: 
RCDc_limit = 8314 
RCDWRc_limit = 815 
WTRc_limit = 1376 
RTWc_limit = 4150 
CCDLc_limit = 4157 
rwq = 0 
CCDLc_limit_alone = 3754 
WTRc_limit_alone = 1244 
RTWc_limit_alone = 3879 

Commands details: 
total_CMD = 78411 
n_nop = 67939 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1607 
n_pre = 1591 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3198 
issued_total_col = 8832 
Row_Bus_Util =  0.040785 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133553 
Issued_on_Two_Bus_Simul_Util = 0.019870 
issued_two_Eff = 0.148778 
queue_avg = 3.091875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09187
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67888 n_act=1608 n_pre=1592 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19481 dram_eff=0.4534
bk0: 448a 74490i bk1: 448a 74026i bk2: 448a 73574i bk3: 448a 74277i bk4: 512a 74042i bk5: 512a 73907i bk6: 384a 73356i bk7: 384a 73899i bk8: 384a 73468i bk9: 384a 73596i bk10: 384a 73112i bk11: 384a 74007i bk12: 384a 74106i bk13: 384a 73788i bk14: 384a 74062i bk15: 384a 74529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776667
Row_Buffer_Locality_read = 0.791917
Row_Buffer_Locality_write = 0.590074
Bank_Level_Parallism = 4.438201
Bank_Level_Parallism_Col = 3.283205
Bank_Level_Parallism_Ready = 1.749660
write_to_read_ratio_blp_rw_average = 0.246049
GrpLevelPara = 2.166625 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7248 
Wasted_Row = 1841 
Idle = 60490 

BW Util Bottlenecks: 
RCDc_limit = 8320 
RCDWRc_limit = 961 
WTRc_limit = 1356 
RTWc_limit = 4441 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 4013 
WTRc_limit_alone = 1225 
RTWc_limit_alone = 4092 

Commands details: 
total_CMD = 78411 
n_nop = 67888 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1608 
n_pre = 1592 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3200 
issued_total_col = 8832 
Row_Bus_Util =  0.040811 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.134203 
Issued_on_Two_Bus_Simul_Util = 0.019245 
issued_two_Eff = 0.143400 
queue_avg = 2.841782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.84178
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=68008 n_act=1588 n_pre=1572 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=18969 dram_eff=0.4656
bk0: 448a 74227i bk1: 448a 74236i bk2: 448a 73862i bk3: 448a 74299i bk4: 512a 73773i bk5: 512a 73833i bk6: 384a 73303i bk7: 384a 73795i bk8: 384a 73241i bk9: 384a 73593i bk10: 384a 73522i bk11: 384a 74014i bk12: 384a 73508i bk13: 384a 74695i bk14: 384a 74455i bk15: 384a 74742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779444
Row_Buffer_Locality_read = 0.793269
Row_Buffer_Locality_write = 0.610294
Bank_Level_Parallism = 4.452631
Bank_Level_Parallism_Col = 3.291788
Bank_Level_Parallism_Ready = 1.766757
write_to_read_ratio_blp_rw_average = 0.232101
GrpLevelPara = 2.161213 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7174 
Wasted_Row = 1664 
Idle = 60741 

BW Util Bottlenecks: 
RCDc_limit = 8203 
RCDWRc_limit = 847 
WTRc_limit = 1780 
RTWc_limit = 3773 
CCDLc_limit = 4445 
rwq = 0 
CCDLc_limit_alone = 3960 
WTRc_limit_alone = 1560 
RTWc_limit_alone = 3508 

Commands details: 
total_CMD = 78411 
n_nop = 68008 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1588 
n_pre = 1572 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3160 
issued_total_col = 8832 
Row_Bus_Util =  0.040300 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.132673 
Issued_on_Two_Bus_Simul_Util = 0.020265 
issued_two_Eff = 0.152744 
queue_avg = 2.887822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.88782
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78411 n_nop=67975 n_act=1601 n_pre=1585 n_ref_event=0 n_req=7200 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=2176 bw_util=0.1126
n_activity=19325 dram_eff=0.457
bk0: 448a 74483i bk1: 448a 74104i bk2: 448a 73507i bk3: 448a 74547i bk4: 512a 73787i bk5: 512a 73834i bk6: 384a 72391i bk7: 384a 74138i bk8: 384a 73745i bk9: 384a 74262i bk10: 384a 73778i bk11: 384a 73992i bk12: 384a 73715i bk13: 384a 73851i bk14: 384a 74090i bk15: 384a 74289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777639
Row_Buffer_Locality_read = 0.791617
Row_Buffer_Locality_write = 0.606618
Bank_Level_Parallism = 4.430328
Bank_Level_Parallism_Col = 3.310135
Bank_Level_Parallism_Ready = 1.790421
write_to_read_ratio_blp_rw_average = 0.235045
GrpLevelPara = 2.156494 

BW Util details:
bwutil = 0.112637 
total_CMD = 78411 
util_bw = 8832 
Wasted_Col = 7141 
Wasted_Row = 1918 
Idle = 60520 

BW Util Bottlenecks: 
RCDc_limit = 8099 
RCDWRc_limit = 811 
WTRc_limit = 1441 
RTWc_limit = 3701 
CCDLc_limit = 4261 
rwq = 0 
CCDLc_limit_alone = 3846 
WTRc_limit_alone = 1288 
RTWc_limit_alone = 3439 

Commands details: 
total_CMD = 78411 
n_nop = 67975 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 2176 
n_act = 1601 
n_pre = 1585 
n_ref = 0 
n_req = 7200 
total_req = 8832 

Dual Bus Interface Util: 
issued_total_row = 3186 
issued_total_col = 8832 
Row_Bus_Util =  0.040632 
CoL_Bus_Util = 0.112637 
Either_Row_CoL_Bus_Util = 0.133094 
Issued_on_Two_Bus_Simul_Util = 0.020176 
issued_two_Eff = 0.151591 
queue_avg = 3.028210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02821

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1303, Reservation_fails = 1351
L2_cache_bank[1]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1222, Reservation_fails = 1433
L2_cache_bank[2]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1284, Reservation_fails = 1522
L2_cache_bank[3]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1264, Reservation_fails = 1448
L2_cache_bank[4]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1301, Reservation_fails = 1657
L2_cache_bank[5]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1243, Reservation_fails = 1457
L2_cache_bank[6]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1288, Reservation_fails = 1075
L2_cache_bank[7]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1223, Reservation_fails = 1746
L2_cache_bank[8]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1288, Reservation_fails = 1589
L2_cache_bank[9]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1217, Reservation_fails = 1561
L2_cache_bank[10]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1269, Reservation_fails = 1741
L2_cache_bank[11]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1263, Reservation_fails = 1530
L2_cache_bank[12]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1306, Reservation_fails = 1258
L2_cache_bank[13]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1253, Reservation_fails = 2287
L2_cache_bank[14]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1300, Reservation_fails = 1247
L2_cache_bank[15]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1208, Reservation_fails = 1506
L2_cache_bank[16]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1287, Reservation_fails = 1412
L2_cache_bank[17]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1211, Reservation_fails = 1157
L2_cache_bank[18]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1279, Reservation_fails = 1946
L2_cache_bank[19]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1241, Reservation_fails = 1326
L2_cache_bank[20]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1300, Reservation_fails = 1264
L2_cache_bank[21]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1242, Reservation_fails = 1549
L2_cache_bank[22]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1271, Reservation_fails = 1411
L2_cache_bank[23]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1211, Reservation_fails = 1418
L2_cache_bank[24]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1282, Reservation_fails = 1415
L2_cache_bank[25]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1242, Reservation_fails = 1189
L2_cache_bank[26]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1300, Reservation_fails = 1646
L2_cache_bank[27]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1267, Reservation_fails = 1249
L2_cache_bank[28]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1303, Reservation_fails = 1470
L2_cache_bank[29]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1256, Reservation_fails = 1703
L2_cache_bank[30]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1273, Reservation_fails = 1230
L2_cache_bank[31]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1204, Reservation_fails = 1300
L2_cache_bank[32]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1208, Reservation_fails = 1314
L2_cache_bank[33]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1305, Reservation_fails = 1459
L2_cache_bank[34]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1251, Reservation_fails = 1484
L2_cache_bank[35]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1243, Reservation_fails = 1408
L2_cache_bank[36]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1261, Reservation_fails = 1218
L2_cache_bank[37]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1300, Reservation_fails = 1250
L2_cache_bank[38]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1300, Reservation_fails = 1260
L2_cache_bank[39]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1280, Reservation_fails = 1505
L2_cache_bank[40]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1205, Reservation_fails = 939
L2_cache_bank[41]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1307, Reservation_fails = 1334
L2_cache_bank[42]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1271, Reservation_fails = 1164
L2_cache_bank[43]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1255, Reservation_fails = 1626
L2_cache_bank[44]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1277, Reservation_fails = 1015
L2_cache_bank[45]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1279, Reservation_fails = 1249
L2_cache_bank[46]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1290, Reservation_fails = 1297
L2_cache_bank[47]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1275, Reservation_fails = 1632
L2_cache_bank[48]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1260, Reservation_fails = 1449
L2_cache_bank[49]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1302, Reservation_fails = 1560
L2_cache_bank[50]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1250, Reservation_fails = 1425
L2_cache_bank[51]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1224, Reservation_fails = 1385
L2_cache_bank[52]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1280, Reservation_fails = 879
L2_cache_bank[53]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1325, Reservation_fails = 1332
L2_cache_bank[54]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1286, Reservation_fails = 1034
L2_cache_bank[55]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1302, Reservation_fails = 1637
L2_cache_bank[56]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1215, Reservation_fails = 1318
L2_cache_bank[57]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1313, Reservation_fails = 1438
L2_cache_bank[58]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1260, Reservation_fails = 1342
L2_cache_bank[59]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1248, Reservation_fails = 1685
L2_cache_bank[60]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1284, Reservation_fails = 753
L2_cache_bank[61]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1308, Reservation_fails = 1422
L2_cache_bank[62]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1294, Reservation_fails = 1036
L2_cache_bank[63]: Access = 15360, Miss = 6400, Miss_rate = 0.417, Pending_hits = 1286, Reservation_fails = 1694
L2_total_cache_accesses = 983040
L2_total_cache_misses = 409600
L2_total_cache_miss_rate = 0.4167
L2_total_cache_pending_hits = 81145
L2_total_cache_reservation_fails = 89636
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 492295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 81145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 89636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 159744
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 147456
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 89636
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.032
average_pipeline_duty_cycle=3716.219238
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3602048
	Total NON REG=508416
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807168
	Total NON REG=254208
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807264
	Total NON REG=254208
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808704
	Total NON REG=254208
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805312
	Total NON REG=254208
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805184
	Total NON REG=254208
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808736
	Total NON REG=254208
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805728
	Total NON REG=254208
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3611360
	Total NON REG=508416
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807168
	Total NON REG=254208
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807680
	Total NON REG=254208
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805376
	Total NON REG=254208
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805376
	Total NON REG=254208
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3610176
	Total NON REG=508416
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806080
	Total NON REG=254208
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808736
	Total NON REG=254208
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808544
	Total NON REG=254208
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1801792
	Total NON REG=254208
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806528
	Total NON REG=254208
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804960
	Total NON REG=254208
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3604832
	Total NON REG=508416
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806496
	Total NON REG=254208
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3604352
	Total NON REG=508416
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3606080
	Total NON REG=508416
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807904
	Total NON REG=254208
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807968
	Total NON REG=254208
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802496
	Total NON REG=254208
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806848
	Total NON REG=254208
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809312
	Total NON REG=254208
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805792
	Total NON REG=254208
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3607008
	Total NON REG=508416
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805312
	Total NON REG=254208
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3608736
	Total NON REG=508416
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804640
	Total NON REG=254208
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1803680
	Total NON REG=254208
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808224
	Total NON REG=254208
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3607072
	Total NON REG=508416
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806656
	Total NON REG=254208
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806496
	Total NON REG=254208
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804480
	Total NON REG=254208
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807936
	Total NON REG=254208
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805632
	Total NON REG=254208
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804896
	Total NON REG=254208
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3611808
	Total NON REG=508416
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805216
	Total NON REG=254208
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806624
	Total NON REG=254208
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809696
	Total NON REG=254208
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807712
	Total NON REG=254208
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804576
	Total NON REG=254208
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804448
	Total NON REG=254208
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805696
	Total NON REG=254208
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804864
	Total NON REG=254208
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805824
	Total NON REG=254208
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806976
	Total NON REG=254208
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3605376
	Total NON REG=508416
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3605792
	Total NON REG=508416
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807808
	Total NON REG=254208
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1803840
	Total NON REG=254208
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3605312
	Total NON REG=508416
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804224
	Total NON REG=254208
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808416
	Total NON REG=254208
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807840
	Total NON REG=254208
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806752
	Total NON REG=254208
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808384
	Total NON REG=254208
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3608032
	Total NON REG=508416
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807072
	Total NON REG=254208
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805920
	Total NON REG=254208
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3608736
	Total NON REG=508416
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806112
	Total NON REG=254208
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808672
	Total NON REG=254208
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805664
	Total NON REG=254208
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808608
	Total NON REG=254208
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806176
	Total NON REG=254208
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806272
	Total NON REG=254208
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804928
	Total NON REG=254208
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804576
	Total NON REG=254208
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806496
	Total NON REG=254208
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807392
	Total NON REG=254208
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3606048
	Total NON REG=508416
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1800544
	Total NON REG=254208


==========Power Metrics -- Memory==========
Total memory controller accesses: 212992
Total memory controller reads: 212992
Total memory controller writes: 0
!!!Total Shared memory access: 229632
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 786432
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 6544
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 196608
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 41150
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 786432
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 492295
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 81145
	Cache_stats[GLOBAL_ACC_R][MISS] = 53248
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 89636
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 159744
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 49152
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 147456
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 786432
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

icnt_total_pkts_mem_to_simt=983040
icnt_total_pkts_simt_to_mem=983040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 983040
Req_Network_cycles = 104426
Req_Network_injected_packets_per_cycle =       9.4137 
Req_Network_conflicts_per_cycle =       7.6155
Req_Network_conflicts_per_cycle_util =      18.1901
Req_Bank_Level_Parallism =      22.4854
Req_Network_in_buffer_full_per_cycle =       0.5295
Req_Network_in_buffer_avg_util =      47.2411
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2182

Reply_Network_injected_packets_num = 983040
Reply_Network_cycles = 104426
Reply_Network_injected_packets_per_cycle =        9.4137
Reply_Network_conflicts_per_cycle =       12.5701
Reply_Network_conflicts_per_cycle_util =      28.7500
Reply_Bank_Level_Parallism =      21.5310
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      15.1851
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1177
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 27 sec (567 sec)
gpgpu_simulation_rate = 130508 (inst/sec)
gpgpu_simulation_rate = 184 (cycle/sec)
gpgpu_silicon_slowdown = 6152173x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
