#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jun 18 08:12:22 2018
# Process ID: 4212
# Current directory: C:/Users/Chris/Desktop/Research/ADC_DAC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8628 C:\Users\Chris\Desktop\Research\ADC_DAC\ADC_DAC.xpr
# Log file: C:/Users/Chris/Desktop/Research/ADC_DAC/vivado.log
# Journal file: C:/Users/Chris/Desktop/Research/ADC_DAC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 907.770 ; gain = 168.773
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_DAC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ADC_DAC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/ADC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/sync_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.srcs/sim_1/new/ADC_DAC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_DAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 159b6d7f36934db4b263d94afbce1dad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_DAC_tb_behav xil_defaultlib.ADC_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE",IOST...
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS_25")
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=6,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.sync_reg
Compiling module xil_defaultlib.ADC
Compiling module xil_defaultlib.DAC
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.ADC_DAC_tb
Compiling module xil_defaultlib.glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 907.770 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs impl_1 -jobs 4
[Mon Jun 18 08:13:14 2018] Launched synth_1...
Run output will be captured here: C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.runs/synth_1/runme.log
[Mon Jun 18 08:13:14 2018] Launched impl_1...
Run output will be captured here: C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun 18 08:18:07 2018] Launched impl_1...
Run output will be captured here: C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/main.v] -no_script -reset -force -quiet
remove_files  C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/main.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Chris/Desktop/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/main.v
update_compile_order -fileset sources_1
