<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\impl\gwsynthesis\SPIlcd_prj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\LCDAir_pre1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun  1 12:02:00 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>898</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>479</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>125</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>xtal_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>xtal_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>change_mode</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>change_mode_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>uPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>uPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>uPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>uPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>166.667</td>
<td>6.000
<td>0.000</td>
<td>83.333</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>uPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>uPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>250.000</td>
<td>4.000
<td>0.000</td>
<td>125.000</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>uPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>change_mode</td>
<td>50.000(MHz)</td>
<td>266.673(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>86.179(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of xtal_clk!</h4>
<h4>No timing paths to get frequency of uPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>xtal_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>change_mode</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>change_mode</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.898</td>
<td>mode_0_s0/Q</td>
<td>show_string_number_inst/ascii_num_2_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>8.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.516</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/start_x_6_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>7.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.342</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/start_x_7_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>7.557</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.334</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/ascii_num_3_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>7.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.124</td>
<td>mode_0_s0/Q</td>
<td>show_string_number_inst/ascii_num_4_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>7.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.043</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/start_x_5_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>7.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.956</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/start_x_3_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>7.171</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.835</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/ascii_num_6_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>7.050</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.727</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/ascii_num_0_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>6.942</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.502</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/ascii_num_5_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>6.718</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.942</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/ascii_num_1_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>6.157</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.607</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/start_y_5_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>5.823</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.532</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/start_y_3_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>5.747</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.727</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1/RESET</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.394</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.727</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/RESET</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.394</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.627</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/start_y_4_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>4.842</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.531</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/start_x_4_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>4.747</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.443</td>
<td>lcd_write_inst/n183_s2/I1</td>
<td>lcd_write_inst/dc_s0/CE</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.111</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.891</td>
<td>mode_1_s0/Q</td>
<td>show_string_number_inst/start_y_6_s0/D</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.688</td>
<td>3.106</td>
</tr>
<tr>
<td>20</td>
<td>16.250</td>
<td>mode_2_s0/Q</td>
<td>mode_3_s0/D</td>
<td>change_mode:[F]</td>
<td>change_mode:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.350</td>
</tr>
<tr>
<td>21</td>
<td>17.685</td>
<td>mode_1_s0/Q</td>
<td>mode_2_s0/D</td>
<td>change_mode:[F]</td>
<td>change_mode:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.915</td>
</tr>
<tr>
<td>22</td>
<td>17.959</td>
<td>mode_0_s0/Q</td>
<td>mode_1_s0/D</td>
<td>change_mode:[F]</td>
<td>change_mode:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.641</td>
</tr>
<tr>
<td>23</td>
<td>18.495</td>
<td>mode_0_s0/Q</td>
<td>mode_0_s0/D</td>
<td>change_mode:[F]</td>
<td>change_mode:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.105</td>
</tr>
<tr>
<td>24</td>
<td>71.730</td>
<td>lcd_init_inst/cnt_s5_num_4_s3/Q</td>
<td>lcd_init_inst/init_data_3_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>11.204</td>
</tr>
<tr>
<td>25</td>
<td>71.848</td>
<td>lcd_init_inst/cnt_s5_num_4_s3/Q</td>
<td>lcd_init_inst/init_data_5_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>11.085</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>lcd_show_char_inst/data_8_s4/Q</td>
<td>lcd_show_char_inst/data_8_s4/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>show_string_number_inst/cnt1_1_s3/Q</td>
<td>show_string_number_inst/cnt1_1_s3/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>lcd_write_inst/count_4_s1/Q</td>
<td>lcd_write_inst/count_4_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>lcd_write_inst/count_2_s1/Q</td>
<td>lcd_write_inst/count_2_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_s5_num_12_s1/Q</td>
<td>lcd_init_inst/cnt_s5_num_12_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_s5_num_14_s1/Q</td>
<td>lcd_init_inst/cnt_s5_num_14_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_s5_num_17_s1/Q</td>
<td>lcd_init_inst/cnt_s5_num_17_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_150ms_8_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_8_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.710</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1/Q</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>lcd_write_inst/wclkcnt_3_s0/Q</td>
<td>lcd_write_inst/wclkcnt_3_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>lcd_init_inst/cnt_s5_num_8_s3/Q</td>
<td>lcd_init_inst/cnt_s5_num_8_s3/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>lcd_init_inst/cnt_s5_num_13_s3/Q</td>
<td>lcd_init_inst/cnt_s5_num_13_s3/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>lcd_init_inst/cnt_s5_num_7_s1/Q</td>
<td>lcd_init_inst/cnt_s5_num_7_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>lcd_init_inst/cnt_150ms_11_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_11_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>lcd_init_inst/cnt_150ms_15_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_15_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>lcd_init_inst/cnt_150ms_18_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_18_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.711</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1/Q</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>20</td>
<td>0.711</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1/Q</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>21</td>
<td>0.711</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5/Q</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>22</td>
<td>0.711</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/Q</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>23</td>
<td>0.711</td>
<td>lcd_init_inst/cnt_s5_num_5_s1/Q</td>
<td>lcd_init_inst/cnt_s5_num_5_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>24</td>
<td>0.711</td>
<td>lcd_init_inst/cnt_150ms_20_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_20_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>25</td>
<td>0.711</td>
<td>mode_0_s0/Q</td>
<td>mode_0_s0/D</td>
<td>change_mode:[F]</td>
<td>change_mode:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/state.STATE1_s5/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_8_s4/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_length_num_0_s3/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_set_windows_1_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/state.STATE0_s1/PRESET</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/state.STATE2_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_0_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_1_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_2_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_3_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_4_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_5_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_6_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_7_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/temp_0_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/temp_1_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/temp_2_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/temp_3_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/temp_4_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.007</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/temp_5_s1/CLEAR</td>
<td>change_mode:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.592</td>
<td>5.675</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/state.STATE1_s5/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>2</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_8_s4/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>3</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_length_num_0_s3/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>4</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>5</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>6</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>7</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_set_windows_1_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>8</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/state.STATE0_s1/PRESET</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>9</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/state.STATE2_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>10</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_0_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>11</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_1_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>12</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_2_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>13</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_3_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>14</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_4_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>15</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_5_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>16</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_6_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>17</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/data_7_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>18</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>19</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>20</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/temp_0_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>21</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/temp_1_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>22</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/temp_2_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>23</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/temp_3_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>24</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/temp_4_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
<tr>
<td>25</td>
<td>3.480</td>
<td>muxcontrol_inst/n6_s1/I1</td>
<td>lcd_show_char_inst/temp_5_s1/CLEAR</td>
<td>change_mode:[F]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.438</td>
<td>3.961</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.415</td>
<td>7.665</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>change_mode</td>
<td>mode_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.415</td>
<td>7.665</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>change_mode</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.415</td>
<td>7.665</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>change_mode</td>
<td>mode_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.415</td>
<td>7.665</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>change_mode</td>
<td>mode_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.587</td>
<td>9.837</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>change_mode</td>
<td>mode_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.587</td>
<td>9.837</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>change_mode</td>
<td>mode_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.587</td>
<td>9.837</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>change_mode</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.587</td>
<td>9.837</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>change_mode</td>
<td>mode_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>40.339</td>
<td>41.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_150ms_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>40.339</td>
<td>41.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/init_data_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>342.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mode_0_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">mode_0_s0/Q</td>
</tr>
<tr>
<td>336.442</td>
<td>1.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>show_string_number_inst/n274_s30/I2</td>
</tr>
<tr>
<td>337.468</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n274_s30/F</td>
</tr>
<tr>
<td>337.889</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>show_string_number_inst/n273_s25/I3</td>
</tr>
<tr>
<td>338.914</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n273_s25/F</td>
</tr>
<tr>
<td>339.333</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>show_string_number_inst/n273_s24/I0</td>
</tr>
<tr>
<td>340.432</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n273_s24/F</td>
</tr>
<tr>
<td>341.407</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>show_string_number_inst/n273_s22/I3</td>
</tr>
<tr>
<td>342.439</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n273_s22/F</td>
</tr>
<tr>
<td>342.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>show_string_number_inst/ascii_num_2_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/ascii_num_2_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>show_string_number_inst/ascii_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.183, 51.559%; route: 3.472, 42.791%; tC2Q: 0.458, 5.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>342.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_x_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>336.908</td>
<td>2.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>show_string_number_inst/n381_s4/I0</td>
</tr>
<tr>
<td>337.969</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n381_s4/F</td>
</tr>
<tr>
<td>338.401</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>show_string_number_inst/n382_s2/I0</td>
</tr>
<tr>
<td>339.500</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n382_s2/F</td>
</tr>
<tr>
<td>339.511</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>show_string_number_inst/n380_s5/I3</td>
</tr>
<tr>
<td>340.537</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C29[1][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n380_s5/F</td>
</tr>
<tr>
<td>340.958</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>show_string_number_inst/n379_s1/I2</td>
</tr>
<tr>
<td>342.057</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n379_s1/F</td>
</tr>
<tr>
<td>342.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_x_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>show_string_number_inst/start_x_6_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_x_6_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>show_string_number_inst/start_x_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.285, 55.427%; route: 2.988, 38.645%; tC2Q: 0.458, 5.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>341.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_x_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>336.908</td>
<td>2.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>show_string_number_inst/n381_s4/I0</td>
</tr>
<tr>
<td>338.007</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n381_s4/F</td>
</tr>
<tr>
<td>339.339</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>show_string_number_inst/n378_s2/I0</td>
</tr>
<tr>
<td>340.365</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n378_s2/F</td>
</tr>
<tr>
<td>340.784</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>show_string_number_inst/n378_s1/I0</td>
</tr>
<tr>
<td>341.883</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n378_s1/F</td>
</tr>
<tr>
<td>341.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_x_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>show_string_number_inst/start_x_7_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_x_7_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>show_string_number_inst/start_x_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 42.661%; route: 3.875, 51.275%; tC2Q: 0.458, 6.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>341.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>335.624</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>n46_s1/I1</td>
</tr>
<tr>
<td>336.656</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">n46_s1/F</td>
</tr>
<tr>
<td>338.451</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>show_string_number_inst/n272_s26/I3</td>
</tr>
<tr>
<td>339.550</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n272_s26/F</td>
</tr>
<tr>
<td>339.555</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td>show_string_number_inst/n272_s24/I1</td>
</tr>
<tr>
<td>340.357</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n272_s24/F</td>
</tr>
<tr>
<td>340.776</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>show_string_number_inst/n272_s23/I1</td>
</tr>
<tr>
<td>341.875</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n272_s23/F</td>
</tr>
<tr>
<td>341.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>show_string_number_inst/ascii_num_3_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/ascii_num_3_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>show_string_number_inst/ascii_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 53.411%; route: 3.059, 40.517%; tC2Q: 0.458, 6.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>341.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mode_0_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">mode_0_s0/Q</td>
</tr>
<tr>
<td>336.622</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>show_string_number_inst/n270_s30/I3</td>
</tr>
<tr>
<td>337.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n270_s30/F</td>
</tr>
<tr>
<td>338.701</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>show_string_number_inst/n271_s24/I3</td>
</tr>
<tr>
<td>339.800</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n271_s24/F</td>
</tr>
<tr>
<td>339.805</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>show_string_number_inst/n271_s23/I1</td>
</tr>
<tr>
<td>340.837</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n271_s23/F</td>
</tr>
<tr>
<td>340.843</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>show_string_number_inst/n271_s21/I3</td>
</tr>
<tr>
<td>341.665</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n271_s21/F</td>
</tr>
<tr>
<td>341.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>show_string_number_inst/ascii_num_4_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/ascii_num_4_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>show_string_number_inst/ascii_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 55.212%; route: 2.829, 38.543%; tC2Q: 0.458, 6.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>341.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_x_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>336.908</td>
<td>2.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>show_string_number_inst/n381_s4/I0</td>
</tr>
<tr>
<td>337.969</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n381_s4/F</td>
</tr>
<tr>
<td>338.401</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>show_string_number_inst/n382_s2/I0</td>
</tr>
<tr>
<td>339.500</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n382_s2/F</td>
</tr>
<tr>
<td>339.511</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>show_string_number_inst/n380_s5/I3</td>
</tr>
<tr>
<td>340.537</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C29[1][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n380_s5/F</td>
</tr>
<tr>
<td>340.958</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>show_string_number_inst/n380_s1/I2</td>
</tr>
<tr>
<td>341.584</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n380_s1/F</td>
</tr>
<tr>
<td>341.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_x_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>show_string_number_inst/start_x_5_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_x_5_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>show_string_number_inst/start_x_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.812, 52.522%; route: 2.988, 41.163%; tC2Q: 0.458, 6.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>341.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_x_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>336.908</td>
<td>2.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>show_string_number_inst/n381_s4/I0</td>
</tr>
<tr>
<td>337.969</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n381_s4/F</td>
</tr>
<tr>
<td>338.401</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>show_string_number_inst/n269_s25/I1</td>
</tr>
<tr>
<td>339.027</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n269_s25/F</td>
</tr>
<tr>
<td>339.848</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][A]</td>
<td>show_string_number_inst/n382_s3/I2</td>
</tr>
<tr>
<td>340.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n382_s3/F</td>
</tr>
<tr>
<td>340.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>show_string_number_inst/n382_s1/I1</td>
</tr>
<tr>
<td>341.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n382_s1/F</td>
</tr>
<tr>
<td>341.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_x_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>show_string_number_inst/start_x_3_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_x_3_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>show_string_number_inst/start_x_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.331, 46.448%; route: 3.382, 47.161%; tC2Q: 0.458, 6.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>341.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>336.908</td>
<td>2.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>show_string_number_inst/n381_s4/I0</td>
</tr>
<tr>
<td>337.969</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n381_s4/F</td>
</tr>
<tr>
<td>338.401</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>show_string_number_inst/n269_s25/I1</td>
</tr>
<tr>
<td>339.027</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n269_s25/F</td>
</tr>
<tr>
<td>340.344</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>show_string_number_inst/n269_s22/I3</td>
</tr>
<tr>
<td>341.376</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n269_s22/F</td>
</tr>
<tr>
<td>341.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>show_string_number_inst/ascii_num_6_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/ascii_num_6_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>show_string_number_inst/ascii_num_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.719, 38.568%; route: 3.872, 54.930%; tC2Q: 0.458, 6.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>341.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>335.624</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>n46_s1/I1</td>
</tr>
<tr>
<td>336.656</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">n46_s1/F</td>
</tr>
<tr>
<td>337.477</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>show_string_number_inst/n275_s25/I3</td>
</tr>
<tr>
<td>338.299</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n275_s25/F</td>
</tr>
<tr>
<td>338.304</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>show_string_number_inst/n275_s24/I3</td>
</tr>
<tr>
<td>339.403</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n275_s24/F</td>
</tr>
<tr>
<td>339.409</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>show_string_number_inst/n275_s22/I1</td>
</tr>
<tr>
<td>340.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n275_s22/F</td>
</tr>
<tr>
<td>340.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>show_string_number_inst/n275_s20/I3</td>
</tr>
<tr>
<td>341.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n275_s20/F</td>
</tr>
<tr>
<td>341.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>show_string_number_inst/ascii_num_0_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/ascii_num_0_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>show_string_number_inst/ascii_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.807, 69.242%; route: 1.677, 24.156%; tC2Q: 0.458, 6.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>341.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>336.908</td>
<td>2.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>show_string_number_inst/n381_s4/I0</td>
</tr>
<tr>
<td>338.007</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n381_s4/F</td>
</tr>
<tr>
<td>339.178</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>show_string_number_inst/n270_s31/I2</td>
</tr>
<tr>
<td>339.803</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n270_s31/F</td>
</tr>
<tr>
<td>340.222</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>show_string_number_inst/n270_s21/I3</td>
</tr>
<tr>
<td>341.044</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n270_s21/F</td>
</tr>
<tr>
<td>341.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>show_string_number_inst/ascii_num_5_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/ascii_num_5_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>show_string_number_inst/ascii_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 37.900%; route: 3.713, 55.277%; tC2Q: 0.458, 6.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>340.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>336.908</td>
<td>2.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>show_string_number_inst/n381_s4/I0</td>
</tr>
<tr>
<td>337.969</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n381_s4/F</td>
</tr>
<tr>
<td>338.401</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>show_string_number_inst/n269_s25/I1</td>
</tr>
<tr>
<td>339.026</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n269_s25/F</td>
</tr>
<tr>
<td>339.451</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>show_string_number_inst/n274_s20/I1</td>
</tr>
<tr>
<td>340.483</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n274_s20/F</td>
</tr>
<tr>
<td>340.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>show_string_number_inst/ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/ascii_num_1_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>show_string_number_inst/ascii_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.718, 44.146%; route: 2.980, 48.410%; tC2Q: 0.458, 7.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>340.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_y_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>336.908</td>
<td>2.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>show_string_number_inst/n381_s4/I0</td>
</tr>
<tr>
<td>337.969</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n381_s4/F</td>
</tr>
<tr>
<td>338.401</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>show_string_number_inst/n468_s6/I3</td>
</tr>
<tr>
<td>339.027</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n468_s6/F</td>
</tr>
<tr>
<td>339.523</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td>show_string_number_inst/n466_s1/I3</td>
</tr>
<tr>
<td>340.149</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n466_s1/F</td>
</tr>
<tr>
<td>340.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_y_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td>show_string_number_inst/start_y_5_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_y_5_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[1][B]</td>
<td>show_string_number_inst/start_y_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.313, 39.724%; route: 3.051, 52.404%; tC2Q: 0.458, 7.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>340.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_y_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>336.908</td>
<td>2.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>show_string_number_inst/n381_s4/I0</td>
</tr>
<tr>
<td>337.969</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n381_s4/F</td>
</tr>
<tr>
<td>338.401</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>show_string_number_inst/n468_s6/I3</td>
</tr>
<tr>
<td>339.026</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n468_s6/F</td>
</tr>
<tr>
<td>339.447</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>show_string_number_inst/n468_s1/I3</td>
</tr>
<tr>
<td>340.073</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n468_s1/F</td>
</tr>
<tr>
<td>340.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_y_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>show_string_number_inst/start_y_3_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_y_3_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>show_string_number_inst/start_y_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.312, 40.230%; route: 2.977, 51.795%; tC2Q: 0.458, 7.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.117</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.624</td>
<td>2.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/your_instance_name/prom_inst_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 19.019%; route: 2.508, 46.485%; tC2Q: 1.861, 34.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.117</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.624</td>
<td>2.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/your_instance_name/prom_inst_0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 19.019%; route: 2.508, 46.485%; tC2Q: 1.861, 34.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>339.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_y_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>335.946</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>show_string_number_inst/n468_s3/I1</td>
</tr>
<tr>
<td>336.572</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n468_s3/F</td>
</tr>
<tr>
<td>336.610</td>
<td>0.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td>show_string_number_inst/n467_s4/I0</td>
</tr>
<tr>
<td>337.432</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n467_s4/F</td>
</tr>
<tr>
<td>337.438</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>show_string_number_inst/n467_s2/I3</td>
</tr>
<tr>
<td>338.537</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n467_s2/F</td>
</tr>
<tr>
<td>338.542</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>show_string_number_inst/n467_s1/I0</td>
</tr>
<tr>
<td>339.168</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n467_s1/F</td>
</tr>
<tr>
<td>339.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_y_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>show_string_number_inst/start_y_4_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_y_4_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>show_string_number_inst/start_y_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.173, 65.529%; route: 1.211, 25.006%; tC2Q: 0.458, 9.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>339.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_x_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>335.946</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>show_string_number_inst/n468_s3/I1</td>
</tr>
<tr>
<td>336.572</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n468_s3/F</td>
</tr>
<tr>
<td>337.409</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>show_string_number_inst/n381_s3/I0</td>
</tr>
<tr>
<td>338.035</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n381_s3/F</td>
</tr>
<tr>
<td>338.041</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>show_string_number_inst/n381_s1/I1</td>
</tr>
<tr>
<td>339.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n381_s1/F</td>
</tr>
<tr>
<td>339.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_x_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>show_string_number_inst/start_x_4_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_x_4_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>show_string_number_inst/start_x_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.284, 48.119%; route: 2.004, 42.225%; tC2Q: 0.458, 9.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/n183_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/dc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[3][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/n183_s2/I1</td>
</tr>
<tr>
<td>86.893</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[3][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n183_s2/F</td>
</tr>
<tr>
<td>89.341</td>
<td>2.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td style=" font-weight:bold;">lcd_write_inst/dc_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td>lcd_write_inst/dc_s0/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_inst/dc_s0</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR24[A]</td>
<td>lcd_write_inst/dc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 15.692%; route: 2.448, 47.899%; tC2Q: 1.861, 36.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>337.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>335.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>330.000</td>
<td>330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>332.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>334.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>334.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>335.946</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][A]</td>
<td>show_string_number_inst/n468_s3/I1</td>
</tr>
<tr>
<td>336.572</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C28[3][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n468_s3/F</td>
</tr>
<tr>
<td>336.610</td>
<td>0.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>show_string_number_inst/n465_s1/I1</td>
</tr>
<tr>
<td>337.432</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n465_s1/F</td>
</tr>
<tr>
<td>337.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_y_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>335.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>335.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>show_string_number_inst/start_y_6_s0/CLK</td>
</tr>
<tr>
<td>335.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/start_y_6_s0</td>
</tr>
<tr>
<td>335.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>show_string_number_inst/start_y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.688</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.448, 46.617%; route: 1.200, 38.628%; tC2Q: 0.458, 14.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mode_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>change_mode:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>14.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>mode_2_s0/CLK</td>
</tr>
<tr>
<td>14.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R16C28[0][B]</td>
<td style=" font-weight:bold;">mode_2_s0/Q</td>
</tr>
<tr>
<td>16.577</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>n45_s1/I0</td>
</tr>
<tr>
<td>17.676</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">n45_s1/F</td>
</tr>
<tr>
<td>17.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">mode_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>32.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>34.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>mode_3_s0/CLK</td>
</tr>
<tr>
<td>33.926</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>mode_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 32.807%; route: 1.793, 53.511%; tC2Q: 0.458, 13.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mode_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>change_mode:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>14.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>14.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>14</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/Q</td>
</tr>
<tr>
<td>15.615</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>n46_s2/I2</td>
</tr>
<tr>
<td>16.241</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">n46_s2/F</td>
</tr>
<tr>
<td>16.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" font-weight:bold;">mode_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>32.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>34.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>mode_2_s0/CLK</td>
</tr>
<tr>
<td>33.926</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>mode_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 32.689%; route: 0.831, 43.377%; tC2Q: 0.458, 23.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mode_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>change_mode:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>14.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mode_0_s0/CLK</td>
</tr>
<tr>
<td>14.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">mode_0_s0/Q</td>
</tr>
<tr>
<td>15.145</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>n47_s0/I0</td>
</tr>
<tr>
<td>15.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">n47_s0/F</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">mode_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>32.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>34.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0/CLK</td>
</tr>
<tr>
<td>33.926</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>mode_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 50.078%; route: 0.361, 21.999%; tC2Q: 0.458, 27.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mode_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>change_mode:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>14.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mode_0_s0/CLK</td>
</tr>
<tr>
<td>14.784</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">mode_0_s0/Q</td>
</tr>
<tr>
<td>14.805</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>n48_s2/I0</td>
</tr>
<tr>
<td>15.431</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">n48_s2/F</td>
</tr>
<tr>
<td>15.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">mode_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>32.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>34.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mode_0_s0/CLK</td>
</tr>
<tr>
<td>33.926</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mode_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 56.661%; route: 0.020, 1.854%; tC2Q: 0.458, 41.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 60.461%; route: 1.710, 39.539%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_4_s3/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_4_s3/Q</td>
</tr>
<tr>
<td>4.739</td>
<td>1.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>lcd_init_inst/n579_s16/I1</td>
</tr>
<tr>
<td>5.771</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C17[2][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n579_s16/F</td>
</tr>
<tr>
<td>7.236</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>lcd_init_inst/n577_s21/I1</td>
</tr>
<tr>
<td>8.058</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n577_s21/F</td>
</tr>
<tr>
<td>8.063</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>lcd_init_inst/n577_s11/I2</td>
</tr>
<tr>
<td>9.162</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n577_s11/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>lcd_init_inst/n577_s4/I2</td>
</tr>
<tr>
<td>11.566</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n577_s4/F</td>
</tr>
<tr>
<td>13.020</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>lcd_init_inst/n577_s2/I2</td>
</tr>
<tr>
<td>13.842</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n577_s2/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>lcd_init_inst/init_data_3_s0/CLK</td>
</tr>
<tr>
<td>85.571</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>lcd_init_inst/init_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.401, 39.281%; route: 6.344, 56.628%; tC2Q: 0.458, 4.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_4_s3/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_4_s3/Q</td>
</tr>
<tr>
<td>4.739</td>
<td>1.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>lcd_init_inst/n579_s16/I1</td>
</tr>
<tr>
<td>5.771</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C17[2][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n579_s16/F</td>
</tr>
<tr>
<td>7.236</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>lcd_init_inst/n577_s21/I1</td>
</tr>
<tr>
<td>8.058</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n577_s21/F</td>
</tr>
<tr>
<td>8.063</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>lcd_init_inst/n577_s11/I2</td>
</tr>
<tr>
<td>9.162</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n577_s11/F</td>
</tr>
<tr>
<td>10.940</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>lcd_init_inst/n575_s4/I3</td>
</tr>
<tr>
<td>11.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n575_s4/F</td>
</tr>
<tr>
<td>12.901</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>lcd_init_inst/n575_s2/I2</td>
</tr>
<tr>
<td>13.723</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n575_s2/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>lcd_init_inst/init_data_5_s0/CLK</td>
</tr>
<tr>
<td>85.571</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>lcd_init_inst/init_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.597, 41.469%; route: 6.030, 54.397%; tC2Q: 0.458, 4.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_show_char_inst/data_8_s4/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_8_s4/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_show_char_inst/n630_s5/I2</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n630_s5/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_8_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_show_char_inst/data_8_s4/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/cnt1_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/cnt1_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>show_string_number_inst/cnt1_1_s3/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_1_s3/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>show_string_number_inst/n13_s4/I3</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n13_s4/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>show_string_number_inst/cnt1_1_s3/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>show_string_number_inst/cnt1_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/count_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>lcd_write_inst/count_4_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_4_s1/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>lcd_write_inst/n45_s2/I1</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n45_s2/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>lcd_write_inst/count_4_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>lcd_write_inst/count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_1_s1/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>lcd_show_char_inst/n304_s2/I1</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n304_s2/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_4_s1/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>lcd_show_char_inst/n301_s2/I0</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n301_s2/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>lcd_write_inst/count_2_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_2_s1/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>lcd_write_inst/n47_s2/I2</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n47_s2/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>lcd_write_inst/count_2_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>lcd_write_inst/count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_12_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_12_s1/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>lcd_init_inst/n620_s1/I2</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n620_s1/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_12_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_14_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_14_s1/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>lcd_init_inst/n618_s1/I2</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n618_s1/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_14_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_17_s1/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>lcd_init_inst/n615_s1/I2</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n615_s1/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>lcd_init_inst/cnt_150ms_8_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_8_s0/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>lcd_init_inst/n116_s1/I3</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n116_s1/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>lcd_init_inst/cnt_150ms_8_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>lcd_init_inst/cnt_150ms_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_2_s1/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>lcd_show_char_inst/n481_s2/I2</td>
</tr>
<tr>
<td>3.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n481_s2/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/wclkcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/wclkcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>lcd_write_inst/wclkcnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C24[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/wclkcnt_3_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>lcd_write_inst/n19_s2/I2</td>
</tr>
<tr>
<td>3.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n19_s2/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/wclkcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>lcd_write_inst/wclkcnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>lcd_write_inst/wclkcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_8_s3/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_8_s3/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>lcd_init_inst/n624_s4/I2</td>
</tr>
<tr>
<td>3.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n624_s4/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_8_s3/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_13_s3/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_13_s3/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>lcd_init_inst/n619_s5/I2</td>
</tr>
<tr>
<td>3.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n619_s5/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_13_s3/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_7_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_7_s1/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>lcd_init_inst/n625_s1/I2</td>
</tr>
<tr>
<td>3.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n625_s1/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_7_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>lcd_init_inst/cnt_150ms_11_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_11_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>lcd_init_inst/n113_s1/I3</td>
</tr>
<tr>
<td>3.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n113_s1/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>lcd_init_inst/cnt_150ms_11_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>lcd_init_inst/cnt_150ms_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>lcd_init_inst/cnt_150ms_15_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C12[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_15_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>lcd_init_inst/n109_s1/I3</td>
</tr>
<tr>
<td>3.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n109_s1/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>lcd_init_inst/cnt_150ms_15_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>lcd_init_inst/cnt_150ms_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>lcd_init_inst/cnt_150ms_18_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_18_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>lcd_init_inst/n106_s1/I3</td>
</tr>
<tr>
<td>3.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n106_s1/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>lcd_init_inst/cnt_150ms_18_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>lcd_init_inst/cnt_150ms_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_rom_prepare_0_s1/Q</td>
</tr>
<tr>
<td>2.918</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>lcd_show_char_inst/n161_s3/I1</td>
</tr>
<tr>
<td>3.290</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n161_s3/F</td>
</tr>
<tr>
<td>3.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_rom_prepare_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_rom_prepare_1_s1/Q</td>
</tr>
<tr>
<td>2.918</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>lcd_show_char_inst/n160_s2/I2</td>
</tr>
<tr>
<td>3.290</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n160_s2/F</td>
</tr>
<tr>
<td>3.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_rom_prepare_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S2_WR_0X11_s5/Q</td>
</tr>
<tr>
<td>2.918</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>lcd_init_inst/n54_s16/I1</td>
</tr>
<tr>
<td>3.290</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n54_s16/F</td>
</tr>
<tr>
<td>3.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S2_WR_0X11_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/Q</td>
</tr>
<tr>
<td>2.918</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>lcd_init_inst/n632_s4/I2</td>
</tr>
<tr>
<td>3.290</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n632_s4/F</td>
</tr>
<tr>
<td>3.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_5_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_5_s1/Q</td>
</tr>
<tr>
<td>2.918</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>lcd_init_inst/n627_s1/I2</td>
</tr>
<tr>
<td>3.290</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n627_s1/F</td>
</tr>
<tr>
<td>3.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_5_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>lcd_init_inst/cnt_150ms_20_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_20_s0/Q</td>
</tr>
<tr>
<td>2.918</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>lcd_init_inst/n104_s1/I3</td>
</tr>
<tr>
<td>3.290</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n104_s1/F</td>
</tr>
<tr>
<td>3.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>lcd_init_inst/cnt_150ms_20_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>lcd_init_inst/cnt_150ms_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mode_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>change_mode:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>13.338</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mode_0_s0/CLK</td>
</tr>
<tr>
<td>13.672</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">mode_0_s0/Q</td>
</tr>
<tr>
<td>13.678</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>n48_s2/I0</td>
</tr>
<tr>
<td>14.050</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">n48_s2/F</td>
</tr>
<tr>
<td>14.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">mode_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>13.338</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mode_0_s0/CLK</td>
</tr>
<tr>
<td>13.338</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mode_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 64.101%; route: 1.198, 35.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.140, 64.101%; route: 1.198, 35.899%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/state.STATE1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/state.STATE1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>lcd_show_char_inst/state.STATE1_s5/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/state.STATE1_s5</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>lcd_show_char_inst/state.STATE1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_8_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_show_char_inst/data_8_s4/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>lcd_show_char_inst/cnt_length_num_0_s3/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_length_num_0_s3</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>lcd_show_char_inst/cnt_length_num_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_length_num_1_s3</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_set_windows_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_set_windows_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_set_windows_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>lcd_show_char_inst/cnt_set_windows_1_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_set_windows_1_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>lcd_show_char_inst/cnt_set_windows_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/state.STATE0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/state.STATE0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>lcd_show_char_inst/state.STATE0_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/state.STATE0_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>lcd_show_char_inst/state.STATE0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/state.STATE2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/state.STATE2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>lcd_show_char_inst/state.STATE2_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/state.STATE2_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>lcd_show_char_inst/state.STATE2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>lcd_show_char_inst/data_0_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_0_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>lcd_show_char_inst/data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>lcd_show_char_inst/data_1_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_1_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>lcd_show_char_inst/data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>lcd_show_char_inst/data_2_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_2_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>lcd_show_char_inst/data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>lcd_show_char_inst/data_3_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_3_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>lcd_show_char_inst/data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>lcd_show_char_inst/data_4_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_4_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>lcd_show_char_inst/data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>lcd_show_char_inst/data_5_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_5_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>lcd_show_char_inst/data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>lcd_show_char_inst/data_6_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_6_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>lcd_show_char_inst/data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>lcd_show_char_inst/data_7_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_7_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>lcd_show_char_inst/data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_length_num_2_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>lcd_show_char_inst/temp_0_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_0_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>lcd_show_char_inst/temp_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>lcd_show_char_inst/temp_1_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_1_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>lcd_show_char_inst/temp_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>lcd_show_char_inst/temp_2_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_2_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>lcd_show_char_inst/temp_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>lcd_show_char_inst/temp_3_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_3_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>lcd_show_char_inst/temp_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>lcd_show_char_inst/temp_4_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_4_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>lcd_show_char_inst/temp_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>84.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>86.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>87.123</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>89.905</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.971</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_show_char_inst/temp_5_s1/CLK</td>
</tr>
<tr>
<td>85.941</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_5_s1</td>
</tr>
<tr>
<td>85.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_show_char_inst/temp_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.184%; route: 2.782, 49.028%; tC2Q: 1.861, 32.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/state.STATE1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/state.STATE1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>lcd_show_char_inst/state.STATE1_s5/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/state.STATE1_s5</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>lcd_show_char_inst/state.STATE1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_8_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_show_char_inst/data_8_s4/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>lcd_show_char_inst/cnt_length_num_0_s3/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_length_num_0_s3</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>lcd_show_char_inst/cnt_length_num_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_length_num_1_s3</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_set_windows_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>lcd_show_char_inst/cnt_set_windows_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_set_windows_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_set_windows_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>lcd_show_char_inst/cnt_set_windows_1_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_set_windows_1_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>lcd_show_char_inst/cnt_set_windows_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/state.STATE0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/state.STATE0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>lcd_show_char_inst/state.STATE0_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/state.STATE0_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>lcd_show_char_inst/state.STATE0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/state.STATE2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/state.STATE2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>lcd_show_char_inst/state.STATE2_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/state.STATE2_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>lcd_show_char_inst/state.STATE2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>lcd_show_char_inst/data_0_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_0_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>lcd_show_char_inst/data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>lcd_show_char_inst/data_1_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_1_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>lcd_show_char_inst/data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>lcd_show_char_inst/data_2_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_2_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>lcd_show_char_inst/data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>lcd_show_char_inst/data_3_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_3_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>lcd_show_char_inst/data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>lcd_show_char_inst/data_4_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_4_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>lcd_show_char_inst/data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>lcd_show_char_inst/data_5_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_5_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>lcd_show_char_inst/data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>lcd_show_char_inst/data_6_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_6_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>lcd_show_char_inst/data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>lcd_show_char_inst/data_7_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/data_7_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>lcd_show_char_inst/data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_length_num_2_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>lcd_show_char_inst/cnt_length_num_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>lcd_show_char_inst/temp_0_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_0_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>lcd_show_char_inst/temp_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>lcd_show_char_inst/temp_1_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_1_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>lcd_show_char_inst/temp_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>lcd_show_char_inst/temp_2_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_2_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>lcd_show_char_inst/temp_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>lcd_show_char_inst/temp_3_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_3_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>lcd_show_char_inst/temp_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>lcd_show_char_inst/temp_4_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_4_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>lcd_show_char_inst/temp_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>256.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>muxcontrol_inst/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/temp_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>change_mode:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>252.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>IOT2[A]</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>253.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/n6_s1/I1</td>
</tr>
<tr>
<td>254.292</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n6_s1/F</td>
</tr>
<tr>
<td>256.101</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/temp_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>252.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>252.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_show_char_inst/temp_5_s1/CLK</td>
</tr>
<tr>
<td>252.608</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_show_char_inst/temp_5_s1</td>
</tr>
<tr>
<td>252.621</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_show_char_inst/temp_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 18.330%; route: 1.808, 45.655%; tC2Q: 1.426, 36.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.415</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.665</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>change_mode</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mode_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>5.674</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>mode_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>13.338</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>mode_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.415</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.665</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>change_mode</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mode_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>5.674</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>mode_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>13.338</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>mode_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.415</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.665</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>change_mode</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mode_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>5.674</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>mode_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>13.338</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>mode_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.415</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.665</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>change_mode</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mode_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>5.674</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>mode_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>13.338</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>mode_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.587</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.837</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>change_mode</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mode_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>14.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>mode_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>24.163</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>mode_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.587</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.837</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>change_mode</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mode_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>14.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>mode_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>24.163</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>mode_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.587</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.837</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>change_mode</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mode_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>14.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>mode_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>24.163</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>mode_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.587</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.837</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>change_mode</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mode_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>14.326</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>mode_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>change_mode</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>change_mode_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>change_mode_ibuf/O</td>
</tr>
<tr>
<td>24.163</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>mode_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>40.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_150ms_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.061</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.323</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_150ms_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.912</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_150ms_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>40.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/init_data_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.061</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.323</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/init_data_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>85.727</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.912</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/init_data_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>177</td>
<td>sys_clk</td>
<td>71.730</td>
<td>0.262</td>
</tr>
<tr>
<td>108</td>
<td>n6_5</td>
<td>-4.007</td>
<td>2.782</td>
</tr>
<tr>
<td>44</td>
<td>cnt_s4_num[2]</td>
<td>74.424</td>
<td>2.150</td>
</tr>
<tr>
<td>43</td>
<td>cnt_s4_num[1]</td>
<td>74.512</td>
<td>1.845</td>
</tr>
<tr>
<td>41</td>
<td>cnt_s4_num[3]</td>
<td>74.011</td>
<td>1.846</td>
</tr>
<tr>
<td>40</td>
<td>cnt_s4_num[0]</td>
<td>73.643</td>
<td>2.462</td>
</tr>
<tr>
<td>36</td>
<td>cnt_ascii_num[0]</td>
<td>75.845</td>
<td>1.350</td>
</tr>
<tr>
<td>33</td>
<td>cnt_ascii_num[1]</td>
<td>73.933</td>
<td>2.520</td>
</tr>
<tr>
<td>32</td>
<td>state.DONE</td>
<td>76.708</td>
<td>5.076</td>
</tr>
<tr>
<td>32</td>
<td>cnt_ascii_num[2]</td>
<td>73.228</td>
<td>3.659</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C15</td>
<td>87.50%</td>
</tr>
<tr>
<td>R16C28</td>
<td>87.50%</td>
</tr>
<tr>
<td>R13C22</td>
<td>81.94%</td>
</tr>
<tr>
<td>R13C29</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C26</td>
<td>76.39%</td>
</tr>
<tr>
<td>R16C24</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C15</td>
<td>75.00%</td>
</tr>
<tr>
<td>R16C35</td>
<td>75.00%</td>
</tr>
<tr>
<td>R13C15</td>
<td>72.22%</td>
</tr>
<tr>
<td>R17C25</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
