
PruebaLectura_ESP_Central_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006764  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080069fc  080069fc  000079fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a68  08006a68  00008010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006a68  08006a68  00007a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a70  08006a70  00008010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a70  08006a70  00007a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a74  08006a74  00007a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08006a78  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  24000010  08006a88  00008010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000288  08006a88  00008288  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010f5e  00000000  00000000  0000803e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000200a  00000000  00000000  00018f9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b48  00000000  00000000  0001afa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008b8  00000000  00000000  0001baf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000393d7  00000000  00000000  0001c3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011665  00000000  00000000  0005577f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017b8ae  00000000  00000000  00066de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e2692  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e54  00000000  00000000  001e26d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  001e552c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080069e4 	.word	0x080069e4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	080069e4 	.word	0x080069e4

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <ExitRun0Mode+0x2c>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a08      	ldr	r2, [pc, #32]	@ (800078c <ExitRun0Mode+0x2c>)
 800076a:	f023 0302 	bic.w	r3, r3, #2
 800076e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000770:	bf00      	nop
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <ExitRun0Mode+0x2c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f9      	beq.n	8000772 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024800 	.word	0x58024800

08000790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000796:	f000 fb49 	bl	8000e2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800079a:	f000 f847 	bl	800082c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800079e:	f000 f947 	bl	8000a30 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007a2:	f000 f8ad 	bl	8000900 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80007a6:	f000 f8f7 	bl	8000998 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit(&huart3, (uint8_t*)"Empezando lectura de ESP central por UART...\r\n", 48, 100);
 80007aa:	2364      	movs	r3, #100	@ 0x64
 80007ac:	2230      	movs	r2, #48	@ 0x30
 80007ae:	4919      	ldr	r1, [pc, #100]	@ (8000814 <main+0x84>)
 80007b0:	4819      	ldr	r0, [pc, #100]	@ (8000818 <main+0x88>)
 80007b2:	f004 fab9 	bl	8004d28 <HAL_UART_Transmit>
  {
	  static uint8_t buffer[300];
	  static uint16_t idx = 0;
	  uint8_t byte;

	  if (HAL_UART_Receive(&huart2, &byte, 1, 100) == HAL_OK)
 80007b6:	1df9      	adds	r1, r7, #7
 80007b8:	2364      	movs	r3, #100	@ 0x64
 80007ba:	2201      	movs	r2, #1
 80007bc:	4817      	ldr	r0, [pc, #92]	@ (800081c <main+0x8c>)
 80007be:	f004 fb41 	bl	8004e44 <HAL_UART_Receive>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d1f6      	bne.n	80007b6 <main+0x26>
	  {
		  buffer[idx++] = byte;
 80007c8:	4b15      	ldr	r3, [pc, #84]	@ (8000820 <main+0x90>)
 80007ca:	881b      	ldrh	r3, [r3, #0]
 80007cc:	1c5a      	adds	r2, r3, #1
 80007ce:	b291      	uxth	r1, r2
 80007d0:	4a13      	ldr	r2, [pc, #76]	@ (8000820 <main+0x90>)
 80007d2:	8011      	strh	r1, [r2, #0]
 80007d4:	461a      	mov	r2, r3
 80007d6:	79f9      	ldrb	r1, [r7, #7]
 80007d8:	4b12      	ldr	r3, [pc, #72]	@ (8000824 <main+0x94>)
 80007da:	5499      	strb	r1, [r3, r2]

		  if (byte == '\n')
 80007dc:	79fb      	ldrb	r3, [r7, #7]
 80007de:	2b0a      	cmp	r3, #10
 80007e0:	d1e9      	bne.n	80007b6 <main+0x26>
		  {
			  HAL_UART_Transmit(&huart3, buffer, idx, 1000);
 80007e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000820 <main+0x90>)
 80007e4:	881a      	ldrh	r2, [r3, #0]
 80007e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007ea:	490e      	ldr	r1, [pc, #56]	@ (8000824 <main+0x94>)
 80007ec:	480a      	ldr	r0, [pc, #40]	@ (8000818 <main+0x88>)
 80007ee:	f004 fa9b 	bl	8004d28 <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart3, (uint8_t*)"\r", 1, 100);
 80007f2:	2364      	movs	r3, #100	@ 0x64
 80007f4:	2201      	movs	r2, #1
 80007f6:	490c      	ldr	r1, [pc, #48]	@ (8000828 <main+0x98>)
 80007f8:	4807      	ldr	r0, [pc, #28]	@ (8000818 <main+0x88>)
 80007fa:	f004 fa95 	bl	8004d28 <HAL_UART_Transmit>
			  idx = 0;
 80007fe:	4b08      	ldr	r3, [pc, #32]	@ (8000820 <main+0x90>)
 8000800:	2200      	movs	r2, #0
 8000802:	801a      	strh	r2, [r3, #0]
			  memset(buffer, 0, sizeof(buffer));
 8000804:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000808:	2100      	movs	r1, #0
 800080a:	4806      	ldr	r0, [pc, #24]	@ (8000824 <main+0x94>)
 800080c:	f006 f8be 	bl	800698c <memset>
  {
 8000810:	e7d1      	b.n	80007b6 <main+0x26>
 8000812:	bf00      	nop
 8000814:	080069fc 	.word	0x080069fc
 8000818:	240000c0 	.word	0x240000c0
 800081c:	2400002c 	.word	0x2400002c
 8000820:	24000154 	.word	0x24000154
 8000824:	24000158 	.word	0x24000158
 8000828:	08006a2c 	.word	0x08006a2c

0800082c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b09c      	sub	sp, #112	@ 0x70
 8000830:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000832:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000836:	224c      	movs	r2, #76	@ 0x4c
 8000838:	2100      	movs	r1, #0
 800083a:	4618      	mov	r0, r3
 800083c:	f006 f8a6 	bl	800698c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000840:	1d3b      	adds	r3, r7, #4
 8000842:	2220      	movs	r2, #32
 8000844:	2100      	movs	r1, #0
 8000846:	4618      	mov	r0, r3
 8000848:	f006 f8a0 	bl	800698c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800084c:	2004      	movs	r0, #4
 800084e:	f001 fbaf 	bl	8001fb0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000852:	2300      	movs	r3, #0
 8000854:	603b      	str	r3, [r7, #0]
 8000856:	4b28      	ldr	r3, [pc, #160]	@ (80008f8 <SystemClock_Config+0xcc>)
 8000858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800085a:	4a27      	ldr	r2, [pc, #156]	@ (80008f8 <SystemClock_Config+0xcc>)
 800085c:	f023 0301 	bic.w	r3, r3, #1
 8000860:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000862:	4b25      	ldr	r3, [pc, #148]	@ (80008f8 <SystemClock_Config+0xcc>)
 8000864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	603b      	str	r3, [r7, #0]
 800086c:	4b23      	ldr	r3, [pc, #140]	@ (80008fc <SystemClock_Config+0xd0>)
 800086e:	699b      	ldr	r3, [r3, #24]
 8000870:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000874:	4a21      	ldr	r2, [pc, #132]	@ (80008fc <SystemClock_Config+0xd0>)
 8000876:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800087a:	6193      	str	r3, [r2, #24]
 800087c:	4b1f      	ldr	r3, [pc, #124]	@ (80008fc <SystemClock_Config+0xd0>)
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000884:	603b      	str	r3, [r7, #0]
 8000886:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000888:	bf00      	nop
 800088a:	4b1c      	ldr	r3, [pc, #112]	@ (80008fc <SystemClock_Config+0xd0>)
 800088c:	699b      	ldr	r3, [r3, #24]
 800088e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000892:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000896:	d1f8      	bne.n	800088a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000898:	2302      	movs	r3, #2
 800089a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800089c:	2301      	movs	r3, #1
 800089e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008a0:	2340      	movs	r3, #64	@ 0x40
 80008a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008a4:	2300      	movs	r3, #0
 80008a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008ac:	4618      	mov	r0, r3
 80008ae:	f001 fbd9 	bl	8002064 <HAL_RCC_OscConfig>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <SystemClock_Config+0x90>
  {
    Error_Handler();
 80008b8:	f000 f972 	bl	8000ba0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008bc:	233f      	movs	r3, #63	@ 0x3f
 80008be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008c0:	2300      	movs	r3, #0
 80008c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80008c4:	2300      	movs	r3, #0
 80008c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80008c8:	2300      	movs	r3, #0
 80008ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80008d0:	2340      	movs	r3, #64	@ 0x40
 80008d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80008d4:	2300      	movs	r3, #0
 80008d6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80008d8:	2300      	movs	r3, #0
 80008da:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	2101      	movs	r1, #1
 80008e0:	4618      	mov	r0, r3
 80008e2:	f002 f819 	bl	8002918 <HAL_RCC_ClockConfig>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80008ec:	f000 f958 	bl	8000ba0 <Error_Handler>
  }
}
 80008f0:	bf00      	nop
 80008f2:	3770      	adds	r7, #112	@ 0x70
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	58000400 	.word	0x58000400
 80008fc:	58024800 	.word	0x58024800

08000900 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000904:	4b22      	ldr	r3, [pc, #136]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 8000906:	4a23      	ldr	r2, [pc, #140]	@ (8000994 <MX_USART2_UART_Init+0x94>)
 8000908:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800090a:	4b21      	ldr	r3, [pc, #132]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 800090c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000910:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000912:	4b1f      	ldr	r3, [pc, #124]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000918:	4b1d      	ldr	r3, [pc, #116]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800091e:	4b1c      	ldr	r3, [pc, #112]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000924:	4b1a      	ldr	r3, [pc, #104]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 8000926:	220c      	movs	r2, #12
 8000928:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092a:	4b19      	ldr	r3, [pc, #100]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000930:	4b17      	ldr	r3, [pc, #92]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 8000932:	2200      	movs	r2, #0
 8000934:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000936:	4b16      	ldr	r3, [pc, #88]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 8000938:	2200      	movs	r2, #0
 800093a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800093c:	4b14      	ldr	r3, [pc, #80]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 800093e:	2200      	movs	r2, #0
 8000940:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000942:	4b13      	ldr	r3, [pc, #76]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 8000944:	2200      	movs	r2, #0
 8000946:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000948:	4811      	ldr	r0, [pc, #68]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 800094a:	f004 f99d 	bl	8004c88 <HAL_UART_Init>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000954:	f000 f924 	bl	8000ba0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000958:	2100      	movs	r1, #0
 800095a:	480d      	ldr	r0, [pc, #52]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 800095c:	f005 ff4c 	bl	80067f8 <HAL_UARTEx_SetTxFifoThreshold>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000966:	f000 f91b 	bl	8000ba0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800096a:	2100      	movs	r1, #0
 800096c:	4808      	ldr	r0, [pc, #32]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 800096e:	f005 ff81 	bl	8006874 <HAL_UARTEx_SetRxFifoThreshold>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000978:	f000 f912 	bl	8000ba0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800097c:	4804      	ldr	r0, [pc, #16]	@ (8000990 <MX_USART2_UART_Init+0x90>)
 800097e:	f005 ff02 	bl	8006786 <HAL_UARTEx_DisableFifoMode>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000988:	f000 f90a 	bl	8000ba0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800098c:	bf00      	nop
 800098e:	bd80      	pop	{r7, pc}
 8000990:	2400002c 	.word	0x2400002c
 8000994:	40004400 	.word	0x40004400

08000998 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800099c:	4b22      	ldr	r3, [pc, #136]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 800099e:	4a23      	ldr	r2, [pc, #140]	@ (8000a2c <MX_USART3_UART_Init+0x94>)
 80009a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80009a2:	4b21      	ldr	r3, [pc, #132]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 80009a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 80009be:	220c      	movs	r2, #12
 80009c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c2:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c8:	4b17      	ldr	r3, [pc, #92]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ce:	4b16      	ldr	r3, [pc, #88]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009d4:	4b14      	ldr	r3, [pc, #80]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009da:	4b13      	ldr	r3, [pc, #76]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 80009dc:	2200      	movs	r2, #0
 80009de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009e0:	4811      	ldr	r0, [pc, #68]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 80009e2:	f004 f951 	bl	8004c88 <HAL_UART_Init>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80009ec:	f000 f8d8 	bl	8000ba0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009f0:	2100      	movs	r1, #0
 80009f2:	480d      	ldr	r0, [pc, #52]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 80009f4:	f005 ff00 	bl	80067f8 <HAL_UARTEx_SetTxFifoThreshold>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80009fe:	f000 f8cf 	bl	8000ba0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a02:	2100      	movs	r1, #0
 8000a04:	4808      	ldr	r0, [pc, #32]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 8000a06:	f005 ff35 	bl	8006874 <HAL_UARTEx_SetRxFifoThreshold>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000a10:	f000 f8c6 	bl	8000ba0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000a14:	4804      	ldr	r0, [pc, #16]	@ (8000a28 <MX_USART3_UART_Init+0x90>)
 8000a16:	f005 feb6 	bl	8006786 <HAL_UARTEx_DisableFifoMode>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000a20:	f000 f8be 	bl	8000ba0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	240000c0 	.word	0x240000c0
 8000a2c:	40004800 	.word	0x40004800

08000a30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08a      	sub	sp, #40	@ 0x28
 8000a34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a36:	f107 0314 	add.w	r3, r7, #20
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]
 8000a40:	609a      	str	r2, [r3, #8]
 8000a42:	60da      	str	r2, [r3, #12]
 8000a44:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a46:	4b51      	ldr	r3, [pc, #324]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000a48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a4c:	4a4f      	ldr	r2, [pc, #316]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000a4e:	f043 0304 	orr.w	r3, r3, #4
 8000a52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a56:	4b4d      	ldr	r3, [pc, #308]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a5c:	f003 0304 	and.w	r3, r3, #4
 8000a60:	613b      	str	r3, [r7, #16]
 8000a62:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a64:	4b49      	ldr	r3, [pc, #292]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a6a:	4a48      	ldr	r2, [pc, #288]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a74:	4b45      	ldr	r3, [pc, #276]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000a76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a82:	4b42      	ldr	r3, [pc, #264]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000a84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a88:	4a40      	ldr	r2, [pc, #256]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000a8a:	f043 0302 	orr.w	r3, r3, #2
 8000a8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a92:	4b3e      	ldr	r3, [pc, #248]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000a94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a98:	f003 0302 	and.w	r3, r3, #2
 8000a9c:	60bb      	str	r3, [r7, #8]
 8000a9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa0:	4b3a      	ldr	r3, [pc, #232]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000aa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa6:	4a39      	ldr	r2, [pc, #228]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000aa8:	f043 0308 	orr.w	r3, r3, #8
 8000aac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ab0:	4b36      	ldr	r3, [pc, #216]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000ab2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ab6:	f003 0308 	and.w	r3, r3, #8
 8000aba:	607b      	str	r3, [r7, #4]
 8000abc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000abe:	4b33      	ldr	r3, [pc, #204]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000ac0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ac4:	4a31      	ldr	r2, [pc, #196]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000ac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000aca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ace:	4b2f      	ldr	r3, [pc, #188]	@ (8000b8c <MX_GPIO_Init+0x15c>)
 8000ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ad8:	603b      	str	r3, [r7, #0]
 8000ada:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000adc:	2332      	movs	r3, #50	@ 0x32
 8000ade:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000aec:	230b      	movs	r3, #11
 8000aee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000af0:	f107 0314 	add.w	r3, r7, #20
 8000af4:	4619      	mov	r1, r3
 8000af6:	4826      	ldr	r0, [pc, #152]	@ (8000b90 <MX_GPIO_Init+0x160>)
 8000af8:	f001 f8aa 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000afc:	2386      	movs	r3, #134	@ 0x86
 8000afe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b00:	2302      	movs	r3, #2
 8000b02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b0c:	230b      	movs	r3, #11
 8000b0e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b10:	f107 0314 	add.w	r3, r7, #20
 8000b14:	4619      	mov	r1, r3
 8000b16:	481f      	ldr	r0, [pc, #124]	@ (8000b94 <MX_GPIO_Init+0x164>)
 8000b18:	f001 f89a 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000b1c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b22:	2302      	movs	r3, #2
 8000b24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b2e:	230b      	movs	r3, #11
 8000b30:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b32:	f107 0314 	add.w	r3, r7, #20
 8000b36:	4619      	mov	r1, r3
 8000b38:	4817      	ldr	r0, [pc, #92]	@ (8000b98 <MX_GPIO_Init+0x168>)
 8000b3a:	f001 f889 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000b3e:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000b42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b44:	2302      	movs	r3, #2
 8000b46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000b50:	230a      	movs	r3, #10
 8000b52:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	4619      	mov	r1, r3
 8000b5a:	480e      	ldr	r0, [pc, #56]	@ (8000b94 <MX_GPIO_Init+0x164>)
 8000b5c:	f001 f878 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000b60:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000b64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b66:	2302      	movs	r3, #2
 8000b68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b72:	230b      	movs	r3, #11
 8000b74:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b76:	f107 0314 	add.w	r3, r7, #20
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4807      	ldr	r0, [pc, #28]	@ (8000b9c <MX_GPIO_Init+0x16c>)
 8000b7e:	f001 f867 	bl	8001c50 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b82:	bf00      	nop
 8000b84:	3728      	adds	r7, #40	@ 0x28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	58024400 	.word	0x58024400
 8000b90:	58020800 	.word	0x58020800
 8000b94:	58020000 	.word	0x58020000
 8000b98:	58020400 	.word	0x58020400
 8000b9c:	58021800 	.word	0x58021800

08000ba0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ba4:	b672      	cpsid	i
}
 8000ba6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ba8:	bf00      	nop
 8000baa:	e7fd      	b.n	8000ba8 <Error_Handler+0x8>

08000bac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8000bdc <HAL_MspInit+0x30>)
 8000bb4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bb8:	4a08      	ldr	r2, [pc, #32]	@ (8000bdc <HAL_MspInit+0x30>)
 8000bba:	f043 0302 	orr.w	r3, r3, #2
 8000bbe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000bc2:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <HAL_MspInit+0x30>)
 8000bc4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bc8:	f003 0302 	and.w	r3, r3, #2
 8000bcc:	607b      	str	r3, [r7, #4]
 8000bce:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd0:	bf00      	nop
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr
 8000bdc:	58024400 	.word	0x58024400

08000be0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b0bc      	sub	sp, #240	@ 0xf0
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bf8:	f107 0318 	add.w	r3, r7, #24
 8000bfc:	22c0      	movs	r2, #192	@ 0xc0
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4618      	mov	r0, r3
 8000c02:	f005 fec3 	bl	800698c <memset>
  if(huart->Instance==USART2)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4a51      	ldr	r2, [pc, #324]	@ (8000d50 <HAL_UART_MspInit+0x170>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d14e      	bne.n	8000cae <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c10:	f04f 0202 	mov.w	r2, #2
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c22:	f107 0318 	add.w	r3, r7, #24
 8000c26:	4618      	mov	r0, r3
 8000c28:	f002 fa02 	bl	8003030 <HAL_RCCEx_PeriphCLKConfig>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000c32:	f7ff ffb5 	bl	8000ba0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c36:	4b47      	ldr	r3, [pc, #284]	@ (8000d54 <HAL_UART_MspInit+0x174>)
 8000c38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c3c:	4a45      	ldr	r2, [pc, #276]	@ (8000d54 <HAL_UART_MspInit+0x174>)
 8000c3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c42:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000c46:	4b43      	ldr	r3, [pc, #268]	@ (8000d54 <HAL_UART_MspInit+0x174>)
 8000c48:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c50:	617b      	str	r3, [r7, #20]
 8000c52:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c54:	4b3f      	ldr	r3, [pc, #252]	@ (8000d54 <HAL_UART_MspInit+0x174>)
 8000c56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5a:	4a3e      	ldr	r2, [pc, #248]	@ (8000d54 <HAL_UART_MspInit+0x174>)
 8000c5c:	f043 0308 	orr.w	r3, r3, #8
 8000c60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c64:	4b3b      	ldr	r3, [pc, #236]	@ (8000d54 <HAL_UART_MspInit+0x174>)
 8000c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c6a:	f003 0308 	and.w	r3, r3, #8
 8000c6e:	613b      	str	r3, [r7, #16]
 8000c70:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000c72:	2360      	movs	r3, #96	@ 0x60
 8000c74:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c84:	2300      	movs	r3, #0
 8000c86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c8a:	2307      	movs	r3, #7
 8000c8c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c90:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c94:	4619      	mov	r1, r3
 8000c96:	4830      	ldr	r0, [pc, #192]	@ (8000d58 <HAL_UART_MspInit+0x178>)
 8000c98:	f000 ffda 	bl	8001c50 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	2026      	movs	r0, #38	@ 0x26
 8000ca2:	f000 fa3c 	bl	800111e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ca6:	2026      	movs	r0, #38	@ 0x26
 8000ca8:	f000 fa53 	bl	8001152 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000cac:	e04b      	b.n	8000d46 <HAL_UART_MspInit+0x166>
  else if(huart->Instance==USART3)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a2a      	ldr	r2, [pc, #168]	@ (8000d5c <HAL_UART_MspInit+0x17c>)
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d146      	bne.n	8000d46 <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000cb8:	f04f 0202 	mov.w	r2, #2
 8000cbc:	f04f 0300 	mov.w	r3, #0
 8000cc0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cca:	f107 0318 	add.w	r3, r7, #24
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f002 f9ae 	bl	8003030 <HAL_RCCEx_PeriphCLKConfig>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <HAL_UART_MspInit+0xfe>
      Error_Handler();
 8000cda:	f7ff ff61 	bl	8000ba0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cde:	4b1d      	ldr	r3, [pc, #116]	@ (8000d54 <HAL_UART_MspInit+0x174>)
 8000ce0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ce4:	4a1b      	ldr	r2, [pc, #108]	@ (8000d54 <HAL_UART_MspInit+0x174>)
 8000ce6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cea:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000cee:	4b19      	ldr	r3, [pc, #100]	@ (8000d54 <HAL_UART_MspInit+0x174>)
 8000cf0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000cf4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cfc:	4b15      	ldr	r3, [pc, #84]	@ (8000d54 <HAL_UART_MspInit+0x174>)
 8000cfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d02:	4a14      	ldr	r2, [pc, #80]	@ (8000d54 <HAL_UART_MspInit+0x174>)
 8000d04:	f043 0308 	orr.w	r3, r3, #8
 8000d08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d0c:	4b11      	ldr	r3, [pc, #68]	@ (8000d54 <HAL_UART_MspInit+0x174>)
 8000d0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d12:	f003 0308 	and.w	r3, r3, #8
 8000d16:	60bb      	str	r3, [r7, #8]
 8000d18:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d1a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d22:	2302      	movs	r3, #2
 8000d24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d34:	2307      	movs	r3, #7
 8000d36:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d3a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4805      	ldr	r0, [pc, #20]	@ (8000d58 <HAL_UART_MspInit+0x178>)
 8000d42:	f000 ff85 	bl	8001c50 <HAL_GPIO_Init>
}
 8000d46:	bf00      	nop
 8000d48:	37f0      	adds	r7, #240	@ 0xf0
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40004400 	.word	0x40004400
 8000d54:	58024400 	.word	0x58024400
 8000d58:	58020c00 	.word	0x58020c00
 8000d5c:	40004800 	.word	0x40004800

08000d60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d64:	bf00      	nop
 8000d66:	e7fd      	b.n	8000d64 <NMI_Handler+0x4>

08000d68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d6c:	bf00      	nop
 8000d6e:	e7fd      	b.n	8000d6c <HardFault_Handler+0x4>

08000d70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <MemManage_Handler+0x4>

08000d78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <BusFault_Handler+0x4>

08000d80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d84:	bf00      	nop
 8000d86:	e7fd      	b.n	8000d84 <UsageFault_Handler+0x4>

08000d88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d96:	b480      	push	{r7}
 8000d98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr

08000db2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000db2:	b580      	push	{r7, lr}
 8000db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000db6:	f000 f8ab 	bl	8000f10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
	...

08000dc0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000dc4:	4802      	ldr	r0, [pc, #8]	@ (8000dd0 <USART2_IRQHandler+0x10>)
 8000dc6:	f004 f905 	bl	8004fd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000dca:	bf00      	nop
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	2400002c 	.word	0x2400002c

08000dd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000dd4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000e10 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000dd8:	f7ff fcc2 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ddc:	f7ff fc12 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000de0:	480c      	ldr	r0, [pc, #48]	@ (8000e14 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000de2:	490d      	ldr	r1, [pc, #52]	@ (8000e18 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000de4:	4a0d      	ldr	r2, [pc, #52]	@ (8000e1c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000de6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000de8:	e002      	b.n	8000df0 <LoopCopyDataInit>

08000dea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dee:	3304      	adds	r3, #4

08000df0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000df2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df4:	d3f9      	bcc.n	8000dea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000df6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e20 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000df8:	4c0a      	ldr	r4, [pc, #40]	@ (8000e24 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dfc:	e001      	b.n	8000e02 <LoopFillZerobss>

08000dfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e00:	3204      	adds	r2, #4

08000e02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e04:	d3fb      	bcc.n	8000dfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e06:	f005 fdc9 	bl	800699c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e0a:	f7ff fcc1 	bl	8000790 <main>
  bx  lr
 8000e0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e10:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000e14:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000e18:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000e1c:	08006a78 	.word	0x08006a78
  ldr r2, =_sbss
 8000e20:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000e24:	24000288 	.word	0x24000288

08000e28 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e28:	e7fe      	b.n	8000e28 <ADC3_IRQHandler>
	...

08000e2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e32:	2003      	movs	r0, #3
 8000e34:	f000 f968 	bl	8001108 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000e38:	f001 ff24 	bl	8002c84 <HAL_RCC_GetSysClockFreq>
 8000e3c:	4602      	mov	r2, r0
 8000e3e:	4b15      	ldr	r3, [pc, #84]	@ (8000e94 <HAL_Init+0x68>)
 8000e40:	699b      	ldr	r3, [r3, #24]
 8000e42:	0a1b      	lsrs	r3, r3, #8
 8000e44:	f003 030f 	and.w	r3, r3, #15
 8000e48:	4913      	ldr	r1, [pc, #76]	@ (8000e98 <HAL_Init+0x6c>)
 8000e4a:	5ccb      	ldrb	r3, [r1, r3]
 8000e4c:	f003 031f 	and.w	r3, r3, #31
 8000e50:	fa22 f303 	lsr.w	r3, r2, r3
 8000e54:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000e56:	4b0f      	ldr	r3, [pc, #60]	@ (8000e94 <HAL_Init+0x68>)
 8000e58:	699b      	ldr	r3, [r3, #24]
 8000e5a:	f003 030f 	and.w	r3, r3, #15
 8000e5e:	4a0e      	ldr	r2, [pc, #56]	@ (8000e98 <HAL_Init+0x6c>)
 8000e60:	5cd3      	ldrb	r3, [r2, r3]
 8000e62:	f003 031f 	and.w	r3, r3, #31
 8000e66:	687a      	ldr	r2, [r7, #4]
 8000e68:	fa22 f303 	lsr.w	r3, r2, r3
 8000e6c:	4a0b      	ldr	r2, [pc, #44]	@ (8000e9c <HAL_Init+0x70>)
 8000e6e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000e70:	4a0b      	ldr	r2, [pc, #44]	@ (8000ea0 <HAL_Init+0x74>)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e76:	2000      	movs	r0, #0
 8000e78:	f000 f814 	bl	8000ea4 <HAL_InitTick>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e002      	b.n	8000e8c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000e86:	f7ff fe91 	bl	8000bac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e8a:	2300      	movs	r3, #0
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	58024400 	.word	0x58024400
 8000e98:	08006a30 	.word	0x08006a30
 8000e9c:	24000004 	.word	0x24000004
 8000ea0:	24000000 	.word	0x24000000

08000ea4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000eac:	4b15      	ldr	r3, [pc, #84]	@ (8000f04 <HAL_InitTick+0x60>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d101      	bne.n	8000eb8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	e021      	b.n	8000efc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000eb8:	4b13      	ldr	r3, [pc, #76]	@ (8000f08 <HAL_InitTick+0x64>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	4b11      	ldr	r3, [pc, #68]	@ (8000f04 <HAL_InitTick+0x60>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ec6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 f94d 	bl	800116e <HAL_SYSTICK_Config>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e00e      	b.n	8000efc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2b0f      	cmp	r3, #15
 8000ee2:	d80a      	bhi.n	8000efa <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	6879      	ldr	r1, [r7, #4]
 8000ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8000eec:	f000 f917 	bl	800111e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ef0:	4a06      	ldr	r2, [pc, #24]	@ (8000f0c <HAL_InitTick+0x68>)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	e000      	b.n	8000efc <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	2400000c 	.word	0x2400000c
 8000f08:	24000000 	.word	0x24000000
 8000f0c:	24000008 	.word	0x24000008

08000f10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f14:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <HAL_IncTick+0x20>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	461a      	mov	r2, r3
 8000f1a:	4b06      	ldr	r3, [pc, #24]	@ (8000f34 <HAL_IncTick+0x24>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4413      	add	r3, r2
 8000f20:	4a04      	ldr	r2, [pc, #16]	@ (8000f34 <HAL_IncTick+0x24>)
 8000f22:	6013      	str	r3, [r2, #0]
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	2400000c 	.word	0x2400000c
 8000f34:	24000284 	.word	0x24000284

08000f38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f3c:	4b03      	ldr	r3, [pc, #12]	@ (8000f4c <HAL_GetTick+0x14>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	24000284 	.word	0x24000284

08000f50 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000f54:	4b03      	ldr	r3, [pc, #12]	@ (8000f64 <HAL_GetREVID+0x14>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	0c1b      	lsrs	r3, r3, #16
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	5c001000 	.word	0x5c001000

08000f68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f003 0307 	and.w	r3, r3, #7
 8000f76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f78:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa8 <__NVIC_SetPriorityGrouping+0x40>)
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f7e:	68ba      	ldr	r2, [r7, #8]
 8000f80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f84:	4013      	ands	r3, r2
 8000f86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000f90:	4b06      	ldr	r3, [pc, #24]	@ (8000fac <__NVIC_SetPriorityGrouping+0x44>)
 8000f92:	4313      	orrs	r3, r2
 8000f94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f96:	4a04      	ldr	r2, [pc, #16]	@ (8000fa8 <__NVIC_SetPriorityGrouping+0x40>)
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	60d3      	str	r3, [r2, #12]
}
 8000f9c:	bf00      	nop
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	e000ed00 	.word	0xe000ed00
 8000fac:	05fa0000 	.word	0x05fa0000

08000fb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fb4:	4b04      	ldr	r3, [pc, #16]	@ (8000fc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	0a1b      	lsrs	r3, r3, #8
 8000fba:	f003 0307 	and.w	r3, r3, #7
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	e000ed00 	.word	0xe000ed00

08000fcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000fd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	db0b      	blt.n	8000ff6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fde:	88fb      	ldrh	r3, [r7, #6]
 8000fe0:	f003 021f 	and.w	r2, r3, #31
 8000fe4:	4907      	ldr	r1, [pc, #28]	@ (8001004 <__NVIC_EnableIRQ+0x38>)
 8000fe6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fea:	095b      	lsrs	r3, r3, #5
 8000fec:	2001      	movs	r0, #1
 8000fee:	fa00 f202 	lsl.w	r2, r0, r2
 8000ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	e000e100 	.word	0xe000e100

08001008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	6039      	str	r1, [r7, #0]
 8001012:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001014:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001018:	2b00      	cmp	r3, #0
 800101a:	db0a      	blt.n	8001032 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	b2da      	uxtb	r2, r3
 8001020:	490c      	ldr	r1, [pc, #48]	@ (8001054 <__NVIC_SetPriority+0x4c>)
 8001022:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001026:	0112      	lsls	r2, r2, #4
 8001028:	b2d2      	uxtb	r2, r2
 800102a:	440b      	add	r3, r1
 800102c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001030:	e00a      	b.n	8001048 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	b2da      	uxtb	r2, r3
 8001036:	4908      	ldr	r1, [pc, #32]	@ (8001058 <__NVIC_SetPriority+0x50>)
 8001038:	88fb      	ldrh	r3, [r7, #6]
 800103a:	f003 030f 	and.w	r3, r3, #15
 800103e:	3b04      	subs	r3, #4
 8001040:	0112      	lsls	r2, r2, #4
 8001042:	b2d2      	uxtb	r2, r2
 8001044:	440b      	add	r3, r1
 8001046:	761a      	strb	r2, [r3, #24]
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	e000e100 	.word	0xe000e100
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800105c:	b480      	push	{r7}
 800105e:	b089      	sub	sp, #36	@ 0x24
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	f1c3 0307 	rsb	r3, r3, #7
 8001076:	2b04      	cmp	r3, #4
 8001078:	bf28      	it	cs
 800107a:	2304      	movcs	r3, #4
 800107c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	3304      	adds	r3, #4
 8001082:	2b06      	cmp	r3, #6
 8001084:	d902      	bls.n	800108c <NVIC_EncodePriority+0x30>
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	3b03      	subs	r3, #3
 800108a:	e000      	b.n	800108e <NVIC_EncodePriority+0x32>
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001090:	f04f 32ff 	mov.w	r2, #4294967295
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43da      	mvns	r2, r3
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	401a      	ands	r2, r3
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010a4:	f04f 31ff 	mov.w	r1, #4294967295
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	fa01 f303 	lsl.w	r3, r1, r3
 80010ae:	43d9      	mvns	r1, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b4:	4313      	orrs	r3, r2
         );
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3724      	adds	r7, #36	@ 0x24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
	...

080010c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	3b01      	subs	r3, #1
 80010d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010d4:	d301      	bcc.n	80010da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010d6:	2301      	movs	r3, #1
 80010d8:	e00f      	b.n	80010fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010da:	4a0a      	ldr	r2, [pc, #40]	@ (8001104 <SysTick_Config+0x40>)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	3b01      	subs	r3, #1
 80010e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010e2:	210f      	movs	r1, #15
 80010e4:	f04f 30ff 	mov.w	r0, #4294967295
 80010e8:	f7ff ff8e 	bl	8001008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010ec:	4b05      	ldr	r3, [pc, #20]	@ (8001104 <SysTick_Config+0x40>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010f2:	4b04      	ldr	r3, [pc, #16]	@ (8001104 <SysTick_Config+0x40>)
 80010f4:	2207      	movs	r2, #7
 80010f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010f8:	2300      	movs	r3, #0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	e000e010 	.word	0xe000e010

08001108 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f7ff ff29 	bl	8000f68 <__NVIC_SetPriorityGrouping>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b086      	sub	sp, #24
 8001122:	af00      	add	r7, sp, #0
 8001124:	4603      	mov	r3, r0
 8001126:	60b9      	str	r1, [r7, #8]
 8001128:	607a      	str	r2, [r7, #4]
 800112a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800112c:	f7ff ff40 	bl	8000fb0 <__NVIC_GetPriorityGrouping>
 8001130:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	68b9      	ldr	r1, [r7, #8]
 8001136:	6978      	ldr	r0, [r7, #20]
 8001138:	f7ff ff90 	bl	800105c <NVIC_EncodePriority>
 800113c:	4602      	mov	r2, r0
 800113e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001142:	4611      	mov	r1, r2
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff ff5f 	bl	8001008 <__NVIC_SetPriority>
}
 800114a:	bf00      	nop
 800114c:	3718      	adds	r7, #24
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b082      	sub	sp, #8
 8001156:	af00      	add	r7, sp, #0
 8001158:	4603      	mov	r3, r0
 800115a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800115c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff ff33 	bl	8000fcc <__NVIC_EnableIRQ>
}
 8001166:	bf00      	nop
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}

0800116e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800116e:	b580      	push	{r7, lr}
 8001170:	b082      	sub	sp, #8
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f7ff ffa4 	bl	80010c4 <SysTick_Config>
 800117c:	4603      	mov	r3, r0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
	...

08001188 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001190:	f7ff fed2 	bl	8000f38 <HAL_GetTick>
 8001194:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d101      	bne.n	80011a0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800119c:	2301      	movs	r3, #1
 800119e:	e2dc      	b.n	800175a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	2b02      	cmp	r3, #2
 80011aa:	d008      	beq.n	80011be <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2280      	movs	r2, #128	@ 0x80
 80011b0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2200      	movs	r2, #0
 80011b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e2cd      	b.n	800175a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a76      	ldr	r2, [pc, #472]	@ (800139c <HAL_DMA_Abort+0x214>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d04a      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a74      	ldr	r2, [pc, #464]	@ (80013a0 <HAL_DMA_Abort+0x218>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d045      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a73      	ldr	r2, [pc, #460]	@ (80013a4 <HAL_DMA_Abort+0x21c>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d040      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a71      	ldr	r2, [pc, #452]	@ (80013a8 <HAL_DMA_Abort+0x220>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d03b      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a70      	ldr	r2, [pc, #448]	@ (80013ac <HAL_DMA_Abort+0x224>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d036      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a6e      	ldr	r2, [pc, #440]	@ (80013b0 <HAL_DMA_Abort+0x228>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d031      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a6d      	ldr	r2, [pc, #436]	@ (80013b4 <HAL_DMA_Abort+0x22c>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d02c      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a6b      	ldr	r2, [pc, #428]	@ (80013b8 <HAL_DMA_Abort+0x230>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d027      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a6a      	ldr	r2, [pc, #424]	@ (80013bc <HAL_DMA_Abort+0x234>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d022      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a68      	ldr	r2, [pc, #416]	@ (80013c0 <HAL_DMA_Abort+0x238>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d01d      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a67      	ldr	r2, [pc, #412]	@ (80013c4 <HAL_DMA_Abort+0x23c>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d018      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a65      	ldr	r2, [pc, #404]	@ (80013c8 <HAL_DMA_Abort+0x240>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d013      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a64      	ldr	r2, [pc, #400]	@ (80013cc <HAL_DMA_Abort+0x244>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d00e      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a62      	ldr	r2, [pc, #392]	@ (80013d0 <HAL_DMA_Abort+0x248>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d009      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a61      	ldr	r2, [pc, #388]	@ (80013d4 <HAL_DMA_Abort+0x24c>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d004      	beq.n	800125e <HAL_DMA_Abort+0xd6>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a5f      	ldr	r2, [pc, #380]	@ (80013d8 <HAL_DMA_Abort+0x250>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d101      	bne.n	8001262 <HAL_DMA_Abort+0xda>
 800125e:	2301      	movs	r3, #1
 8001260:	e000      	b.n	8001264 <HAL_DMA_Abort+0xdc>
 8001262:	2300      	movs	r3, #0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d013      	beq.n	8001290 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f022 021e 	bic.w	r2, r2, #30
 8001276:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	695a      	ldr	r2, [r3, #20]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001286:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	617b      	str	r3, [r7, #20]
 800128e:	e00a      	b.n	80012a6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f022 020e 	bic.w	r2, r2, #14
 800129e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a3c      	ldr	r2, [pc, #240]	@ (800139c <HAL_DMA_Abort+0x214>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d072      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a3a      	ldr	r2, [pc, #232]	@ (80013a0 <HAL_DMA_Abort+0x218>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d06d      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a39      	ldr	r2, [pc, #228]	@ (80013a4 <HAL_DMA_Abort+0x21c>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d068      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a37      	ldr	r2, [pc, #220]	@ (80013a8 <HAL_DMA_Abort+0x220>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d063      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a36      	ldr	r2, [pc, #216]	@ (80013ac <HAL_DMA_Abort+0x224>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d05e      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a34      	ldr	r2, [pc, #208]	@ (80013b0 <HAL_DMA_Abort+0x228>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d059      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a33      	ldr	r2, [pc, #204]	@ (80013b4 <HAL_DMA_Abort+0x22c>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d054      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a31      	ldr	r2, [pc, #196]	@ (80013b8 <HAL_DMA_Abort+0x230>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d04f      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a30      	ldr	r2, [pc, #192]	@ (80013bc <HAL_DMA_Abort+0x234>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d04a      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a2e      	ldr	r2, [pc, #184]	@ (80013c0 <HAL_DMA_Abort+0x238>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d045      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a2d      	ldr	r2, [pc, #180]	@ (80013c4 <HAL_DMA_Abort+0x23c>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d040      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a2b      	ldr	r2, [pc, #172]	@ (80013c8 <HAL_DMA_Abort+0x240>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d03b      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a2a      	ldr	r2, [pc, #168]	@ (80013cc <HAL_DMA_Abort+0x244>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d036      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a28      	ldr	r2, [pc, #160]	@ (80013d0 <HAL_DMA_Abort+0x248>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d031      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a27      	ldr	r2, [pc, #156]	@ (80013d4 <HAL_DMA_Abort+0x24c>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d02c      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a25      	ldr	r2, [pc, #148]	@ (80013d8 <HAL_DMA_Abort+0x250>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d027      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a24      	ldr	r2, [pc, #144]	@ (80013dc <HAL_DMA_Abort+0x254>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d022      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a22      	ldr	r2, [pc, #136]	@ (80013e0 <HAL_DMA_Abort+0x258>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d01d      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a21      	ldr	r2, [pc, #132]	@ (80013e4 <HAL_DMA_Abort+0x25c>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d018      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a1f      	ldr	r2, [pc, #124]	@ (80013e8 <HAL_DMA_Abort+0x260>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d013      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a1e      	ldr	r2, [pc, #120]	@ (80013ec <HAL_DMA_Abort+0x264>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d00e      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a1c      	ldr	r2, [pc, #112]	@ (80013f0 <HAL_DMA_Abort+0x268>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d009      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a1b      	ldr	r2, [pc, #108]	@ (80013f4 <HAL_DMA_Abort+0x26c>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d004      	beq.n	8001396 <HAL_DMA_Abort+0x20e>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a19      	ldr	r2, [pc, #100]	@ (80013f8 <HAL_DMA_Abort+0x270>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d132      	bne.n	80013fc <HAL_DMA_Abort+0x274>
 8001396:	2301      	movs	r3, #1
 8001398:	e031      	b.n	80013fe <HAL_DMA_Abort+0x276>
 800139a:	bf00      	nop
 800139c:	40020010 	.word	0x40020010
 80013a0:	40020028 	.word	0x40020028
 80013a4:	40020040 	.word	0x40020040
 80013a8:	40020058 	.word	0x40020058
 80013ac:	40020070 	.word	0x40020070
 80013b0:	40020088 	.word	0x40020088
 80013b4:	400200a0 	.word	0x400200a0
 80013b8:	400200b8 	.word	0x400200b8
 80013bc:	40020410 	.word	0x40020410
 80013c0:	40020428 	.word	0x40020428
 80013c4:	40020440 	.word	0x40020440
 80013c8:	40020458 	.word	0x40020458
 80013cc:	40020470 	.word	0x40020470
 80013d0:	40020488 	.word	0x40020488
 80013d4:	400204a0 	.word	0x400204a0
 80013d8:	400204b8 	.word	0x400204b8
 80013dc:	58025408 	.word	0x58025408
 80013e0:	5802541c 	.word	0x5802541c
 80013e4:	58025430 	.word	0x58025430
 80013e8:	58025444 	.word	0x58025444
 80013ec:	58025458 	.word	0x58025458
 80013f0:	5802546c 	.word	0x5802546c
 80013f4:	58025480 	.word	0x58025480
 80013f8:	58025494 	.word	0x58025494
 80013fc:	2300      	movs	r3, #0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d007      	beq.n	8001412 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800140c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001410:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a6d      	ldr	r2, [pc, #436]	@ (80015cc <HAL_DMA_Abort+0x444>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d04a      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a6b      	ldr	r2, [pc, #428]	@ (80015d0 <HAL_DMA_Abort+0x448>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d045      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a6a      	ldr	r2, [pc, #424]	@ (80015d4 <HAL_DMA_Abort+0x44c>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d040      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a68      	ldr	r2, [pc, #416]	@ (80015d8 <HAL_DMA_Abort+0x450>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d03b      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a67      	ldr	r2, [pc, #412]	@ (80015dc <HAL_DMA_Abort+0x454>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d036      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a65      	ldr	r2, [pc, #404]	@ (80015e0 <HAL_DMA_Abort+0x458>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d031      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a64      	ldr	r2, [pc, #400]	@ (80015e4 <HAL_DMA_Abort+0x45c>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d02c      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a62      	ldr	r2, [pc, #392]	@ (80015e8 <HAL_DMA_Abort+0x460>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d027      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a61      	ldr	r2, [pc, #388]	@ (80015ec <HAL_DMA_Abort+0x464>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d022      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a5f      	ldr	r2, [pc, #380]	@ (80015f0 <HAL_DMA_Abort+0x468>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d01d      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a5e      	ldr	r2, [pc, #376]	@ (80015f4 <HAL_DMA_Abort+0x46c>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d018      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a5c      	ldr	r2, [pc, #368]	@ (80015f8 <HAL_DMA_Abort+0x470>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d013      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a5b      	ldr	r2, [pc, #364]	@ (80015fc <HAL_DMA_Abort+0x474>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d00e      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a59      	ldr	r2, [pc, #356]	@ (8001600 <HAL_DMA_Abort+0x478>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d009      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a58      	ldr	r2, [pc, #352]	@ (8001604 <HAL_DMA_Abort+0x47c>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d004      	beq.n	80014b2 <HAL_DMA_Abort+0x32a>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a56      	ldr	r2, [pc, #344]	@ (8001608 <HAL_DMA_Abort+0x480>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d108      	bne.n	80014c4 <HAL_DMA_Abort+0x33c>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f022 0201 	bic.w	r2, r2, #1
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	e007      	b.n	80014d4 <HAL_DMA_Abort+0x34c>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f022 0201 	bic.w	r2, r2, #1
 80014d2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80014d4:	e013      	b.n	80014fe <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80014d6:	f7ff fd2f 	bl	8000f38 <HAL_GetTick>
 80014da:	4602      	mov	r2, r0
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b05      	cmp	r3, #5
 80014e2:	d90c      	bls.n	80014fe <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2220      	movs	r2, #32
 80014e8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2203      	movs	r2, #3
 80014ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e12d      	b.n	800175a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1e5      	bne.n	80014d6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a2f      	ldr	r2, [pc, #188]	@ (80015cc <HAL_DMA_Abort+0x444>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d04a      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a2d      	ldr	r2, [pc, #180]	@ (80015d0 <HAL_DMA_Abort+0x448>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d045      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a2c      	ldr	r2, [pc, #176]	@ (80015d4 <HAL_DMA_Abort+0x44c>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d040      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a2a      	ldr	r2, [pc, #168]	@ (80015d8 <HAL_DMA_Abort+0x450>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d03b      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a29      	ldr	r2, [pc, #164]	@ (80015dc <HAL_DMA_Abort+0x454>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d036      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a27      	ldr	r2, [pc, #156]	@ (80015e0 <HAL_DMA_Abort+0x458>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d031      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a26      	ldr	r2, [pc, #152]	@ (80015e4 <HAL_DMA_Abort+0x45c>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d02c      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a24      	ldr	r2, [pc, #144]	@ (80015e8 <HAL_DMA_Abort+0x460>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d027      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a23      	ldr	r2, [pc, #140]	@ (80015ec <HAL_DMA_Abort+0x464>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d022      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a21      	ldr	r2, [pc, #132]	@ (80015f0 <HAL_DMA_Abort+0x468>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d01d      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a20      	ldr	r2, [pc, #128]	@ (80015f4 <HAL_DMA_Abort+0x46c>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d018      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a1e      	ldr	r2, [pc, #120]	@ (80015f8 <HAL_DMA_Abort+0x470>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d013      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a1d      	ldr	r2, [pc, #116]	@ (80015fc <HAL_DMA_Abort+0x474>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d00e      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a1b      	ldr	r2, [pc, #108]	@ (8001600 <HAL_DMA_Abort+0x478>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d009      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a1a      	ldr	r2, [pc, #104]	@ (8001604 <HAL_DMA_Abort+0x47c>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d004      	beq.n	80015aa <HAL_DMA_Abort+0x422>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a18      	ldr	r2, [pc, #96]	@ (8001608 <HAL_DMA_Abort+0x480>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d101      	bne.n	80015ae <HAL_DMA_Abort+0x426>
 80015aa:	2301      	movs	r3, #1
 80015ac:	e000      	b.n	80015b0 <HAL_DMA_Abort+0x428>
 80015ae:	2300      	movs	r3, #0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d02b      	beq.n	800160c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015b8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015be:	f003 031f 	and.w	r3, r3, #31
 80015c2:	223f      	movs	r2, #63	@ 0x3f
 80015c4:	409a      	lsls	r2, r3
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	609a      	str	r2, [r3, #8]
 80015ca:	e02a      	b.n	8001622 <HAL_DMA_Abort+0x49a>
 80015cc:	40020010 	.word	0x40020010
 80015d0:	40020028 	.word	0x40020028
 80015d4:	40020040 	.word	0x40020040
 80015d8:	40020058 	.word	0x40020058
 80015dc:	40020070 	.word	0x40020070
 80015e0:	40020088 	.word	0x40020088
 80015e4:	400200a0 	.word	0x400200a0
 80015e8:	400200b8 	.word	0x400200b8
 80015ec:	40020410 	.word	0x40020410
 80015f0:	40020428 	.word	0x40020428
 80015f4:	40020440 	.word	0x40020440
 80015f8:	40020458 	.word	0x40020458
 80015fc:	40020470 	.word	0x40020470
 8001600:	40020488 	.word	0x40020488
 8001604:	400204a0 	.word	0x400204a0
 8001608:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001610:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001616:	f003 031f 	and.w	r3, r3, #31
 800161a:	2201      	movs	r2, #1
 800161c:	409a      	lsls	r2, r3
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a4f      	ldr	r2, [pc, #316]	@ (8001764 <HAL_DMA_Abort+0x5dc>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d072      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a4d      	ldr	r2, [pc, #308]	@ (8001768 <HAL_DMA_Abort+0x5e0>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d06d      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a4c      	ldr	r2, [pc, #304]	@ (800176c <HAL_DMA_Abort+0x5e4>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d068      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a4a      	ldr	r2, [pc, #296]	@ (8001770 <HAL_DMA_Abort+0x5e8>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d063      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a49      	ldr	r2, [pc, #292]	@ (8001774 <HAL_DMA_Abort+0x5ec>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d05e      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a47      	ldr	r2, [pc, #284]	@ (8001778 <HAL_DMA_Abort+0x5f0>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d059      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a46      	ldr	r2, [pc, #280]	@ (800177c <HAL_DMA_Abort+0x5f4>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d054      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a44      	ldr	r2, [pc, #272]	@ (8001780 <HAL_DMA_Abort+0x5f8>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d04f      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a43      	ldr	r2, [pc, #268]	@ (8001784 <HAL_DMA_Abort+0x5fc>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d04a      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a41      	ldr	r2, [pc, #260]	@ (8001788 <HAL_DMA_Abort+0x600>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d045      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a40      	ldr	r2, [pc, #256]	@ (800178c <HAL_DMA_Abort+0x604>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d040      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a3e      	ldr	r2, [pc, #248]	@ (8001790 <HAL_DMA_Abort+0x608>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d03b      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a3d      	ldr	r2, [pc, #244]	@ (8001794 <HAL_DMA_Abort+0x60c>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d036      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a3b      	ldr	r2, [pc, #236]	@ (8001798 <HAL_DMA_Abort+0x610>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d031      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a3a      	ldr	r2, [pc, #232]	@ (800179c <HAL_DMA_Abort+0x614>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d02c      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a38      	ldr	r2, [pc, #224]	@ (80017a0 <HAL_DMA_Abort+0x618>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d027      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a37      	ldr	r2, [pc, #220]	@ (80017a4 <HAL_DMA_Abort+0x61c>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d022      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a35      	ldr	r2, [pc, #212]	@ (80017a8 <HAL_DMA_Abort+0x620>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d01d      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a34      	ldr	r2, [pc, #208]	@ (80017ac <HAL_DMA_Abort+0x624>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d018      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a32      	ldr	r2, [pc, #200]	@ (80017b0 <HAL_DMA_Abort+0x628>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d013      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a31      	ldr	r2, [pc, #196]	@ (80017b4 <HAL_DMA_Abort+0x62c>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d00e      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a2f      	ldr	r2, [pc, #188]	@ (80017b8 <HAL_DMA_Abort+0x630>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d009      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a2e      	ldr	r2, [pc, #184]	@ (80017bc <HAL_DMA_Abort+0x634>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d004      	beq.n	8001712 <HAL_DMA_Abort+0x58a>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a2c      	ldr	r2, [pc, #176]	@ (80017c0 <HAL_DMA_Abort+0x638>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d101      	bne.n	8001716 <HAL_DMA_Abort+0x58e>
 8001712:	2301      	movs	r3, #1
 8001714:	e000      	b.n	8001718 <HAL_DMA_Abort+0x590>
 8001716:	2300      	movs	r3, #0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d015      	beq.n	8001748 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001724:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800172a:	2b00      	cmp	r3, #0
 800172c:	d00c      	beq.n	8001748 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001738:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800173c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001746:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2201      	movs	r2, #1
 800174c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2200      	movs	r2, #0
 8001754:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001758:	2300      	movs	r3, #0
}
 800175a:	4618      	mov	r0, r3
 800175c:	3718      	adds	r7, #24
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40020010 	.word	0x40020010
 8001768:	40020028 	.word	0x40020028
 800176c:	40020040 	.word	0x40020040
 8001770:	40020058 	.word	0x40020058
 8001774:	40020070 	.word	0x40020070
 8001778:	40020088 	.word	0x40020088
 800177c:	400200a0 	.word	0x400200a0
 8001780:	400200b8 	.word	0x400200b8
 8001784:	40020410 	.word	0x40020410
 8001788:	40020428 	.word	0x40020428
 800178c:	40020440 	.word	0x40020440
 8001790:	40020458 	.word	0x40020458
 8001794:	40020470 	.word	0x40020470
 8001798:	40020488 	.word	0x40020488
 800179c:	400204a0 	.word	0x400204a0
 80017a0:	400204b8 	.word	0x400204b8
 80017a4:	58025408 	.word	0x58025408
 80017a8:	5802541c 	.word	0x5802541c
 80017ac:	58025430 	.word	0x58025430
 80017b0:	58025444 	.word	0x58025444
 80017b4:	58025458 	.word	0x58025458
 80017b8:	5802546c 	.word	0x5802546c
 80017bc:	58025480 	.word	0x58025480
 80017c0:	58025494 	.word	0x58025494

080017c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d101      	bne.n	80017d6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e237      	b.n	8001c46 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d004      	beq.n	80017ec <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2280      	movs	r2, #128	@ 0x80
 80017e6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e22c      	b.n	8001c46 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a5c      	ldr	r2, [pc, #368]	@ (8001964 <HAL_DMA_Abort_IT+0x1a0>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d04a      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a5b      	ldr	r2, [pc, #364]	@ (8001968 <HAL_DMA_Abort_IT+0x1a4>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d045      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a59      	ldr	r2, [pc, #356]	@ (800196c <HAL_DMA_Abort_IT+0x1a8>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d040      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a58      	ldr	r2, [pc, #352]	@ (8001970 <HAL_DMA_Abort_IT+0x1ac>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d03b      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a56      	ldr	r2, [pc, #344]	@ (8001974 <HAL_DMA_Abort_IT+0x1b0>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d036      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a55      	ldr	r2, [pc, #340]	@ (8001978 <HAL_DMA_Abort_IT+0x1b4>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d031      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a53      	ldr	r2, [pc, #332]	@ (800197c <HAL_DMA_Abort_IT+0x1b8>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d02c      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a52      	ldr	r2, [pc, #328]	@ (8001980 <HAL_DMA_Abort_IT+0x1bc>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d027      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a50      	ldr	r2, [pc, #320]	@ (8001984 <HAL_DMA_Abort_IT+0x1c0>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d022      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a4f      	ldr	r2, [pc, #316]	@ (8001988 <HAL_DMA_Abort_IT+0x1c4>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d01d      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a4d      	ldr	r2, [pc, #308]	@ (800198c <HAL_DMA_Abort_IT+0x1c8>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d018      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a4c      	ldr	r2, [pc, #304]	@ (8001990 <HAL_DMA_Abort_IT+0x1cc>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d013      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a4a      	ldr	r2, [pc, #296]	@ (8001994 <HAL_DMA_Abort_IT+0x1d0>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d00e      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a49      	ldr	r2, [pc, #292]	@ (8001998 <HAL_DMA_Abort_IT+0x1d4>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d009      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a47      	ldr	r2, [pc, #284]	@ (800199c <HAL_DMA_Abort_IT+0x1d8>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d004      	beq.n	800188c <HAL_DMA_Abort_IT+0xc8>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a46      	ldr	r2, [pc, #280]	@ (80019a0 <HAL_DMA_Abort_IT+0x1dc>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d101      	bne.n	8001890 <HAL_DMA_Abort_IT+0xcc>
 800188c:	2301      	movs	r3, #1
 800188e:	e000      	b.n	8001892 <HAL_DMA_Abort_IT+0xce>
 8001890:	2300      	movs	r3, #0
 8001892:	2b00      	cmp	r3, #0
 8001894:	f000 8086 	beq.w	80019a4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2204      	movs	r2, #4
 800189c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a2f      	ldr	r2, [pc, #188]	@ (8001964 <HAL_DMA_Abort_IT+0x1a0>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d04a      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a2e      	ldr	r2, [pc, #184]	@ (8001968 <HAL_DMA_Abort_IT+0x1a4>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d045      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a2c      	ldr	r2, [pc, #176]	@ (800196c <HAL_DMA_Abort_IT+0x1a8>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d040      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a2b      	ldr	r2, [pc, #172]	@ (8001970 <HAL_DMA_Abort_IT+0x1ac>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d03b      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a29      	ldr	r2, [pc, #164]	@ (8001974 <HAL_DMA_Abort_IT+0x1b0>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d036      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a28      	ldr	r2, [pc, #160]	@ (8001978 <HAL_DMA_Abort_IT+0x1b4>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d031      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a26      	ldr	r2, [pc, #152]	@ (800197c <HAL_DMA_Abort_IT+0x1b8>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d02c      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a25      	ldr	r2, [pc, #148]	@ (8001980 <HAL_DMA_Abort_IT+0x1bc>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d027      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a23      	ldr	r2, [pc, #140]	@ (8001984 <HAL_DMA_Abort_IT+0x1c0>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d022      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a22      	ldr	r2, [pc, #136]	@ (8001988 <HAL_DMA_Abort_IT+0x1c4>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d01d      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a20      	ldr	r2, [pc, #128]	@ (800198c <HAL_DMA_Abort_IT+0x1c8>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d018      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a1f      	ldr	r2, [pc, #124]	@ (8001990 <HAL_DMA_Abort_IT+0x1cc>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d013      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a1d      	ldr	r2, [pc, #116]	@ (8001994 <HAL_DMA_Abort_IT+0x1d0>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d00e      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a1c      	ldr	r2, [pc, #112]	@ (8001998 <HAL_DMA_Abort_IT+0x1d4>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d009      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a1a      	ldr	r2, [pc, #104]	@ (800199c <HAL_DMA_Abort_IT+0x1d8>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d004      	beq.n	8001940 <HAL_DMA_Abort_IT+0x17c>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a19      	ldr	r2, [pc, #100]	@ (80019a0 <HAL_DMA_Abort_IT+0x1dc>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d108      	bne.n	8001952 <HAL_DMA_Abort_IT+0x18e>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f022 0201 	bic.w	r2, r2, #1
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	e178      	b.n	8001c44 <HAL_DMA_Abort_IT+0x480>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f022 0201 	bic.w	r2, r2, #1
 8001960:	601a      	str	r2, [r3, #0]
 8001962:	e16f      	b.n	8001c44 <HAL_DMA_Abort_IT+0x480>
 8001964:	40020010 	.word	0x40020010
 8001968:	40020028 	.word	0x40020028
 800196c:	40020040 	.word	0x40020040
 8001970:	40020058 	.word	0x40020058
 8001974:	40020070 	.word	0x40020070
 8001978:	40020088 	.word	0x40020088
 800197c:	400200a0 	.word	0x400200a0
 8001980:	400200b8 	.word	0x400200b8
 8001984:	40020410 	.word	0x40020410
 8001988:	40020428 	.word	0x40020428
 800198c:	40020440 	.word	0x40020440
 8001990:	40020458 	.word	0x40020458
 8001994:	40020470 	.word	0x40020470
 8001998:	40020488 	.word	0x40020488
 800199c:	400204a0 	.word	0x400204a0
 80019a0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f022 020e 	bic.w	r2, r2, #14
 80019b2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a6c      	ldr	r2, [pc, #432]	@ (8001b6c <HAL_DMA_Abort_IT+0x3a8>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d04a      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a6b      	ldr	r2, [pc, #428]	@ (8001b70 <HAL_DMA_Abort_IT+0x3ac>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d045      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a69      	ldr	r2, [pc, #420]	@ (8001b74 <HAL_DMA_Abort_IT+0x3b0>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d040      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a68      	ldr	r2, [pc, #416]	@ (8001b78 <HAL_DMA_Abort_IT+0x3b4>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d03b      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a66      	ldr	r2, [pc, #408]	@ (8001b7c <HAL_DMA_Abort_IT+0x3b8>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d036      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a65      	ldr	r2, [pc, #404]	@ (8001b80 <HAL_DMA_Abort_IT+0x3bc>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d031      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a63      	ldr	r2, [pc, #396]	@ (8001b84 <HAL_DMA_Abort_IT+0x3c0>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d02c      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a62      	ldr	r2, [pc, #392]	@ (8001b88 <HAL_DMA_Abort_IT+0x3c4>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d027      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a60      	ldr	r2, [pc, #384]	@ (8001b8c <HAL_DMA_Abort_IT+0x3c8>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d022      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a5f      	ldr	r2, [pc, #380]	@ (8001b90 <HAL_DMA_Abort_IT+0x3cc>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d01d      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a5d      	ldr	r2, [pc, #372]	@ (8001b94 <HAL_DMA_Abort_IT+0x3d0>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d018      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a5c      	ldr	r2, [pc, #368]	@ (8001b98 <HAL_DMA_Abort_IT+0x3d4>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d013      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a5a      	ldr	r2, [pc, #360]	@ (8001b9c <HAL_DMA_Abort_IT+0x3d8>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d00e      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a59      	ldr	r2, [pc, #356]	@ (8001ba0 <HAL_DMA_Abort_IT+0x3dc>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d009      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a57      	ldr	r2, [pc, #348]	@ (8001ba4 <HAL_DMA_Abort_IT+0x3e0>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d004      	beq.n	8001a54 <HAL_DMA_Abort_IT+0x290>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a56      	ldr	r2, [pc, #344]	@ (8001ba8 <HAL_DMA_Abort_IT+0x3e4>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d108      	bne.n	8001a66 <HAL_DMA_Abort_IT+0x2a2>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f022 0201 	bic.w	r2, r2, #1
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	e007      	b.n	8001a76 <HAL_DMA_Abort_IT+0x2b2>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f022 0201 	bic.w	r2, r2, #1
 8001a74:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a3c      	ldr	r2, [pc, #240]	@ (8001b6c <HAL_DMA_Abort_IT+0x3a8>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d072      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a3a      	ldr	r2, [pc, #232]	@ (8001b70 <HAL_DMA_Abort_IT+0x3ac>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d06d      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a39      	ldr	r2, [pc, #228]	@ (8001b74 <HAL_DMA_Abort_IT+0x3b0>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d068      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a37      	ldr	r2, [pc, #220]	@ (8001b78 <HAL_DMA_Abort_IT+0x3b4>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d063      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a36      	ldr	r2, [pc, #216]	@ (8001b7c <HAL_DMA_Abort_IT+0x3b8>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d05e      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a34      	ldr	r2, [pc, #208]	@ (8001b80 <HAL_DMA_Abort_IT+0x3bc>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d059      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a33      	ldr	r2, [pc, #204]	@ (8001b84 <HAL_DMA_Abort_IT+0x3c0>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d054      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a31      	ldr	r2, [pc, #196]	@ (8001b88 <HAL_DMA_Abort_IT+0x3c4>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d04f      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a30      	ldr	r2, [pc, #192]	@ (8001b8c <HAL_DMA_Abort_IT+0x3c8>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d04a      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a2e      	ldr	r2, [pc, #184]	@ (8001b90 <HAL_DMA_Abort_IT+0x3cc>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d045      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a2d      	ldr	r2, [pc, #180]	@ (8001b94 <HAL_DMA_Abort_IT+0x3d0>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d040      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a2b      	ldr	r2, [pc, #172]	@ (8001b98 <HAL_DMA_Abort_IT+0x3d4>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d03b      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a2a      	ldr	r2, [pc, #168]	@ (8001b9c <HAL_DMA_Abort_IT+0x3d8>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d036      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a28      	ldr	r2, [pc, #160]	@ (8001ba0 <HAL_DMA_Abort_IT+0x3dc>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d031      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a27      	ldr	r2, [pc, #156]	@ (8001ba4 <HAL_DMA_Abort_IT+0x3e0>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d02c      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a25      	ldr	r2, [pc, #148]	@ (8001ba8 <HAL_DMA_Abort_IT+0x3e4>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d027      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a24      	ldr	r2, [pc, #144]	@ (8001bac <HAL_DMA_Abort_IT+0x3e8>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d022      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a22      	ldr	r2, [pc, #136]	@ (8001bb0 <HAL_DMA_Abort_IT+0x3ec>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d01d      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a21      	ldr	r2, [pc, #132]	@ (8001bb4 <HAL_DMA_Abort_IT+0x3f0>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d018      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a1f      	ldr	r2, [pc, #124]	@ (8001bb8 <HAL_DMA_Abort_IT+0x3f4>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d013      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a1e      	ldr	r2, [pc, #120]	@ (8001bbc <HAL_DMA_Abort_IT+0x3f8>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d00e      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a1c      	ldr	r2, [pc, #112]	@ (8001bc0 <HAL_DMA_Abort_IT+0x3fc>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d009      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a1b      	ldr	r2, [pc, #108]	@ (8001bc4 <HAL_DMA_Abort_IT+0x400>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d004      	beq.n	8001b66 <HAL_DMA_Abort_IT+0x3a2>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a19      	ldr	r2, [pc, #100]	@ (8001bc8 <HAL_DMA_Abort_IT+0x404>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d132      	bne.n	8001bcc <HAL_DMA_Abort_IT+0x408>
 8001b66:	2301      	movs	r3, #1
 8001b68:	e031      	b.n	8001bce <HAL_DMA_Abort_IT+0x40a>
 8001b6a:	bf00      	nop
 8001b6c:	40020010 	.word	0x40020010
 8001b70:	40020028 	.word	0x40020028
 8001b74:	40020040 	.word	0x40020040
 8001b78:	40020058 	.word	0x40020058
 8001b7c:	40020070 	.word	0x40020070
 8001b80:	40020088 	.word	0x40020088
 8001b84:	400200a0 	.word	0x400200a0
 8001b88:	400200b8 	.word	0x400200b8
 8001b8c:	40020410 	.word	0x40020410
 8001b90:	40020428 	.word	0x40020428
 8001b94:	40020440 	.word	0x40020440
 8001b98:	40020458 	.word	0x40020458
 8001b9c:	40020470 	.word	0x40020470
 8001ba0:	40020488 	.word	0x40020488
 8001ba4:	400204a0 	.word	0x400204a0
 8001ba8:	400204b8 	.word	0x400204b8
 8001bac:	58025408 	.word	0x58025408
 8001bb0:	5802541c 	.word	0x5802541c
 8001bb4:	58025430 	.word	0x58025430
 8001bb8:	58025444 	.word	0x58025444
 8001bbc:	58025458 	.word	0x58025458
 8001bc0:	5802546c 	.word	0x5802546c
 8001bc4:	58025480 	.word	0x58025480
 8001bc8:	58025494 	.word	0x58025494
 8001bcc:	2300      	movs	r3, #0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d028      	beq.n	8001c24 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bdc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001be0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bec:	f003 031f 	and.w	r3, r3, #31
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	409a      	lsls	r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001c00:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d00c      	beq.n	8001c24 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c18:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001c22:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d003      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3710      	adds	r7, #16
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop

08001c50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b089      	sub	sp, #36	@ 0x24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001c5e:	4b89      	ldr	r3, [pc, #548]	@ (8001e84 <HAL_GPIO_Init+0x234>)
 8001c60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c62:	e194      	b.n	8001f8e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	2101      	movs	r1, #1
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c70:	4013      	ands	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	f000 8186 	beq.w	8001f88 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f003 0303 	and.w	r3, r3, #3
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d005      	beq.n	8001c94 <HAL_GPIO_Init+0x44>
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f003 0303 	and.w	r3, r3, #3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d130      	bne.n	8001cf6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	2203      	movs	r2, #3
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	69ba      	ldr	r2, [r7, #24]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	68da      	ldr	r2, [r3, #12]
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	69ba      	ldr	r2, [r7, #24]
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cca:	2201      	movs	r2, #1
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	43db      	mvns	r3, r3
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	091b      	lsrs	r3, r3, #4
 8001ce0:	f003 0201 	and.w	r2, r3, #1
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f003 0303 	and.w	r3, r3, #3
 8001cfe:	2b03      	cmp	r3, #3
 8001d00:	d017      	beq.n	8001d32 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	2203      	movs	r2, #3
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	43db      	mvns	r3, r3
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	4013      	ands	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	689a      	ldr	r2, [r3, #8]
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	005b      	lsls	r3, r3, #1
 8001d22:	fa02 f303 	lsl.w	r3, r2, r3
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f003 0303 	and.w	r3, r3, #3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d123      	bne.n	8001d86 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	08da      	lsrs	r2, r3, #3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	3208      	adds	r2, #8
 8001d46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	f003 0307 	and.w	r3, r3, #7
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	220f      	movs	r2, #15
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	691a      	ldr	r2, [r3, #16]
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	f003 0307 	and.w	r3, r3, #7
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	08da      	lsrs	r2, r3, #3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	3208      	adds	r2, #8
 8001d80:	69b9      	ldr	r1, [r7, #24]
 8001d82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	2203      	movs	r2, #3
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43db      	mvns	r3, r3
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f003 0203 	and.w	r2, r3, #3
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	f000 80e0 	beq.w	8001f88 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dc8:	4b2f      	ldr	r3, [pc, #188]	@ (8001e88 <HAL_GPIO_Init+0x238>)
 8001dca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001dce:	4a2e      	ldr	r2, [pc, #184]	@ (8001e88 <HAL_GPIO_Init+0x238>)
 8001dd0:	f043 0302 	orr.w	r3, r3, #2
 8001dd4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8001e88 <HAL_GPIO_Init+0x238>)
 8001dda:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	60fb      	str	r3, [r7, #12]
 8001de4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001de6:	4a29      	ldr	r2, [pc, #164]	@ (8001e8c <HAL_GPIO_Init+0x23c>)
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	089b      	lsrs	r3, r3, #2
 8001dec:	3302      	adds	r3, #2
 8001dee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001df2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	f003 0303 	and.w	r3, r3, #3
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	220f      	movs	r2, #15
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	43db      	mvns	r3, r3
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	4013      	ands	r3, r2
 8001e08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a20      	ldr	r2, [pc, #128]	@ (8001e90 <HAL_GPIO_Init+0x240>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d052      	beq.n	8001eb8 <HAL_GPIO_Init+0x268>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a1f      	ldr	r2, [pc, #124]	@ (8001e94 <HAL_GPIO_Init+0x244>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d031      	beq.n	8001e7e <HAL_GPIO_Init+0x22e>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4a1e      	ldr	r2, [pc, #120]	@ (8001e98 <HAL_GPIO_Init+0x248>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d02b      	beq.n	8001e7a <HAL_GPIO_Init+0x22a>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a1d      	ldr	r2, [pc, #116]	@ (8001e9c <HAL_GPIO_Init+0x24c>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d025      	beq.n	8001e76 <HAL_GPIO_Init+0x226>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ea0 <HAL_GPIO_Init+0x250>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d01f      	beq.n	8001e72 <HAL_GPIO_Init+0x222>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4a1b      	ldr	r2, [pc, #108]	@ (8001ea4 <HAL_GPIO_Init+0x254>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d019      	beq.n	8001e6e <HAL_GPIO_Init+0x21e>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4a1a      	ldr	r2, [pc, #104]	@ (8001ea8 <HAL_GPIO_Init+0x258>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d013      	beq.n	8001e6a <HAL_GPIO_Init+0x21a>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a19      	ldr	r2, [pc, #100]	@ (8001eac <HAL_GPIO_Init+0x25c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d00d      	beq.n	8001e66 <HAL_GPIO_Init+0x216>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a18      	ldr	r2, [pc, #96]	@ (8001eb0 <HAL_GPIO_Init+0x260>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d007      	beq.n	8001e62 <HAL_GPIO_Init+0x212>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a17      	ldr	r2, [pc, #92]	@ (8001eb4 <HAL_GPIO_Init+0x264>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d101      	bne.n	8001e5e <HAL_GPIO_Init+0x20e>
 8001e5a:	2309      	movs	r3, #9
 8001e5c:	e02d      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e5e:	230a      	movs	r3, #10
 8001e60:	e02b      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e62:	2308      	movs	r3, #8
 8001e64:	e029      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e66:	2307      	movs	r3, #7
 8001e68:	e027      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e6a:	2306      	movs	r3, #6
 8001e6c:	e025      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e6e:	2305      	movs	r3, #5
 8001e70:	e023      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e72:	2304      	movs	r3, #4
 8001e74:	e021      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e76:	2303      	movs	r3, #3
 8001e78:	e01f      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	e01d      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e01b      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e82:	bf00      	nop
 8001e84:	58000080 	.word	0x58000080
 8001e88:	58024400 	.word	0x58024400
 8001e8c:	58000400 	.word	0x58000400
 8001e90:	58020000 	.word	0x58020000
 8001e94:	58020400 	.word	0x58020400
 8001e98:	58020800 	.word	0x58020800
 8001e9c:	58020c00 	.word	0x58020c00
 8001ea0:	58021000 	.word	0x58021000
 8001ea4:	58021400 	.word	0x58021400
 8001ea8:	58021800 	.word	0x58021800
 8001eac:	58021c00 	.word	0x58021c00
 8001eb0:	58022000 	.word	0x58022000
 8001eb4:	58022400 	.word	0x58022400
 8001eb8:	2300      	movs	r3, #0
 8001eba:	69fa      	ldr	r2, [r7, #28]
 8001ebc:	f002 0203 	and.w	r2, r2, #3
 8001ec0:	0092      	lsls	r2, r2, #2
 8001ec2:	4093      	lsls	r3, r2
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001eca:	4938      	ldr	r1, [pc, #224]	@ (8001fac <HAL_GPIO_Init+0x35c>)
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	089b      	lsrs	r3, r3, #2
 8001ed0:	3302      	adds	r3, #2
 8001ed2:	69ba      	ldr	r2, [r7, #24]
 8001ed4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ed8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001efe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001f06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	43db      	mvns	r3, r3
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	4013      	ands	r3, r2
 8001f16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d003      	beq.n	8001f2c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001f2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f30:	69bb      	ldr	r3, [r7, #24]
 8001f32:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	43db      	mvns	r3, r3
 8001f3e:	69ba      	ldr	r2, [r7, #24]
 8001f40:	4013      	ands	r3, r2
 8001f42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d003      	beq.n	8001f58 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	43db      	mvns	r3, r3
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d003      	beq.n	8001f82 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001f7a:	69ba      	ldr	r2, [r7, #24]
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	fa22 f303 	lsr.w	r3, r2, r3
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	f47f ae63 	bne.w	8001c64 <HAL_GPIO_Init+0x14>
  }
}
 8001f9e:	bf00      	nop
 8001fa0:	bf00      	nop
 8001fa2:	3724      	adds	r7, #36	@ 0x24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr
 8001fac:	58000400 	.word	0x58000400

08001fb0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001fb8:	4b29      	ldr	r3, [pc, #164]	@ (8002060 <HAL_PWREx_ConfigSupply+0xb0>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	f003 0307 	and.w	r3, r3, #7
 8001fc0:	2b06      	cmp	r3, #6
 8001fc2:	d00a      	beq.n	8001fda <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001fc4:	4b26      	ldr	r3, [pc, #152]	@ (8002060 <HAL_PWREx_ConfigSupply+0xb0>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d001      	beq.n	8001fd6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e040      	b.n	8002058 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	e03e      	b.n	8002058 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001fda:	4b21      	ldr	r3, [pc, #132]	@ (8002060 <HAL_PWREx_ConfigSupply+0xb0>)
 8001fdc:	68db      	ldr	r3, [r3, #12]
 8001fde:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001fe2:	491f      	ldr	r1, [pc, #124]	@ (8002060 <HAL_PWREx_ConfigSupply+0xb0>)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001fea:	f7fe ffa5 	bl	8000f38 <HAL_GetTick>
 8001fee:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001ff0:	e009      	b.n	8002006 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001ff2:	f7fe ffa1 	bl	8000f38 <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002000:	d901      	bls.n	8002006 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e028      	b.n	8002058 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002006:	4b16      	ldr	r3, [pc, #88]	@ (8002060 <HAL_PWREx_ConfigSupply+0xb0>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800200e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002012:	d1ee      	bne.n	8001ff2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2b1e      	cmp	r3, #30
 8002018:	d008      	beq.n	800202c <HAL_PWREx_ConfigSupply+0x7c>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2b2e      	cmp	r3, #46	@ 0x2e
 800201e:	d005      	beq.n	800202c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2b1d      	cmp	r3, #29
 8002024:	d002      	beq.n	800202c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2b2d      	cmp	r3, #45	@ 0x2d
 800202a:	d114      	bne.n	8002056 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800202c:	f7fe ff84 	bl	8000f38 <HAL_GetTick>
 8002030:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002032:	e009      	b.n	8002048 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002034:	f7fe ff80 	bl	8000f38 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002042:	d901      	bls.n	8002048 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e007      	b.n	8002058 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002048:	4b05      	ldr	r3, [pc, #20]	@ (8002060 <HAL_PWREx_ConfigSupply+0xb0>)
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002054:	d1ee      	bne.n	8002034 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3710      	adds	r7, #16
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	58024800 	.word	0x58024800

08002064 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08c      	sub	sp, #48	@ 0x30
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d102      	bne.n	8002078 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	f000 bc48 	b.w	8002908 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	2b00      	cmp	r3, #0
 8002082:	f000 8088 	beq.w	8002196 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002086:	4b99      	ldr	r3, [pc, #612]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800208e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002090:	4b96      	ldr	r3, [pc, #600]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002094:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002098:	2b10      	cmp	r3, #16
 800209a:	d007      	beq.n	80020ac <HAL_RCC_OscConfig+0x48>
 800209c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800209e:	2b18      	cmp	r3, #24
 80020a0:	d111      	bne.n	80020c6 <HAL_RCC_OscConfig+0x62>
 80020a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020a4:	f003 0303 	and.w	r3, r3, #3
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d10c      	bne.n	80020c6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ac:	4b8f      	ldr	r3, [pc, #572]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d06d      	beq.n	8002194 <HAL_RCC_OscConfig+0x130>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d169      	bne.n	8002194 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	f000 bc21 	b.w	8002908 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020ce:	d106      	bne.n	80020de <HAL_RCC_OscConfig+0x7a>
 80020d0:	4b86      	ldr	r3, [pc, #536]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a85      	ldr	r2, [pc, #532]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80020d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020da:	6013      	str	r3, [r2, #0]
 80020dc:	e02e      	b.n	800213c <HAL_RCC_OscConfig+0xd8>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10c      	bne.n	8002100 <HAL_RCC_OscConfig+0x9c>
 80020e6:	4b81      	ldr	r3, [pc, #516]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a80      	ldr	r2, [pc, #512]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80020ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020f0:	6013      	str	r3, [r2, #0]
 80020f2:	4b7e      	ldr	r3, [pc, #504]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a7d      	ldr	r2, [pc, #500]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80020f8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020fc:	6013      	str	r3, [r2, #0]
 80020fe:	e01d      	b.n	800213c <HAL_RCC_OscConfig+0xd8>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002108:	d10c      	bne.n	8002124 <HAL_RCC_OscConfig+0xc0>
 800210a:	4b78      	ldr	r3, [pc, #480]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a77      	ldr	r2, [pc, #476]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002110:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002114:	6013      	str	r3, [r2, #0]
 8002116:	4b75      	ldr	r3, [pc, #468]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a74      	ldr	r2, [pc, #464]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 800211c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002120:	6013      	str	r3, [r2, #0]
 8002122:	e00b      	b.n	800213c <HAL_RCC_OscConfig+0xd8>
 8002124:	4b71      	ldr	r3, [pc, #452]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a70      	ldr	r2, [pc, #448]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 800212a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800212e:	6013      	str	r3, [r2, #0]
 8002130:	4b6e      	ldr	r3, [pc, #440]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a6d      	ldr	r2, [pc, #436]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002136:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800213a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d013      	beq.n	800216c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002144:	f7fe fef8 	bl	8000f38 <HAL_GetTick>
 8002148:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800214a:	e008      	b.n	800215e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800214c:	f7fe fef4 	bl	8000f38 <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	2b64      	cmp	r3, #100	@ 0x64
 8002158:	d901      	bls.n	800215e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e3d4      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800215e:	4b63      	ldr	r3, [pc, #396]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d0f0      	beq.n	800214c <HAL_RCC_OscConfig+0xe8>
 800216a:	e014      	b.n	8002196 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800216c:	f7fe fee4 	bl	8000f38 <HAL_GetTick>
 8002170:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002172:	e008      	b.n	8002186 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002174:	f7fe fee0 	bl	8000f38 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b64      	cmp	r3, #100	@ 0x64
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e3c0      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002186:	4b59      	ldr	r3, [pc, #356]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d1f0      	bne.n	8002174 <HAL_RCC_OscConfig+0x110>
 8002192:	e000      	b.n	8002196 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002194:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f000 80ca 	beq.w	8002338 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021a4:	4b51      	ldr	r3, [pc, #324]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80021ac:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80021ae:	4b4f      	ldr	r3, [pc, #316]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80021b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80021b4:	6a3b      	ldr	r3, [r7, #32]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d007      	beq.n	80021ca <HAL_RCC_OscConfig+0x166>
 80021ba:	6a3b      	ldr	r3, [r7, #32]
 80021bc:	2b18      	cmp	r3, #24
 80021be:	d156      	bne.n	800226e <HAL_RCC_OscConfig+0x20a>
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	f003 0303 	and.w	r3, r3, #3
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d151      	bne.n	800226e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021ca:	4b48      	ldr	r3, [pc, #288]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0304 	and.w	r3, r3, #4
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d005      	beq.n	80021e2 <HAL_RCC_OscConfig+0x17e>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d101      	bne.n	80021e2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e392      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80021e2:	4b42      	ldr	r3, [pc, #264]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f023 0219 	bic.w	r2, r3, #25
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	68db      	ldr	r3, [r3, #12]
 80021ee:	493f      	ldr	r1, [pc, #252]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f4:	f7fe fea0 	bl	8000f38 <HAL_GetTick>
 80021f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80021fa:	e008      	b.n	800220e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021fc:	f7fe fe9c 	bl	8000f38 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	2b02      	cmp	r3, #2
 8002208:	d901      	bls.n	800220e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e37c      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800220e:	4b37      	ldr	r3, [pc, #220]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0304 	and.w	r3, r3, #4
 8002216:	2b00      	cmp	r3, #0
 8002218:	d0f0      	beq.n	80021fc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800221a:	f7fe fe99 	bl	8000f50 <HAL_GetREVID>
 800221e:	4603      	mov	r3, r0
 8002220:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002224:	4293      	cmp	r3, r2
 8002226:	d817      	bhi.n	8002258 <HAL_RCC_OscConfig+0x1f4>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	691b      	ldr	r3, [r3, #16]
 800222c:	2b40      	cmp	r3, #64	@ 0x40
 800222e:	d108      	bne.n	8002242 <HAL_RCC_OscConfig+0x1de>
 8002230:	4b2e      	ldr	r3, [pc, #184]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002238:	4a2c      	ldr	r2, [pc, #176]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 800223a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800223e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002240:	e07a      	b.n	8002338 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002242:	4b2a      	ldr	r3, [pc, #168]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	691b      	ldr	r3, [r3, #16]
 800224e:	031b      	lsls	r3, r3, #12
 8002250:	4926      	ldr	r1, [pc, #152]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002252:	4313      	orrs	r3, r2
 8002254:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002256:	e06f      	b.n	8002338 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002258:	4b24      	ldr	r3, [pc, #144]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	061b      	lsls	r3, r3, #24
 8002266:	4921      	ldr	r1, [pc, #132]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002268:	4313      	orrs	r3, r2
 800226a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800226c:	e064      	b.n	8002338 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d047      	beq.n	8002306 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002276:	4b1d      	ldr	r3, [pc, #116]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f023 0219 	bic.w	r2, r3, #25
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	491a      	ldr	r1, [pc, #104]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 8002284:	4313      	orrs	r3, r2
 8002286:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002288:	f7fe fe56 	bl	8000f38 <HAL_GetTick>
 800228c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002290:	f7fe fe52 	bl	8000f38 <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b02      	cmp	r3, #2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e332      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022a2:	4b12      	ldr	r3, [pc, #72]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0304 	and.w	r3, r3, #4
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d0f0      	beq.n	8002290 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ae:	f7fe fe4f 	bl	8000f50 <HAL_GetREVID>
 80022b2:	4603      	mov	r3, r0
 80022b4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d819      	bhi.n	80022f0 <HAL_RCC_OscConfig+0x28c>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	691b      	ldr	r3, [r3, #16]
 80022c0:	2b40      	cmp	r3, #64	@ 0x40
 80022c2:	d108      	bne.n	80022d6 <HAL_RCC_OscConfig+0x272>
 80022c4:	4b09      	ldr	r3, [pc, #36]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80022cc:	4a07      	ldr	r2, [pc, #28]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80022ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022d2:	6053      	str	r3, [r2, #4]
 80022d4:	e030      	b.n	8002338 <HAL_RCC_OscConfig+0x2d4>
 80022d6:	4b05      	ldr	r3, [pc, #20]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	031b      	lsls	r3, r3, #12
 80022e4:	4901      	ldr	r1, [pc, #4]	@ (80022ec <HAL_RCC_OscConfig+0x288>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	604b      	str	r3, [r1, #4]
 80022ea:	e025      	b.n	8002338 <HAL_RCC_OscConfig+0x2d4>
 80022ec:	58024400 	.word	0x58024400
 80022f0:	4b9a      	ldr	r3, [pc, #616]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	061b      	lsls	r3, r3, #24
 80022fe:	4997      	ldr	r1, [pc, #604]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 8002300:	4313      	orrs	r3, r2
 8002302:	604b      	str	r3, [r1, #4]
 8002304:	e018      	b.n	8002338 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002306:	4b95      	ldr	r3, [pc, #596]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a94      	ldr	r2, [pc, #592]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 800230c:	f023 0301 	bic.w	r3, r3, #1
 8002310:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002312:	f7fe fe11 	bl	8000f38 <HAL_GetTick>
 8002316:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002318:	e008      	b.n	800232c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800231a:	f7fe fe0d 	bl	8000f38 <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d901      	bls.n	800232c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e2ed      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800232c:	4b8b      	ldr	r3, [pc, #556]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	2b00      	cmp	r3, #0
 8002336:	d1f0      	bne.n	800231a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0310 	and.w	r3, r3, #16
 8002340:	2b00      	cmp	r3, #0
 8002342:	f000 80a9 	beq.w	8002498 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002346:	4b85      	ldr	r3, [pc, #532]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 8002348:	691b      	ldr	r3, [r3, #16]
 800234a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800234e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002350:	4b82      	ldr	r3, [pc, #520]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 8002352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002354:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	2b08      	cmp	r3, #8
 800235a:	d007      	beq.n	800236c <HAL_RCC_OscConfig+0x308>
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	2b18      	cmp	r3, #24
 8002360:	d13a      	bne.n	80023d8 <HAL_RCC_OscConfig+0x374>
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	f003 0303 	and.w	r3, r3, #3
 8002368:	2b01      	cmp	r3, #1
 800236a:	d135      	bne.n	80023d8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800236c:	4b7b      	ldr	r3, [pc, #492]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002374:	2b00      	cmp	r3, #0
 8002376:	d005      	beq.n	8002384 <HAL_RCC_OscConfig+0x320>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	69db      	ldr	r3, [r3, #28]
 800237c:	2b80      	cmp	r3, #128	@ 0x80
 800237e:	d001      	beq.n	8002384 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e2c1      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002384:	f7fe fde4 	bl	8000f50 <HAL_GetREVID>
 8002388:	4603      	mov	r3, r0
 800238a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800238e:	4293      	cmp	r3, r2
 8002390:	d817      	bhi.n	80023c2 <HAL_RCC_OscConfig+0x35e>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a1b      	ldr	r3, [r3, #32]
 8002396:	2b20      	cmp	r3, #32
 8002398:	d108      	bne.n	80023ac <HAL_RCC_OscConfig+0x348>
 800239a:	4b70      	ldr	r3, [pc, #448]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80023a2:	4a6e      	ldr	r2, [pc, #440]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 80023a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80023a8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80023aa:	e075      	b.n	8002498 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80023ac:	4b6b      	ldr	r3, [pc, #428]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a1b      	ldr	r3, [r3, #32]
 80023b8:	069b      	lsls	r3, r3, #26
 80023ba:	4968      	ldr	r1, [pc, #416]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 80023bc:	4313      	orrs	r3, r2
 80023be:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80023c0:	e06a      	b.n	8002498 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80023c2:	4b66      	ldr	r3, [pc, #408]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a1b      	ldr	r3, [r3, #32]
 80023ce:	061b      	lsls	r3, r3, #24
 80023d0:	4962      	ldr	r1, [pc, #392]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80023d6:	e05f      	b.n	8002498 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	69db      	ldr	r3, [r3, #28]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d042      	beq.n	8002466 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80023e0:	4b5e      	ldr	r3, [pc, #376]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a5d      	ldr	r2, [pc, #372]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 80023e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ec:	f7fe fda4 	bl	8000f38 <HAL_GetTick>
 80023f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80023f2:	e008      	b.n	8002406 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80023f4:	f7fe fda0 	bl	8000f38 <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d901      	bls.n	8002406 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002402:	2303      	movs	r3, #3
 8002404:	e280      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002406:	4b55      	ldr	r3, [pc, #340]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800240e:	2b00      	cmp	r3, #0
 8002410:	d0f0      	beq.n	80023f4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002412:	f7fe fd9d 	bl	8000f50 <HAL_GetREVID>
 8002416:	4603      	mov	r3, r0
 8002418:	f241 0203 	movw	r2, #4099	@ 0x1003
 800241c:	4293      	cmp	r3, r2
 800241e:	d817      	bhi.n	8002450 <HAL_RCC_OscConfig+0x3ec>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	2b20      	cmp	r3, #32
 8002426:	d108      	bne.n	800243a <HAL_RCC_OscConfig+0x3d6>
 8002428:	4b4c      	ldr	r3, [pc, #304]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002430:	4a4a      	ldr	r2, [pc, #296]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 8002432:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002436:	6053      	str	r3, [r2, #4]
 8002438:	e02e      	b.n	8002498 <HAL_RCC_OscConfig+0x434>
 800243a:	4b48      	ldr	r3, [pc, #288]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6a1b      	ldr	r3, [r3, #32]
 8002446:	069b      	lsls	r3, r3, #26
 8002448:	4944      	ldr	r1, [pc, #272]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 800244a:	4313      	orrs	r3, r2
 800244c:	604b      	str	r3, [r1, #4]
 800244e:	e023      	b.n	8002498 <HAL_RCC_OscConfig+0x434>
 8002450:	4b42      	ldr	r3, [pc, #264]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a1b      	ldr	r3, [r3, #32]
 800245c:	061b      	lsls	r3, r3, #24
 800245e:	493f      	ldr	r1, [pc, #252]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 8002460:	4313      	orrs	r3, r2
 8002462:	60cb      	str	r3, [r1, #12]
 8002464:	e018      	b.n	8002498 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002466:	4b3d      	ldr	r3, [pc, #244]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a3c      	ldr	r2, [pc, #240]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 800246c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002470:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002472:	f7fe fd61 	bl	8000f38 <HAL_GetTick>
 8002476:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002478:	e008      	b.n	800248c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800247a:	f7fe fd5d 	bl	8000f38 <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	2b02      	cmp	r3, #2
 8002486:	d901      	bls.n	800248c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e23d      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800248c:	4b33      	ldr	r3, [pc, #204]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002494:	2b00      	cmp	r3, #0
 8002496:	d1f0      	bne.n	800247a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0308 	and.w	r3, r3, #8
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d036      	beq.n	8002512 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	695b      	ldr	r3, [r3, #20]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d019      	beq.n	80024e0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024ac:	4b2b      	ldr	r3, [pc, #172]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 80024ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024b0:	4a2a      	ldr	r2, [pc, #168]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 80024b2:	f043 0301 	orr.w	r3, r3, #1
 80024b6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b8:	f7fe fd3e 	bl	8000f38 <HAL_GetTick>
 80024bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024c0:	f7fe fd3a 	bl	8000f38 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e21a      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80024d2:	4b22      	ldr	r3, [pc, #136]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 80024d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d0f0      	beq.n	80024c0 <HAL_RCC_OscConfig+0x45c>
 80024de:	e018      	b.n	8002512 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024e0:	4b1e      	ldr	r3, [pc, #120]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 80024e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024e4:	4a1d      	ldr	r2, [pc, #116]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 80024e6:	f023 0301 	bic.w	r3, r3, #1
 80024ea:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ec:	f7fe fd24 	bl	8000f38 <HAL_GetTick>
 80024f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024f4:	f7fe fd20 	bl	8000f38 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e200      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002506:	4b15      	ldr	r3, [pc, #84]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 8002508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800250a:	f003 0302 	and.w	r3, r3, #2
 800250e:	2b00      	cmp	r3, #0
 8002510:	d1f0      	bne.n	80024f4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0320 	and.w	r3, r3, #32
 800251a:	2b00      	cmp	r3, #0
 800251c:	d039      	beq.n	8002592 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	699b      	ldr	r3, [r3, #24]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d01c      	beq.n	8002560 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002526:	4b0d      	ldr	r3, [pc, #52]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a0c      	ldr	r2, [pc, #48]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 800252c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002530:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002532:	f7fe fd01 	bl	8000f38 <HAL_GetTick>
 8002536:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002538:	e008      	b.n	800254c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800253a:	f7fe fcfd 	bl	8000f38 <HAL_GetTick>
 800253e:	4602      	mov	r2, r0
 8002540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	2b02      	cmp	r3, #2
 8002546:	d901      	bls.n	800254c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002548:	2303      	movs	r3, #3
 800254a:	e1dd      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800254c:	4b03      	ldr	r3, [pc, #12]	@ (800255c <HAL_RCC_OscConfig+0x4f8>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d0f0      	beq.n	800253a <HAL_RCC_OscConfig+0x4d6>
 8002558:	e01b      	b.n	8002592 <HAL_RCC_OscConfig+0x52e>
 800255a:	bf00      	nop
 800255c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002560:	4b9b      	ldr	r3, [pc, #620]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a9a      	ldr	r2, [pc, #616]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002566:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800256a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800256c:	f7fe fce4 	bl	8000f38 <HAL_GetTick>
 8002570:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002572:	e008      	b.n	8002586 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002574:	f7fe fce0 	bl	8000f38 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d901      	bls.n	8002586 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e1c0      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002586:	4b92      	ldr	r3, [pc, #584]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d1f0      	bne.n	8002574 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0304 	and.w	r3, r3, #4
 800259a:	2b00      	cmp	r3, #0
 800259c:	f000 8081 	beq.w	80026a2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80025a0:	4b8c      	ldr	r3, [pc, #560]	@ (80027d4 <HAL_RCC_OscConfig+0x770>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a8b      	ldr	r2, [pc, #556]	@ (80027d4 <HAL_RCC_OscConfig+0x770>)
 80025a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80025ac:	f7fe fcc4 	bl	8000f38 <HAL_GetTick>
 80025b0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80025b2:	e008      	b.n	80025c6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025b4:	f7fe fcc0 	bl	8000f38 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	2b64      	cmp	r3, #100	@ 0x64
 80025c0:	d901      	bls.n	80025c6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e1a0      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80025c6:	4b83      	ldr	r3, [pc, #524]	@ (80027d4 <HAL_RCC_OscConfig+0x770>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d0f0      	beq.n	80025b4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d106      	bne.n	80025e8 <HAL_RCC_OscConfig+0x584>
 80025da:	4b7d      	ldr	r3, [pc, #500]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80025dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025de:	4a7c      	ldr	r2, [pc, #496]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80025e0:	f043 0301 	orr.w	r3, r3, #1
 80025e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80025e6:	e02d      	b.n	8002644 <HAL_RCC_OscConfig+0x5e0>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10c      	bne.n	800260a <HAL_RCC_OscConfig+0x5a6>
 80025f0:	4b77      	ldr	r3, [pc, #476]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80025f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025f4:	4a76      	ldr	r2, [pc, #472]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80025f6:	f023 0301 	bic.w	r3, r3, #1
 80025fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80025fc:	4b74      	ldr	r3, [pc, #464]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80025fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002600:	4a73      	ldr	r2, [pc, #460]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002602:	f023 0304 	bic.w	r3, r3, #4
 8002606:	6713      	str	r3, [r2, #112]	@ 0x70
 8002608:	e01c      	b.n	8002644 <HAL_RCC_OscConfig+0x5e0>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	2b05      	cmp	r3, #5
 8002610:	d10c      	bne.n	800262c <HAL_RCC_OscConfig+0x5c8>
 8002612:	4b6f      	ldr	r3, [pc, #444]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002616:	4a6e      	ldr	r2, [pc, #440]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002618:	f043 0304 	orr.w	r3, r3, #4
 800261c:	6713      	str	r3, [r2, #112]	@ 0x70
 800261e:	4b6c      	ldr	r3, [pc, #432]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002622:	4a6b      	ldr	r2, [pc, #428]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002624:	f043 0301 	orr.w	r3, r3, #1
 8002628:	6713      	str	r3, [r2, #112]	@ 0x70
 800262a:	e00b      	b.n	8002644 <HAL_RCC_OscConfig+0x5e0>
 800262c:	4b68      	ldr	r3, [pc, #416]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 800262e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002630:	4a67      	ldr	r2, [pc, #412]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002632:	f023 0301 	bic.w	r3, r3, #1
 8002636:	6713      	str	r3, [r2, #112]	@ 0x70
 8002638:	4b65      	ldr	r3, [pc, #404]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 800263a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800263c:	4a64      	ldr	r2, [pc, #400]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 800263e:	f023 0304 	bic.w	r3, r3, #4
 8002642:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d015      	beq.n	8002678 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800264c:	f7fe fc74 	bl	8000f38 <HAL_GetTick>
 8002650:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002652:	e00a      	b.n	800266a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002654:	f7fe fc70 	bl	8000f38 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002662:	4293      	cmp	r3, r2
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e14e      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800266a:	4b59      	ldr	r3, [pc, #356]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 800266c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d0ee      	beq.n	8002654 <HAL_RCC_OscConfig+0x5f0>
 8002676:	e014      	b.n	80026a2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002678:	f7fe fc5e 	bl	8000f38 <HAL_GetTick>
 800267c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800267e:	e00a      	b.n	8002696 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002680:	f7fe fc5a 	bl	8000f38 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800268e:	4293      	cmp	r3, r2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e138      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002696:	4b4e      	ldr	r3, [pc, #312]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1ee      	bne.n	8002680 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	f000 812d 	beq.w	8002906 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80026ac:	4b48      	ldr	r3, [pc, #288]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80026ae:	691b      	ldr	r3, [r3, #16]
 80026b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026b4:	2b18      	cmp	r3, #24
 80026b6:	f000 80bd 	beq.w	8002834 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026be:	2b02      	cmp	r3, #2
 80026c0:	f040 809e 	bne.w	8002800 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026c4:	4b42      	ldr	r3, [pc, #264]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a41      	ldr	r2, [pc, #260]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80026ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d0:	f7fe fc32 	bl	8000f38 <HAL_GetTick>
 80026d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80026d6:	e008      	b.n	80026ea <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026d8:	f7fe fc2e 	bl	8000f38 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e10e      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80026ea:	4b39      	ldr	r3, [pc, #228]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1f0      	bne.n	80026d8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026f6:	4b36      	ldr	r3, [pc, #216]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80026f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80026fa:	4b37      	ldr	r3, [pc, #220]	@ (80027d8 <HAL_RCC_OscConfig+0x774>)
 80026fc:	4013      	ands	r3, r2
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002706:	0112      	lsls	r2, r2, #4
 8002708:	430a      	orrs	r2, r1
 800270a:	4931      	ldr	r1, [pc, #196]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 800270c:	4313      	orrs	r3, r2
 800270e:	628b      	str	r3, [r1, #40]	@ 0x28
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002714:	3b01      	subs	r3, #1
 8002716:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800271e:	3b01      	subs	r3, #1
 8002720:	025b      	lsls	r3, r3, #9
 8002722:	b29b      	uxth	r3, r3
 8002724:	431a      	orrs	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800272a:	3b01      	subs	r3, #1
 800272c:	041b      	lsls	r3, r3, #16
 800272e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002732:	431a      	orrs	r2, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002738:	3b01      	subs	r3, #1
 800273a:	061b      	lsls	r3, r3, #24
 800273c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002740:	4923      	ldr	r1, [pc, #140]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002742:	4313      	orrs	r3, r2
 8002744:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002746:	4b22      	ldr	r3, [pc, #136]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800274a:	4a21      	ldr	r2, [pc, #132]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 800274c:	f023 0301 	bic.w	r3, r3, #1
 8002750:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002752:	4b1f      	ldr	r3, [pc, #124]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002754:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002756:	4b21      	ldr	r3, [pc, #132]	@ (80027dc <HAL_RCC_OscConfig+0x778>)
 8002758:	4013      	ands	r3, r2
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800275e:	00d2      	lsls	r2, r2, #3
 8002760:	491b      	ldr	r1, [pc, #108]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002762:	4313      	orrs	r3, r2
 8002764:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002766:	4b1a      	ldr	r3, [pc, #104]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800276a:	f023 020c 	bic.w	r2, r3, #12
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002772:	4917      	ldr	r1, [pc, #92]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002774:	4313      	orrs	r3, r2
 8002776:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002778:	4b15      	ldr	r3, [pc, #84]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 800277a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800277c:	f023 0202 	bic.w	r2, r3, #2
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002784:	4912      	ldr	r1, [pc, #72]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002786:	4313      	orrs	r3, r2
 8002788:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800278a:	4b11      	ldr	r3, [pc, #68]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 800278c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278e:	4a10      	ldr	r2, [pc, #64]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002790:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002794:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002796:	4b0e      	ldr	r3, [pc, #56]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 8002798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800279a:	4a0d      	ldr	r2, [pc, #52]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 800279c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80027a2:	4b0b      	ldr	r3, [pc, #44]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80027a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a6:	4a0a      	ldr	r2, [pc, #40]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80027a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80027ae:	4b08      	ldr	r3, [pc, #32]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80027b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b2:	4a07      	ldr	r2, [pc, #28]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027ba:	4b05      	ldr	r3, [pc, #20]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a04      	ldr	r2, [pc, #16]	@ (80027d0 <HAL_RCC_OscConfig+0x76c>)
 80027c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c6:	f7fe fbb7 	bl	8000f38 <HAL_GetTick>
 80027ca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80027cc:	e011      	b.n	80027f2 <HAL_RCC_OscConfig+0x78e>
 80027ce:	bf00      	nop
 80027d0:	58024400 	.word	0x58024400
 80027d4:	58024800 	.word	0x58024800
 80027d8:	fffffc0c 	.word	0xfffffc0c
 80027dc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e0:	f7fe fbaa 	bl	8000f38 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e08a      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80027f2:	4b47      	ldr	r3, [pc, #284]	@ (8002910 <HAL_RCC_OscConfig+0x8ac>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d0f0      	beq.n	80027e0 <HAL_RCC_OscConfig+0x77c>
 80027fe:	e082      	b.n	8002906 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002800:	4b43      	ldr	r3, [pc, #268]	@ (8002910 <HAL_RCC_OscConfig+0x8ac>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a42      	ldr	r2, [pc, #264]	@ (8002910 <HAL_RCC_OscConfig+0x8ac>)
 8002806:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800280a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800280c:	f7fe fb94 	bl	8000f38 <HAL_GetTick>
 8002810:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002814:	f7fe fb90 	bl	8000f38 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e070      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002826:	4b3a      	ldr	r3, [pc, #232]	@ (8002910 <HAL_RCC_OscConfig+0x8ac>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d1f0      	bne.n	8002814 <HAL_RCC_OscConfig+0x7b0>
 8002832:	e068      	b.n	8002906 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002834:	4b36      	ldr	r3, [pc, #216]	@ (8002910 <HAL_RCC_OscConfig+0x8ac>)
 8002836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002838:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800283a:	4b35      	ldr	r3, [pc, #212]	@ (8002910 <HAL_RCC_OscConfig+0x8ac>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002844:	2b01      	cmp	r3, #1
 8002846:	d031      	beq.n	80028ac <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	f003 0203 	and.w	r2, r3, #3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002852:	429a      	cmp	r2, r3
 8002854:	d12a      	bne.n	80028ac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	091b      	lsrs	r3, r3, #4
 800285a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002862:	429a      	cmp	r2, r3
 8002864:	d122      	bne.n	80028ac <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002870:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002872:	429a      	cmp	r2, r3
 8002874:	d11a      	bne.n	80028ac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	0a5b      	lsrs	r3, r3, #9
 800287a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002882:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002884:	429a      	cmp	r2, r3
 8002886:	d111      	bne.n	80028ac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	0c1b      	lsrs	r3, r3, #16
 800288c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002894:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002896:	429a      	cmp	r2, r3
 8002898:	d108      	bne.n	80028ac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	0e1b      	lsrs	r3, r3, #24
 800289e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d001      	beq.n	80028b0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e02b      	b.n	8002908 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80028b0:	4b17      	ldr	r3, [pc, #92]	@ (8002910 <HAL_RCC_OscConfig+0x8ac>)
 80028b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028b4:	08db      	lsrs	r3, r3, #3
 80028b6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80028ba:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d01f      	beq.n	8002906 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80028c6:	4b12      	ldr	r3, [pc, #72]	@ (8002910 <HAL_RCC_OscConfig+0x8ac>)
 80028c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ca:	4a11      	ldr	r2, [pc, #68]	@ (8002910 <HAL_RCC_OscConfig+0x8ac>)
 80028cc:	f023 0301 	bic.w	r3, r3, #1
 80028d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80028d2:	f7fe fb31 	bl	8000f38 <HAL_GetTick>
 80028d6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80028d8:	bf00      	nop
 80028da:	f7fe fb2d 	bl	8000f38 <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d0f9      	beq.n	80028da <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80028e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002910 <HAL_RCC_OscConfig+0x8ac>)
 80028e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002914 <HAL_RCC_OscConfig+0x8b0>)
 80028ec:	4013      	ands	r3, r2
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80028f2:	00d2      	lsls	r2, r2, #3
 80028f4:	4906      	ldr	r1, [pc, #24]	@ (8002910 <HAL_RCC_OscConfig+0x8ac>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80028fa:	4b05      	ldr	r3, [pc, #20]	@ (8002910 <HAL_RCC_OscConfig+0x8ac>)
 80028fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028fe:	4a04      	ldr	r2, [pc, #16]	@ (8002910 <HAL_RCC_OscConfig+0x8ac>)
 8002900:	f043 0301 	orr.w	r3, r3, #1
 8002904:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	3730      	adds	r7, #48	@ 0x30
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	58024400 	.word	0x58024400
 8002914:	ffff0007 	.word	0xffff0007

08002918 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d101      	bne.n	800292c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e19c      	b.n	8002c66 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800292c:	4b8a      	ldr	r3, [pc, #552]	@ (8002b58 <HAL_RCC_ClockConfig+0x240>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 030f 	and.w	r3, r3, #15
 8002934:	683a      	ldr	r2, [r7, #0]
 8002936:	429a      	cmp	r2, r3
 8002938:	d910      	bls.n	800295c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800293a:	4b87      	ldr	r3, [pc, #540]	@ (8002b58 <HAL_RCC_ClockConfig+0x240>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f023 020f 	bic.w	r2, r3, #15
 8002942:	4985      	ldr	r1, [pc, #532]	@ (8002b58 <HAL_RCC_ClockConfig+0x240>)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	4313      	orrs	r3, r2
 8002948:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800294a:	4b83      	ldr	r3, [pc, #524]	@ (8002b58 <HAL_RCC_ClockConfig+0x240>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 030f 	and.w	r3, r3, #15
 8002952:	683a      	ldr	r2, [r7, #0]
 8002954:	429a      	cmp	r2, r3
 8002956:	d001      	beq.n	800295c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e184      	b.n	8002c66 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0304 	and.w	r3, r3, #4
 8002964:	2b00      	cmp	r3, #0
 8002966:	d010      	beq.n	800298a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	691a      	ldr	r2, [r3, #16]
 800296c:	4b7b      	ldr	r3, [pc, #492]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002974:	429a      	cmp	r2, r3
 8002976:	d908      	bls.n	800298a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002978:	4b78      	ldr	r3, [pc, #480]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	4975      	ldr	r1, [pc, #468]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002986:	4313      	orrs	r3, r2
 8002988:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0308 	and.w	r3, r3, #8
 8002992:	2b00      	cmp	r3, #0
 8002994:	d010      	beq.n	80029b8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	695a      	ldr	r2, [r3, #20]
 800299a:	4b70      	ldr	r3, [pc, #448]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 800299c:	69db      	ldr	r3, [r3, #28]
 800299e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d908      	bls.n	80029b8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80029a6:	4b6d      	ldr	r3, [pc, #436]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	496a      	ldr	r1, [pc, #424]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0310 	and.w	r3, r3, #16
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d010      	beq.n	80029e6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	699a      	ldr	r2, [r3, #24]
 80029c8:	4b64      	ldr	r3, [pc, #400]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 80029ca:	69db      	ldr	r3, [r3, #28]
 80029cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d908      	bls.n	80029e6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80029d4:	4b61      	ldr	r3, [pc, #388]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 80029d6:	69db      	ldr	r3, [r3, #28]
 80029d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	495e      	ldr	r1, [pc, #376]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 80029e2:	4313      	orrs	r3, r2
 80029e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0320 	and.w	r3, r3, #32
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d010      	beq.n	8002a14 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	69da      	ldr	r2, [r3, #28]
 80029f6:	4b59      	ldr	r3, [pc, #356]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d908      	bls.n	8002a14 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002a02:	4b56      	ldr	r3, [pc, #344]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002a04:	6a1b      	ldr	r3, [r3, #32]
 8002a06:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	4953      	ldr	r1, [pc, #332]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0302 	and.w	r3, r3, #2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d010      	beq.n	8002a42 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68da      	ldr	r2, [r3, #12]
 8002a24:	4b4d      	ldr	r3, [pc, #308]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	f003 030f 	and.w	r3, r3, #15
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d908      	bls.n	8002a42 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a30:	4b4a      	ldr	r3, [pc, #296]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	f023 020f 	bic.w	r2, r3, #15
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	4947      	ldr	r1, [pc, #284]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d055      	beq.n	8002afa <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002a4e:	4b43      	ldr	r3, [pc, #268]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002a50:	699b      	ldr	r3, [r3, #24]
 8002a52:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	4940      	ldr	r1, [pc, #256]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d107      	bne.n	8002a78 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a68:	4b3c      	ldr	r3, [pc, #240]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d121      	bne.n	8002ab8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e0f6      	b.n	8002c66 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b03      	cmp	r3, #3
 8002a7e:	d107      	bne.n	8002a90 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a80:	4b36      	ldr	r3, [pc, #216]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d115      	bne.n	8002ab8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e0ea      	b.n	8002c66 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d107      	bne.n	8002aa8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002a98:	4b30      	ldr	r3, [pc, #192]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d109      	bne.n	8002ab8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e0de      	b.n	8002c66 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002aa8:	4b2c      	ldr	r3, [pc, #176]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0304 	and.w	r3, r3, #4
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d101      	bne.n	8002ab8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e0d6      	b.n	8002c66 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ab8:	4b28      	ldr	r3, [pc, #160]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002aba:	691b      	ldr	r3, [r3, #16]
 8002abc:	f023 0207 	bic.w	r2, r3, #7
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	4925      	ldr	r1, [pc, #148]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002aca:	f7fe fa35 	bl	8000f38 <HAL_GetTick>
 8002ace:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ad0:	e00a      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ad2:	f7fe fa31 	bl	8000f38 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d901      	bls.n	8002ae8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e0be      	b.n	8002c66 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ae8:	4b1c      	ldr	r3, [pc, #112]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002aea:	691b      	ldr	r3, [r3, #16]
 8002aec:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	00db      	lsls	r3, r3, #3
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d1eb      	bne.n	8002ad2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d010      	beq.n	8002b28 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	68da      	ldr	r2, [r3, #12]
 8002b0a:	4b14      	ldr	r3, [pc, #80]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002b0c:	699b      	ldr	r3, [r3, #24]
 8002b0e:	f003 030f 	and.w	r3, r3, #15
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d208      	bcs.n	8002b28 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b16:	4b11      	ldr	r3, [pc, #68]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	f023 020f 	bic.w	r2, r3, #15
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	490e      	ldr	r1, [pc, #56]	@ (8002b5c <HAL_RCC_ClockConfig+0x244>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b28:	4b0b      	ldr	r3, [pc, #44]	@ (8002b58 <HAL_RCC_ClockConfig+0x240>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 030f 	and.w	r3, r3, #15
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d214      	bcs.n	8002b60 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b36:	4b08      	ldr	r3, [pc, #32]	@ (8002b58 <HAL_RCC_ClockConfig+0x240>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 020f 	bic.w	r2, r3, #15
 8002b3e:	4906      	ldr	r1, [pc, #24]	@ (8002b58 <HAL_RCC_ClockConfig+0x240>)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b46:	4b04      	ldr	r3, [pc, #16]	@ (8002b58 <HAL_RCC_ClockConfig+0x240>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 030f 	and.w	r3, r3, #15
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d005      	beq.n	8002b60 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e086      	b.n	8002c66 <HAL_RCC_ClockConfig+0x34e>
 8002b58:	52002000 	.word	0x52002000
 8002b5c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0304 	and.w	r3, r3, #4
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d010      	beq.n	8002b8e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	691a      	ldr	r2, [r3, #16]
 8002b70:	4b3f      	ldr	r3, [pc, #252]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d208      	bcs.n	8002b8e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002b7c:	4b3c      	ldr	r3, [pc, #240]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002b7e:	699b      	ldr	r3, [r3, #24]
 8002b80:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	691b      	ldr	r3, [r3, #16]
 8002b88:	4939      	ldr	r1, [pc, #228]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0308 	and.w	r3, r3, #8
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d010      	beq.n	8002bbc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	695a      	ldr	r2, [r3, #20]
 8002b9e:	4b34      	ldr	r3, [pc, #208]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002ba0:	69db      	ldr	r3, [r3, #28]
 8002ba2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d208      	bcs.n	8002bbc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002baa:	4b31      	ldr	r3, [pc, #196]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002bac:	69db      	ldr	r3, [r3, #28]
 8002bae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	492e      	ldr	r1, [pc, #184]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0310 	and.w	r3, r3, #16
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d010      	beq.n	8002bea <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	699a      	ldr	r2, [r3, #24]
 8002bcc:	4b28      	ldr	r3, [pc, #160]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002bce:	69db      	ldr	r3, [r3, #28]
 8002bd0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d208      	bcs.n	8002bea <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002bd8:	4b25      	ldr	r3, [pc, #148]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002bda:	69db      	ldr	r3, [r3, #28]
 8002bdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	4922      	ldr	r1, [pc, #136]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0320 	and.w	r3, r3, #32
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d010      	beq.n	8002c18 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69da      	ldr	r2, [r3, #28]
 8002bfa:	4b1d      	ldr	r3, [pc, #116]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002bfc:	6a1b      	ldr	r3, [r3, #32]
 8002bfe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d208      	bcs.n	8002c18 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002c06:	4b1a      	ldr	r3, [pc, #104]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002c08:	6a1b      	ldr	r3, [r3, #32]
 8002c0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	4917      	ldr	r1, [pc, #92]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c18:	f000 f834 	bl	8002c84 <HAL_RCC_GetSysClockFreq>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	4b14      	ldr	r3, [pc, #80]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002c20:	699b      	ldr	r3, [r3, #24]
 8002c22:	0a1b      	lsrs	r3, r3, #8
 8002c24:	f003 030f 	and.w	r3, r3, #15
 8002c28:	4912      	ldr	r1, [pc, #72]	@ (8002c74 <HAL_RCC_ClockConfig+0x35c>)
 8002c2a:	5ccb      	ldrb	r3, [r1, r3]
 8002c2c:	f003 031f 	and.w	r3, r3, #31
 8002c30:	fa22 f303 	lsr.w	r3, r2, r3
 8002c34:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c36:	4b0e      	ldr	r3, [pc, #56]	@ (8002c70 <HAL_RCC_ClockConfig+0x358>)
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	f003 030f 	and.w	r3, r3, #15
 8002c3e:	4a0d      	ldr	r2, [pc, #52]	@ (8002c74 <HAL_RCC_ClockConfig+0x35c>)
 8002c40:	5cd3      	ldrb	r3, [r2, r3]
 8002c42:	f003 031f 	and.w	r3, r3, #31
 8002c46:	693a      	ldr	r2, [r7, #16]
 8002c48:	fa22 f303 	lsr.w	r3, r2, r3
 8002c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8002c78 <HAL_RCC_ClockConfig+0x360>)
 8002c4e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002c50:	4a0a      	ldr	r2, [pc, #40]	@ (8002c7c <HAL_RCC_ClockConfig+0x364>)
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002c56:	4b0a      	ldr	r3, [pc, #40]	@ (8002c80 <HAL_RCC_ClockConfig+0x368>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7fe f922 	bl	8000ea4 <HAL_InitTick>
 8002c60:	4603      	mov	r3, r0
 8002c62:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	58024400 	.word	0x58024400
 8002c74:	08006a30 	.word	0x08006a30
 8002c78:	24000004 	.word	0x24000004
 8002c7c:	24000000 	.word	0x24000000
 8002c80:	24000008 	.word	0x24000008

08002c84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b089      	sub	sp, #36	@ 0x24
 8002c88:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c8a:	4bb3      	ldr	r3, [pc, #716]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c92:	2b18      	cmp	r3, #24
 8002c94:	f200 8155 	bhi.w	8002f42 <HAL_RCC_GetSysClockFreq+0x2be>
 8002c98:	a201      	add	r2, pc, #4	@ (adr r2, 8002ca0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c9e:	bf00      	nop
 8002ca0:	08002d05 	.word	0x08002d05
 8002ca4:	08002f43 	.word	0x08002f43
 8002ca8:	08002f43 	.word	0x08002f43
 8002cac:	08002f43 	.word	0x08002f43
 8002cb0:	08002f43 	.word	0x08002f43
 8002cb4:	08002f43 	.word	0x08002f43
 8002cb8:	08002f43 	.word	0x08002f43
 8002cbc:	08002f43 	.word	0x08002f43
 8002cc0:	08002d2b 	.word	0x08002d2b
 8002cc4:	08002f43 	.word	0x08002f43
 8002cc8:	08002f43 	.word	0x08002f43
 8002ccc:	08002f43 	.word	0x08002f43
 8002cd0:	08002f43 	.word	0x08002f43
 8002cd4:	08002f43 	.word	0x08002f43
 8002cd8:	08002f43 	.word	0x08002f43
 8002cdc:	08002f43 	.word	0x08002f43
 8002ce0:	08002d31 	.word	0x08002d31
 8002ce4:	08002f43 	.word	0x08002f43
 8002ce8:	08002f43 	.word	0x08002f43
 8002cec:	08002f43 	.word	0x08002f43
 8002cf0:	08002f43 	.word	0x08002f43
 8002cf4:	08002f43 	.word	0x08002f43
 8002cf8:	08002f43 	.word	0x08002f43
 8002cfc:	08002f43 	.word	0x08002f43
 8002d00:	08002d37 	.word	0x08002d37
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d04:	4b94      	ldr	r3, [pc, #592]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0320 	and.w	r3, r3, #32
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d009      	beq.n	8002d24 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002d10:	4b91      	ldr	r3, [pc, #580]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	08db      	lsrs	r3, r3, #3
 8002d16:	f003 0303 	and.w	r3, r3, #3
 8002d1a:	4a90      	ldr	r2, [pc, #576]	@ (8002f5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d20:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002d22:	e111      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002d24:	4b8d      	ldr	r3, [pc, #564]	@ (8002f5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002d26:	61bb      	str	r3, [r7, #24]
      break;
 8002d28:	e10e      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002d2a:	4b8d      	ldr	r3, [pc, #564]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002d2c:	61bb      	str	r3, [r7, #24]
      break;
 8002d2e:	e10b      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002d30:	4b8c      	ldr	r3, [pc, #560]	@ (8002f64 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002d32:	61bb      	str	r3, [r7, #24]
      break;
 8002d34:	e108      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002d36:	4b88      	ldr	r3, [pc, #544]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d3a:	f003 0303 	and.w	r3, r3, #3
 8002d3e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002d40:	4b85      	ldr	r3, [pc, #532]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d44:	091b      	lsrs	r3, r3, #4
 8002d46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d4a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002d4c:	4b82      	ldr	r3, [pc, #520]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002d56:	4b80      	ldr	r3, [pc, #512]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d5a:	08db      	lsrs	r3, r3, #3
 8002d5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002d60:	68fa      	ldr	r2, [r7, #12]
 8002d62:	fb02 f303 	mul.w	r3, r2, r3
 8002d66:	ee07 3a90 	vmov	s15, r3
 8002d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d6e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f000 80e1 	beq.w	8002f3c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	f000 8083 	beq.w	8002e88 <HAL_RCC_GetSysClockFreq+0x204>
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	f200 80a1 	bhi.w	8002ecc <HAL_RCC_GetSysClockFreq+0x248>
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d003      	beq.n	8002d98 <HAL_RCC_GetSysClockFreq+0x114>
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d056      	beq.n	8002e44 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002d96:	e099      	b.n	8002ecc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d98:	4b6f      	ldr	r3, [pc, #444]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0320 	and.w	r3, r3, #32
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d02d      	beq.n	8002e00 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002da4:	4b6c      	ldr	r3, [pc, #432]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	08db      	lsrs	r3, r3, #3
 8002daa:	f003 0303 	and.w	r3, r3, #3
 8002dae:	4a6b      	ldr	r2, [pc, #428]	@ (8002f5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002db0:	fa22 f303 	lsr.w	r3, r2, r3
 8002db4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	ee07 3a90 	vmov	s15, r3
 8002dbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	ee07 3a90 	vmov	s15, r3
 8002dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002dce:	4b62      	ldr	r3, [pc, #392]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dd6:	ee07 3a90 	vmov	s15, r3
 8002dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002dde:	ed97 6a02 	vldr	s12, [r7, #8]
 8002de2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002dee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002df2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dfa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002dfe:	e087      	b.n	8002f10 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	ee07 3a90 	vmov	s15, r3
 8002e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e0a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002f6c <HAL_RCC_GetSysClockFreq+0x2e8>
 8002e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e12:	4b51      	ldr	r3, [pc, #324]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e1a:	ee07 3a90 	vmov	s15, r3
 8002e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e22:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e26:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e3e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002e42:	e065      	b.n	8002f10 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	ee07 3a90 	vmov	s15, r3
 8002e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e4e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002f70 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e56:	4b40      	ldr	r3, [pc, #256]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e5e:	ee07 3a90 	vmov	s15, r3
 8002e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e66:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e6a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002e86:	e043      	b.n	8002f10 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	ee07 3a90 	vmov	s15, r3
 8002e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e92:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002f74 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002e96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ea2:	ee07 3a90 	vmov	s15, r3
 8002ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002eaa:	ed97 6a02 	vldr	s12, [r7, #8]
 8002eae:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002eb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002eb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002eba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ebe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ec6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002eca:	e021      	b.n	8002f10 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	ee07 3a90 	vmov	s15, r3
 8002ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ed6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002f70 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002eda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ede:	4b1e      	ldr	r3, [pc, #120]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ee6:	ee07 3a90 	vmov	s15, r3
 8002eea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002eee:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ef2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ef6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002efa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002efe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f0e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002f10:	4b11      	ldr	r3, [pc, #68]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f14:	0a5b      	lsrs	r3, r3, #9
 8002f16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	ee07 3a90 	vmov	s15, r3
 8002f24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f28:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f34:	ee17 3a90 	vmov	r3, s15
 8002f38:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002f3a:	e005      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	61bb      	str	r3, [r7, #24]
      break;
 8002f40:	e002      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002f42:	4b07      	ldr	r3, [pc, #28]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002f44:	61bb      	str	r3, [r7, #24]
      break;
 8002f46:	bf00      	nop
  }

  return sysclockfreq;
 8002f48:	69bb      	ldr	r3, [r7, #24]
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3724      	adds	r7, #36	@ 0x24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	58024400 	.word	0x58024400
 8002f5c:	03d09000 	.word	0x03d09000
 8002f60:	003d0900 	.word	0x003d0900
 8002f64:	017d7840 	.word	0x017d7840
 8002f68:	46000000 	.word	0x46000000
 8002f6c:	4c742400 	.word	0x4c742400
 8002f70:	4a742400 	.word	0x4a742400
 8002f74:	4bbebc20 	.word	0x4bbebc20

08002f78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002f7e:	f7ff fe81 	bl	8002c84 <HAL_RCC_GetSysClockFreq>
 8002f82:	4602      	mov	r2, r0
 8002f84:	4b10      	ldr	r3, [pc, #64]	@ (8002fc8 <HAL_RCC_GetHCLKFreq+0x50>)
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	0a1b      	lsrs	r3, r3, #8
 8002f8a:	f003 030f 	and.w	r3, r3, #15
 8002f8e:	490f      	ldr	r1, [pc, #60]	@ (8002fcc <HAL_RCC_GetHCLKFreq+0x54>)
 8002f90:	5ccb      	ldrb	r3, [r1, r3]
 8002f92:	f003 031f 	and.w	r3, r3, #31
 8002f96:	fa22 f303 	lsr.w	r3, r2, r3
 8002f9a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002fc8 <HAL_RCC_GetHCLKFreq+0x50>)
 8002f9e:	699b      	ldr	r3, [r3, #24]
 8002fa0:	f003 030f 	and.w	r3, r3, #15
 8002fa4:	4a09      	ldr	r2, [pc, #36]	@ (8002fcc <HAL_RCC_GetHCLKFreq+0x54>)
 8002fa6:	5cd3      	ldrb	r3, [r2, r3]
 8002fa8:	f003 031f 	and.w	r3, r3, #31
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	fa22 f303 	lsr.w	r3, r2, r3
 8002fb2:	4a07      	ldr	r2, [pc, #28]	@ (8002fd0 <HAL_RCC_GetHCLKFreq+0x58>)
 8002fb4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002fb6:	4a07      	ldr	r2, [pc, #28]	@ (8002fd4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002fbc:	4b04      	ldr	r3, [pc, #16]	@ (8002fd0 <HAL_RCC_GetHCLKFreq+0x58>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3708      	adds	r7, #8
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	58024400 	.word	0x58024400
 8002fcc:	08006a30 	.word	0x08006a30
 8002fd0:	24000004 	.word	0x24000004
 8002fd4:	24000000 	.word	0x24000000

08002fd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002fdc:	f7ff ffcc 	bl	8002f78 <HAL_RCC_GetHCLKFreq>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	4b06      	ldr	r3, [pc, #24]	@ (8002ffc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fe4:	69db      	ldr	r3, [r3, #28]
 8002fe6:	091b      	lsrs	r3, r3, #4
 8002fe8:	f003 0307 	and.w	r3, r3, #7
 8002fec:	4904      	ldr	r1, [pc, #16]	@ (8003000 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002fee:	5ccb      	ldrb	r3, [r1, r3]
 8002ff0:	f003 031f 	and.w	r3, r3, #31
 8002ff4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	58024400 	.word	0x58024400
 8003000:	08006a30 	.word	0x08006a30

08003004 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003008:	f7ff ffb6 	bl	8002f78 <HAL_RCC_GetHCLKFreq>
 800300c:	4602      	mov	r2, r0
 800300e:	4b06      	ldr	r3, [pc, #24]	@ (8003028 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003010:	69db      	ldr	r3, [r3, #28]
 8003012:	0a1b      	lsrs	r3, r3, #8
 8003014:	f003 0307 	and.w	r3, r3, #7
 8003018:	4904      	ldr	r1, [pc, #16]	@ (800302c <HAL_RCC_GetPCLK2Freq+0x28>)
 800301a:	5ccb      	ldrb	r3, [r1, r3]
 800301c:	f003 031f 	and.w	r3, r3, #31
 8003020:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003024:	4618      	mov	r0, r3
 8003026:	bd80      	pop	{r7, pc}
 8003028:	58024400 	.word	0x58024400
 800302c:	08006a30 	.word	0x08006a30

08003030 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003034:	b0ca      	sub	sp, #296	@ 0x128
 8003036:	af00      	add	r7, sp, #0
 8003038:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800303c:	2300      	movs	r3, #0
 800303e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003042:	2300      	movs	r3, #0
 8003044:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800304c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003050:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003054:	2500      	movs	r5, #0
 8003056:	ea54 0305 	orrs.w	r3, r4, r5
 800305a:	d049      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800305c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003060:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003062:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003066:	d02f      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003068:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800306c:	d828      	bhi.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800306e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003072:	d01a      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003074:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003078:	d822      	bhi.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800307e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003082:	d007      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003084:	e01c      	b.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003086:	4bb8      	ldr	r3, [pc, #736]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308a:	4ab7      	ldr	r2, [pc, #732]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800308c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003090:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003092:	e01a      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003098:	3308      	adds	r3, #8
 800309a:	2102      	movs	r1, #2
 800309c:	4618      	mov	r0, r3
 800309e:	f001 fc8f 	bl	80049c0 <RCCEx_PLL2_Config>
 80030a2:	4603      	mov	r3, r0
 80030a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80030a8:	e00f      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80030aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030ae:	3328      	adds	r3, #40	@ 0x28
 80030b0:	2102      	movs	r1, #2
 80030b2:	4618      	mov	r0, r3
 80030b4:	f001 fd36 	bl	8004b24 <RCCEx_PLL3_Config>
 80030b8:	4603      	mov	r3, r0
 80030ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80030be:	e004      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80030c6:	e000      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80030c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d10a      	bne.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80030d2:	4ba5      	ldr	r3, [pc, #660]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80030d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030d6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80030da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80030e0:	4aa1      	ldr	r2, [pc, #644]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80030e2:	430b      	orrs	r3, r1
 80030e4:	6513      	str	r3, [r2, #80]	@ 0x50
 80030e6:	e003      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80030f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80030fc:	f04f 0900 	mov.w	r9, #0
 8003100:	ea58 0309 	orrs.w	r3, r8, r9
 8003104:	d047      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800310a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800310c:	2b04      	cmp	r3, #4
 800310e:	d82a      	bhi.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003110:	a201      	add	r2, pc, #4	@ (adr r2, 8003118 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003116:	bf00      	nop
 8003118:	0800312d 	.word	0x0800312d
 800311c:	0800313b 	.word	0x0800313b
 8003120:	08003151 	.word	0x08003151
 8003124:	0800316f 	.word	0x0800316f
 8003128:	0800316f 	.word	0x0800316f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800312c:	4b8e      	ldr	r3, [pc, #568]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800312e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003130:	4a8d      	ldr	r2, [pc, #564]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003132:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003136:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003138:	e01a      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800313a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800313e:	3308      	adds	r3, #8
 8003140:	2100      	movs	r1, #0
 8003142:	4618      	mov	r0, r3
 8003144:	f001 fc3c 	bl	80049c0 <RCCEx_PLL2_Config>
 8003148:	4603      	mov	r3, r0
 800314a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800314e:	e00f      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003154:	3328      	adds	r3, #40	@ 0x28
 8003156:	2100      	movs	r1, #0
 8003158:	4618      	mov	r0, r3
 800315a:	f001 fce3 	bl	8004b24 <RCCEx_PLL3_Config>
 800315e:	4603      	mov	r3, r0
 8003160:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003164:	e004      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800316c:	e000      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800316e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003170:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003174:	2b00      	cmp	r3, #0
 8003176:	d10a      	bne.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003178:	4b7b      	ldr	r3, [pc, #492]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800317a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800317c:	f023 0107 	bic.w	r1, r3, #7
 8003180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003186:	4a78      	ldr	r2, [pc, #480]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003188:	430b      	orrs	r3, r1
 800318a:	6513      	str	r3, [r2, #80]	@ 0x50
 800318c:	e003      	b.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800318e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003192:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800319a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800319e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80031a2:	f04f 0b00 	mov.w	fp, #0
 80031a6:	ea5a 030b 	orrs.w	r3, sl, fp
 80031aa:	d04c      	beq.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80031ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031b6:	d030      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80031b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031bc:	d829      	bhi.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80031be:	2bc0      	cmp	r3, #192	@ 0xc0
 80031c0:	d02d      	beq.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80031c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80031c4:	d825      	bhi.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80031c6:	2b80      	cmp	r3, #128	@ 0x80
 80031c8:	d018      	beq.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80031ca:	2b80      	cmp	r3, #128	@ 0x80
 80031cc:	d821      	bhi.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d002      	beq.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80031d2:	2b40      	cmp	r3, #64	@ 0x40
 80031d4:	d007      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80031d6:	e01c      	b.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031d8:	4b63      	ldr	r3, [pc, #396]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031dc:	4a62      	ldr	r2, [pc, #392]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80031e4:	e01c      	b.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80031e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ea:	3308      	adds	r3, #8
 80031ec:	2100      	movs	r1, #0
 80031ee:	4618      	mov	r0, r3
 80031f0:	f001 fbe6 	bl	80049c0 <RCCEx_PLL2_Config>
 80031f4:	4603      	mov	r3, r0
 80031f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80031fa:	e011      	b.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80031fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003200:	3328      	adds	r3, #40	@ 0x28
 8003202:	2100      	movs	r1, #0
 8003204:	4618      	mov	r0, r3
 8003206:	f001 fc8d 	bl	8004b24 <RCCEx_PLL3_Config>
 800320a:	4603      	mov	r3, r0
 800320c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003210:	e006      	b.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003218:	e002      	b.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800321a:	bf00      	nop
 800321c:	e000      	b.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800321e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003220:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003224:	2b00      	cmp	r3, #0
 8003226:	d10a      	bne.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003228:	4b4f      	ldr	r3, [pc, #316]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800322a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800322c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003236:	4a4c      	ldr	r2, [pc, #304]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003238:	430b      	orrs	r3, r1
 800323a:	6513      	str	r3, [r2, #80]	@ 0x50
 800323c:	e003      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800323e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003242:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800324a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800324e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003252:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003256:	2300      	movs	r3, #0
 8003258:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800325c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003260:	460b      	mov	r3, r1
 8003262:	4313      	orrs	r3, r2
 8003264:	d053      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800326a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800326e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003272:	d035      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003274:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003278:	d82e      	bhi.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800327a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800327e:	d031      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003280:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003284:	d828      	bhi.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003286:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800328a:	d01a      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800328c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003290:	d822      	bhi.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003296:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800329a:	d007      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800329c:	e01c      	b.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800329e:	4b32      	ldr	r3, [pc, #200]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a2:	4a31      	ldr	r2, [pc, #196]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80032aa:	e01c      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80032ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032b0:	3308      	adds	r3, #8
 80032b2:	2100      	movs	r1, #0
 80032b4:	4618      	mov	r0, r3
 80032b6:	f001 fb83 	bl	80049c0 <RCCEx_PLL2_Config>
 80032ba:	4603      	mov	r3, r0
 80032bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80032c0:	e011      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80032c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032c6:	3328      	adds	r3, #40	@ 0x28
 80032c8:	2100      	movs	r1, #0
 80032ca:	4618      	mov	r0, r3
 80032cc:	f001 fc2a 	bl	8004b24 <RCCEx_PLL3_Config>
 80032d0:	4603      	mov	r3, r0
 80032d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80032d6:	e006      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80032de:	e002      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80032e0:	bf00      	nop
 80032e2:	e000      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80032e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10b      	bne.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80032ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032f2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80032f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80032fe:	4a1a      	ldr	r2, [pc, #104]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003300:	430b      	orrs	r3, r1
 8003302:	6593      	str	r3, [r2, #88]	@ 0x58
 8003304:	e003      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003306:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800330a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800330e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003316:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800331a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800331e:	2300      	movs	r3, #0
 8003320:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003324:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003328:	460b      	mov	r3, r1
 800332a:	4313      	orrs	r3, r2
 800332c:	d056      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800332e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003332:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003336:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800333a:	d038      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800333c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003340:	d831      	bhi.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003342:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003346:	d034      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003348:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800334c:	d82b      	bhi.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800334e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003352:	d01d      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003354:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003358:	d825      	bhi.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800335a:	2b00      	cmp	r3, #0
 800335c:	d006      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800335e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003362:	d00a      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003364:	e01f      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003366:	bf00      	nop
 8003368:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800336c:	4ba2      	ldr	r3, [pc, #648]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800336e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003370:	4aa1      	ldr	r2, [pc, #644]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003372:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003376:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003378:	e01c      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800337a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800337e:	3308      	adds	r3, #8
 8003380:	2100      	movs	r1, #0
 8003382:	4618      	mov	r0, r3
 8003384:	f001 fb1c 	bl	80049c0 <RCCEx_PLL2_Config>
 8003388:	4603      	mov	r3, r0
 800338a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800338e:	e011      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003394:	3328      	adds	r3, #40	@ 0x28
 8003396:	2100      	movs	r1, #0
 8003398:	4618      	mov	r0, r3
 800339a:	f001 fbc3 	bl	8004b24 <RCCEx_PLL3_Config>
 800339e:	4603      	mov	r3, r0
 80033a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80033a4:	e006      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033ac:	e002      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80033ae:	bf00      	nop
 80033b0:	e000      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80033b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10b      	bne.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80033bc:	4b8e      	ldr	r3, [pc, #568]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80033c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033c8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80033cc:	4a8a      	ldr	r2, [pc, #552]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033ce:	430b      	orrs	r3, r1
 80033d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80033d2:	e003      	b.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80033dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80033e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80033ec:	2300      	movs	r3, #0
 80033ee:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80033f2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80033f6:	460b      	mov	r3, r1
 80033f8:	4313      	orrs	r3, r2
 80033fa:	d03a      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80033fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003402:	2b30      	cmp	r3, #48	@ 0x30
 8003404:	d01f      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003406:	2b30      	cmp	r3, #48	@ 0x30
 8003408:	d819      	bhi.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800340a:	2b20      	cmp	r3, #32
 800340c:	d00c      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800340e:	2b20      	cmp	r3, #32
 8003410:	d815      	bhi.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003412:	2b00      	cmp	r3, #0
 8003414:	d019      	beq.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003416:	2b10      	cmp	r3, #16
 8003418:	d111      	bne.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800341a:	4b77      	ldr	r3, [pc, #476]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800341c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800341e:	4a76      	ldr	r2, [pc, #472]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003420:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003424:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003426:	e011      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800342c:	3308      	adds	r3, #8
 800342e:	2102      	movs	r1, #2
 8003430:	4618      	mov	r0, r3
 8003432:	f001 fac5 	bl	80049c0 <RCCEx_PLL2_Config>
 8003436:	4603      	mov	r3, r0
 8003438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800343c:	e006      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003444:	e002      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003446:	bf00      	nop
 8003448:	e000      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800344a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800344c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003450:	2b00      	cmp	r3, #0
 8003452:	d10a      	bne.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003454:	4b68      	ldr	r3, [pc, #416]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003458:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800345c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003462:	4a65      	ldr	r2, [pc, #404]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003464:	430b      	orrs	r3, r1
 8003466:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003468:	e003      	b.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800346a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800346e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800347e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003482:	2300      	movs	r3, #0
 8003484:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003488:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800348c:	460b      	mov	r3, r1
 800348e:	4313      	orrs	r3, r2
 8003490:	d051      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003496:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003498:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800349c:	d035      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800349e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034a2:	d82e      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80034a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80034a8:	d031      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80034aa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80034ae:	d828      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80034b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034b4:	d01a      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80034b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034ba:	d822      	bhi.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d003      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80034c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034c4:	d007      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80034c6:	e01c      	b.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034c8:	4b4b      	ldr	r3, [pc, #300]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034cc:	4a4a      	ldr	r2, [pc, #296]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80034d4:	e01c      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034da:	3308      	adds	r3, #8
 80034dc:	2100      	movs	r1, #0
 80034de:	4618      	mov	r0, r3
 80034e0:	f001 fa6e 	bl	80049c0 <RCCEx_PLL2_Config>
 80034e4:	4603      	mov	r3, r0
 80034e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80034ea:	e011      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034f0:	3328      	adds	r3, #40	@ 0x28
 80034f2:	2100      	movs	r1, #0
 80034f4:	4618      	mov	r0, r3
 80034f6:	f001 fb15 	bl	8004b24 <RCCEx_PLL3_Config>
 80034fa:	4603      	mov	r3, r0
 80034fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003500:	e006      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003508:	e002      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800350a:	bf00      	nop
 800350c:	e000      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800350e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003510:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003514:	2b00      	cmp	r3, #0
 8003516:	d10a      	bne.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003518:	4b37      	ldr	r3, [pc, #220]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800351a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800351c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003526:	4a34      	ldr	r2, [pc, #208]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003528:	430b      	orrs	r3, r1
 800352a:	6513      	str	r3, [r2, #80]	@ 0x50
 800352c:	e003      	b.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800352e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003532:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800353a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800353e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003542:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003546:	2300      	movs	r3, #0
 8003548:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800354c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003550:	460b      	mov	r3, r1
 8003552:	4313      	orrs	r3, r2
 8003554:	d056      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800355a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800355c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003560:	d033      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003562:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003566:	d82c      	bhi.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003568:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800356c:	d02f      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800356e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003572:	d826      	bhi.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003574:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003578:	d02b      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800357a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800357e:	d820      	bhi.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003580:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003584:	d012      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003586:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800358a:	d81a      	bhi.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800358c:	2b00      	cmp	r3, #0
 800358e:	d022      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003590:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003594:	d115      	bne.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800359a:	3308      	adds	r3, #8
 800359c:	2101      	movs	r1, #1
 800359e:	4618      	mov	r0, r3
 80035a0:	f001 fa0e 	bl	80049c0 <RCCEx_PLL2_Config>
 80035a4:	4603      	mov	r3, r0
 80035a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80035aa:	e015      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035b0:	3328      	adds	r3, #40	@ 0x28
 80035b2:	2101      	movs	r1, #1
 80035b4:	4618      	mov	r0, r3
 80035b6:	f001 fab5 	bl	8004b24 <RCCEx_PLL3_Config>
 80035ba:	4603      	mov	r3, r0
 80035bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80035c0:	e00a      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035c8:	e006      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80035ca:	bf00      	nop
 80035cc:	e004      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80035ce:	bf00      	nop
 80035d0:	e002      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80035d2:	bf00      	nop
 80035d4:	e000      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80035d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d10d      	bne.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80035e0:	4b05      	ldr	r3, [pc, #20]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035e4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80035e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035ee:	4a02      	ldr	r2, [pc, #8]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035f0:	430b      	orrs	r3, r1
 80035f2:	6513      	str	r3, [r2, #80]	@ 0x50
 80035f4:	e006      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80035f6:	bf00      	nop
 80035f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003600:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800360c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003610:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003614:	2300      	movs	r3, #0
 8003616:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800361a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800361e:	460b      	mov	r3, r1
 8003620:	4313      	orrs	r3, r2
 8003622:	d055      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003628:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800362c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003630:	d033      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003632:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003636:	d82c      	bhi.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003638:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800363c:	d02f      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800363e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003642:	d826      	bhi.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003644:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003648:	d02b      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800364a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800364e:	d820      	bhi.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003650:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003654:	d012      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003656:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800365a:	d81a      	bhi.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800365c:	2b00      	cmp	r3, #0
 800365e:	d022      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003660:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003664:	d115      	bne.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800366a:	3308      	adds	r3, #8
 800366c:	2101      	movs	r1, #1
 800366e:	4618      	mov	r0, r3
 8003670:	f001 f9a6 	bl	80049c0 <RCCEx_PLL2_Config>
 8003674:	4603      	mov	r3, r0
 8003676:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800367a:	e015      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800367c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003680:	3328      	adds	r3, #40	@ 0x28
 8003682:	2101      	movs	r1, #1
 8003684:	4618      	mov	r0, r3
 8003686:	f001 fa4d 	bl	8004b24 <RCCEx_PLL3_Config>
 800368a:	4603      	mov	r3, r0
 800368c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003690:	e00a      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003698:	e006      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800369a:	bf00      	nop
 800369c:	e004      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800369e:	bf00      	nop
 80036a0:	e002      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80036a2:	bf00      	nop
 80036a4:	e000      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80036a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d10b      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80036b0:	4ba3      	ldr	r3, [pc, #652]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80036b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036bc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80036c0:	4a9f      	ldr	r2, [pc, #636]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036c2:	430b      	orrs	r3, r1
 80036c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80036c6:	e003      	b.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80036d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80036dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80036e0:	2300      	movs	r3, #0
 80036e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80036e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80036ea:	460b      	mov	r3, r1
 80036ec:	4313      	orrs	r3, r2
 80036ee:	d037      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80036f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036fa:	d00e      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80036fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003700:	d816      	bhi.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003702:	2b00      	cmp	r3, #0
 8003704:	d018      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003706:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800370a:	d111      	bne.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800370c:	4b8c      	ldr	r3, [pc, #560]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800370e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003710:	4a8b      	ldr	r2, [pc, #556]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003712:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003716:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003718:	e00f      	b.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800371a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800371e:	3308      	adds	r3, #8
 8003720:	2101      	movs	r1, #1
 8003722:	4618      	mov	r0, r3
 8003724:	f001 f94c 	bl	80049c0 <RCCEx_PLL2_Config>
 8003728:	4603      	mov	r3, r0
 800372a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800372e:	e004      	b.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003736:	e000      	b.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003738:	bf00      	nop
    }

    if (ret == HAL_OK)
 800373a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800373e:	2b00      	cmp	r3, #0
 8003740:	d10a      	bne.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003742:	4b7f      	ldr	r3, [pc, #508]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003744:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003746:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800374a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800374e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003750:	4a7b      	ldr	r2, [pc, #492]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003752:	430b      	orrs	r3, r1
 8003754:	6513      	str	r3, [r2, #80]	@ 0x50
 8003756:	e003      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003758:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800375c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003768:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800376c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003770:	2300      	movs	r3, #0
 8003772:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003776:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800377a:	460b      	mov	r3, r1
 800377c:	4313      	orrs	r3, r2
 800377e:	d039      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003784:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003786:	2b03      	cmp	r3, #3
 8003788:	d81c      	bhi.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800378a:	a201      	add	r2, pc, #4	@ (adr r2, 8003790 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800378c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003790:	080037cd 	.word	0x080037cd
 8003794:	080037a1 	.word	0x080037a1
 8003798:	080037af 	.word	0x080037af
 800379c:	080037cd 	.word	0x080037cd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037a0:	4b67      	ldr	r3, [pc, #412]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a4:	4a66      	ldr	r2, [pc, #408]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80037ac:	e00f      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80037ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b2:	3308      	adds	r3, #8
 80037b4:	2102      	movs	r1, #2
 80037b6:	4618      	mov	r0, r3
 80037b8:	f001 f902 	bl	80049c0 <RCCEx_PLL2_Config>
 80037bc:	4603      	mov	r3, r0
 80037be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80037c2:	e004      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037ca:	e000      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80037cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d10a      	bne.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80037d6:	4b5a      	ldr	r3, [pc, #360]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037da:	f023 0103 	bic.w	r1, r3, #3
 80037de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037e4:	4a56      	ldr	r2, [pc, #344]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037e6:	430b      	orrs	r3, r1
 80037e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037ea:	e003      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037fc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003800:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003804:	2300      	movs	r3, #0
 8003806:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800380a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800380e:	460b      	mov	r3, r1
 8003810:	4313      	orrs	r3, r2
 8003812:	f000 809f 	beq.w	8003954 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003816:	4b4b      	ldr	r3, [pc, #300]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a4a      	ldr	r2, [pc, #296]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800381c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003820:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003822:	f7fd fb89 	bl	8000f38 <HAL_GetTick>
 8003826:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800382a:	e00b      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800382c:	f7fd fb84 	bl	8000f38 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	2b64      	cmp	r3, #100	@ 0x64
 800383a:	d903      	bls.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003842:	e005      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003844:	4b3f      	ldr	r3, [pc, #252]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0ed      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003850:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003854:	2b00      	cmp	r3, #0
 8003856:	d179      	bne.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003858:	4b39      	ldr	r3, [pc, #228]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800385a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800385c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003860:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003864:	4053      	eors	r3, r2
 8003866:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800386a:	2b00      	cmp	r3, #0
 800386c:	d015      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800386e:	4b34      	ldr	r3, [pc, #208]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003872:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003876:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800387a:	4b31      	ldr	r3, [pc, #196]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800387c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800387e:	4a30      	ldr	r2, [pc, #192]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003880:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003884:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003886:	4b2e      	ldr	r3, [pc, #184]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800388a:	4a2d      	ldr	r2, [pc, #180]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800388c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003890:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003892:	4a2b      	ldr	r2, [pc, #172]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003894:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003898:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800389a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800389e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80038a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038a6:	d118      	bne.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a8:	f7fd fb46 	bl	8000f38 <HAL_GetTick>
 80038ac:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038b0:	e00d      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038b2:	f7fd fb41 	bl	8000f38 <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80038bc:	1ad2      	subs	r2, r2, r3
 80038be:	f241 3388 	movw	r3, #5000	@ 0x1388
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d903      	bls.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80038cc:	e005      	b.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038d2:	f003 0302 	and.w	r3, r3, #2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d0eb      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80038da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d129      	bne.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80038ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038f2:	d10e      	bne.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80038f4:	4b12      	ldr	r3, [pc, #72]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038f6:	691b      	ldr	r3, [r3, #16]
 80038f8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80038fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003900:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003904:	091a      	lsrs	r2, r3, #4
 8003906:	4b10      	ldr	r3, [pc, #64]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003908:	4013      	ands	r3, r2
 800390a:	4a0d      	ldr	r2, [pc, #52]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800390c:	430b      	orrs	r3, r1
 800390e:	6113      	str	r3, [r2, #16]
 8003910:	e005      	b.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003912:	4b0b      	ldr	r3, [pc, #44]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	4a0a      	ldr	r2, [pc, #40]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003918:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800391c:	6113      	str	r3, [r2, #16]
 800391e:	4b08      	ldr	r3, [pc, #32]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003920:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003926:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800392a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800392e:	4a04      	ldr	r2, [pc, #16]	@ (8003940 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003930:	430b      	orrs	r3, r1
 8003932:	6713      	str	r3, [r2, #112]	@ 0x70
 8003934:	e00e      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003936:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800393a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800393e:	e009      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003940:	58024400 	.word	0x58024400
 8003944:	58024800 	.word	0x58024800
 8003948:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800394c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003950:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800395c:	f002 0301 	and.w	r3, r2, #1
 8003960:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003964:	2300      	movs	r3, #0
 8003966:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800396a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800396e:	460b      	mov	r3, r1
 8003970:	4313      	orrs	r3, r2
 8003972:	f000 8089 	beq.w	8003a88 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800397a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800397c:	2b28      	cmp	r3, #40	@ 0x28
 800397e:	d86b      	bhi.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003980:	a201      	add	r2, pc, #4	@ (adr r2, 8003988 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003986:	bf00      	nop
 8003988:	08003a61 	.word	0x08003a61
 800398c:	08003a59 	.word	0x08003a59
 8003990:	08003a59 	.word	0x08003a59
 8003994:	08003a59 	.word	0x08003a59
 8003998:	08003a59 	.word	0x08003a59
 800399c:	08003a59 	.word	0x08003a59
 80039a0:	08003a59 	.word	0x08003a59
 80039a4:	08003a59 	.word	0x08003a59
 80039a8:	08003a2d 	.word	0x08003a2d
 80039ac:	08003a59 	.word	0x08003a59
 80039b0:	08003a59 	.word	0x08003a59
 80039b4:	08003a59 	.word	0x08003a59
 80039b8:	08003a59 	.word	0x08003a59
 80039bc:	08003a59 	.word	0x08003a59
 80039c0:	08003a59 	.word	0x08003a59
 80039c4:	08003a59 	.word	0x08003a59
 80039c8:	08003a43 	.word	0x08003a43
 80039cc:	08003a59 	.word	0x08003a59
 80039d0:	08003a59 	.word	0x08003a59
 80039d4:	08003a59 	.word	0x08003a59
 80039d8:	08003a59 	.word	0x08003a59
 80039dc:	08003a59 	.word	0x08003a59
 80039e0:	08003a59 	.word	0x08003a59
 80039e4:	08003a59 	.word	0x08003a59
 80039e8:	08003a61 	.word	0x08003a61
 80039ec:	08003a59 	.word	0x08003a59
 80039f0:	08003a59 	.word	0x08003a59
 80039f4:	08003a59 	.word	0x08003a59
 80039f8:	08003a59 	.word	0x08003a59
 80039fc:	08003a59 	.word	0x08003a59
 8003a00:	08003a59 	.word	0x08003a59
 8003a04:	08003a59 	.word	0x08003a59
 8003a08:	08003a61 	.word	0x08003a61
 8003a0c:	08003a59 	.word	0x08003a59
 8003a10:	08003a59 	.word	0x08003a59
 8003a14:	08003a59 	.word	0x08003a59
 8003a18:	08003a59 	.word	0x08003a59
 8003a1c:	08003a59 	.word	0x08003a59
 8003a20:	08003a59 	.word	0x08003a59
 8003a24:	08003a59 	.word	0x08003a59
 8003a28:	08003a61 	.word	0x08003a61
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a30:	3308      	adds	r3, #8
 8003a32:	2101      	movs	r1, #1
 8003a34:	4618      	mov	r0, r3
 8003a36:	f000 ffc3 	bl	80049c0 <RCCEx_PLL2_Config>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003a40:	e00f      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a46:	3328      	adds	r3, #40	@ 0x28
 8003a48:	2101      	movs	r1, #1
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f001 f86a 	bl	8004b24 <RCCEx_PLL3_Config>
 8003a50:	4603      	mov	r3, r0
 8003a52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003a56:	e004      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a5e:	e000      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003a60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10a      	bne.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003a6a:	4bbf      	ldr	r3, [pc, #764]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a6e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a78:	4abb      	ldr	r2, [pc, #748]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a7a:	430b      	orrs	r3, r1
 8003a7c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003a7e:	e003      	b.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a90:	f002 0302 	and.w	r3, r2, #2
 8003a94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a98:	2300      	movs	r3, #0
 8003a9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003a9e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	d041      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003aae:	2b05      	cmp	r3, #5
 8003ab0:	d824      	bhi.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003ab2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ab8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab8:	08003b05 	.word	0x08003b05
 8003abc:	08003ad1 	.word	0x08003ad1
 8003ac0:	08003ae7 	.word	0x08003ae7
 8003ac4:	08003b05 	.word	0x08003b05
 8003ac8:	08003b05 	.word	0x08003b05
 8003acc:	08003b05 	.word	0x08003b05
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad4:	3308      	adds	r3, #8
 8003ad6:	2101      	movs	r1, #1
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f000 ff71 	bl	80049c0 <RCCEx_PLL2_Config>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003ae4:	e00f      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aea:	3328      	adds	r3, #40	@ 0x28
 8003aec:	2101      	movs	r1, #1
 8003aee:	4618      	mov	r0, r3
 8003af0:	f001 f818 	bl	8004b24 <RCCEx_PLL3_Config>
 8003af4:	4603      	mov	r3, r0
 8003af6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003afa:	e004      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b02:	e000      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003b04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d10a      	bne.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003b0e:	4b96      	ldr	r3, [pc, #600]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003b10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b12:	f023 0107 	bic.w	r1, r3, #7
 8003b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b1c:	4a92      	ldr	r2, [pc, #584]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003b1e:	430b      	orrs	r3, r1
 8003b20:	6553      	str	r3, [r2, #84]	@ 0x54
 8003b22:	e003      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b34:	f002 0304 	and.w	r3, r2, #4
 8003b38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b42:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003b46:	460b      	mov	r3, r1
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	d044      	beq.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b54:	2b05      	cmp	r3, #5
 8003b56:	d825      	bhi.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003b58:	a201      	add	r2, pc, #4	@ (adr r2, 8003b60 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b5e:	bf00      	nop
 8003b60:	08003bad 	.word	0x08003bad
 8003b64:	08003b79 	.word	0x08003b79
 8003b68:	08003b8f 	.word	0x08003b8f
 8003b6c:	08003bad 	.word	0x08003bad
 8003b70:	08003bad 	.word	0x08003bad
 8003b74:	08003bad 	.word	0x08003bad
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b7c:	3308      	adds	r3, #8
 8003b7e:	2101      	movs	r1, #1
 8003b80:	4618      	mov	r0, r3
 8003b82:	f000 ff1d 	bl	80049c0 <RCCEx_PLL2_Config>
 8003b86:	4603      	mov	r3, r0
 8003b88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003b8c:	e00f      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b92:	3328      	adds	r3, #40	@ 0x28
 8003b94:	2101      	movs	r1, #1
 8003b96:	4618      	mov	r0, r3
 8003b98:	f000 ffc4 	bl	8004b24 <RCCEx_PLL3_Config>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003ba2:	e004      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003baa:	e000      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003bac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10b      	bne.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003bb6:	4b6c      	ldr	r3, [pc, #432]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bba:	f023 0107 	bic.w	r1, r3, #7
 8003bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bc6:	4a68      	ldr	r2, [pc, #416]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003bc8:	430b      	orrs	r3, r1
 8003bca:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bcc:	e003      	b.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bde:	f002 0320 	and.w	r3, r2, #32
 8003be2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003be6:	2300      	movs	r3, #0
 8003be8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003bec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	d055      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c02:	d033      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003c04:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c08:	d82c      	bhi.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c0e:	d02f      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003c10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c14:	d826      	bhi.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c16:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c1a:	d02b      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003c1c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c20:	d820      	bhi.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c26:	d012      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003c28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c2c:	d81a      	bhi.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d022      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003c32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c36:	d115      	bne.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c3c:	3308      	adds	r3, #8
 8003c3e:	2100      	movs	r1, #0
 8003c40:	4618      	mov	r0, r3
 8003c42:	f000 febd 	bl	80049c0 <RCCEx_PLL2_Config>
 8003c46:	4603      	mov	r3, r0
 8003c48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003c4c:	e015      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c52:	3328      	adds	r3, #40	@ 0x28
 8003c54:	2102      	movs	r1, #2
 8003c56:	4618      	mov	r0, r3
 8003c58:	f000 ff64 	bl	8004b24 <RCCEx_PLL3_Config>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003c62:	e00a      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c6a:	e006      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003c6c:	bf00      	nop
 8003c6e:	e004      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003c70:	bf00      	nop
 8003c72:	e002      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003c74:	bf00      	nop
 8003c76:	e000      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003c78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10b      	bne.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c82:	4b39      	ldr	r3, [pc, #228]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c86:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c92:	4a35      	ldr	r2, [pc, #212]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c94:	430b      	orrs	r3, r1
 8003c96:	6553      	str	r3, [r2, #84]	@ 0x54
 8003c98:	e003      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003caa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003cae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003cb8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003cbc:	460b      	mov	r3, r1
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	d058      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cca:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003cce:	d033      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003cd0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003cd4:	d82c      	bhi.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003cd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cda:	d02f      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003cdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ce0:	d826      	bhi.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003ce2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ce6:	d02b      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003ce8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003cec:	d820      	bhi.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003cee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cf2:	d012      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003cf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cf8:	d81a      	bhi.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d022      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003cfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d02:	d115      	bne.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d08:	3308      	adds	r3, #8
 8003d0a:	2100      	movs	r1, #0
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f000 fe57 	bl	80049c0 <RCCEx_PLL2_Config>
 8003d12:	4603      	mov	r3, r0
 8003d14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003d18:	e015      	b.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d1e:	3328      	adds	r3, #40	@ 0x28
 8003d20:	2102      	movs	r1, #2
 8003d22:	4618      	mov	r0, r3
 8003d24:	f000 fefe 	bl	8004b24 <RCCEx_PLL3_Config>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003d2e:	e00a      	b.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d36:	e006      	b.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003d38:	bf00      	nop
 8003d3a:	e004      	b.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003d3c:	bf00      	nop
 8003d3e:	e002      	b.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003d40:	bf00      	nop
 8003d42:	e000      	b.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003d44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10e      	bne.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d4e:	4b06      	ldr	r3, [pc, #24]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d52:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d5e:	4a02      	ldr	r2, [pc, #8]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d60:	430b      	orrs	r3, r1
 8003d62:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d64:	e006      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003d66:	bf00      	nop
 8003d68:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d7c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003d80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003d84:	2300      	movs	r3, #0
 8003d86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003d8a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003d8e:	460b      	mov	r3, r1
 8003d90:	4313      	orrs	r3, r2
 8003d92:	d055      	beq.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d98:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003d9c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003da0:	d033      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003da2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003da6:	d82c      	bhi.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003da8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dac:	d02f      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003dae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003db2:	d826      	bhi.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003db4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003db8:	d02b      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003dba:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003dbe:	d820      	bhi.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003dc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dc4:	d012      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003dc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dca:	d81a      	bhi.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d022      	beq.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003dd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003dd4:	d115      	bne.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dda:	3308      	adds	r3, #8
 8003ddc:	2100      	movs	r1, #0
 8003dde:	4618      	mov	r0, r3
 8003de0:	f000 fdee 	bl	80049c0 <RCCEx_PLL2_Config>
 8003de4:	4603      	mov	r3, r0
 8003de6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003dea:	e015      	b.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003dec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df0:	3328      	adds	r3, #40	@ 0x28
 8003df2:	2102      	movs	r1, #2
 8003df4:	4618      	mov	r0, r3
 8003df6:	f000 fe95 	bl	8004b24 <RCCEx_PLL3_Config>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003e00:	e00a      	b.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e08:	e006      	b.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e0a:	bf00      	nop
 8003e0c:	e004      	b.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e0e:	bf00      	nop
 8003e10:	e002      	b.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e12:	bf00      	nop
 8003e14:	e000      	b.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d10b      	bne.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003e20:	4ba1      	ldr	r3, [pc, #644]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e24:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e2c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003e30:	4a9d      	ldr	r2, [pc, #628]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e32:	430b      	orrs	r3, r1
 8003e34:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e36:	e003      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e48:	f002 0308 	and.w	r3, r2, #8
 8003e4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e50:	2300      	movs	r3, #0
 8003e52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003e56:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003e5a:	460b      	mov	r3, r1
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	d01e      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e6c:	d10c      	bne.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e72:	3328      	adds	r3, #40	@ 0x28
 8003e74:	2102      	movs	r1, #2
 8003e76:	4618      	mov	r0, r3
 8003e78:	f000 fe54 	bl	8004b24 <RCCEx_PLL3_Config>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d002      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003e88:	4b87      	ldr	r3, [pc, #540]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e8c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e98:	4a83      	ldr	r2, [pc, #524]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e9a:	430b      	orrs	r3, r1
 8003e9c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea6:	f002 0310 	and.w	r3, r2, #16
 8003eaa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003eae:	2300      	movs	r3, #0
 8003eb0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003eb4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003eb8:	460b      	mov	r3, r1
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	d01e      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ec6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eca:	d10c      	bne.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003ecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed0:	3328      	adds	r3, #40	@ 0x28
 8003ed2:	2102      	movs	r1, #2
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f000 fe25 	bl	8004b24 <RCCEx_PLL3_Config>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d002      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ee6:	4b70      	ldr	r3, [pc, #448]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eea:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ef6:	4a6c      	ldr	r2, [pc, #432]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ef8:	430b      	orrs	r3, r1
 8003efa:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f04:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003f08:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f12:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003f16:	460b      	mov	r3, r1
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	d03e      	beq.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f20:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003f24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f28:	d022      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003f2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f2e:	d81b      	bhi.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d003      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003f34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f38:	d00b      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003f3a:	e015      	b.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f40:	3308      	adds	r3, #8
 8003f42:	2100      	movs	r1, #0
 8003f44:	4618      	mov	r0, r3
 8003f46:	f000 fd3b 	bl	80049c0 <RCCEx_PLL2_Config>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003f50:	e00f      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f56:	3328      	adds	r3, #40	@ 0x28
 8003f58:	2102      	movs	r1, #2
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f000 fde2 	bl	8004b24 <RCCEx_PLL3_Config>
 8003f60:	4603      	mov	r3, r0
 8003f62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003f66:	e004      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f6e:	e000      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003f70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d10b      	bne.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f7a:	4b4b      	ldr	r3, [pc, #300]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f7e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f86:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003f8a:	4a47      	ldr	r2, [pc, #284]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f90:	e003      	b.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003fa6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003fa8:	2300      	movs	r3, #0
 8003faa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003fac:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	d03b      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fbe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003fc2:	d01f      	beq.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003fc4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003fc8:	d818      	bhi.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003fca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003fce:	d003      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003fd0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003fd4:	d007      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003fd6:	e011      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fd8:	4b33      	ldr	r3, [pc, #204]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fdc:	4a32      	ldr	r2, [pc, #200]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003fde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fe2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003fe4:	e00f      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fea:	3328      	adds	r3, #40	@ 0x28
 8003fec:	2101      	movs	r1, #1
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f000 fd98 	bl	8004b24 <RCCEx_PLL3_Config>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003ffa:	e004      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004002:	e000      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004004:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004006:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800400a:	2b00      	cmp	r3, #0
 800400c:	d10b      	bne.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800400e:	4b26      	ldr	r3, [pc, #152]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004012:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800401a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800401e:	4a22      	ldr	r2, [pc, #136]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004020:	430b      	orrs	r3, r1
 8004022:	6553      	str	r3, [r2, #84]	@ 0x54
 8004024:	e003      	b.n	800402e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004026:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800402a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800402e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004036:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800403a:	673b      	str	r3, [r7, #112]	@ 0x70
 800403c:	2300      	movs	r3, #0
 800403e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004040:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004044:	460b      	mov	r3, r1
 8004046:	4313      	orrs	r3, r2
 8004048:	d034      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800404a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800404e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004050:	2b00      	cmp	r3, #0
 8004052:	d003      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004054:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004058:	d007      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800405a:	e011      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800405c:	4b12      	ldr	r3, [pc, #72]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800405e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004060:	4a11      	ldr	r2, [pc, #68]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004062:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004066:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004068:	e00e      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800406a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800406e:	3308      	adds	r3, #8
 8004070:	2102      	movs	r1, #2
 8004072:	4618      	mov	r0, r3
 8004074:	f000 fca4 	bl	80049c0 <RCCEx_PLL2_Config>
 8004078:	4603      	mov	r3, r0
 800407a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800407e:	e003      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004086:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004088:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800408c:	2b00      	cmp	r3, #0
 800408e:	d10d      	bne.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004090:	4b05      	ldr	r3, [pc, #20]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004094:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800409c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800409e:	4a02      	ldr	r2, [pc, #8]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040a0:	430b      	orrs	r3, r1
 80040a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040a4:	e006      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80040a6:	bf00      	nop
 80040a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80040b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040bc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80040c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80040c2:	2300      	movs	r3, #0
 80040c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80040c6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80040ca:	460b      	mov	r3, r1
 80040cc:	4313      	orrs	r3, r2
 80040ce:	d00c      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80040d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d4:	3328      	adds	r3, #40	@ 0x28
 80040d6:	2102      	movs	r1, #2
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 fd23 	bl	8004b24 <RCCEx_PLL3_Config>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d002      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80040ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80040f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80040f8:	2300      	movs	r3, #0
 80040fa:	667b      	str	r3, [r7, #100]	@ 0x64
 80040fc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004100:	460b      	mov	r3, r1
 8004102:	4313      	orrs	r3, r2
 8004104:	d038      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800410a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800410e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004112:	d018      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004114:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004118:	d811      	bhi.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800411a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800411e:	d014      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004120:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004124:	d80b      	bhi.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004126:	2b00      	cmp	r3, #0
 8004128:	d011      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800412a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800412e:	d106      	bne.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004130:	4bc3      	ldr	r3, [pc, #780]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004134:	4ac2      	ldr	r2, [pc, #776]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004136:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800413a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800413c:	e008      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004144:	e004      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004146:	bf00      	nop
 8004148:	e002      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800414a:	bf00      	nop
 800414c:	e000      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800414e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004154:	2b00      	cmp	r3, #0
 8004156:	d10b      	bne.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004158:	4bb9      	ldr	r3, [pc, #740]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800415a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800415c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004164:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004168:	4ab5      	ldr	r2, [pc, #724]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800416a:	430b      	orrs	r3, r1
 800416c:	6553      	str	r3, [r2, #84]	@ 0x54
 800416e:	e003      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004170:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004174:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800417c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004180:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004184:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004186:	2300      	movs	r3, #0
 8004188:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800418a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800418e:	460b      	mov	r3, r1
 8004190:	4313      	orrs	r3, r2
 8004192:	d009      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004194:	4baa      	ldr	r3, [pc, #680]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004196:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004198:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800419c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041a2:	4aa7      	ldr	r2, [pc, #668]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041a4:	430b      	orrs	r3, r1
 80041a6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80041a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80041b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80041b6:	2300      	movs	r3, #0
 80041b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80041ba:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80041be:	460b      	mov	r3, r1
 80041c0:	4313      	orrs	r3, r2
 80041c2:	d00a      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80041c4:	4b9e      	ldr	r3, [pc, #632]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80041cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80041d4:	4a9a      	ldr	r2, [pc, #616]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041d6:	430b      	orrs	r3, r1
 80041d8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80041da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80041e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80041e8:	2300      	movs	r3, #0
 80041ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041ec:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80041f0:	460b      	mov	r3, r1
 80041f2:	4313      	orrs	r3, r2
 80041f4:	d009      	beq.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80041f6:	4b92      	ldr	r3, [pc, #584]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041fa:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80041fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004202:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004204:	4a8e      	ldr	r2, [pc, #568]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004206:	430b      	orrs	r3, r1
 8004208:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800420a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800420e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004212:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004216:	643b      	str	r3, [r7, #64]	@ 0x40
 8004218:	2300      	movs	r3, #0
 800421a:	647b      	str	r3, [r7, #68]	@ 0x44
 800421c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004220:	460b      	mov	r3, r1
 8004222:	4313      	orrs	r3, r2
 8004224:	d00e      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004226:	4b86      	ldr	r3, [pc, #536]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	4a85      	ldr	r2, [pc, #532]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800422c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004230:	6113      	str	r3, [r2, #16]
 8004232:	4b83      	ldr	r3, [pc, #524]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004234:	6919      	ldr	r1, [r3, #16]
 8004236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800423a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800423e:	4a80      	ldr	r2, [pc, #512]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004240:	430b      	orrs	r3, r1
 8004242:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800424c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004250:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004252:	2300      	movs	r3, #0
 8004254:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004256:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800425a:	460b      	mov	r3, r1
 800425c:	4313      	orrs	r3, r2
 800425e:	d009      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004260:	4b77      	ldr	r3, [pc, #476]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004262:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004264:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800426c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800426e:	4a74      	ldr	r2, [pc, #464]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004270:	430b      	orrs	r3, r1
 8004272:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800427c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004280:	633b      	str	r3, [r7, #48]	@ 0x30
 8004282:	2300      	movs	r3, #0
 8004284:	637b      	str	r3, [r7, #52]	@ 0x34
 8004286:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800428a:	460b      	mov	r3, r1
 800428c:	4313      	orrs	r3, r2
 800428e:	d00a      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004290:	4b6b      	ldr	r3, [pc, #428]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004294:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042a0:	4a67      	ldr	r2, [pc, #412]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042a2:	430b      	orrs	r3, r1
 80042a4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80042a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ae:	2100      	movs	r1, #0
 80042b0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80042b2:	f003 0301 	and.w	r3, r3, #1
 80042b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042b8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80042bc:	460b      	mov	r3, r1
 80042be:	4313      	orrs	r3, r2
 80042c0:	d011      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80042c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c6:	3308      	adds	r3, #8
 80042c8:	2100      	movs	r1, #0
 80042ca:	4618      	mov	r0, r3
 80042cc:	f000 fb78 	bl	80049c0 <RCCEx_PLL2_Config>
 80042d0:	4603      	mov	r3, r0
 80042d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80042d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80042e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ee:	2100      	movs	r1, #0
 80042f0:	6239      	str	r1, [r7, #32]
 80042f2:	f003 0302 	and.w	r3, r3, #2
 80042f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80042f8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80042fc:	460b      	mov	r3, r1
 80042fe:	4313      	orrs	r3, r2
 8004300:	d011      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004306:	3308      	adds	r3, #8
 8004308:	2101      	movs	r1, #1
 800430a:	4618      	mov	r0, r3
 800430c:	f000 fb58 	bl	80049c0 <RCCEx_PLL2_Config>
 8004310:	4603      	mov	r3, r0
 8004312:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004316:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800431a:	2b00      	cmp	r3, #0
 800431c:	d003      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800431e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004322:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432e:	2100      	movs	r1, #0
 8004330:	61b9      	str	r1, [r7, #24]
 8004332:	f003 0304 	and.w	r3, r3, #4
 8004336:	61fb      	str	r3, [r7, #28]
 8004338:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800433c:	460b      	mov	r3, r1
 800433e:	4313      	orrs	r3, r2
 8004340:	d011      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004346:	3308      	adds	r3, #8
 8004348:	2102      	movs	r1, #2
 800434a:	4618      	mov	r0, r3
 800434c:	f000 fb38 	bl	80049c0 <RCCEx_PLL2_Config>
 8004350:	4603      	mov	r3, r0
 8004352:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004356:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800435a:	2b00      	cmp	r3, #0
 800435c:	d003      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800435e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004362:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436e:	2100      	movs	r1, #0
 8004370:	6139      	str	r1, [r7, #16]
 8004372:	f003 0308 	and.w	r3, r3, #8
 8004376:	617b      	str	r3, [r7, #20]
 8004378:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800437c:	460b      	mov	r3, r1
 800437e:	4313      	orrs	r3, r2
 8004380:	d011      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004386:	3328      	adds	r3, #40	@ 0x28
 8004388:	2100      	movs	r1, #0
 800438a:	4618      	mov	r0, r3
 800438c:	f000 fbca 	bl	8004b24 <RCCEx_PLL3_Config>
 8004390:	4603      	mov	r3, r0
 8004392:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004396:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800439a:	2b00      	cmp	r3, #0
 800439c:	d003      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800439e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80043a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ae:	2100      	movs	r1, #0
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	f003 0310 	and.w	r3, r3, #16
 80043b6:	60fb      	str	r3, [r7, #12]
 80043b8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80043bc:	460b      	mov	r3, r1
 80043be:	4313      	orrs	r3, r2
 80043c0:	d011      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c6:	3328      	adds	r3, #40	@ 0x28
 80043c8:	2101      	movs	r1, #1
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 fbaa 	bl	8004b24 <RCCEx_PLL3_Config>
 80043d0:	4603      	mov	r3, r0
 80043d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80043d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d003      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80043e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ee:	2100      	movs	r1, #0
 80043f0:	6039      	str	r1, [r7, #0]
 80043f2:	f003 0320 	and.w	r3, r3, #32
 80043f6:	607b      	str	r3, [r7, #4]
 80043f8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80043fc:	460b      	mov	r3, r1
 80043fe:	4313      	orrs	r3, r2
 8004400:	d011      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004406:	3328      	adds	r3, #40	@ 0x28
 8004408:	2102      	movs	r1, #2
 800440a:	4618      	mov	r0, r3
 800440c:	f000 fb8a 	bl	8004b24 <RCCEx_PLL3_Config>
 8004410:	4603      	mov	r3, r0
 8004412:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004416:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800441e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004422:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004426:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800442a:	2b00      	cmp	r3, #0
 800442c:	d101      	bne.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800442e:	2300      	movs	r3, #0
 8004430:	e000      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
}
 8004434:	4618      	mov	r0, r3
 8004436:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800443a:	46bd      	mov	sp, r7
 800443c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004440:	58024400 	.word	0x58024400

08004444 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004448:	f7fe fd96 	bl	8002f78 <HAL_RCC_GetHCLKFreq>
 800444c:	4602      	mov	r2, r0
 800444e:	4b06      	ldr	r3, [pc, #24]	@ (8004468 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004450:	6a1b      	ldr	r3, [r3, #32]
 8004452:	091b      	lsrs	r3, r3, #4
 8004454:	f003 0307 	and.w	r3, r3, #7
 8004458:	4904      	ldr	r1, [pc, #16]	@ (800446c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800445a:	5ccb      	ldrb	r3, [r1, r3]
 800445c:	f003 031f 	and.w	r3, r3, #31
 8004460:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004464:	4618      	mov	r0, r3
 8004466:	bd80      	pop	{r7, pc}
 8004468:	58024400 	.word	0x58024400
 800446c:	08006a30 	.word	0x08006a30

08004470 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004470:	b480      	push	{r7}
 8004472:	b089      	sub	sp, #36	@ 0x24
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004478:	4ba1      	ldr	r3, [pc, #644]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800447a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800447c:	f003 0303 	and.w	r3, r3, #3
 8004480:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004482:	4b9f      	ldr	r3, [pc, #636]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004486:	0b1b      	lsrs	r3, r3, #12
 8004488:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800448c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800448e:	4b9c      	ldr	r3, [pc, #624]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004492:	091b      	lsrs	r3, r3, #4
 8004494:	f003 0301 	and.w	r3, r3, #1
 8004498:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800449a:	4b99      	ldr	r3, [pc, #612]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800449c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800449e:	08db      	lsrs	r3, r3, #3
 80044a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80044a4:	693a      	ldr	r2, [r7, #16]
 80044a6:	fb02 f303 	mul.w	r3, r2, r3
 80044aa:	ee07 3a90 	vmov	s15, r3
 80044ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044b2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	f000 8111 	beq.w	80046e0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	f000 8083 	beq.w	80045cc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	f200 80a1 	bhi.w	8004610 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80044ce:	69bb      	ldr	r3, [r7, #24]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d003      	beq.n	80044dc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d056      	beq.n	8004588 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80044da:	e099      	b.n	8004610 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044dc:	4b88      	ldr	r3, [pc, #544]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0320 	and.w	r3, r3, #32
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d02d      	beq.n	8004544 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80044e8:	4b85      	ldr	r3, [pc, #532]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	08db      	lsrs	r3, r3, #3
 80044ee:	f003 0303 	and.w	r3, r3, #3
 80044f2:	4a84      	ldr	r2, [pc, #528]	@ (8004704 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80044f4:	fa22 f303 	lsr.w	r3, r2, r3
 80044f8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	ee07 3a90 	vmov	s15, r3
 8004500:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	ee07 3a90 	vmov	s15, r3
 800450a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800450e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004512:	4b7b      	ldr	r3, [pc, #492]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004516:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800451a:	ee07 3a90 	vmov	s15, r3
 800451e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004522:	ed97 6a03 	vldr	s12, [r7, #12]
 8004526:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004708 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800452a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800452e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004532:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004536:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800453a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800453e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004542:	e087      	b.n	8004654 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	ee07 3a90 	vmov	s15, r3
 800454a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800454e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800470c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004552:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004556:	4b6a      	ldr	r3, [pc, #424]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800455a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800455e:	ee07 3a90 	vmov	s15, r3
 8004562:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004566:	ed97 6a03 	vldr	s12, [r7, #12]
 800456a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004708 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800456e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004572:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004576:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800457a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800457e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004582:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004586:	e065      	b.n	8004654 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	ee07 3a90 	vmov	s15, r3
 800458e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004592:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800459a:	4b59      	ldr	r3, [pc, #356]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800459c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800459e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045a2:	ee07 3a90 	vmov	s15, r3
 80045a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80045ae:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004708 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80045b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80045ca:	e043      	b.n	8004654 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	ee07 3a90 	vmov	s15, r3
 80045d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045d6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004714 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80045da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045de:	4b48      	ldr	r3, [pc, #288]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80045e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045e6:	ee07 3a90 	vmov	s15, r3
 80045ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80045f2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004708 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80045f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800460a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800460e:	e021      	b.n	8004654 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	ee07 3a90 	vmov	s15, r3
 8004616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800461a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800461e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004622:	4b37      	ldr	r3, [pc, #220]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800462a:	ee07 3a90 	vmov	s15, r3
 800462e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004632:	ed97 6a03 	vldr	s12, [r7, #12]
 8004636:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004708 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800463a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800463e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004642:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004646:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800464a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800464e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004652:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004654:	4b2a      	ldr	r3, [pc, #168]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004658:	0a5b      	lsrs	r3, r3, #9
 800465a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800465e:	ee07 3a90 	vmov	s15, r3
 8004662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004666:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800466a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800466e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004672:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004676:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800467a:	ee17 2a90 	vmov	r2, s15
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004682:	4b1f      	ldr	r3, [pc, #124]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004686:	0c1b      	lsrs	r3, r3, #16
 8004688:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800468c:	ee07 3a90 	vmov	s15, r3
 8004690:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004694:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004698:	ee37 7a87 	vadd.f32	s14, s15, s14
 800469c:	edd7 6a07 	vldr	s13, [r7, #28]
 80046a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046a8:	ee17 2a90 	vmov	r2, s15
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80046b0:	4b13      	ldr	r3, [pc, #76]	@ (8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b4:	0e1b      	lsrs	r3, r3, #24
 80046b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046ba:	ee07 3a90 	vmov	s15, r3
 80046be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80046ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80046ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046d6:	ee17 2a90 	vmov	r2, s15
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80046de:	e008      	b.n	80046f2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	609a      	str	r2, [r3, #8]
}
 80046f2:	bf00      	nop
 80046f4:	3724      	adds	r7, #36	@ 0x24
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	58024400 	.word	0x58024400
 8004704:	03d09000 	.word	0x03d09000
 8004708:	46000000 	.word	0x46000000
 800470c:	4c742400 	.word	0x4c742400
 8004710:	4a742400 	.word	0x4a742400
 8004714:	4bbebc20 	.word	0x4bbebc20

08004718 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004718:	b480      	push	{r7}
 800471a:	b089      	sub	sp, #36	@ 0x24
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004720:	4ba1      	ldr	r3, [pc, #644]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004724:	f003 0303 	and.w	r3, r3, #3
 8004728:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800472a:	4b9f      	ldr	r3, [pc, #636]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800472c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800472e:	0d1b      	lsrs	r3, r3, #20
 8004730:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004734:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004736:	4b9c      	ldr	r3, [pc, #624]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473a:	0a1b      	lsrs	r3, r3, #8
 800473c:	f003 0301 	and.w	r3, r3, #1
 8004740:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004742:	4b99      	ldr	r3, [pc, #612]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004746:	08db      	lsrs	r3, r3, #3
 8004748:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800474c:	693a      	ldr	r2, [r7, #16]
 800474e:	fb02 f303 	mul.w	r3, r2, r3
 8004752:	ee07 3a90 	vmov	s15, r3
 8004756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800475a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 8111 	beq.w	8004988 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	2b02      	cmp	r3, #2
 800476a:	f000 8083 	beq.w	8004874 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	2b02      	cmp	r3, #2
 8004772:	f200 80a1 	bhi.w	80048b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d003      	beq.n	8004784 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d056      	beq.n	8004830 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004782:	e099      	b.n	80048b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004784:	4b88      	ldr	r3, [pc, #544]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0320 	and.w	r3, r3, #32
 800478c:	2b00      	cmp	r3, #0
 800478e:	d02d      	beq.n	80047ec <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004790:	4b85      	ldr	r3, [pc, #532]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	08db      	lsrs	r3, r3, #3
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	4a84      	ldr	r2, [pc, #528]	@ (80049ac <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800479c:	fa22 f303 	lsr.w	r3, r2, r3
 80047a0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	ee07 3a90 	vmov	s15, r3
 80047a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	ee07 3a90 	vmov	s15, r3
 80047b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047ba:	4b7b      	ldr	r3, [pc, #492]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047c2:	ee07 3a90 	vmov	s15, r3
 80047c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80047ce:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80049b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80047d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047e6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80047ea:	e087      	b.n	80048fc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	ee07 3a90 	vmov	s15, r3
 80047f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047f6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80049b4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80047fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047fe:	4b6a      	ldr	r3, [pc, #424]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004802:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004806:	ee07 3a90 	vmov	s15, r3
 800480a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800480e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004812:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80049b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004816:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800481a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800481e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004822:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800482a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800482e:	e065      	b.n	80048fc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	ee07 3a90 	vmov	s15, r3
 8004836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800483a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800483e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004842:	4b59      	ldr	r3, [pc, #356]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004846:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800484a:	ee07 3a90 	vmov	s15, r3
 800484e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004852:	ed97 6a03 	vldr	s12, [r7, #12]
 8004856:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80049b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800485a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800485e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004862:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004866:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800486a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800486e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004872:	e043      	b.n	80048fc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	ee07 3a90 	vmov	s15, r3
 800487a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800487e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80049bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004882:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004886:	4b48      	ldr	r3, [pc, #288]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800488a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800488e:	ee07 3a90 	vmov	s15, r3
 8004892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004896:	ed97 6a03 	vldr	s12, [r7, #12]
 800489a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80049b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800489e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048b6:	e021      	b.n	80048fc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	ee07 3a90 	vmov	s15, r3
 80048be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048c2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80048c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048ca:	4b37      	ldr	r3, [pc, #220]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048d2:	ee07 3a90 	vmov	s15, r3
 80048d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048da:	ed97 6a03 	vldr	s12, [r7, #12]
 80048de:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80049b0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80048e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048fa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80048fc:	4b2a      	ldr	r3, [pc, #168]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004900:	0a5b      	lsrs	r3, r3, #9
 8004902:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004906:	ee07 3a90 	vmov	s15, r3
 800490a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800490e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004912:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004916:	edd7 6a07 	vldr	s13, [r7, #28]
 800491a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800491e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004922:	ee17 2a90 	vmov	r2, s15
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800492a:	4b1f      	ldr	r3, [pc, #124]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800492c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492e:	0c1b      	lsrs	r3, r3, #16
 8004930:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004934:	ee07 3a90 	vmov	s15, r3
 8004938:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800493c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004940:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004944:	edd7 6a07 	vldr	s13, [r7, #28]
 8004948:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800494c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004950:	ee17 2a90 	vmov	r2, s15
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004958:	4b13      	ldr	r3, [pc, #76]	@ (80049a8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800495a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495c:	0e1b      	lsrs	r3, r3, #24
 800495e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004962:	ee07 3a90 	vmov	s15, r3
 8004966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800496a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800496e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004972:	edd7 6a07 	vldr	s13, [r7, #28]
 8004976:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800497a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800497e:	ee17 2a90 	vmov	r2, s15
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004986:	e008      	b.n	800499a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	609a      	str	r2, [r3, #8]
}
 800499a:	bf00      	nop
 800499c:	3724      	adds	r7, #36	@ 0x24
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	58024400 	.word	0x58024400
 80049ac:	03d09000 	.word	0x03d09000
 80049b0:	46000000 	.word	0x46000000
 80049b4:	4c742400 	.word	0x4c742400
 80049b8:	4a742400 	.word	0x4a742400
 80049bc:	4bbebc20 	.word	0x4bbebc20

080049c0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049ca:	2300      	movs	r3, #0
 80049cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80049ce:	4b53      	ldr	r3, [pc, #332]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 80049d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d2:	f003 0303 	and.w	r3, r3, #3
 80049d6:	2b03      	cmp	r3, #3
 80049d8:	d101      	bne.n	80049de <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e099      	b.n	8004b12 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80049de:	4b4f      	ldr	r3, [pc, #316]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a4e      	ldr	r2, [pc, #312]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 80049e4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80049e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049ea:	f7fc faa5 	bl	8000f38 <HAL_GetTick>
 80049ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80049f0:	e008      	b.n	8004a04 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80049f2:	f7fc faa1 	bl	8000f38 <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	d901      	bls.n	8004a04 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e086      	b.n	8004b12 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004a04:	4b45      	ldr	r3, [pc, #276]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d1f0      	bne.n	80049f2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004a10:	4b42      	ldr	r3, [pc, #264]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a14:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	031b      	lsls	r3, r3, #12
 8004a1e:	493f      	ldr	r1, [pc, #252]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	628b      	str	r3, [r1, #40]	@ 0x28
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	3b01      	subs	r3, #1
 8004a2a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	3b01      	subs	r3, #1
 8004a34:	025b      	lsls	r3, r3, #9
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	431a      	orrs	r2, r3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	041b      	lsls	r3, r3, #16
 8004a42:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004a46:	431a      	orrs	r2, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	691b      	ldr	r3, [r3, #16]
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	061b      	lsls	r3, r3, #24
 8004a50:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004a54:	4931      	ldr	r1, [pc, #196]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004a5a:	4b30      	ldr	r3, [pc, #192]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a5e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	492d      	ldr	r1, [pc, #180]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004a6c:	4b2b      	ldr	r3, [pc, #172]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a70:	f023 0220 	bic.w	r2, r3, #32
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	699b      	ldr	r3, [r3, #24]
 8004a78:	4928      	ldr	r1, [pc, #160]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004a7e:	4b27      	ldr	r3, [pc, #156]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a82:	4a26      	ldr	r2, [pc, #152]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004a84:	f023 0310 	bic.w	r3, r3, #16
 8004a88:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004a8a:	4b24      	ldr	r3, [pc, #144]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004a8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a8e:	4b24      	ldr	r3, [pc, #144]	@ (8004b20 <RCCEx_PLL2_Config+0x160>)
 8004a90:	4013      	ands	r3, r2
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	69d2      	ldr	r2, [r2, #28]
 8004a96:	00d2      	lsls	r2, r2, #3
 8004a98:	4920      	ldr	r1, [pc, #128]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004a9e:	4b1f      	ldr	r3, [pc, #124]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004aa4:	f043 0310 	orr.w	r3, r3, #16
 8004aa8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d106      	bne.n	8004abe <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004ab0:	4b1a      	ldr	r3, [pc, #104]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab4:	4a19      	ldr	r2, [pc, #100]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004ab6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004aba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004abc:	e00f      	b.n	8004ade <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d106      	bne.n	8004ad2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004ac4:	4b15      	ldr	r3, [pc, #84]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac8:	4a14      	ldr	r2, [pc, #80]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004aca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ace:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ad0:	e005      	b.n	8004ade <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004ad2:	4b12      	ldr	r3, [pc, #72]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad6:	4a11      	ldr	r2, [pc, #68]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004ad8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004adc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004ade:	4b0f      	ldr	r3, [pc, #60]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a0e      	ldr	r2, [pc, #56]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004ae4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ae8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004aea:	f7fc fa25 	bl	8000f38 <HAL_GetTick>
 8004aee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004af0:	e008      	b.n	8004b04 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004af2:	f7fc fa21 	bl	8000f38 <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d901      	bls.n	8004b04 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e006      	b.n	8004b12 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004b04:	4b05      	ldr	r3, [pc, #20]	@ (8004b1c <RCCEx_PLL2_Config+0x15c>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d0f0      	beq.n	8004af2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3710      	adds	r7, #16
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	58024400 	.word	0x58024400
 8004b20:	ffff0007 	.word	0xffff0007

08004b24 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b32:	4b53      	ldr	r3, [pc, #332]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b36:	f003 0303 	and.w	r3, r3, #3
 8004b3a:	2b03      	cmp	r3, #3
 8004b3c:	d101      	bne.n	8004b42 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e099      	b.n	8004c76 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004b42:	4b4f      	ldr	r3, [pc, #316]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a4e      	ldr	r2, [pc, #312]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004b48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b4e:	f7fc f9f3 	bl	8000f38 <HAL_GetTick>
 8004b52:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004b54:	e008      	b.n	8004b68 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004b56:	f7fc f9ef 	bl	8000f38 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d901      	bls.n	8004b68 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e086      	b.n	8004c76 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004b68:	4b45      	ldr	r3, [pc, #276]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1f0      	bne.n	8004b56 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004b74:	4b42      	ldr	r3, [pc, #264]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b78:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	051b      	lsls	r3, r3, #20
 8004b82:	493f      	ldr	r1, [pc, #252]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	628b      	str	r3, [r1, #40]	@ 0x28
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	3b01      	subs	r3, #1
 8004b8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	3b01      	subs	r3, #1
 8004b98:	025b      	lsls	r3, r3, #9
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	431a      	orrs	r2, r3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	041b      	lsls	r3, r3, #16
 8004ba6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004baa:	431a      	orrs	r2, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	691b      	ldr	r3, [r3, #16]
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	061b      	lsls	r3, r3, #24
 8004bb4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004bb8:	4931      	ldr	r1, [pc, #196]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004bbe:	4b30      	ldr	r3, [pc, #192]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bc2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	492d      	ldr	r1, [pc, #180]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004bd0:	4b2b      	ldr	r3, [pc, #172]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	4928      	ldr	r1, [pc, #160]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004bde:	4313      	orrs	r3, r2
 8004be0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004be2:	4b27      	ldr	r3, [pc, #156]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be6:	4a26      	ldr	r2, [pc, #152]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004be8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004bee:	4b24      	ldr	r3, [pc, #144]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004bf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bf2:	4b24      	ldr	r3, [pc, #144]	@ (8004c84 <RCCEx_PLL3_Config+0x160>)
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	69d2      	ldr	r2, [r2, #28]
 8004bfa:	00d2      	lsls	r2, r2, #3
 8004bfc:	4920      	ldr	r1, [pc, #128]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004c02:	4b1f      	ldr	r3, [pc, #124]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c06:	4a1e      	ldr	r2, [pc, #120]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004c08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d106      	bne.n	8004c22 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004c14:	4b1a      	ldr	r3, [pc, #104]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c18:	4a19      	ldr	r2, [pc, #100]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004c1a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c20:	e00f      	b.n	8004c42 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d106      	bne.n	8004c36 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004c28:	4b15      	ldr	r3, [pc, #84]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c2c:	4a14      	ldr	r2, [pc, #80]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004c2e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004c32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c34:	e005      	b.n	8004c42 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004c36:	4b12      	ldr	r3, [pc, #72]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3a:	4a11      	ldr	r2, [pc, #68]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004c3c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c40:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004c42:	4b0f      	ldr	r3, [pc, #60]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a0e      	ldr	r2, [pc, #56]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004c48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c4e:	f7fc f973 	bl	8000f38 <HAL_GetTick>
 8004c52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004c54:	e008      	b.n	8004c68 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004c56:	f7fc f96f 	bl	8000f38 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d901      	bls.n	8004c68 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e006      	b.n	8004c76 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004c68:	4b05      	ldr	r3, [pc, #20]	@ (8004c80 <RCCEx_PLL3_Config+0x15c>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d0f0      	beq.n	8004c56 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3710      	adds	r7, #16
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	58024400 	.word	0x58024400
 8004c84:	ffff0007 	.word	0xffff0007

08004c88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b082      	sub	sp, #8
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d101      	bne.n	8004c9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e042      	b.n	8004d20 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d106      	bne.n	8004cb2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f7fb ff97 	bl	8000be0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2224      	movs	r2, #36	@ 0x24
 8004cb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f022 0201 	bic.w	r2, r2, #1
 8004cc8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d002      	beq.n	8004cd8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f001 fadc 	bl	8006290 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 fd71 	bl	80057c0 <UART_SetConfig>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d101      	bne.n	8004ce8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e01b      	b.n	8004d20 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	685a      	ldr	r2, [r3, #4]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004cf6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	689a      	ldr	r2, [r3, #8]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f042 0201 	orr.w	r2, r2, #1
 8004d16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f001 fb5b 	bl	80063d4 <UART_CheckIdleState>
 8004d1e:	4603      	mov	r3, r0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3708      	adds	r7, #8
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b08a      	sub	sp, #40	@ 0x28
 8004d2c:	af02      	add	r7, sp, #8
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	603b      	str	r3, [r7, #0]
 8004d34:	4613      	mov	r3, r2
 8004d36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d3e:	2b20      	cmp	r3, #32
 8004d40:	d17b      	bne.n	8004e3a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d002      	beq.n	8004d4e <HAL_UART_Transmit+0x26>
 8004d48:	88fb      	ldrh	r3, [r7, #6]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e074      	b.n	8004e3c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2221      	movs	r2, #33	@ 0x21
 8004d5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d62:	f7fc f8e9 	bl	8000f38 <HAL_GetTick>
 8004d66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	88fa      	ldrh	r2, [r7, #6]
 8004d6c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	88fa      	ldrh	r2, [r7, #6]
 8004d74:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d80:	d108      	bne.n	8004d94 <HAL_UART_Transmit+0x6c>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d104      	bne.n	8004d94 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	61bb      	str	r3, [r7, #24]
 8004d92:	e003      	b.n	8004d9c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d9c:	e030      	b.n	8004e00 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	9300      	str	r3, [sp, #0]
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	2200      	movs	r2, #0
 8004da6:	2180      	movs	r1, #128	@ 0x80
 8004da8:	68f8      	ldr	r0, [r7, #12]
 8004daa:	f001 fbbd 	bl	8006528 <UART_WaitOnFlagUntilTimeout>
 8004dae:	4603      	mov	r3, r0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d005      	beq.n	8004dc0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2220      	movs	r2, #32
 8004db8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e03d      	b.n	8004e3c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004dc0:	69fb      	ldr	r3, [r7, #28]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d10b      	bne.n	8004dde <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004dc6:	69bb      	ldr	r3, [r7, #24]
 8004dc8:	881b      	ldrh	r3, [r3, #0]
 8004dca:	461a      	mov	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004dd4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	3302      	adds	r3, #2
 8004dda:	61bb      	str	r3, [r7, #24]
 8004ddc:	e007      	b.n	8004dee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	781a      	ldrb	r2, [r3, #0]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	3301      	adds	r3, #1
 8004dec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	3b01      	subs	r3, #1
 8004df8:	b29a      	uxth	r2, r3
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d1c8      	bne.n	8004d9e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	9300      	str	r3, [sp, #0]
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	2200      	movs	r2, #0
 8004e14:	2140      	movs	r1, #64	@ 0x40
 8004e16:	68f8      	ldr	r0, [r7, #12]
 8004e18:	f001 fb86 	bl	8006528 <UART_WaitOnFlagUntilTimeout>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d005      	beq.n	8004e2e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2220      	movs	r2, #32
 8004e26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e006      	b.n	8004e3c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2220      	movs	r2, #32
 8004e32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004e36:	2300      	movs	r3, #0
 8004e38:	e000      	b.n	8004e3c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004e3a:	2302      	movs	r3, #2
  }
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3720      	adds	r7, #32
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b08a      	sub	sp, #40	@ 0x28
 8004e48:	af02      	add	r7, sp, #8
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	603b      	str	r3, [r7, #0]
 8004e50:	4613      	mov	r3, r2
 8004e52:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e5a:	2b20      	cmp	r3, #32
 8004e5c:	f040 80b5 	bne.w	8004fca <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d002      	beq.n	8004e6c <HAL_UART_Receive+0x28>
 8004e66:	88fb      	ldrh	r3, [r7, #6]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d101      	bne.n	8004e70 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e0ad      	b.n	8004fcc <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2222      	movs	r2, #34	@ 0x22
 8004e7c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e86:	f7fc f857 	bl	8000f38 <HAL_GetTick>
 8004e8a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	88fa      	ldrh	r2, [r7, #6]
 8004e90:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	88fa      	ldrh	r2, [r7, #6]
 8004e98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ea4:	d10e      	bne.n	8004ec4 <HAL_UART_Receive+0x80>
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d105      	bne.n	8004eba <HAL_UART_Receive+0x76>
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004eb4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004eb8:	e02d      	b.n	8004f16 <HAL_UART_Receive+0xd2>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	22ff      	movs	r2, #255	@ 0xff
 8004ebe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004ec2:	e028      	b.n	8004f16 <HAL_UART_Receive+0xd2>
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10d      	bne.n	8004ee8 <HAL_UART_Receive+0xa4>
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	691b      	ldr	r3, [r3, #16]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d104      	bne.n	8004ede <HAL_UART_Receive+0x9a>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	22ff      	movs	r2, #255	@ 0xff
 8004ed8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004edc:	e01b      	b.n	8004f16 <HAL_UART_Receive+0xd2>
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	227f      	movs	r2, #127	@ 0x7f
 8004ee2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004ee6:	e016      	b.n	8004f16 <HAL_UART_Receive+0xd2>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ef0:	d10d      	bne.n	8004f0e <HAL_UART_Receive+0xca>
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d104      	bne.n	8004f04 <HAL_UART_Receive+0xc0>
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	227f      	movs	r2, #127	@ 0x7f
 8004efe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004f02:	e008      	b.n	8004f16 <HAL_UART_Receive+0xd2>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	223f      	movs	r2, #63	@ 0x3f
 8004f08:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004f0c:	e003      	b.n	8004f16 <HAL_UART_Receive+0xd2>
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004f1c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f26:	d108      	bne.n	8004f3a <HAL_UART_Receive+0xf6>
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	691b      	ldr	r3, [r3, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d104      	bne.n	8004f3a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004f30:	2300      	movs	r3, #0
 8004f32:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	61bb      	str	r3, [r7, #24]
 8004f38:	e003      	b.n	8004f42 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004f42:	e036      	b.n	8004fb2 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	9300      	str	r3, [sp, #0]
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	2120      	movs	r1, #32
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f001 faea 	bl	8006528 <UART_WaitOnFlagUntilTimeout>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d005      	beq.n	8004f66 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2220      	movs	r2, #32
 8004f5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	e032      	b.n	8004fcc <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10c      	bne.n	8004f86 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f72:	b29a      	uxth	r2, r3
 8004f74:	8a7b      	ldrh	r3, [r7, #18]
 8004f76:	4013      	ands	r3, r2
 8004f78:	b29a      	uxth	r2, r3
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	3302      	adds	r3, #2
 8004f82:	61bb      	str	r3, [r7, #24]
 8004f84:	e00c      	b.n	8004fa0 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8c:	b2da      	uxtb	r2, r3
 8004f8e:	8a7b      	ldrh	r3, [r7, #18]
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	4013      	ands	r3, r2
 8004f94:	b2da      	uxtb	r2, r3
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	3b01      	subs	r3, #1
 8004faa:	b29a      	uxth	r2, r3
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1c2      	bne.n	8004f44 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2220      	movs	r2, #32
 8004fc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	e000      	b.n	8004fcc <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8004fca:	2302      	movs	r3, #2
  }
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3720      	adds	r7, #32
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b0ba      	sub	sp, #232	@ 0xe8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	69db      	ldr	r3, [r3, #28]
 8004fe2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004ffa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004ffe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005002:	4013      	ands	r3, r2
 8005004:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005008:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800500c:	2b00      	cmp	r3, #0
 800500e:	d11b      	bne.n	8005048 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005010:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005014:	f003 0320 	and.w	r3, r3, #32
 8005018:	2b00      	cmp	r3, #0
 800501a:	d015      	beq.n	8005048 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800501c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005020:	f003 0320 	and.w	r3, r3, #32
 8005024:	2b00      	cmp	r3, #0
 8005026:	d105      	bne.n	8005034 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005028:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800502c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d009      	beq.n	8005048 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005038:	2b00      	cmp	r3, #0
 800503a:	f000 8393 	beq.w	8005764 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	4798      	blx	r3
      }
      return;
 8005046:	e38d      	b.n	8005764 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005048:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800504c:	2b00      	cmp	r3, #0
 800504e:	f000 8123 	beq.w	8005298 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005052:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005056:	4b8d      	ldr	r3, [pc, #564]	@ (800528c <HAL_UART_IRQHandler+0x2b8>)
 8005058:	4013      	ands	r3, r2
 800505a:	2b00      	cmp	r3, #0
 800505c:	d106      	bne.n	800506c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800505e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005062:	4b8b      	ldr	r3, [pc, #556]	@ (8005290 <HAL_UART_IRQHandler+0x2bc>)
 8005064:	4013      	ands	r3, r2
 8005066:	2b00      	cmp	r3, #0
 8005068:	f000 8116 	beq.w	8005298 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800506c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005070:	f003 0301 	and.w	r3, r3, #1
 8005074:	2b00      	cmp	r3, #0
 8005076:	d011      	beq.n	800509c <HAL_UART_IRQHandler+0xc8>
 8005078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800507c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005080:	2b00      	cmp	r3, #0
 8005082:	d00b      	beq.n	800509c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2201      	movs	r2, #1
 800508a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005092:	f043 0201 	orr.w	r2, r3, #1
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800509c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050a0:	f003 0302 	and.w	r3, r3, #2
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d011      	beq.n	80050cc <HAL_UART_IRQHandler+0xf8>
 80050a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050ac:	f003 0301 	and.w	r3, r3, #1
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00b      	beq.n	80050cc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2202      	movs	r2, #2
 80050ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050c2:	f043 0204 	orr.w	r2, r3, #4
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050d0:	f003 0304 	and.w	r3, r3, #4
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d011      	beq.n	80050fc <HAL_UART_IRQHandler+0x128>
 80050d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050dc:	f003 0301 	and.w	r3, r3, #1
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d00b      	beq.n	80050fc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2204      	movs	r2, #4
 80050ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050f2:	f043 0202 	orr.w	r2, r3, #2
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80050fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005100:	f003 0308 	and.w	r3, r3, #8
 8005104:	2b00      	cmp	r3, #0
 8005106:	d017      	beq.n	8005138 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005108:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800510c:	f003 0320 	and.w	r3, r3, #32
 8005110:	2b00      	cmp	r3, #0
 8005112:	d105      	bne.n	8005120 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005114:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005118:	4b5c      	ldr	r3, [pc, #368]	@ (800528c <HAL_UART_IRQHandler+0x2b8>)
 800511a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00b      	beq.n	8005138 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2208      	movs	r2, #8
 8005126:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800512e:	f043 0208 	orr.w	r2, r3, #8
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800513c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005140:	2b00      	cmp	r3, #0
 8005142:	d012      	beq.n	800516a <HAL_UART_IRQHandler+0x196>
 8005144:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005148:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d00c      	beq.n	800516a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005158:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005160:	f043 0220 	orr.w	r2, r3, #32
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005170:	2b00      	cmp	r3, #0
 8005172:	f000 82f9 	beq.w	8005768 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800517a:	f003 0320 	and.w	r3, r3, #32
 800517e:	2b00      	cmp	r3, #0
 8005180:	d013      	beq.n	80051aa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005182:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005186:	f003 0320 	and.w	r3, r3, #32
 800518a:	2b00      	cmp	r3, #0
 800518c:	d105      	bne.n	800519a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800518e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d007      	beq.n	80051aa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d003      	beq.n	80051aa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051be:	2b40      	cmp	r3, #64	@ 0x40
 80051c0:	d005      	beq.n	80051ce <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80051c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d054      	beq.n	8005278 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f001 fa18 	bl	8006604 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051de:	2b40      	cmp	r3, #64	@ 0x40
 80051e0:	d146      	bne.n	8005270 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	3308      	adds	r3, #8
 80051e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80051f0:	e853 3f00 	ldrex	r3, [r3]
 80051f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80051f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80051fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005200:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	3308      	adds	r3, #8
 800520a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800520e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005212:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005216:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800521a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800521e:	e841 2300 	strex	r3, r2, [r1]
 8005222:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005226:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1d9      	bne.n	80051e2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005234:	2b00      	cmp	r3, #0
 8005236:	d017      	beq.n	8005268 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800523e:	4a15      	ldr	r2, [pc, #84]	@ (8005294 <HAL_UART_IRQHandler+0x2c0>)
 8005240:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005248:	4618      	mov	r0, r3
 800524a:	f7fc fabb 	bl	80017c4 <HAL_DMA_Abort_IT>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d019      	beq.n	8005288 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800525a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005262:	4610      	mov	r0, r2
 8005264:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005266:	e00f      	b.n	8005288 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f000 fa93 	bl	8005794 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800526e:	e00b      	b.n	8005288 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f000 fa8f 	bl	8005794 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005276:	e007      	b.n	8005288 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f000 fa8b 	bl	8005794 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005286:	e26f      	b.n	8005768 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005288:	bf00      	nop
    return;
 800528a:	e26d      	b.n	8005768 <HAL_UART_IRQHandler+0x794>
 800528c:	10000001 	.word	0x10000001
 8005290:	04000120 	.word	0x04000120
 8005294:	080066d1 	.word	0x080066d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800529c:	2b01      	cmp	r3, #1
 800529e:	f040 8203 	bne.w	80056a8 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80052a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052a6:	f003 0310 	and.w	r3, r3, #16
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	f000 81fc 	beq.w	80056a8 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80052b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052b4:	f003 0310 	and.w	r3, r3, #16
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	f000 81f5 	beq.w	80056a8 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	2210      	movs	r2, #16
 80052c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052d0:	2b40      	cmp	r3, #64	@ 0x40
 80052d2:	f040 816d 	bne.w	80055b0 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4aa4      	ldr	r2, [pc, #656]	@ (8005570 <HAL_UART_IRQHandler+0x59c>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d068      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4aa1      	ldr	r2, [pc, #644]	@ (8005574 <HAL_UART_IRQHandler+0x5a0>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d061      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a9f      	ldr	r2, [pc, #636]	@ (8005578 <HAL_UART_IRQHandler+0x5a4>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d05a      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a9c      	ldr	r2, [pc, #624]	@ (800557c <HAL_UART_IRQHandler+0x5a8>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d053      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a9a      	ldr	r2, [pc, #616]	@ (8005580 <HAL_UART_IRQHandler+0x5ac>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d04c      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a97      	ldr	r2, [pc, #604]	@ (8005584 <HAL_UART_IRQHandler+0x5b0>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d045      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a95      	ldr	r2, [pc, #596]	@ (8005588 <HAL_UART_IRQHandler+0x5b4>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d03e      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a92      	ldr	r2, [pc, #584]	@ (800558c <HAL_UART_IRQHandler+0x5b8>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d037      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a90      	ldr	r2, [pc, #576]	@ (8005590 <HAL_UART_IRQHandler+0x5bc>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d030      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a8d      	ldr	r2, [pc, #564]	@ (8005594 <HAL_UART_IRQHandler+0x5c0>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d029      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a8b      	ldr	r2, [pc, #556]	@ (8005598 <HAL_UART_IRQHandler+0x5c4>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d022      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a88      	ldr	r2, [pc, #544]	@ (800559c <HAL_UART_IRQHandler+0x5c8>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d01b      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a86      	ldr	r2, [pc, #536]	@ (80055a0 <HAL_UART_IRQHandler+0x5cc>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d014      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a83      	ldr	r2, [pc, #524]	@ (80055a4 <HAL_UART_IRQHandler+0x5d0>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d00d      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a81      	ldr	r2, [pc, #516]	@ (80055a8 <HAL_UART_IRQHandler+0x5d4>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d006      	beq.n	80053b6 <HAL_UART_IRQHandler+0x3e2>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a7e      	ldr	r2, [pc, #504]	@ (80055ac <HAL_UART_IRQHandler+0x5d8>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d106      	bne.n	80053c4 <HAL_UART_IRQHandler+0x3f0>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	e005      	b.n	80053d0 <HAL_UART_IRQHandler+0x3fc>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80053d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80053d8:	2b00      	cmp	r3, #0
 80053da:	f000 80ad 	beq.w	8005538 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80053e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053e8:	429a      	cmp	r2, r3
 80053ea:	f080 80a5 	bcs.w	8005538 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053fe:	69db      	ldr	r3, [r3, #28]
 8005400:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005404:	f000 8087 	beq.w	8005516 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005410:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005414:	e853 3f00 	ldrex	r3, [r3]
 8005418:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800541c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005420:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005424:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	461a      	mov	r2, r3
 800542e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005432:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005436:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800543a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800543e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005442:	e841 2300 	strex	r3, r2, [r1]
 8005446:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800544a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1da      	bne.n	8005408 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	3308      	adds	r3, #8
 8005458:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800545c:	e853 3f00 	ldrex	r3, [r3]
 8005460:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005462:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005464:	f023 0301 	bic.w	r3, r3, #1
 8005468:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	3308      	adds	r3, #8
 8005472:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005476:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800547a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800547e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005482:	e841 2300 	strex	r3, r2, [r1]
 8005486:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005488:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1e1      	bne.n	8005452 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	3308      	adds	r3, #8
 8005494:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005496:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005498:	e853 3f00 	ldrex	r3, [r3]
 800549c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800549e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80054a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	3308      	adds	r3, #8
 80054ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80054b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80054b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80054b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80054ba:	e841 2300 	strex	r3, r2, [r1]
 80054be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80054c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d1e3      	bne.n	800548e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2220      	movs	r2, #32
 80054ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054dc:	e853 3f00 	ldrex	r3, [r3]
 80054e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80054e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054e4:	f023 0310 	bic.w	r3, r3, #16
 80054e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	461a      	mov	r2, r3
 80054f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80054f8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80054fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80054fe:	e841 2300 	strex	r3, r2, [r1]
 8005502:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005504:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1e4      	bne.n	80054d4 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005510:	4618      	mov	r0, r3
 8005512:	f7fb fe39 	bl	8001188 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2202      	movs	r2, #2
 800551a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005528:	b29b      	uxth	r3, r3
 800552a:	1ad3      	subs	r3, r2, r3
 800552c:	b29b      	uxth	r3, r3
 800552e:	4619      	mov	r1, r3
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f000 f939 	bl	80057a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005536:	e119      	b.n	800576c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800553e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005542:	429a      	cmp	r2, r3
 8005544:	f040 8112 	bne.w	800576c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800554e:	69db      	ldr	r3, [r3, #28]
 8005550:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005554:	f040 810a 	bne.w	800576c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2202      	movs	r2, #2
 800555c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005564:	4619      	mov	r1, r3
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 f91e 	bl	80057a8 <HAL_UARTEx_RxEventCallback>
      return;
 800556c:	e0fe      	b.n	800576c <HAL_UART_IRQHandler+0x798>
 800556e:	bf00      	nop
 8005570:	40020010 	.word	0x40020010
 8005574:	40020028 	.word	0x40020028
 8005578:	40020040 	.word	0x40020040
 800557c:	40020058 	.word	0x40020058
 8005580:	40020070 	.word	0x40020070
 8005584:	40020088 	.word	0x40020088
 8005588:	400200a0 	.word	0x400200a0
 800558c:	400200b8 	.word	0x400200b8
 8005590:	40020410 	.word	0x40020410
 8005594:	40020428 	.word	0x40020428
 8005598:	40020440 	.word	0x40020440
 800559c:	40020458 	.word	0x40020458
 80055a0:	40020470 	.word	0x40020470
 80055a4:	40020488 	.word	0x40020488
 80055a8:	400204a0 	.word	0x400204a0
 80055ac:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80055bc:	b29b      	uxth	r3, r3
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f000 80cf 	beq.w	8005770 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 80055d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	f000 80ca 	beq.w	8005770 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e4:	e853 3f00 	ldrex	r3, [r3]
 80055e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	461a      	mov	r2, r3
 80055fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80055fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8005600:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005602:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005604:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005606:	e841 2300 	strex	r3, r2, [r1]
 800560a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800560c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1e4      	bne.n	80055dc <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	3308      	adds	r3, #8
 8005618:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561c:	e853 3f00 	ldrex	r3, [r3]
 8005620:	623b      	str	r3, [r7, #32]
   return(result);
 8005622:	6a3a      	ldr	r2, [r7, #32]
 8005624:	4b55      	ldr	r3, [pc, #340]	@ (800577c <HAL_UART_IRQHandler+0x7a8>)
 8005626:	4013      	ands	r3, r2
 8005628:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	3308      	adds	r3, #8
 8005632:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005636:	633a      	str	r2, [r7, #48]	@ 0x30
 8005638:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800563c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800563e:	e841 2300 	strex	r3, r2, [r1]
 8005642:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005646:	2b00      	cmp	r3, #0
 8005648:	d1e3      	bne.n	8005612 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2220      	movs	r2, #32
 800564e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	e853 3f00 	ldrex	r3, [r3]
 800566a:	60fb      	str	r3, [r7, #12]
   return(result);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f023 0310 	bic.w	r3, r3, #16
 8005672:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	461a      	mov	r2, r3
 800567c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005680:	61fb      	str	r3, [r7, #28]
 8005682:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005684:	69b9      	ldr	r1, [r7, #24]
 8005686:	69fa      	ldr	r2, [r7, #28]
 8005688:	e841 2300 	strex	r3, r2, [r1]
 800568c:	617b      	str	r3, [r7, #20]
   return(result);
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d1e4      	bne.n	800565e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2202      	movs	r2, #2
 8005698:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800569a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800569e:	4619      	mov	r1, r3
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f000 f881 	bl	80057a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80056a6:	e063      	b.n	8005770 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80056a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00e      	beq.n	80056d2 <HAL_UART_IRQHandler+0x6fe>
 80056b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d008      	beq.n	80056d2 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80056c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f001 f83d 	bl	800674a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80056d0:	e051      	b.n	8005776 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80056d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d014      	beq.n	8005708 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80056de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d105      	bne.n	80056f6 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80056ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d008      	beq.n	8005708 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d03a      	beq.n	8005774 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	4798      	blx	r3
    }
    return;
 8005706:	e035      	b.n	8005774 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005708:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800570c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005710:	2b00      	cmp	r3, #0
 8005712:	d009      	beq.n	8005728 <HAL_UART_IRQHandler+0x754>
 8005714:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800571c:	2b00      	cmp	r3, #0
 800571e:	d003      	beq.n	8005728 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 ffe7 	bl	80066f4 <UART_EndTransmit_IT>
    return;
 8005726:	e026      	b.n	8005776 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800572c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005730:	2b00      	cmp	r3, #0
 8005732:	d009      	beq.n	8005748 <HAL_UART_IRQHandler+0x774>
 8005734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005738:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800573c:	2b00      	cmp	r3, #0
 800573e:	d003      	beq.n	8005748 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f001 f816 	bl	8006772 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005746:	e016      	b.n	8005776 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800574c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005750:	2b00      	cmp	r3, #0
 8005752:	d010      	beq.n	8005776 <HAL_UART_IRQHandler+0x7a2>
 8005754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005758:	2b00      	cmp	r3, #0
 800575a:	da0c      	bge.n	8005776 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 fffe 	bl	800675e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005762:	e008      	b.n	8005776 <HAL_UART_IRQHandler+0x7a2>
      return;
 8005764:	bf00      	nop
 8005766:	e006      	b.n	8005776 <HAL_UART_IRQHandler+0x7a2>
    return;
 8005768:	bf00      	nop
 800576a:	e004      	b.n	8005776 <HAL_UART_IRQHandler+0x7a2>
      return;
 800576c:	bf00      	nop
 800576e:	e002      	b.n	8005776 <HAL_UART_IRQHandler+0x7a2>
      return;
 8005770:	bf00      	nop
 8005772:	e000      	b.n	8005776 <HAL_UART_IRQHandler+0x7a2>
    return;
 8005774:	bf00      	nop
  }
}
 8005776:	37e8      	adds	r7, #232	@ 0xe8
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	effffffe 	.word	0xeffffffe

08005780 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800579c:	bf00      	nop
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	460b      	mov	r3, r1
 80057b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057b4:	bf00      	nop
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057c4:	b092      	sub	sp, #72	@ 0x48
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80057ca:	2300      	movs	r3, #0
 80057cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	689a      	ldr	r2, [r3, #8]
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	431a      	orrs	r2, r3
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	695b      	ldr	r3, [r3, #20]
 80057de:	431a      	orrs	r2, r3
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	69db      	ldr	r3, [r3, #28]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	4bbe      	ldr	r3, [pc, #760]	@ (8005ae8 <UART_SetConfig+0x328>)
 80057f0:	4013      	ands	r3, r2
 80057f2:	697a      	ldr	r2, [r7, #20]
 80057f4:	6812      	ldr	r2, [r2, #0]
 80057f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80057f8:	430b      	orrs	r3, r1
 80057fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	68da      	ldr	r2, [r3, #12]
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	430a      	orrs	r2, r1
 8005810:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	699b      	ldr	r3, [r3, #24]
 8005816:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4ab3      	ldr	r2, [pc, #716]	@ (8005aec <UART_SetConfig+0x32c>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d004      	beq.n	800582c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	6a1b      	ldr	r3, [r3, #32]
 8005826:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005828:	4313      	orrs	r3, r2
 800582a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	689a      	ldr	r2, [r3, #8]
 8005832:	4baf      	ldr	r3, [pc, #700]	@ (8005af0 <UART_SetConfig+0x330>)
 8005834:	4013      	ands	r3, r2
 8005836:	697a      	ldr	r2, [r7, #20]
 8005838:	6812      	ldr	r2, [r2, #0]
 800583a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800583c:	430b      	orrs	r3, r1
 800583e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005846:	f023 010f 	bic.w	r1, r3, #15
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	430a      	orrs	r2, r1
 8005854:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4aa6      	ldr	r2, [pc, #664]	@ (8005af4 <UART_SetConfig+0x334>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d177      	bne.n	8005950 <UART_SetConfig+0x190>
 8005860:	4ba5      	ldr	r3, [pc, #660]	@ (8005af8 <UART_SetConfig+0x338>)
 8005862:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005864:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005868:	2b28      	cmp	r3, #40	@ 0x28
 800586a:	d86d      	bhi.n	8005948 <UART_SetConfig+0x188>
 800586c:	a201      	add	r2, pc, #4	@ (adr r2, 8005874 <UART_SetConfig+0xb4>)
 800586e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005872:	bf00      	nop
 8005874:	08005919 	.word	0x08005919
 8005878:	08005949 	.word	0x08005949
 800587c:	08005949 	.word	0x08005949
 8005880:	08005949 	.word	0x08005949
 8005884:	08005949 	.word	0x08005949
 8005888:	08005949 	.word	0x08005949
 800588c:	08005949 	.word	0x08005949
 8005890:	08005949 	.word	0x08005949
 8005894:	08005921 	.word	0x08005921
 8005898:	08005949 	.word	0x08005949
 800589c:	08005949 	.word	0x08005949
 80058a0:	08005949 	.word	0x08005949
 80058a4:	08005949 	.word	0x08005949
 80058a8:	08005949 	.word	0x08005949
 80058ac:	08005949 	.word	0x08005949
 80058b0:	08005949 	.word	0x08005949
 80058b4:	08005929 	.word	0x08005929
 80058b8:	08005949 	.word	0x08005949
 80058bc:	08005949 	.word	0x08005949
 80058c0:	08005949 	.word	0x08005949
 80058c4:	08005949 	.word	0x08005949
 80058c8:	08005949 	.word	0x08005949
 80058cc:	08005949 	.word	0x08005949
 80058d0:	08005949 	.word	0x08005949
 80058d4:	08005931 	.word	0x08005931
 80058d8:	08005949 	.word	0x08005949
 80058dc:	08005949 	.word	0x08005949
 80058e0:	08005949 	.word	0x08005949
 80058e4:	08005949 	.word	0x08005949
 80058e8:	08005949 	.word	0x08005949
 80058ec:	08005949 	.word	0x08005949
 80058f0:	08005949 	.word	0x08005949
 80058f4:	08005939 	.word	0x08005939
 80058f8:	08005949 	.word	0x08005949
 80058fc:	08005949 	.word	0x08005949
 8005900:	08005949 	.word	0x08005949
 8005904:	08005949 	.word	0x08005949
 8005908:	08005949 	.word	0x08005949
 800590c:	08005949 	.word	0x08005949
 8005910:	08005949 	.word	0x08005949
 8005914:	08005941 	.word	0x08005941
 8005918:	2301      	movs	r3, #1
 800591a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800591e:	e222      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005920:	2304      	movs	r3, #4
 8005922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005926:	e21e      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005928:	2308      	movs	r3, #8
 800592a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800592e:	e21a      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005930:	2310      	movs	r3, #16
 8005932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005936:	e216      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005938:	2320      	movs	r3, #32
 800593a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800593e:	e212      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005940:	2340      	movs	r3, #64	@ 0x40
 8005942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005946:	e20e      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005948:	2380      	movs	r3, #128	@ 0x80
 800594a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800594e:	e20a      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a69      	ldr	r2, [pc, #420]	@ (8005afc <UART_SetConfig+0x33c>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d130      	bne.n	80059bc <UART_SetConfig+0x1fc>
 800595a:	4b67      	ldr	r3, [pc, #412]	@ (8005af8 <UART_SetConfig+0x338>)
 800595c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800595e:	f003 0307 	and.w	r3, r3, #7
 8005962:	2b05      	cmp	r3, #5
 8005964:	d826      	bhi.n	80059b4 <UART_SetConfig+0x1f4>
 8005966:	a201      	add	r2, pc, #4	@ (adr r2, 800596c <UART_SetConfig+0x1ac>)
 8005968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800596c:	08005985 	.word	0x08005985
 8005970:	0800598d 	.word	0x0800598d
 8005974:	08005995 	.word	0x08005995
 8005978:	0800599d 	.word	0x0800599d
 800597c:	080059a5 	.word	0x080059a5
 8005980:	080059ad 	.word	0x080059ad
 8005984:	2300      	movs	r3, #0
 8005986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800598a:	e1ec      	b.n	8005d66 <UART_SetConfig+0x5a6>
 800598c:	2304      	movs	r3, #4
 800598e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005992:	e1e8      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005994:	2308      	movs	r3, #8
 8005996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800599a:	e1e4      	b.n	8005d66 <UART_SetConfig+0x5a6>
 800599c:	2310      	movs	r3, #16
 800599e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059a2:	e1e0      	b.n	8005d66 <UART_SetConfig+0x5a6>
 80059a4:	2320      	movs	r3, #32
 80059a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059aa:	e1dc      	b.n	8005d66 <UART_SetConfig+0x5a6>
 80059ac:	2340      	movs	r3, #64	@ 0x40
 80059ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059b2:	e1d8      	b.n	8005d66 <UART_SetConfig+0x5a6>
 80059b4:	2380      	movs	r3, #128	@ 0x80
 80059b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059ba:	e1d4      	b.n	8005d66 <UART_SetConfig+0x5a6>
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a4f      	ldr	r2, [pc, #316]	@ (8005b00 <UART_SetConfig+0x340>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d130      	bne.n	8005a28 <UART_SetConfig+0x268>
 80059c6:	4b4c      	ldr	r3, [pc, #304]	@ (8005af8 <UART_SetConfig+0x338>)
 80059c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ca:	f003 0307 	and.w	r3, r3, #7
 80059ce:	2b05      	cmp	r3, #5
 80059d0:	d826      	bhi.n	8005a20 <UART_SetConfig+0x260>
 80059d2:	a201      	add	r2, pc, #4	@ (adr r2, 80059d8 <UART_SetConfig+0x218>)
 80059d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059d8:	080059f1 	.word	0x080059f1
 80059dc:	080059f9 	.word	0x080059f9
 80059e0:	08005a01 	.word	0x08005a01
 80059e4:	08005a09 	.word	0x08005a09
 80059e8:	08005a11 	.word	0x08005a11
 80059ec:	08005a19 	.word	0x08005a19
 80059f0:	2300      	movs	r3, #0
 80059f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059f6:	e1b6      	b.n	8005d66 <UART_SetConfig+0x5a6>
 80059f8:	2304      	movs	r3, #4
 80059fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059fe:	e1b2      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005a00:	2308      	movs	r3, #8
 8005a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a06:	e1ae      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005a08:	2310      	movs	r3, #16
 8005a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a0e:	e1aa      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005a10:	2320      	movs	r3, #32
 8005a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a16:	e1a6      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005a18:	2340      	movs	r3, #64	@ 0x40
 8005a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a1e:	e1a2      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005a20:	2380      	movs	r3, #128	@ 0x80
 8005a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a26:	e19e      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a35      	ldr	r2, [pc, #212]	@ (8005b04 <UART_SetConfig+0x344>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d130      	bne.n	8005a94 <UART_SetConfig+0x2d4>
 8005a32:	4b31      	ldr	r3, [pc, #196]	@ (8005af8 <UART_SetConfig+0x338>)
 8005a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a36:	f003 0307 	and.w	r3, r3, #7
 8005a3a:	2b05      	cmp	r3, #5
 8005a3c:	d826      	bhi.n	8005a8c <UART_SetConfig+0x2cc>
 8005a3e:	a201      	add	r2, pc, #4	@ (adr r2, 8005a44 <UART_SetConfig+0x284>)
 8005a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a44:	08005a5d 	.word	0x08005a5d
 8005a48:	08005a65 	.word	0x08005a65
 8005a4c:	08005a6d 	.word	0x08005a6d
 8005a50:	08005a75 	.word	0x08005a75
 8005a54:	08005a7d 	.word	0x08005a7d
 8005a58:	08005a85 	.word	0x08005a85
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a62:	e180      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005a64:	2304      	movs	r3, #4
 8005a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a6a:	e17c      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005a6c:	2308      	movs	r3, #8
 8005a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a72:	e178      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005a74:	2310      	movs	r3, #16
 8005a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a7a:	e174      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005a7c:	2320      	movs	r3, #32
 8005a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a82:	e170      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005a84:	2340      	movs	r3, #64	@ 0x40
 8005a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a8a:	e16c      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005a8c:	2380      	movs	r3, #128	@ 0x80
 8005a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a92:	e168      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a1b      	ldr	r2, [pc, #108]	@ (8005b08 <UART_SetConfig+0x348>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d142      	bne.n	8005b24 <UART_SetConfig+0x364>
 8005a9e:	4b16      	ldr	r3, [pc, #88]	@ (8005af8 <UART_SetConfig+0x338>)
 8005aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aa2:	f003 0307 	and.w	r3, r3, #7
 8005aa6:	2b05      	cmp	r3, #5
 8005aa8:	d838      	bhi.n	8005b1c <UART_SetConfig+0x35c>
 8005aaa:	a201      	add	r2, pc, #4	@ (adr r2, 8005ab0 <UART_SetConfig+0x2f0>)
 8005aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ab0:	08005ac9 	.word	0x08005ac9
 8005ab4:	08005ad1 	.word	0x08005ad1
 8005ab8:	08005ad9 	.word	0x08005ad9
 8005abc:	08005ae1 	.word	0x08005ae1
 8005ac0:	08005b0d 	.word	0x08005b0d
 8005ac4:	08005b15 	.word	0x08005b15
 8005ac8:	2300      	movs	r3, #0
 8005aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ace:	e14a      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005ad0:	2304      	movs	r3, #4
 8005ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ad6:	e146      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005ad8:	2308      	movs	r3, #8
 8005ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ade:	e142      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005ae0:	2310      	movs	r3, #16
 8005ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ae6:	e13e      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005ae8:	cfff69f3 	.word	0xcfff69f3
 8005aec:	58000c00 	.word	0x58000c00
 8005af0:	11fff4ff 	.word	0x11fff4ff
 8005af4:	40011000 	.word	0x40011000
 8005af8:	58024400 	.word	0x58024400
 8005afc:	40004400 	.word	0x40004400
 8005b00:	40004800 	.word	0x40004800
 8005b04:	40004c00 	.word	0x40004c00
 8005b08:	40005000 	.word	0x40005000
 8005b0c:	2320      	movs	r3, #32
 8005b0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b12:	e128      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005b14:	2340      	movs	r3, #64	@ 0x40
 8005b16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b1a:	e124      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005b1c:	2380      	movs	r3, #128	@ 0x80
 8005b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b22:	e120      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4acb      	ldr	r2, [pc, #812]	@ (8005e58 <UART_SetConfig+0x698>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d176      	bne.n	8005c1c <UART_SetConfig+0x45c>
 8005b2e:	4bcb      	ldr	r3, [pc, #812]	@ (8005e5c <UART_SetConfig+0x69c>)
 8005b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b36:	2b28      	cmp	r3, #40	@ 0x28
 8005b38:	d86c      	bhi.n	8005c14 <UART_SetConfig+0x454>
 8005b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b40 <UART_SetConfig+0x380>)
 8005b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b40:	08005be5 	.word	0x08005be5
 8005b44:	08005c15 	.word	0x08005c15
 8005b48:	08005c15 	.word	0x08005c15
 8005b4c:	08005c15 	.word	0x08005c15
 8005b50:	08005c15 	.word	0x08005c15
 8005b54:	08005c15 	.word	0x08005c15
 8005b58:	08005c15 	.word	0x08005c15
 8005b5c:	08005c15 	.word	0x08005c15
 8005b60:	08005bed 	.word	0x08005bed
 8005b64:	08005c15 	.word	0x08005c15
 8005b68:	08005c15 	.word	0x08005c15
 8005b6c:	08005c15 	.word	0x08005c15
 8005b70:	08005c15 	.word	0x08005c15
 8005b74:	08005c15 	.word	0x08005c15
 8005b78:	08005c15 	.word	0x08005c15
 8005b7c:	08005c15 	.word	0x08005c15
 8005b80:	08005bf5 	.word	0x08005bf5
 8005b84:	08005c15 	.word	0x08005c15
 8005b88:	08005c15 	.word	0x08005c15
 8005b8c:	08005c15 	.word	0x08005c15
 8005b90:	08005c15 	.word	0x08005c15
 8005b94:	08005c15 	.word	0x08005c15
 8005b98:	08005c15 	.word	0x08005c15
 8005b9c:	08005c15 	.word	0x08005c15
 8005ba0:	08005bfd 	.word	0x08005bfd
 8005ba4:	08005c15 	.word	0x08005c15
 8005ba8:	08005c15 	.word	0x08005c15
 8005bac:	08005c15 	.word	0x08005c15
 8005bb0:	08005c15 	.word	0x08005c15
 8005bb4:	08005c15 	.word	0x08005c15
 8005bb8:	08005c15 	.word	0x08005c15
 8005bbc:	08005c15 	.word	0x08005c15
 8005bc0:	08005c05 	.word	0x08005c05
 8005bc4:	08005c15 	.word	0x08005c15
 8005bc8:	08005c15 	.word	0x08005c15
 8005bcc:	08005c15 	.word	0x08005c15
 8005bd0:	08005c15 	.word	0x08005c15
 8005bd4:	08005c15 	.word	0x08005c15
 8005bd8:	08005c15 	.word	0x08005c15
 8005bdc:	08005c15 	.word	0x08005c15
 8005be0:	08005c0d 	.word	0x08005c0d
 8005be4:	2301      	movs	r3, #1
 8005be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bea:	e0bc      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005bec:	2304      	movs	r3, #4
 8005bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bf2:	e0b8      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005bf4:	2308      	movs	r3, #8
 8005bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bfa:	e0b4      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005bfc:	2310      	movs	r3, #16
 8005bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c02:	e0b0      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005c04:	2320      	movs	r3, #32
 8005c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c0a:	e0ac      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005c0c:	2340      	movs	r3, #64	@ 0x40
 8005c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c12:	e0a8      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005c14:	2380      	movs	r3, #128	@ 0x80
 8005c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c1a:	e0a4      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a8f      	ldr	r2, [pc, #572]	@ (8005e60 <UART_SetConfig+0x6a0>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d130      	bne.n	8005c88 <UART_SetConfig+0x4c8>
 8005c26:	4b8d      	ldr	r3, [pc, #564]	@ (8005e5c <UART_SetConfig+0x69c>)
 8005c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c2a:	f003 0307 	and.w	r3, r3, #7
 8005c2e:	2b05      	cmp	r3, #5
 8005c30:	d826      	bhi.n	8005c80 <UART_SetConfig+0x4c0>
 8005c32:	a201      	add	r2, pc, #4	@ (adr r2, 8005c38 <UART_SetConfig+0x478>)
 8005c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c38:	08005c51 	.word	0x08005c51
 8005c3c:	08005c59 	.word	0x08005c59
 8005c40:	08005c61 	.word	0x08005c61
 8005c44:	08005c69 	.word	0x08005c69
 8005c48:	08005c71 	.word	0x08005c71
 8005c4c:	08005c79 	.word	0x08005c79
 8005c50:	2300      	movs	r3, #0
 8005c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c56:	e086      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005c58:	2304      	movs	r3, #4
 8005c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c5e:	e082      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005c60:	2308      	movs	r3, #8
 8005c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c66:	e07e      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005c68:	2310      	movs	r3, #16
 8005c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c6e:	e07a      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005c70:	2320      	movs	r3, #32
 8005c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c76:	e076      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005c78:	2340      	movs	r3, #64	@ 0x40
 8005c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c7e:	e072      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005c80:	2380      	movs	r3, #128	@ 0x80
 8005c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c86:	e06e      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a75      	ldr	r2, [pc, #468]	@ (8005e64 <UART_SetConfig+0x6a4>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d130      	bne.n	8005cf4 <UART_SetConfig+0x534>
 8005c92:	4b72      	ldr	r3, [pc, #456]	@ (8005e5c <UART_SetConfig+0x69c>)
 8005c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c96:	f003 0307 	and.w	r3, r3, #7
 8005c9a:	2b05      	cmp	r3, #5
 8005c9c:	d826      	bhi.n	8005cec <UART_SetConfig+0x52c>
 8005c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8005ca4 <UART_SetConfig+0x4e4>)
 8005ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ca4:	08005cbd 	.word	0x08005cbd
 8005ca8:	08005cc5 	.word	0x08005cc5
 8005cac:	08005ccd 	.word	0x08005ccd
 8005cb0:	08005cd5 	.word	0x08005cd5
 8005cb4:	08005cdd 	.word	0x08005cdd
 8005cb8:	08005ce5 	.word	0x08005ce5
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cc2:	e050      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005cc4:	2304      	movs	r3, #4
 8005cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cca:	e04c      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005ccc:	2308      	movs	r3, #8
 8005cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cd2:	e048      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005cd4:	2310      	movs	r3, #16
 8005cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cda:	e044      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005cdc:	2320      	movs	r3, #32
 8005cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ce2:	e040      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005ce4:	2340      	movs	r3, #64	@ 0x40
 8005ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cea:	e03c      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005cec:	2380      	movs	r3, #128	@ 0x80
 8005cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cf2:	e038      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a5b      	ldr	r2, [pc, #364]	@ (8005e68 <UART_SetConfig+0x6a8>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d130      	bne.n	8005d60 <UART_SetConfig+0x5a0>
 8005cfe:	4b57      	ldr	r3, [pc, #348]	@ (8005e5c <UART_SetConfig+0x69c>)
 8005d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d02:	f003 0307 	and.w	r3, r3, #7
 8005d06:	2b05      	cmp	r3, #5
 8005d08:	d826      	bhi.n	8005d58 <UART_SetConfig+0x598>
 8005d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d10 <UART_SetConfig+0x550>)
 8005d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d10:	08005d29 	.word	0x08005d29
 8005d14:	08005d31 	.word	0x08005d31
 8005d18:	08005d39 	.word	0x08005d39
 8005d1c:	08005d41 	.word	0x08005d41
 8005d20:	08005d49 	.word	0x08005d49
 8005d24:	08005d51 	.word	0x08005d51
 8005d28:	2302      	movs	r3, #2
 8005d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d2e:	e01a      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005d30:	2304      	movs	r3, #4
 8005d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d36:	e016      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005d38:	2308      	movs	r3, #8
 8005d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d3e:	e012      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005d40:	2310      	movs	r3, #16
 8005d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d46:	e00e      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005d48:	2320      	movs	r3, #32
 8005d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d4e:	e00a      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005d50:	2340      	movs	r3, #64	@ 0x40
 8005d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d56:	e006      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005d58:	2380      	movs	r3, #128	@ 0x80
 8005d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d5e:	e002      	b.n	8005d66 <UART_SetConfig+0x5a6>
 8005d60:	2380      	movs	r3, #128	@ 0x80
 8005d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a3f      	ldr	r2, [pc, #252]	@ (8005e68 <UART_SetConfig+0x6a8>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	f040 80f8 	bne.w	8005f62 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d72:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005d76:	2b20      	cmp	r3, #32
 8005d78:	dc46      	bgt.n	8005e08 <UART_SetConfig+0x648>
 8005d7a:	2b02      	cmp	r3, #2
 8005d7c:	f2c0 8082 	blt.w	8005e84 <UART_SetConfig+0x6c4>
 8005d80:	3b02      	subs	r3, #2
 8005d82:	2b1e      	cmp	r3, #30
 8005d84:	d87e      	bhi.n	8005e84 <UART_SetConfig+0x6c4>
 8005d86:	a201      	add	r2, pc, #4	@ (adr r2, 8005d8c <UART_SetConfig+0x5cc>)
 8005d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d8c:	08005e0f 	.word	0x08005e0f
 8005d90:	08005e85 	.word	0x08005e85
 8005d94:	08005e17 	.word	0x08005e17
 8005d98:	08005e85 	.word	0x08005e85
 8005d9c:	08005e85 	.word	0x08005e85
 8005da0:	08005e85 	.word	0x08005e85
 8005da4:	08005e27 	.word	0x08005e27
 8005da8:	08005e85 	.word	0x08005e85
 8005dac:	08005e85 	.word	0x08005e85
 8005db0:	08005e85 	.word	0x08005e85
 8005db4:	08005e85 	.word	0x08005e85
 8005db8:	08005e85 	.word	0x08005e85
 8005dbc:	08005e85 	.word	0x08005e85
 8005dc0:	08005e85 	.word	0x08005e85
 8005dc4:	08005e37 	.word	0x08005e37
 8005dc8:	08005e85 	.word	0x08005e85
 8005dcc:	08005e85 	.word	0x08005e85
 8005dd0:	08005e85 	.word	0x08005e85
 8005dd4:	08005e85 	.word	0x08005e85
 8005dd8:	08005e85 	.word	0x08005e85
 8005ddc:	08005e85 	.word	0x08005e85
 8005de0:	08005e85 	.word	0x08005e85
 8005de4:	08005e85 	.word	0x08005e85
 8005de8:	08005e85 	.word	0x08005e85
 8005dec:	08005e85 	.word	0x08005e85
 8005df0:	08005e85 	.word	0x08005e85
 8005df4:	08005e85 	.word	0x08005e85
 8005df8:	08005e85 	.word	0x08005e85
 8005dfc:	08005e85 	.word	0x08005e85
 8005e00:	08005e85 	.word	0x08005e85
 8005e04:	08005e77 	.word	0x08005e77
 8005e08:	2b40      	cmp	r3, #64	@ 0x40
 8005e0a:	d037      	beq.n	8005e7c <UART_SetConfig+0x6bc>
 8005e0c:	e03a      	b.n	8005e84 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005e0e:	f7fe fb19 	bl	8004444 <HAL_RCCEx_GetD3PCLK1Freq>
 8005e12:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e14:	e03c      	b.n	8005e90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f7fe fb28 	bl	8004470 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e24:	e034      	b.n	8005e90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e26:	f107 0318 	add.w	r3, r7, #24
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f7fe fc74 	bl	8004718 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e34:	e02c      	b.n	8005e90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e36:	4b09      	ldr	r3, [pc, #36]	@ (8005e5c <UART_SetConfig+0x69c>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 0320 	and.w	r3, r3, #32
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d016      	beq.n	8005e70 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005e42:	4b06      	ldr	r3, [pc, #24]	@ (8005e5c <UART_SetConfig+0x69c>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	08db      	lsrs	r3, r3, #3
 8005e48:	f003 0303 	and.w	r3, r3, #3
 8005e4c:	4a07      	ldr	r2, [pc, #28]	@ (8005e6c <UART_SetConfig+0x6ac>)
 8005e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8005e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005e54:	e01c      	b.n	8005e90 <UART_SetConfig+0x6d0>
 8005e56:	bf00      	nop
 8005e58:	40011400 	.word	0x40011400
 8005e5c:	58024400 	.word	0x58024400
 8005e60:	40007800 	.word	0x40007800
 8005e64:	40007c00 	.word	0x40007c00
 8005e68:	58000c00 	.word	0x58000c00
 8005e6c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005e70:	4b9d      	ldr	r3, [pc, #628]	@ (80060e8 <UART_SetConfig+0x928>)
 8005e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e74:	e00c      	b.n	8005e90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005e76:	4b9d      	ldr	r3, [pc, #628]	@ (80060ec <UART_SetConfig+0x92c>)
 8005e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e7a:	e009      	b.n	8005e90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e82:	e005      	b.n	8005e90 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005e84:	2300      	movs	r3, #0
 8005e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005e8e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	f000 81de 	beq.w	8006254 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e9c:	4a94      	ldr	r2, [pc, #592]	@ (80060f0 <UART_SetConfig+0x930>)
 8005e9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ea6:	fbb3 f3f2 	udiv	r3, r3, r2
 8005eaa:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	685a      	ldr	r2, [r3, #4]
 8005eb0:	4613      	mov	r3, r2
 8005eb2:	005b      	lsls	r3, r3, #1
 8005eb4:	4413      	add	r3, r2
 8005eb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d305      	bcc.n	8005ec8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ec2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d903      	bls.n	8005ed0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005ece:	e1c1      	b.n	8006254 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ed0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	60bb      	str	r3, [r7, #8]
 8005ed6:	60fa      	str	r2, [r7, #12]
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005edc:	4a84      	ldr	r2, [pc, #528]	@ (80060f0 <UART_SetConfig+0x930>)
 8005ede:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	603b      	str	r3, [r7, #0]
 8005ee8:	607a      	str	r2, [r7, #4]
 8005eea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005eee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005ef2:	f7fa f9f1 	bl	80002d8 <__aeabi_uldivmod>
 8005ef6:	4602      	mov	r2, r0
 8005ef8:	460b      	mov	r3, r1
 8005efa:	4610      	mov	r0, r2
 8005efc:	4619      	mov	r1, r3
 8005efe:	f04f 0200 	mov.w	r2, #0
 8005f02:	f04f 0300 	mov.w	r3, #0
 8005f06:	020b      	lsls	r3, r1, #8
 8005f08:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005f0c:	0202      	lsls	r2, r0, #8
 8005f0e:	6979      	ldr	r1, [r7, #20]
 8005f10:	6849      	ldr	r1, [r1, #4]
 8005f12:	0849      	lsrs	r1, r1, #1
 8005f14:	2000      	movs	r0, #0
 8005f16:	460c      	mov	r4, r1
 8005f18:	4605      	mov	r5, r0
 8005f1a:	eb12 0804 	adds.w	r8, r2, r4
 8005f1e:	eb43 0905 	adc.w	r9, r3, r5
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	469a      	mov	sl, r3
 8005f2a:	4693      	mov	fp, r2
 8005f2c:	4652      	mov	r2, sl
 8005f2e:	465b      	mov	r3, fp
 8005f30:	4640      	mov	r0, r8
 8005f32:	4649      	mov	r1, r9
 8005f34:	f7fa f9d0 	bl	80002d8 <__aeabi_uldivmod>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	460b      	mov	r3, r1
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f46:	d308      	bcc.n	8005f5a <UART_SetConfig+0x79a>
 8005f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f4e:	d204      	bcs.n	8005f5a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005f56:	60da      	str	r2, [r3, #12]
 8005f58:	e17c      	b.n	8006254 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005f60:	e178      	b.n	8006254 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	69db      	ldr	r3, [r3, #28]
 8005f66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f6a:	f040 80c5 	bne.w	80060f8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005f6e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005f72:	2b20      	cmp	r3, #32
 8005f74:	dc48      	bgt.n	8006008 <UART_SetConfig+0x848>
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	db7b      	blt.n	8006072 <UART_SetConfig+0x8b2>
 8005f7a:	2b20      	cmp	r3, #32
 8005f7c:	d879      	bhi.n	8006072 <UART_SetConfig+0x8b2>
 8005f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8005f84 <UART_SetConfig+0x7c4>)
 8005f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f84:	0800600f 	.word	0x0800600f
 8005f88:	08006017 	.word	0x08006017
 8005f8c:	08006073 	.word	0x08006073
 8005f90:	08006073 	.word	0x08006073
 8005f94:	0800601f 	.word	0x0800601f
 8005f98:	08006073 	.word	0x08006073
 8005f9c:	08006073 	.word	0x08006073
 8005fa0:	08006073 	.word	0x08006073
 8005fa4:	0800602f 	.word	0x0800602f
 8005fa8:	08006073 	.word	0x08006073
 8005fac:	08006073 	.word	0x08006073
 8005fb0:	08006073 	.word	0x08006073
 8005fb4:	08006073 	.word	0x08006073
 8005fb8:	08006073 	.word	0x08006073
 8005fbc:	08006073 	.word	0x08006073
 8005fc0:	08006073 	.word	0x08006073
 8005fc4:	0800603f 	.word	0x0800603f
 8005fc8:	08006073 	.word	0x08006073
 8005fcc:	08006073 	.word	0x08006073
 8005fd0:	08006073 	.word	0x08006073
 8005fd4:	08006073 	.word	0x08006073
 8005fd8:	08006073 	.word	0x08006073
 8005fdc:	08006073 	.word	0x08006073
 8005fe0:	08006073 	.word	0x08006073
 8005fe4:	08006073 	.word	0x08006073
 8005fe8:	08006073 	.word	0x08006073
 8005fec:	08006073 	.word	0x08006073
 8005ff0:	08006073 	.word	0x08006073
 8005ff4:	08006073 	.word	0x08006073
 8005ff8:	08006073 	.word	0x08006073
 8005ffc:	08006073 	.word	0x08006073
 8006000:	08006073 	.word	0x08006073
 8006004:	08006065 	.word	0x08006065
 8006008:	2b40      	cmp	r3, #64	@ 0x40
 800600a:	d02e      	beq.n	800606a <UART_SetConfig+0x8aa>
 800600c:	e031      	b.n	8006072 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800600e:	f7fc ffe3 	bl	8002fd8 <HAL_RCC_GetPCLK1Freq>
 8006012:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006014:	e033      	b.n	800607e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006016:	f7fc fff5 	bl	8003004 <HAL_RCC_GetPCLK2Freq>
 800601a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800601c:	e02f      	b.n	800607e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800601e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006022:	4618      	mov	r0, r3
 8006024:	f7fe fa24 	bl	8004470 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800602a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800602c:	e027      	b.n	800607e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800602e:	f107 0318 	add.w	r3, r7, #24
 8006032:	4618      	mov	r0, r3
 8006034:	f7fe fb70 	bl	8004718 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800603c:	e01f      	b.n	800607e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800603e:	4b2d      	ldr	r3, [pc, #180]	@ (80060f4 <UART_SetConfig+0x934>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 0320 	and.w	r3, r3, #32
 8006046:	2b00      	cmp	r3, #0
 8006048:	d009      	beq.n	800605e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800604a:	4b2a      	ldr	r3, [pc, #168]	@ (80060f4 <UART_SetConfig+0x934>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	08db      	lsrs	r3, r3, #3
 8006050:	f003 0303 	and.w	r3, r3, #3
 8006054:	4a24      	ldr	r2, [pc, #144]	@ (80060e8 <UART_SetConfig+0x928>)
 8006056:	fa22 f303 	lsr.w	r3, r2, r3
 800605a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800605c:	e00f      	b.n	800607e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800605e:	4b22      	ldr	r3, [pc, #136]	@ (80060e8 <UART_SetConfig+0x928>)
 8006060:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006062:	e00c      	b.n	800607e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006064:	4b21      	ldr	r3, [pc, #132]	@ (80060ec <UART_SetConfig+0x92c>)
 8006066:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006068:	e009      	b.n	800607e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800606a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800606e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006070:	e005      	b.n	800607e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006072:	2300      	movs	r3, #0
 8006074:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800607c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800607e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006080:	2b00      	cmp	r3, #0
 8006082:	f000 80e7 	beq.w	8006254 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800608a:	4a19      	ldr	r2, [pc, #100]	@ (80060f0 <UART_SetConfig+0x930>)
 800608c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006090:	461a      	mov	r2, r3
 8006092:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006094:	fbb3 f3f2 	udiv	r3, r3, r2
 8006098:	005a      	lsls	r2, r3, #1
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	085b      	lsrs	r3, r3, #1
 80060a0:	441a      	add	r2, r3
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80060aa:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060ae:	2b0f      	cmp	r3, #15
 80060b0:	d916      	bls.n	80060e0 <UART_SetConfig+0x920>
 80060b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b8:	d212      	bcs.n	80060e0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060bc:	b29b      	uxth	r3, r3
 80060be:	f023 030f 	bic.w	r3, r3, #15
 80060c2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060c6:	085b      	lsrs	r3, r3, #1
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	f003 0307 	and.w	r3, r3, #7
 80060ce:	b29a      	uxth	r2, r3
 80060d0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80060d2:	4313      	orrs	r3, r2
 80060d4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80060dc:	60da      	str	r2, [r3, #12]
 80060de:	e0b9      	b.n	8006254 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80060e6:	e0b5      	b.n	8006254 <UART_SetConfig+0xa94>
 80060e8:	03d09000 	.word	0x03d09000
 80060ec:	003d0900 	.word	0x003d0900
 80060f0:	08006a40 	.word	0x08006a40
 80060f4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80060f8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80060fc:	2b20      	cmp	r3, #32
 80060fe:	dc49      	bgt.n	8006194 <UART_SetConfig+0x9d4>
 8006100:	2b00      	cmp	r3, #0
 8006102:	db7c      	blt.n	80061fe <UART_SetConfig+0xa3e>
 8006104:	2b20      	cmp	r3, #32
 8006106:	d87a      	bhi.n	80061fe <UART_SetConfig+0xa3e>
 8006108:	a201      	add	r2, pc, #4	@ (adr r2, 8006110 <UART_SetConfig+0x950>)
 800610a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800610e:	bf00      	nop
 8006110:	0800619b 	.word	0x0800619b
 8006114:	080061a3 	.word	0x080061a3
 8006118:	080061ff 	.word	0x080061ff
 800611c:	080061ff 	.word	0x080061ff
 8006120:	080061ab 	.word	0x080061ab
 8006124:	080061ff 	.word	0x080061ff
 8006128:	080061ff 	.word	0x080061ff
 800612c:	080061ff 	.word	0x080061ff
 8006130:	080061bb 	.word	0x080061bb
 8006134:	080061ff 	.word	0x080061ff
 8006138:	080061ff 	.word	0x080061ff
 800613c:	080061ff 	.word	0x080061ff
 8006140:	080061ff 	.word	0x080061ff
 8006144:	080061ff 	.word	0x080061ff
 8006148:	080061ff 	.word	0x080061ff
 800614c:	080061ff 	.word	0x080061ff
 8006150:	080061cb 	.word	0x080061cb
 8006154:	080061ff 	.word	0x080061ff
 8006158:	080061ff 	.word	0x080061ff
 800615c:	080061ff 	.word	0x080061ff
 8006160:	080061ff 	.word	0x080061ff
 8006164:	080061ff 	.word	0x080061ff
 8006168:	080061ff 	.word	0x080061ff
 800616c:	080061ff 	.word	0x080061ff
 8006170:	080061ff 	.word	0x080061ff
 8006174:	080061ff 	.word	0x080061ff
 8006178:	080061ff 	.word	0x080061ff
 800617c:	080061ff 	.word	0x080061ff
 8006180:	080061ff 	.word	0x080061ff
 8006184:	080061ff 	.word	0x080061ff
 8006188:	080061ff 	.word	0x080061ff
 800618c:	080061ff 	.word	0x080061ff
 8006190:	080061f1 	.word	0x080061f1
 8006194:	2b40      	cmp	r3, #64	@ 0x40
 8006196:	d02e      	beq.n	80061f6 <UART_SetConfig+0xa36>
 8006198:	e031      	b.n	80061fe <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800619a:	f7fc ff1d 	bl	8002fd8 <HAL_RCC_GetPCLK1Freq>
 800619e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80061a0:	e033      	b.n	800620a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061a2:	f7fc ff2f 	bl	8003004 <HAL_RCC_GetPCLK2Freq>
 80061a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80061a8:	e02f      	b.n	800620a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80061aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80061ae:	4618      	mov	r0, r3
 80061b0:	f7fe f95e 	bl	8004470 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80061b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061b8:	e027      	b.n	800620a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80061ba:	f107 0318 	add.w	r3, r7, #24
 80061be:	4618      	mov	r0, r3
 80061c0:	f7fe faaa 	bl	8004718 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061c8:	e01f      	b.n	800620a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80061ca:	4b2d      	ldr	r3, [pc, #180]	@ (8006280 <UART_SetConfig+0xac0>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0320 	and.w	r3, r3, #32
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d009      	beq.n	80061ea <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80061d6:	4b2a      	ldr	r3, [pc, #168]	@ (8006280 <UART_SetConfig+0xac0>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	08db      	lsrs	r3, r3, #3
 80061dc:	f003 0303 	and.w	r3, r3, #3
 80061e0:	4a28      	ldr	r2, [pc, #160]	@ (8006284 <UART_SetConfig+0xac4>)
 80061e2:	fa22 f303 	lsr.w	r3, r2, r3
 80061e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80061e8:	e00f      	b.n	800620a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80061ea:	4b26      	ldr	r3, [pc, #152]	@ (8006284 <UART_SetConfig+0xac4>)
 80061ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061ee:	e00c      	b.n	800620a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80061f0:	4b25      	ldr	r3, [pc, #148]	@ (8006288 <UART_SetConfig+0xac8>)
 80061f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061f4:	e009      	b.n	800620a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061fc:	e005      	b.n	800620a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80061fe:	2300      	movs	r3, #0
 8006200:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006208:	bf00      	nop
    }

    if (pclk != 0U)
 800620a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800620c:	2b00      	cmp	r3, #0
 800620e:	d021      	beq.n	8006254 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006214:	4a1d      	ldr	r2, [pc, #116]	@ (800628c <UART_SetConfig+0xacc>)
 8006216:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800621a:	461a      	mov	r2, r3
 800621c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800621e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	085b      	lsrs	r3, r3, #1
 8006228:	441a      	add	r2, r3
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006232:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006236:	2b0f      	cmp	r3, #15
 8006238:	d909      	bls.n	800624e <UART_SetConfig+0xa8e>
 800623a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800623c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006240:	d205      	bcs.n	800624e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006244:	b29a      	uxth	r2, r3
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	60da      	str	r2, [r3, #12]
 800624c:	e002      	b.n	8006254 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	2201      	movs	r2, #1
 8006258:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	2201      	movs	r2, #1
 8006260:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	2200      	movs	r2, #0
 8006268:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	2200      	movs	r2, #0
 800626e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006270:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006274:	4618      	mov	r0, r3
 8006276:	3748      	adds	r7, #72	@ 0x48
 8006278:	46bd      	mov	sp, r7
 800627a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800627e:	bf00      	nop
 8006280:	58024400 	.word	0x58024400
 8006284:	03d09000 	.word	0x03d09000
 8006288:	003d0900 	.word	0x003d0900
 800628c:	08006a40 	.word	0x08006a40

08006290 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800629c:	f003 0308 	and.w	r3, r3, #8
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d00a      	beq.n	80062ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	430a      	orrs	r2, r1
 80062b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00a      	beq.n	80062dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	430a      	orrs	r2, r1
 80062da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e0:	f003 0302 	and.w	r3, r3, #2
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d00a      	beq.n	80062fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	430a      	orrs	r2, r1
 80062fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006302:	f003 0304 	and.w	r3, r3, #4
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00a      	beq.n	8006320 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	430a      	orrs	r2, r1
 800631e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006324:	f003 0310 	and.w	r3, r3, #16
 8006328:	2b00      	cmp	r3, #0
 800632a:	d00a      	beq.n	8006342 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	430a      	orrs	r2, r1
 8006340:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006346:	f003 0320 	and.w	r3, r3, #32
 800634a:	2b00      	cmp	r3, #0
 800634c:	d00a      	beq.n	8006364 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	430a      	orrs	r2, r1
 8006362:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800636c:	2b00      	cmp	r3, #0
 800636e:	d01a      	beq.n	80063a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	430a      	orrs	r2, r1
 8006384:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800638a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800638e:	d10a      	bne.n	80063a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	430a      	orrs	r2, r1
 80063a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d00a      	beq.n	80063c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	430a      	orrs	r2, r1
 80063c6:	605a      	str	r2, [r3, #4]
  }
}
 80063c8:	bf00      	nop
 80063ca:	370c      	adds	r7, #12
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr

080063d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b098      	sub	sp, #96	@ 0x60
 80063d8:	af02      	add	r7, sp, #8
 80063da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80063e4:	f7fa fda8 	bl	8000f38 <HAL_GetTick>
 80063e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f003 0308 	and.w	r3, r3, #8
 80063f4:	2b08      	cmp	r3, #8
 80063f6:	d12f      	bne.n	8006458 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80063fc:	9300      	str	r3, [sp, #0]
 80063fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006400:	2200      	movs	r2, #0
 8006402:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 f88e 	bl	8006528 <UART_WaitOnFlagUntilTimeout>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d022      	beq.n	8006458 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800641a:	e853 3f00 	ldrex	r3, [r3]
 800641e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006422:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006426:	653b      	str	r3, [r7, #80]	@ 0x50
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	461a      	mov	r2, r3
 800642e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006430:	647b      	str	r3, [r7, #68]	@ 0x44
 8006432:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006434:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006436:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006438:	e841 2300 	strex	r3, r2, [r1]
 800643c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800643e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006440:	2b00      	cmp	r3, #0
 8006442:	d1e6      	bne.n	8006412 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2220      	movs	r2, #32
 8006448:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006454:	2303      	movs	r3, #3
 8006456:	e063      	b.n	8006520 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0304 	and.w	r3, r3, #4
 8006462:	2b04      	cmp	r3, #4
 8006464:	d149      	bne.n	80064fa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006466:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800646a:	9300      	str	r3, [sp, #0]
 800646c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800646e:	2200      	movs	r2, #0
 8006470:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f000 f857 	bl	8006528 <UART_WaitOnFlagUntilTimeout>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d03c      	beq.n	80064fa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006488:	e853 3f00 	ldrex	r3, [r3]
 800648c:	623b      	str	r3, [r7, #32]
   return(result);
 800648e:	6a3b      	ldr	r3, [r7, #32]
 8006490:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006494:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	461a      	mov	r2, r3
 800649c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800649e:	633b      	str	r3, [r7, #48]	@ 0x30
 80064a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80064a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064a6:	e841 2300 	strex	r3, r2, [r1]
 80064aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80064ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d1e6      	bne.n	8006480 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	3308      	adds	r3, #8
 80064b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	e853 3f00 	ldrex	r3, [r3]
 80064c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f023 0301 	bic.w	r3, r3, #1
 80064c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	3308      	adds	r3, #8
 80064d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80064d2:	61fa      	str	r2, [r7, #28]
 80064d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d6:	69b9      	ldr	r1, [r7, #24]
 80064d8:	69fa      	ldr	r2, [r7, #28]
 80064da:	e841 2300 	strex	r3, r2, [r1]
 80064de:	617b      	str	r3, [r7, #20]
   return(result);
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1e5      	bne.n	80064b2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2220      	movs	r2, #32
 80064ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2200      	movs	r2, #0
 80064f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	e012      	b.n	8006520 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2220      	movs	r2, #32
 80064fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2220      	movs	r2, #32
 8006506:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800651e:	2300      	movs	r3, #0
}
 8006520:	4618      	mov	r0, r3
 8006522:	3758      	adds	r7, #88	@ 0x58
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}

08006528 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b084      	sub	sp, #16
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	603b      	str	r3, [r7, #0]
 8006534:	4613      	mov	r3, r2
 8006536:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006538:	e04f      	b.n	80065da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006540:	d04b      	beq.n	80065da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006542:	f7fa fcf9 	bl	8000f38 <HAL_GetTick>
 8006546:	4602      	mov	r2, r0
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	1ad3      	subs	r3, r2, r3
 800654c:	69ba      	ldr	r2, [r7, #24]
 800654e:	429a      	cmp	r2, r3
 8006550:	d302      	bcc.n	8006558 <UART_WaitOnFlagUntilTimeout+0x30>
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d101      	bne.n	800655c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e04e      	b.n	80065fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f003 0304 	and.w	r3, r3, #4
 8006566:	2b00      	cmp	r3, #0
 8006568:	d037      	beq.n	80065da <UART_WaitOnFlagUntilTimeout+0xb2>
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	2b80      	cmp	r3, #128	@ 0x80
 800656e:	d034      	beq.n	80065da <UART_WaitOnFlagUntilTimeout+0xb2>
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	2b40      	cmp	r3, #64	@ 0x40
 8006574:	d031      	beq.n	80065da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	69db      	ldr	r3, [r3, #28]
 800657c:	f003 0308 	and.w	r3, r3, #8
 8006580:	2b08      	cmp	r3, #8
 8006582:	d110      	bne.n	80065a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	2208      	movs	r2, #8
 800658a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800658c:	68f8      	ldr	r0, [r7, #12]
 800658e:	f000 f839 	bl	8006604 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2208      	movs	r2, #8
 8006596:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2200      	movs	r2, #0
 800659e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e029      	b.n	80065fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	69db      	ldr	r3, [r3, #28]
 80065ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065b4:	d111      	bne.n	80065da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80065be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80065c0:	68f8      	ldr	r0, [r7, #12]
 80065c2:	f000 f81f 	bl	8006604 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2220      	movs	r2, #32
 80065ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	e00f      	b.n	80065fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	69da      	ldr	r2, [r3, #28]
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	4013      	ands	r3, r2
 80065e4:	68ba      	ldr	r2, [r7, #8]
 80065e6:	429a      	cmp	r2, r3
 80065e8:	bf0c      	ite	eq
 80065ea:	2301      	moveq	r3, #1
 80065ec:	2300      	movne	r3, #0
 80065ee:	b2db      	uxtb	r3, r3
 80065f0:	461a      	mov	r2, r3
 80065f2:	79fb      	ldrb	r3, [r7, #7]
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d0a0      	beq.n	800653a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3710      	adds	r7, #16
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
	...

08006604 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006604:	b480      	push	{r7}
 8006606:	b095      	sub	sp, #84	@ 0x54
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006614:	e853 3f00 	ldrex	r3, [r3]
 8006618:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800661a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006620:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	461a      	mov	r2, r3
 8006628:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800662a:	643b      	str	r3, [r7, #64]	@ 0x40
 800662c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006630:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006632:	e841 2300 	strex	r3, r2, [r1]
 8006636:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1e6      	bne.n	800660c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	3308      	adds	r3, #8
 8006644:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006646:	6a3b      	ldr	r3, [r7, #32]
 8006648:	e853 3f00 	ldrex	r3, [r3]
 800664c:	61fb      	str	r3, [r7, #28]
   return(result);
 800664e:	69fa      	ldr	r2, [r7, #28]
 8006650:	4b1e      	ldr	r3, [pc, #120]	@ (80066cc <UART_EndRxTransfer+0xc8>)
 8006652:	4013      	ands	r3, r2
 8006654:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	3308      	adds	r3, #8
 800665c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800665e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006660:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006662:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006664:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006666:	e841 2300 	strex	r3, r2, [r1]
 800666a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800666c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1e5      	bne.n	800663e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006676:	2b01      	cmp	r3, #1
 8006678:	d118      	bne.n	80066ac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	e853 3f00 	ldrex	r3, [r3]
 8006686:	60bb      	str	r3, [r7, #8]
   return(result);
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	f023 0310 	bic.w	r3, r3, #16
 800668e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	461a      	mov	r2, r3
 8006696:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006698:	61bb      	str	r3, [r7, #24]
 800669a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669c:	6979      	ldr	r1, [r7, #20]
 800669e:	69ba      	ldr	r2, [r7, #24]
 80066a0:	e841 2300 	strex	r3, r2, [r1]
 80066a4:	613b      	str	r3, [r7, #16]
   return(result);
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1e6      	bne.n	800667a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2220      	movs	r2, #32
 80066b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80066c0:	bf00      	nop
 80066c2:	3754      	adds	r7, #84	@ 0x54
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr
 80066cc:	effffffe 	.word	0xeffffffe

080066d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066e6:	68f8      	ldr	r0, [r7, #12]
 80066e8:	f7ff f854 	bl	8005794 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066ec:	bf00      	nop
 80066ee:	3710      	adds	r7, #16
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b088      	sub	sp, #32
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	e853 3f00 	ldrex	r3, [r3]
 8006708:	60bb      	str	r3, [r7, #8]
   return(result);
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006710:	61fb      	str	r3, [r7, #28]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	461a      	mov	r2, r3
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	61bb      	str	r3, [r7, #24]
 800671c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671e:	6979      	ldr	r1, [r7, #20]
 8006720:	69ba      	ldr	r2, [r7, #24]
 8006722:	e841 2300 	strex	r3, r2, [r1]
 8006726:	613b      	str	r3, [r7, #16]
   return(result);
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d1e6      	bne.n	80066fc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2220      	movs	r2, #32
 8006732:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f7ff f81f 	bl	8005780 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006742:	bf00      	nop
 8006744:	3720      	adds	r7, #32
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}

0800674a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800674a:	b480      	push	{r7}
 800674c:	b083      	sub	sp, #12
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006752:	bf00      	nop
 8006754:	370c      	adds	r7, #12
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr

0800675e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800675e:	b480      	push	{r7}
 8006760:	b083      	sub	sp, #12
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006766:	bf00      	nop
 8006768:	370c      	adds	r7, #12
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr

08006772 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006772:	b480      	push	{r7}
 8006774:	b083      	sub	sp, #12
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800677a:	bf00      	nop
 800677c:	370c      	adds	r7, #12
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr

08006786 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006786:	b480      	push	{r7}
 8006788:	b085      	sub	sp, #20
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006794:	2b01      	cmp	r3, #1
 8006796:	d101      	bne.n	800679c <HAL_UARTEx_DisableFifoMode+0x16>
 8006798:	2302      	movs	r3, #2
 800679a:	e027      	b.n	80067ec <HAL_UARTEx_DisableFifoMode+0x66>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2224      	movs	r2, #36	@ 0x24
 80067a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f022 0201 	bic.w	r2, r2, #1
 80067c2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80067ca:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2200      	movs	r2, #0
 80067d0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2220      	movs	r2, #32
 80067de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80067ea:	2300      	movs	r3, #0
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3714      	adds	r7, #20
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr

080067f8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006808:	2b01      	cmp	r3, #1
 800680a:	d101      	bne.n	8006810 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800680c:	2302      	movs	r3, #2
 800680e:	e02d      	b.n	800686c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2224      	movs	r2, #36	@ 0x24
 800681c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f022 0201 	bic.w	r2, r2, #1
 8006836:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	683a      	ldr	r2, [r7, #0]
 8006848:	430a      	orrs	r2, r1
 800684a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 f84f 	bl	80068f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2220      	movs	r2, #32
 800685e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3710      	adds	r7, #16
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006884:	2b01      	cmp	r3, #1
 8006886:	d101      	bne.n	800688c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006888:	2302      	movs	r3, #2
 800688a:	e02d      	b.n	80068e8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2224      	movs	r2, #36	@ 0x24
 8006898:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f022 0201 	bic.w	r2, r2, #1
 80068b2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	683a      	ldr	r2, [r7, #0]
 80068c4:	430a      	orrs	r2, r1
 80068c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 f811 	bl	80068f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	68fa      	ldr	r2, [r7, #12]
 80068d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2220      	movs	r2, #32
 80068da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2200      	movs	r2, #0
 80068e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80068e6:	2300      	movs	r3, #0
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3710      	adds	r7, #16
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d108      	bne.n	8006912 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2201      	movs	r2, #1
 800690c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006910:	e031      	b.n	8006976 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006912:	2310      	movs	r3, #16
 8006914:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006916:	2310      	movs	r3, #16
 8006918:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	0e5b      	lsrs	r3, r3, #25
 8006922:	b2db      	uxtb	r3, r3
 8006924:	f003 0307 	and.w	r3, r3, #7
 8006928:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	0f5b      	lsrs	r3, r3, #29
 8006932:	b2db      	uxtb	r3, r3
 8006934:	f003 0307 	and.w	r3, r3, #7
 8006938:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800693a:	7bbb      	ldrb	r3, [r7, #14]
 800693c:	7b3a      	ldrb	r2, [r7, #12]
 800693e:	4911      	ldr	r1, [pc, #68]	@ (8006984 <UARTEx_SetNbDataToProcess+0x94>)
 8006940:	5c8a      	ldrb	r2, [r1, r2]
 8006942:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006946:	7b3a      	ldrb	r2, [r7, #12]
 8006948:	490f      	ldr	r1, [pc, #60]	@ (8006988 <UARTEx_SetNbDataToProcess+0x98>)
 800694a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800694c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006950:	b29a      	uxth	r2, r3
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006958:	7bfb      	ldrb	r3, [r7, #15]
 800695a:	7b7a      	ldrb	r2, [r7, #13]
 800695c:	4909      	ldr	r1, [pc, #36]	@ (8006984 <UARTEx_SetNbDataToProcess+0x94>)
 800695e:	5c8a      	ldrb	r2, [r1, r2]
 8006960:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006964:	7b7a      	ldrb	r2, [r7, #13]
 8006966:	4908      	ldr	r1, [pc, #32]	@ (8006988 <UARTEx_SetNbDataToProcess+0x98>)
 8006968:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800696a:	fb93 f3f2 	sdiv	r3, r3, r2
 800696e:	b29a      	uxth	r2, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006976:	bf00      	nop
 8006978:	3714      	adds	r7, #20
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr
 8006982:	bf00      	nop
 8006984:	08006a58 	.word	0x08006a58
 8006988:	08006a60 	.word	0x08006a60

0800698c <memset>:
 800698c:	4402      	add	r2, r0
 800698e:	4603      	mov	r3, r0
 8006990:	4293      	cmp	r3, r2
 8006992:	d100      	bne.n	8006996 <memset+0xa>
 8006994:	4770      	bx	lr
 8006996:	f803 1b01 	strb.w	r1, [r3], #1
 800699a:	e7f9      	b.n	8006990 <memset+0x4>

0800699c <__libc_init_array>:
 800699c:	b570      	push	{r4, r5, r6, lr}
 800699e:	4d0d      	ldr	r5, [pc, #52]	@ (80069d4 <__libc_init_array+0x38>)
 80069a0:	4c0d      	ldr	r4, [pc, #52]	@ (80069d8 <__libc_init_array+0x3c>)
 80069a2:	1b64      	subs	r4, r4, r5
 80069a4:	10a4      	asrs	r4, r4, #2
 80069a6:	2600      	movs	r6, #0
 80069a8:	42a6      	cmp	r6, r4
 80069aa:	d109      	bne.n	80069c0 <__libc_init_array+0x24>
 80069ac:	4d0b      	ldr	r5, [pc, #44]	@ (80069dc <__libc_init_array+0x40>)
 80069ae:	4c0c      	ldr	r4, [pc, #48]	@ (80069e0 <__libc_init_array+0x44>)
 80069b0:	f000 f818 	bl	80069e4 <_init>
 80069b4:	1b64      	subs	r4, r4, r5
 80069b6:	10a4      	asrs	r4, r4, #2
 80069b8:	2600      	movs	r6, #0
 80069ba:	42a6      	cmp	r6, r4
 80069bc:	d105      	bne.n	80069ca <__libc_init_array+0x2e>
 80069be:	bd70      	pop	{r4, r5, r6, pc}
 80069c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80069c4:	4798      	blx	r3
 80069c6:	3601      	adds	r6, #1
 80069c8:	e7ee      	b.n	80069a8 <__libc_init_array+0xc>
 80069ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80069ce:	4798      	blx	r3
 80069d0:	3601      	adds	r6, #1
 80069d2:	e7f2      	b.n	80069ba <__libc_init_array+0x1e>
 80069d4:	08006a70 	.word	0x08006a70
 80069d8:	08006a70 	.word	0x08006a70
 80069dc:	08006a70 	.word	0x08006a70
 80069e0:	08006a74 	.word	0x08006a74

080069e4 <_init>:
 80069e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069e6:	bf00      	nop
 80069e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069ea:	bc08      	pop	{r3}
 80069ec:	469e      	mov	lr, r3
 80069ee:	4770      	bx	lr

080069f0 <_fini>:
 80069f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069f2:	bf00      	nop
 80069f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069f6:	bc08      	pop	{r3}
 80069f8:	469e      	mov	lr, r3
 80069fa:	4770      	bx	lr
