INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asyn_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/baudrate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'tx_fifo_full' is not allowed [E:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/uart_top.v:40]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rx_fifo_empty' is not allowed [E:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/uart_top.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GITHUB_PROJECT/UART/UART.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_system_tb
