// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=1.072000,HLS_SYN_LAT=60,HLS_SYN_TPT=61,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=207,HLS_SYN_LUT=263,HLS_VERSION=2019_2}" *)

module myproject (
        tracks_0_V_V_TDATA,
        tracks_1_V_V_TDATA,
        tracks_2_V_V_TDATA,
        tracks_3_V_V_TDATA,
        tracks_4_V_V_TDATA,
        tracks_5_V_V_TDATA,
        layer103_cpy1_0_V_V_TDATA,
        layer103_cpy1_1_V_V_TDATA,
        layer103_cpy1_2_V_V_TDATA,
        layer103_cpy1_3_V_V_TDATA,
        layer103_cpy1_4_V_V_TDATA,
        layer103_cpy1_5_V_V_TDATA,
        layer103_cpy2_0_V_V_TDATA,
        layer103_cpy2_1_V_V_TDATA,
        layer103_cpy2_2_V_V_TDATA,
        layer103_cpy2_3_V_V_TDATA,
        layer103_cpy2_4_V_V_TDATA,
        layer103_cpy2_5_V_V_TDATA,
        ap_clk,
        ap_rst_n,
        tracks_0_V_V_TVALID,
        tracks_0_V_V_TREADY,
        tracks_1_V_V_TVALID,
        tracks_1_V_V_TREADY,
        tracks_2_V_V_TVALID,
        tracks_2_V_V_TREADY,
        tracks_3_V_V_TVALID,
        tracks_3_V_V_TREADY,
        tracks_4_V_V_TVALID,
        tracks_4_V_V_TREADY,
        tracks_5_V_V_TVALID,
        tracks_5_V_V_TREADY,
        layer103_cpy1_0_V_V_TVALID,
        layer103_cpy1_0_V_V_TREADY,
        layer103_cpy1_1_V_V_TVALID,
        layer103_cpy1_1_V_V_TREADY,
        layer103_cpy1_2_V_V_TVALID,
        layer103_cpy1_2_V_V_TREADY,
        layer103_cpy1_3_V_V_TVALID,
        layer103_cpy1_3_V_V_TREADY,
        layer103_cpy1_4_V_V_TVALID,
        layer103_cpy1_4_V_V_TREADY,
        layer103_cpy1_5_V_V_TVALID,
        layer103_cpy1_5_V_V_TREADY,
        layer103_cpy2_0_V_V_TVALID,
        layer103_cpy2_0_V_V_TREADY,
        layer103_cpy2_1_V_V_TVALID,
        layer103_cpy2_1_V_V_TREADY,
        layer103_cpy2_2_V_V_TVALID,
        layer103_cpy2_2_V_V_TREADY,
        layer103_cpy2_3_V_V_TVALID,
        layer103_cpy2_3_V_V_TREADY,
        layer103_cpy2_4_V_V_TVALID,
        layer103_cpy2_4_V_V_TREADY,
        layer103_cpy2_5_V_V_TVALID,
        layer103_cpy2_5_V_V_TREADY,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


input  [31:0] tracks_0_V_V_TDATA;
input  [31:0] tracks_1_V_V_TDATA;
input  [31:0] tracks_2_V_V_TDATA;
input  [31:0] tracks_3_V_V_TDATA;
input  [31:0] tracks_4_V_V_TDATA;
input  [31:0] tracks_5_V_V_TDATA;
output  [31:0] layer103_cpy1_0_V_V_TDATA;
output  [31:0] layer103_cpy1_1_V_V_TDATA;
output  [31:0] layer103_cpy1_2_V_V_TDATA;
output  [31:0] layer103_cpy1_3_V_V_TDATA;
output  [31:0] layer103_cpy1_4_V_V_TDATA;
output  [31:0] layer103_cpy1_5_V_V_TDATA;
output  [31:0] layer103_cpy2_0_V_V_TDATA;
output  [31:0] layer103_cpy2_1_V_V_TDATA;
output  [31:0] layer103_cpy2_2_V_V_TDATA;
output  [31:0] layer103_cpy2_3_V_V_TDATA;
output  [31:0] layer103_cpy2_4_V_V_TDATA;
output  [31:0] layer103_cpy2_5_V_V_TDATA;
input   ap_clk;
input   ap_rst_n;
input   tracks_0_V_V_TVALID;
output   tracks_0_V_V_TREADY;
input   tracks_1_V_V_TVALID;
output   tracks_1_V_V_TREADY;
input   tracks_2_V_V_TVALID;
output   tracks_2_V_V_TREADY;
input   tracks_3_V_V_TVALID;
output   tracks_3_V_V_TREADY;
input   tracks_4_V_V_TVALID;
output   tracks_4_V_V_TREADY;
input   tracks_5_V_V_TVALID;
output   tracks_5_V_V_TREADY;
output   layer103_cpy1_0_V_V_TVALID;
input   layer103_cpy1_0_V_V_TREADY;
output   layer103_cpy1_1_V_V_TVALID;
input   layer103_cpy1_1_V_V_TREADY;
output   layer103_cpy1_2_V_V_TVALID;
input   layer103_cpy1_2_V_V_TREADY;
output   layer103_cpy1_3_V_V_TVALID;
input   layer103_cpy1_3_V_V_TREADY;
output   layer103_cpy1_4_V_V_TVALID;
input   layer103_cpy1_4_V_V_TREADY;
output   layer103_cpy1_5_V_V_TVALID;
input   layer103_cpy1_5_V_V_TREADY;
output   layer103_cpy2_0_V_V_TVALID;
input   layer103_cpy2_0_V_V_TREADY;
output   layer103_cpy2_1_V_V_TVALID;
input   layer103_cpy2_1_V_V_TREADY;
output   layer103_cpy2_2_V_V_TVALID;
input   layer103_cpy2_2_V_V_TREADY;
output   layer103_cpy2_3_V_V_TVALID;
input   layer103_cpy2_3_V_V_TREADY;
output   layer103_cpy2_4_V_V_TVALID;
input   layer103_cpy2_4_V_V_TREADY;
output   layer103_cpy2_5_V_V_TVALID;
input   layer103_cpy2_5_V_V_TREADY;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_start;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_done;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_continue;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_idle;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_ready;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_0_V_V_TREADY;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_1_V_V_TREADY;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_2_V_V_TREADY;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_3_V_V_TREADY;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_4_V_V_TREADY;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_5_V_V_TREADY;
wire   [31:0] clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_0_V_V_TDATA;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_0_V_V_TVALID;
wire   [31:0] clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_1_V_V_TDATA;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_1_V_V_TVALID;
wire   [31:0] clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_2_V_V_TDATA;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_2_V_V_TVALID;
wire   [31:0] clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_3_V_V_TDATA;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_3_V_V_TVALID;
wire   [31:0] clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_4_V_V_TDATA;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_4_V_V_TVALID;
wire   [31:0] clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_5_V_V_TDATA;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_5_V_V_TVALID;
wire   [31:0] clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_0_V_V_TDATA;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_0_V_V_TVALID;
wire   [31:0] clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_1_V_V_TDATA;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_1_V_V_TVALID;
wire   [31:0] clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_2_V_V_TDATA;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_2_V_V_TVALID;
wire   [31:0] clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_3_V_V_TDATA;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_3_V_V_TVALID;
wire   [31:0] clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_4_V_V_TDATA;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_4_V_V_TVALID;
wire   [31:0] clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_5_V_V_TDATA;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_5_V_V_TVALID;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_start_full_n;
wire    clone_stream_switch_ap_fixed_ap_fixed_config103_U0_start_write;

clone_stream_switch_ap_fixed_ap_fixed_config103_s clone_stream_switch_ap_fixed_ap_fixed_config103_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_start),
    .ap_done(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_done),
    .ap_continue(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_continue),
    .ap_idle(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_idle),
    .ap_ready(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_ready),
    .data_0_V_V_TDATA(tracks_0_V_V_TDATA),
    .data_0_V_V_TVALID(tracks_0_V_V_TVALID),
    .data_0_V_V_TREADY(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_0_V_V_TREADY),
    .data_1_V_V_TDATA(tracks_1_V_V_TDATA),
    .data_1_V_V_TVALID(tracks_1_V_V_TVALID),
    .data_1_V_V_TREADY(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_1_V_V_TREADY),
    .data_2_V_V_TDATA(tracks_2_V_V_TDATA),
    .data_2_V_V_TVALID(tracks_2_V_V_TVALID),
    .data_2_V_V_TREADY(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_2_V_V_TREADY),
    .data_3_V_V_TDATA(tracks_3_V_V_TDATA),
    .data_3_V_V_TVALID(tracks_3_V_V_TVALID),
    .data_3_V_V_TREADY(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_3_V_V_TREADY),
    .data_4_V_V_TDATA(tracks_4_V_V_TDATA),
    .data_4_V_V_TVALID(tracks_4_V_V_TVALID),
    .data_4_V_V_TREADY(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_4_V_V_TREADY),
    .data_5_V_V_TDATA(tracks_5_V_V_TDATA),
    .data_5_V_V_TVALID(tracks_5_V_V_TVALID),
    .data_5_V_V_TREADY(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_5_V_V_TREADY),
    .res1_0_V_V_TDATA(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_0_V_V_TDATA),
    .res1_0_V_V_TVALID(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_0_V_V_TVALID),
    .res1_0_V_V_TREADY(layer103_cpy1_0_V_V_TREADY),
    .res1_1_V_V_TDATA(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_1_V_V_TDATA),
    .res1_1_V_V_TVALID(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_1_V_V_TVALID),
    .res1_1_V_V_TREADY(layer103_cpy1_1_V_V_TREADY),
    .res1_2_V_V_TDATA(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_2_V_V_TDATA),
    .res1_2_V_V_TVALID(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_2_V_V_TVALID),
    .res1_2_V_V_TREADY(layer103_cpy1_2_V_V_TREADY),
    .res1_3_V_V_TDATA(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_3_V_V_TDATA),
    .res1_3_V_V_TVALID(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_3_V_V_TVALID),
    .res1_3_V_V_TREADY(layer103_cpy1_3_V_V_TREADY),
    .res1_4_V_V_TDATA(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_4_V_V_TDATA),
    .res1_4_V_V_TVALID(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_4_V_V_TVALID),
    .res1_4_V_V_TREADY(layer103_cpy1_4_V_V_TREADY),
    .res1_5_V_V_TDATA(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_5_V_V_TDATA),
    .res1_5_V_V_TVALID(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_5_V_V_TVALID),
    .res1_5_V_V_TREADY(layer103_cpy1_5_V_V_TREADY),
    .res2_0_V_V_TDATA(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_0_V_V_TDATA),
    .res2_0_V_V_TVALID(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_0_V_V_TVALID),
    .res2_0_V_V_TREADY(layer103_cpy2_0_V_V_TREADY),
    .res2_1_V_V_TDATA(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_1_V_V_TDATA),
    .res2_1_V_V_TVALID(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_1_V_V_TVALID),
    .res2_1_V_V_TREADY(layer103_cpy2_1_V_V_TREADY),
    .res2_2_V_V_TDATA(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_2_V_V_TDATA),
    .res2_2_V_V_TVALID(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_2_V_V_TVALID),
    .res2_2_V_V_TREADY(layer103_cpy2_2_V_V_TREADY),
    .res2_3_V_V_TDATA(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_3_V_V_TDATA),
    .res2_3_V_V_TVALID(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_3_V_V_TVALID),
    .res2_3_V_V_TREADY(layer103_cpy2_3_V_V_TREADY),
    .res2_4_V_V_TDATA(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_4_V_V_TDATA),
    .res2_4_V_V_TVALID(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_4_V_V_TVALID),
    .res2_4_V_V_TREADY(layer103_cpy2_4_V_V_TREADY),
    .res2_5_V_V_TDATA(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_5_V_V_TDATA),
    .res2_5_V_V_TVALID(clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_5_V_V_TVALID),
    .res2_5_V_V_TREADY(layer103_cpy2_5_V_V_TREADY)
);

assign ap_done = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_done;

assign ap_idle = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_idle;

assign ap_ready = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_done;

assign ap_sync_ready = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_ready;

assign clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_continue = 1'b1;

assign clone_stream_switch_ap_fixed_ap_fixed_config103_U0_ap_start = ap_start;

assign clone_stream_switch_ap_fixed_ap_fixed_config103_U0_start_full_n = 1'b1;

assign clone_stream_switch_ap_fixed_ap_fixed_config103_U0_start_write = 1'b0;

assign layer103_cpy1_0_V_V_TDATA = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_0_V_V_TDATA;

assign layer103_cpy1_0_V_V_TVALID = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_0_V_V_TVALID;

assign layer103_cpy1_1_V_V_TDATA = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_1_V_V_TDATA;

assign layer103_cpy1_1_V_V_TVALID = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_1_V_V_TVALID;

assign layer103_cpy1_2_V_V_TDATA = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_2_V_V_TDATA;

assign layer103_cpy1_2_V_V_TVALID = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_2_V_V_TVALID;

assign layer103_cpy1_3_V_V_TDATA = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_3_V_V_TDATA;

assign layer103_cpy1_3_V_V_TVALID = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_3_V_V_TVALID;

assign layer103_cpy1_4_V_V_TDATA = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_4_V_V_TDATA;

assign layer103_cpy1_4_V_V_TVALID = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_4_V_V_TVALID;

assign layer103_cpy1_5_V_V_TDATA = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_5_V_V_TDATA;

assign layer103_cpy1_5_V_V_TVALID = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res1_5_V_V_TVALID;

assign layer103_cpy2_0_V_V_TDATA = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_0_V_V_TDATA;

assign layer103_cpy2_0_V_V_TVALID = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_0_V_V_TVALID;

assign layer103_cpy2_1_V_V_TDATA = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_1_V_V_TDATA;

assign layer103_cpy2_1_V_V_TVALID = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_1_V_V_TVALID;

assign layer103_cpy2_2_V_V_TDATA = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_2_V_V_TDATA;

assign layer103_cpy2_2_V_V_TVALID = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_2_V_V_TVALID;

assign layer103_cpy2_3_V_V_TDATA = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_3_V_V_TDATA;

assign layer103_cpy2_3_V_V_TVALID = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_3_V_V_TVALID;

assign layer103_cpy2_4_V_V_TDATA = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_4_V_V_TDATA;

assign layer103_cpy2_4_V_V_TVALID = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_4_V_V_TVALID;

assign layer103_cpy2_5_V_V_TDATA = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_5_V_V_TDATA;

assign layer103_cpy2_5_V_V_TVALID = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_res2_5_V_V_TVALID;

assign tracks_0_V_V_TREADY = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_0_V_V_TREADY;

assign tracks_1_V_V_TREADY = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_1_V_V_TREADY;

assign tracks_2_V_V_TREADY = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_2_V_V_TREADY;

assign tracks_3_V_V_TREADY = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_3_V_V_TREADY;

assign tracks_4_V_V_TREADY = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_4_V_V_TREADY;

assign tracks_5_V_V_TREADY = clone_stream_switch_ap_fixed_ap_fixed_config103_U0_data_5_V_V_TREADY;

endmodule //myproject
