

================================================================
== Vitis HLS Report for 'Reset'
================================================================
* Date:           Wed Jan 17 08:24:14 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.292 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6455|     6480|  64.550 us|  64.800 us|  6455|  6480|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189     |Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7     |     6404|     6404|  64.040 us|  64.040 us|  6404|  6404|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195                      |Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9                      |     1602|     1602|  16.020 us|  16.020 us|  1602|  1602|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201  |Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12  |     5122|     5122|  51.220 us|  51.220 us|  5122|  5122|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207                                      |Reset_Pipeline_VITIS_LOOP_704_13                                      |       19|       44|   0.190 us|   0.440 us|    19|    44|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217                                      |Reset_Pipeline_VITIS_LOOP_707_14                                      |      102|      102|   1.020 us|   1.020 us|   102|   102|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223                                      |Reset_Pipeline_VITIS_LOOP_713_16                                      |      102|      102|   1.020 us|   1.020 us|   102|   102|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229                                      |Reset_Pipeline_VITIS_LOOP_716_17                                      |      102|      102|   1.020 us|   1.020 us|   102|   102|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235                    |Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20                    |      174|      424|   1.740 us|   4.240 us|   174|   424|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245                    |Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22                    |      344|      844|   3.440 us|   8.440 us|   344|   844|       no|
        |grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255                                      |Reset_Pipeline_VITIS_LOOP_710_15                                      |       19|       44|   0.190 us|   0.440 us|    19|    44|       no|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_674_1  |       10|       10|         1|          -|          -|    10|        no|
        |- VITIS_LOOP_677_2  |       16|       16|         1|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_idx_load = load i3 %kernel_idx" [DynMap/DynMap_4HLS.cpp:673]   --->   Operation 9 'load' 'kernel_idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln704 = zext i3 %kernel_idx_load" [DynMap/DynMap_4HLS.cpp:704]   --->   Operation 10 'zext' 'zext_ln704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%DFG_NodesCount_kernels_values_addr = getelementptr i6 %DFG_NodesCount_kernels_values, i64 0, i64 %zext_ln704" [DynMap/DynMap_4HLS.cpp:673]   --->   Operation 11 'getelementptr' 'DFG_NodesCount_kernels_values_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.75ns)   --->   "%DFG_NodesCount_kernels_values_load = load i3 %DFG_NodesCount_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:673]   --->   Operation 12 'load' 'DFG_NodesCount_kernels_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 6> <ROM>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln674 = store i4 0, i4 %i" [DynMap/DynMap_4HLS.cpp:674]   --->   Operation 13 'store' 'store_ln674' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%store_ln668 = store i8 0, i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:668]   --->   Operation 14 'store' 'store_ln668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln668 = store i4 0, i4 %idx_pd_r" [DynMap/DynMap_4HLS.cpp:668]   --->   Operation 15 'store' 'store_ln668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln668 = store i7 0, i7 %IDX_pd_modulo" [DynMap/DynMap_4HLS.cpp:668]   --->   Operation 16 'store' 'store_ln668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln668 = store i8 0, i8 %IDX_pd_bypass" [DynMap/DynMap_4HLS.cpp:668]   --->   Operation 17 'store' 'store_ln668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln668 = store i8 100, i8 %bypassOptIdx" [DynMap/DynMap_4HLS.cpp:668]   --->   Operation 18 'store' 'store_ln668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln670 = store i8 255, i8 %bypassOpt" [DynMap/DynMap_4HLS.cpp:670]   --->   Operation 19 'store' 'store_ln670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln670 = store i8 255, i8 %bypassSrcOpt" [DynMap/DynMap_4HLS.cpp:670]   --->   Operation 20 'store' 'store_ln670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln670 = store i7 127, i7 %bypassTgtOpt" [DynMap/DynMap_4HLS.cpp:670]   --->   Operation 21 'store' 'store_ln670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln671 = store i4 15, i4 %predTile1" [DynMap/DynMap_4HLS.cpp:671]   --->   Operation 22 'store' 'store_ln671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln671 = store i5 31, i5 %bypassSrcTile" [DynMap/DynMap_4HLS.cpp:671]   --->   Operation 23 'store' 'store_ln671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln671 = store i4 15, i4 %bypassTgtTile" [DynMap/DynMap_4HLS.cpp:671]   --->   Operation 24 'store' 'store_ln671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln672 = store i1 0, i1 %dependency_forward" [DynMap/DynMap_4HLS.cpp:672]   --->   Operation 25 'store' 'store_ln672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln672 = store i1 0, i1 %dependency_backward" [DynMap/DynMap_4HLS.cpp:672]   --->   Operation 26 'store' 'store_ln672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln725 = zext i3 %kernel_idx_load" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 27 'zext' 'zext_ln725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.61ns)   --->   "%mul_ln725 = mul i10 %zext_ln725, i10 100" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 28 'mul' 'mul_ln725' <Predicate = true> <Delay = 3.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (1.75ns)   --->   "%DFG_NodesCount_kernels_values_load = load i3 %DFG_NodesCount_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:673]   --->   Operation 29 'load' 'DFG_NodesCount_kernels_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 6> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln673 = zext i6 %DFG_NodesCount_kernels_values_load" [DynMap/DynMap_4HLS.cpp:673]   --->   Operation 30 'zext' 'zext_ln673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln673 = store i8 %zext_ln673, i8 %bypassOpt_wrAddr" [DynMap/DynMap_4HLS.cpp:673]   --->   Operation 31 'store' 'store_ln673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln674 = br void" [DynMap/DynMap_4HLS.cpp:674]   --->   Operation 32 'br' 'br_ln674' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.72>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_19 = load i4 %i" [DynMap/DynMap_4HLS.cpp:674]   --->   Operation 33 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i4 %i_19" [DynMap/DynMap_4HLS.cpp:674]   --->   Operation 34 'zext' 'zext_ln674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.96ns)   --->   "%icmp_ln674 = icmp_eq  i4 %i_19, i4 10" [DynMap/DynMap_4HLS.cpp:674]   --->   Operation 35 'icmp' 'icmp_ln674' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.99ns)   --->   "%add_ln674 = add i4 %i_19, i4 1" [DynMap/DynMap_4HLS.cpp:674]   --->   Operation 37 'add' 'add_ln674' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln674 = br i1 %icmp_ln674, void %.split43, void %.preheader5.preheader" [DynMap/DynMap_4HLS.cpp:674]   --->   Operation 38 'br' 'br_ln674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [DynMap/DynMap_4HLS.cpp:674]   --->   Operation 39 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%predecessors_addr = getelementptr i8 %predecessors, i64 0, i64 %zext_ln674" [DynMap/DynMap_4HLS.cpp:675]   --->   Operation 40 'getelementptr' 'predecessors_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.75ns)   --->   "%store_ln675 = store i8 0, i4 %predecessors_addr" [DynMap/DynMap_4HLS.cpp:675]   --->   Operation 41 'store' 'store_ln675' <Predicate = (!icmp_ln674)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_3 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln674 = store i4 %add_ln674, i4 %i" [DynMap/DynMap_4HLS.cpp:674]   --->   Operation 42 'store' 'store_ln674' <Predicate = (!icmp_ln674)> <Delay = 1.29>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%i_11 = alloca i32 1"   --->   Operation 44 'alloca' 'i_11' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln677 = store i5 0, i5 %i_11" [DynMap/DynMap_4HLS.cpp:677]   --->   Operation 45 'store' 'store_ln677' <Predicate = (icmp_ln674)> <Delay = 1.29>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln677 = br void %.preheader5" [DynMap/DynMap_4HLS.cpp:677]   --->   Operation 46 'br' 'br_ln677' <Predicate = (icmp_ln674)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i_20 = load i5 %i_11" [DynMap/DynMap_4HLS.cpp:677]   --->   Operation 47 'load' 'i_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln677 = zext i5 %i_20" [DynMap/DynMap_4HLS.cpp:677]   --->   Operation 48 'zext' 'zext_ln677' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.97ns)   --->   "%icmp_ln677 = icmp_eq  i5 %i_20, i5 16" [DynMap/DynMap_4HLS.cpp:677]   --->   Operation 49 'icmp' 'icmp_ln677' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_216 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 50 'speclooptripcount' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.02ns)   --->   "%add_ln677 = add i5 %i_20, i5 1" [DynMap/DynMap_4HLS.cpp:677]   --->   Operation 51 'add' 'add_ln677' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln677 = br i1 %icmp_ln677, void %.split41, void %.preheader4.preheader.preheader" [DynMap/DynMap_4HLS.cpp:677]   --->   Operation 52 'br' 'br_ln677' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln677 = specloopname void @_ssdm_op_SpecLoopName, void @empty_61" [DynMap/DynMap_4HLS.cpp:677]   --->   Operation 53 'specloopname' 'specloopname_ln677' <Predicate = (!icmp_ln677)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln677" [DynMap/DynMap_4HLS.cpp:678]   --->   Operation 54 'getelementptr' 'curOptPotentialPlacement_addr' <Predicate = (!icmp_ln677)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.75ns)   --->   "%store_ln678 = store i5 31, i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:678]   --->   Operation 55 'store' 'store_ln678' <Predicate = (!icmp_ln677)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_4 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln677 = store i5 %add_ln677, i5 %i_11" [DynMap/DynMap_4HLS.cpp:677]   --->   Operation 56 'store' 'store_ln677' <Predicate = (!icmp_ln677)> <Delay = 1.29>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln677)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7, i8 %placement_dynamic_bypass"   --->   Operation 58 'call' 'call_ln0' <Predicate = (icmp_ln677)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9, i1 %placement_dynamic_occupy"   --->   Operation 59 'call' 'call_ln0' <Predicate = (icmp_ln677)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12, i1 %placement_dynamic_bypass_occupy"   --->   Operation 60 'call' 'call_ln0' <Predicate = (icmp_ln677)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 61 [2/2] (4.18ns)   --->   "%call_ln673 = call void @Reset_Pipeline_VITIS_LOOP_704_13, i6 %DFG_NodesCount_kernels_values_load, i10 %mul_ln725, i6 %placement_static_kernels_values, i8 %placement_dynamic_dict_Opt2PC_keys" [DynMap/DynMap_4HLS.cpp:673]   --->   Operation 61 'call' 'call_ln673' <Predicate = (icmp_ln677)> <Delay = 4.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Reset_Pipeline_VITIS_LOOP_707_14, i8 %placement_dynamic_dict_Opt2PC_values"   --->   Operation 62 'call' 'call_ln0' <Predicate = (icmp_ln677)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Reset_Pipeline_VITIS_LOOP_713_16, i5 %placement_dynamic_dict_Opt2Tile_values"   --->   Operation 63 'call' 'call_ln0' <Predicate = (icmp_ln677)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Reset_Pipeline_VITIS_LOOP_716_17, i1 %placement_done_values"   --->   Operation 64 'call' 'call_ln0' <Predicate = (icmp_ln677)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %DFG_NodesCount_kernels_values_load, i3 0" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 65 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln677)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln722 = zext i9 %tmp_s" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 66 'zext' 'zext_ln722' <Predicate = (icmp_ln677)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %DFG_NodesCount_kernels_values_load, i1 0" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 67 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln677)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln722_1 = zext i7 %tmp_7" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 68 'zext' 'zext_ln722_1' <Predicate = (icmp_ln677)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.36ns)   --->   "%add_ln722 = add i10 %zext_ln722, i10 %zext_ln722_1" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 69 'add' 'add_ln722' <Predicate = (icmp_ln677)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [2/2] (3.24ns)   --->   "%call_ln722 = call void @Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20, i10 %add_ln722, i10 %mul_ln725, i6 %dependency_predecessors_kernels_values1, i8 %dependency_predecessor_values" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 70 'call' 'call_ln722' <Predicate = (icmp_ln677)> <Delay = 3.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %DFG_NodesCount_kernels_values_load, i4 0" [DynMap/DynMap_4HLS.cpp:734]   --->   Operation 71 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln677)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln734 = zext i10 %tmp_8" [DynMap/DynMap_4HLS.cpp:734]   --->   Operation 72 'zext' 'zext_ln734' <Predicate = (icmp_ln677)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %DFG_NodesCount_kernels_values_load, i2 0" [DynMap/DynMap_4HLS.cpp:734]   --->   Operation 73 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln677)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln734_1 = zext i8 %tmp_9" [DynMap/DynMap_4HLS.cpp:734]   --->   Operation 74 'zext' 'zext_ln734_1' <Predicate = (icmp_ln677)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.41ns)   --->   "%add_ln734 = add i11 %zext_ln734, i11 %zext_ln734_1" [DynMap/DynMap_4HLS.cpp:734]   --->   Operation 75 'add' 'add_ln734' <Predicate = (icmp_ln677)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (3.18ns)   --->   "%call_ln734 = call void @Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22, i11 %add_ln734, i10 %mul_ln725, i7 %dependency_successors_kernels_values1, i8 %dependency_successor_values" [DynMap/DynMap_4HLS.cpp:734]   --->   Operation 76 'call' 'call_ln734' <Predicate = (icmp_ln677)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7, i8 %placement_dynamic_bypass"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9, i1 %placement_dynamic_occupy"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12, i1 %placement_dynamic_bypass_occupy"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln673 = call void @Reset_Pipeline_VITIS_LOOP_704_13, i6 %DFG_NodesCount_kernels_values_load, i10 %mul_ln725, i6 %placement_static_kernels_values, i8 %placement_dynamic_dict_Opt2PC_keys" [DynMap/DynMap_4HLS.cpp:673]   --->   Operation 80 'call' 'call_ln673' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Reset_Pipeline_VITIS_LOOP_707_14, i8 %placement_dynamic_dict_Opt2PC_values"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Reset_Pipeline_VITIS_LOOP_713_16, i5 %placement_dynamic_dict_Opt2Tile_values"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Reset_Pipeline_VITIS_LOOP_716_17, i1 %placement_done_values"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln722 = call void @Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20, i10 %add_ln722, i10 %mul_ln725, i6 %dependency_predecessors_kernels_values1, i8 %dependency_predecessor_values" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 84 'call' 'call_ln722' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln734 = call void @Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22, i11 %add_ln734, i10 %mul_ln725, i7 %dependency_successors_kernels_values1, i8 %dependency_successor_values" [DynMap/DynMap_4HLS.cpp:734]   --->   Operation 85 'call' 'call_ln734' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.18>
ST_6 : Operation 86 [2/2] (4.18ns)   --->   "%call_ln673 = call void @Reset_Pipeline_VITIS_LOOP_710_15, i6 %DFG_NodesCount_kernels_values_load, i10 %mul_ln725, i6 %placement_static_kernels_values, i8 %placement_dynamic_dict_Opt2Tile_keys" [DynMap/DynMap_4HLS.cpp:673]   --->   Operation 86 'call' 'call_ln673' <Predicate = true> <Delay = 4.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln673 = call void @Reset_Pipeline_VITIS_LOOP_710_15, i6 %DFG_NodesCount_kernels_values_load, i10 %mul_ln725, i6 %placement_static_kernels_values, i8 %placement_dynamic_dict_Opt2Tile_keys" [DynMap/DynMap_4HLS.cpp:673]   --->   Operation 87 'call' 'call_ln673' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln746 = ret" [DynMap/DynMap_4HLS.cpp:746]   --->   Operation 88 'ret' 'ret_ln746' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IDX_pd]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ idx_pd_r]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ IDX_pd_modulo]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ IDX_pd_bypass]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bypassOptIdx]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bypassOpt]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bypassSrcOpt]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bypassTgtOpt]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ predTile1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bypassSrcTile]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bypassTgtTile]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dependency_forward]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dependency_backward]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DFG_NodesCount_kernels_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bypassOpt_wrAddr]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ predecessors]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_bypass]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_occupy]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_bypass_occupy]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ placement_static_kernels_values]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_dict_Opt2PC_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_dict_Opt2PC_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_dict_Opt2Tile_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_dict_Opt2Tile_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ placement_done_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dependency_predecessors_kernels_values1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dependency_predecessor_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dependency_successors_kernels_values1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dependency_successor_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ curOptPotentialPlacement]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                  (alloca           ) [ 01110000]
kernel_idx_load                    (load             ) [ 00100000]
zext_ln704                         (zext             ) [ 00000000]
DFG_NodesCount_kernels_values_addr (getelementptr    ) [ 00100000]
store_ln674                        (store            ) [ 00000000]
store_ln668                        (store            ) [ 00000000]
store_ln668                        (store            ) [ 00000000]
store_ln668                        (store            ) [ 00000000]
store_ln668                        (store            ) [ 00000000]
store_ln668                        (store            ) [ 00000000]
store_ln670                        (store            ) [ 00000000]
store_ln670                        (store            ) [ 00000000]
store_ln670                        (store            ) [ 00000000]
store_ln671                        (store            ) [ 00000000]
store_ln671                        (store            ) [ 00000000]
store_ln671                        (store            ) [ 00000000]
store_ln672                        (store            ) [ 00000000]
store_ln672                        (store            ) [ 00000000]
zext_ln725                         (zext             ) [ 00000000]
mul_ln725                          (mul              ) [ 00011111]
DFG_NodesCount_kernels_values_load (load             ) [ 00011111]
zext_ln673                         (zext             ) [ 00000000]
store_ln673                        (store            ) [ 00000000]
br_ln674                           (br               ) [ 00000000]
i_19                               (load             ) [ 00000000]
zext_ln674                         (zext             ) [ 00000000]
icmp_ln674                         (icmp             ) [ 00010000]
empty                              (speclooptripcount) [ 00000000]
add_ln674                          (add              ) [ 00000000]
br_ln674                           (br               ) [ 00000000]
specloopname_ln674                 (specloopname     ) [ 00000000]
predecessors_addr                  (getelementptr    ) [ 00000000]
store_ln675                        (store            ) [ 00000000]
store_ln674                        (store            ) [ 00000000]
br_ln0                             (br               ) [ 00000000]
i_11                               (alloca           ) [ 00011000]
store_ln677                        (store            ) [ 00000000]
br_ln677                           (br               ) [ 00000000]
i_20                               (load             ) [ 00000000]
zext_ln677                         (zext             ) [ 00000000]
icmp_ln677                         (icmp             ) [ 00001000]
empty_216                          (speclooptripcount) [ 00000000]
add_ln677                          (add              ) [ 00000000]
br_ln677                           (br               ) [ 00000000]
specloopname_ln677                 (specloopname     ) [ 00000000]
curOptPotentialPlacement_addr      (getelementptr    ) [ 00000000]
store_ln678                        (store            ) [ 00000000]
store_ln677                        (store            ) [ 00000000]
br_ln0                             (br               ) [ 00000000]
tmp_s                              (bitconcatenate   ) [ 00000000]
zext_ln722                         (zext             ) [ 00000000]
tmp_7                              (bitconcatenate   ) [ 00000000]
zext_ln722_1                       (zext             ) [ 00000000]
add_ln722                          (add              ) [ 00000100]
tmp_8                              (bitconcatenate   ) [ 00000000]
zext_ln734                         (zext             ) [ 00000000]
tmp_9                              (bitconcatenate   ) [ 00000000]
zext_ln734_1                       (zext             ) [ 00000000]
add_ln734                          (add              ) [ 00000100]
call_ln0                           (call             ) [ 00000000]
call_ln0                           (call             ) [ 00000000]
call_ln0                           (call             ) [ 00000000]
call_ln673                         (call             ) [ 00000000]
call_ln0                           (call             ) [ 00000000]
call_ln0                           (call             ) [ 00000000]
call_ln0                           (call             ) [ 00000000]
call_ln722                         (call             ) [ 00000000]
call_ln734                         (call             ) [ 00000000]
call_ln673                         (call             ) [ 00000000]
ret_ln746                          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IDX_pd">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDX_pd"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="idx_pd_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx_pd_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IDX_pd_modulo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDX_pd_modulo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IDX_pd_bypass">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDX_pd_bypass"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bypassOptIdx">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassOptIdx"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bypassOpt">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassOpt"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bypassSrcOpt">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassSrcOpt"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bypassTgtOpt">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassTgtOpt"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="predTile1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="predTile1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bypassSrcTile">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassSrcTile"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bypassTgtTile">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassTgtTile"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dependency_forward">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_forward"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dependency_backward">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_backward"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_idx">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_idx"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="DFG_NodesCount_kernels_values">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DFG_NodesCount_kernels_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bypassOpt_wrAddr">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassOpt_wrAddr"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="predecessors">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="predecessors"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="placement_dynamic_bypass">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_bypass"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="placement_dynamic_occupy">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_occupy"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="placement_dynamic_bypass_occupy">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_bypass_occupy"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="placement_static_kernels_values">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_static_kernels_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="placement_dynamic_dict_Opt2PC_keys">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2PC_keys"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="placement_dynamic_dict_Opt2PC_values">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2PC_values"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="placement_dynamic_dict_Opt2Tile_keys">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="placement_dynamic_dict_Opt2Tile_values">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="placement_done_values">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_done_values"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dependency_predecessors_kernels_values1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_predecessors_kernels_values1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dependency_predecessor_values">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_predecessor_values"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dependency_successors_kernels_values1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_successors_kernels_values1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dependency_successor_values">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_successor_values"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="curOptPotentialPlacement">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curOptPotentialPlacement"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_61"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reset_Pipeline_VITIS_LOOP_704_13"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reset_Pipeline_VITIS_LOOP_707_14"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reset_Pipeline_VITIS_LOOP_713_16"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reset_Pipeline_VITIS_LOOP_716_17"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reset_Pipeline_VITIS_LOOP_710_15"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="i_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_11_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_11/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="DFG_NodesCount_kernels_values_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DFG_NodesCount_kernels_values_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DFG_NodesCount_kernels_values_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="predecessors_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="predecessors_addr/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln675_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln675/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="curOptPotentialPlacement_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="curOptPotentialPlacement_addr/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln678_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln678/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="2"/>
<pin id="210" dir="0" index="2" bw="10" slack="2"/>
<pin id="211" dir="0" index="3" bw="6" slack="0"/>
<pin id="212" dir="0" index="4" bw="8" slack="0"/>
<pin id="213" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln673/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="10" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="2"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="0" index="4" bw="8" slack="0"/>
<pin id="241" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln722/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="11" slack="0"/>
<pin id="248" dir="0" index="2" bw="10" slack="2"/>
<pin id="249" dir="0" index="3" bw="7" slack="0"/>
<pin id="250" dir="0" index="4" bw="8" slack="0"/>
<pin id="251" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln734/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="6" slack="4"/>
<pin id="258" dir="0" index="2" bw="10" slack="4"/>
<pin id="259" dir="0" index="3" bw="6" slack="0"/>
<pin id="260" dir="0" index="4" bw="8" slack="0"/>
<pin id="261" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln673/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="kernel_idx_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_idx_load/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln704_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln704/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln674_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln668_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln668/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln668_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln668/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln668_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="7" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln668/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln668_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln668/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln668_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln668/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln670_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln670/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln670_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln670/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln670_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="7" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln670/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln671_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln671/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln671_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln671/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln671_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln671/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln672_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln672/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln672_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln672/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln725_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="359" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln725/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mul_ln725_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln725/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln673_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="0"/>
<pin id="368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln673/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln673_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln673/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="i_19_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="2"/>
<pin id="378" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_19/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln674_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln674_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="4" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln674_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln674/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln674_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="2"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln677_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln677/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="i_20_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="1"/>
<pin id="408" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_20/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln677_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln677/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln677_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="0" index="1" bw="5" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln677/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln677_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln677/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln677_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="1"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln677/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_s_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="0" index="1" bw="6" slack="2"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln722_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln722/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_7_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="0"/>
<pin id="444" dir="0" index="1" bw="6" slack="2"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln722_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln722_1/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln722_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="9" slack="0"/>
<pin id="455" dir="0" index="1" bw="7" slack="0"/>
<pin id="456" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln722/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_8_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="6" slack="2"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln734_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln734/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_9_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="6" slack="2"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln734_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln734_1/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln734_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln734/4 "/>
</bind>
</comp>

<comp id="489" class="1005" name="i_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="499" class="1005" name="DFG_NodesCount_kernels_values_addr_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="1"/>
<pin id="501" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DFG_NodesCount_kernels_values_addr "/>
</bind>
</comp>

<comp id="504" class="1005" name="mul_ln725_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="2"/>
<pin id="506" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln725 "/>
</bind>
</comp>

<comp id="512" class="1005" name="DFG_NodesCount_kernels_values_load_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="2"/>
<pin id="514" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="DFG_NodesCount_kernels_values_load "/>
</bind>
</comp>

<comp id="525" class="1005" name="i_11_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="535" class="1005" name="add_ln722_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="1"/>
<pin id="537" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln722 "/>
</bind>
</comp>

<comp id="540" class="1005" name="add_ln734_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="1"/>
<pin id="542" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln734 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="62" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="62" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="64" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="64" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="68" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="64" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="80" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="108" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="110" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="112" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="214"><net_src comp="114" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="221"><net_src comp="116" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="118" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="120" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="242"><net_src comp="128" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="235" pin=4"/></net>

<net id="252"><net_src comp="136" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="245" pin=4"/></net>

<net id="262"><net_src comp="138" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="68" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="66" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="2" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="4" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="6" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="8" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="74" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="10" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="74" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="12" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="78" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="16" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="80" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="18" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="78" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="20" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="82" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="22" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="82" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="84" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="155" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="30" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="388"><net_src comp="376" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="86" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="376" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="92" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="98" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="418"><net_src comp="406" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="100" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="406" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="104" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="122" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="124" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="441"><net_src comp="431" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="126" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="82" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="452"><net_src comp="442" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="438" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="453" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="465"><net_src comp="130" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="66" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="470"><net_src comp="460" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="132" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="134" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="467" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="488"><net_src comp="482" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="492"><net_src comp="140" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="502"><net_src comp="148" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="507"><net_src comp="360" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="515"><net_src comp="155" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="520"><net_src comp="512" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="528"><net_src comp="144" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="531"><net_src comp="525" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="538"><net_src comp="453" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="543"><net_src comp="482" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="245" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: IDX_pd | {2 }
	Port: idx_pd_r | {2 }
	Port: IDX_pd_modulo | {2 }
	Port: IDX_pd_bypass | {2 }
	Port: bypassOptIdx | {2 }
	Port: bypassOpt | {2 }
	Port: bypassSrcOpt | {2 }
	Port: bypassTgtOpt | {2 }
	Port: predTile1 | {2 }
	Port: bypassSrcTile | {2 }
	Port: bypassTgtTile | {2 }
	Port: dependency_forward | {2 }
	Port: dependency_backward | {2 }
	Port: bypassOpt_wrAddr | {2 }
	Port: predecessors | {3 }
	Port: placement_dynamic_bypass | {4 5 }
	Port: placement_dynamic_occupy | {4 5 }
	Port: placement_dynamic_bypass_occupy | {4 5 }
	Port: placement_dynamic_dict_Opt2PC_keys | {4 5 }
	Port: placement_dynamic_dict_Opt2PC_values | {4 5 }
	Port: placement_dynamic_dict_Opt2Tile_keys | {6 7 }
	Port: placement_dynamic_dict_Opt2Tile_values | {4 5 }
	Port: placement_done_values | {4 5 }
	Port: dependency_predecessor_values | {4 5 }
	Port: dependency_successor_values | {4 5 }
	Port: curOptPotentialPlacement | {4 }
 - Input state : 
	Port: Reset : kernel_idx | {1 }
	Port: Reset : DFG_NodesCount_kernels_values | {1 2 }
	Port: Reset : placement_static_kernels_values | {4 5 6 7 }
	Port: Reset : dependency_predecessors_kernels_values1 | {4 5 }
	Port: Reset : dependency_successors_kernels_values1 | {4 5 }
  - Chain level:
	State 1
		zext_ln704 : 1
		DFG_NodesCount_kernels_values_addr : 2
		DFG_NodesCount_kernels_values_load : 3
		store_ln674 : 1
	State 2
		mul_ln725 : 1
		zext_ln673 : 1
		store_ln673 : 2
	State 3
		zext_ln674 : 1
		icmp_ln674 : 1
		add_ln674 : 1
		br_ln674 : 2
		predecessors_addr : 2
		store_ln675 : 3
		store_ln674 : 2
		store_ln677 : 1
	State 4
		zext_ln677 : 1
		icmp_ln677 : 1
		add_ln677 : 1
		br_ln677 : 2
		curOptPotentialPlacement_addr : 2
		store_ln678 : 3
		store_ln677 : 2
		zext_ln722 : 1
		zext_ln722_1 : 1
		add_ln722 : 2
		call_ln722 : 3
		zext_ln734 : 1
		zext_ln734_1 : 1
		add_ln734 : 2
		call_ln734 : 3
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189  |    1    |  2.596  |    65   |   123   |
|          |           grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195           |    0    |    0    |    23   |    55   |
|          | grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201 |    0    |    0    |    52   |   111   |
|          |                   grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207                   |    0    |  1.298  |    22   |    28   |
|   call   |                   grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217                   |    0    |    0    |    7    |    10   |
|          |                   grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223                   |    0    |    0    |    7    |    10   |
|          |                   grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229                   |    0    |    0    |    7    |    10   |
|          |          grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235          |    0    |  1.298  |    60   |   122   |
|          |          grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245          |    0    |  1.298  |    65   |   130   |
|          |                   grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255                   |    0    |  1.298  |    22   |    28   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                 mul_ln725_fu_360                                |    0    |    0    |    0    |    41   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 add_ln674_fu_390                                |    0    |    0    |    0    |    6    |
|    add   |                                 add_ln677_fu_420                                |    0    |    0    |    0    |    7    |
|          |                                 add_ln722_fu_453                                |    0    |    0    |    0    |    9    |
|          |                                 add_ln734_fu_482                                |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                icmp_ln674_fu_384                                |    0    |    0    |    0    |    2    |
|          |                                icmp_ln677_fu_414                                |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                zext_ln704_fu_269                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln725_fu_357                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln673_fu_366                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln674_fu_379                                |    0    |    0    |    0    |    0    |
|   zext   |                                zext_ln677_fu_409                                |    0    |    0    |    0    |    0    |
|          |                                zext_ln722_fu_438                                |    0    |    0    |    0    |    0    |
|          |                               zext_ln722_1_fu_449                               |    0    |    0    |    0    |    0    |
|          |                                zext_ln734_fu_467                                |    0    |    0    |    0    |    0    |
|          |                               zext_ln734_1_fu_478                               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   tmp_s_fu_431                                  |    0    |    0    |    0    |    0    |
|bitconcatenate|                                   tmp_7_fu_442                                  |    0    |    0    |    0    |    0    |
|          |                                   tmp_8_fu_460                                  |    0    |    0    |    0    |    0    |
|          |                                   tmp_9_fu_471                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                 |    1    |  7.788  |   330   |   704   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
|DFG_NodesCount_kernels_values_addr_reg_499|    3   |
|DFG_NodesCount_kernels_values_load_reg_512|    6   |
|             add_ln722_reg_535            |   10   |
|             add_ln734_reg_540            |   11   |
|               i_11_reg_525               |    5   |
|                 i_reg_489                |    4   |
|             mul_ln725_reg_504            |   10   |
+------------------------------------------+--------+
|                   Total                  |   49   |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                       grp_access_fu_155                       |  p0  |   2  |   3  |    6   ||    9    |
| grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235 |  p1  |   2  |  10  |   20   ||    9    |
| grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245 |  p1  |   2  |  11  |   22   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   48   ||  3.894  ||    27   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    7   |   330  |   704  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |   49   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   11   |   379  |   731  |
+-----------+--------+--------+--------+--------+
