#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001e2926fa680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e2926fa810 .scope module, "tb" "tb" 3 79;
 .timescale -12 -12;
L_000001e2926cd370 .functor NOT 1, L_000001e2927509e0, C4<0>, C4<0>, C4<0>;
L_000001e2926cd7d0 .functor XOR 1, L_000001e2927508a0, L_000001e292751ca0, C4<0>, C4<0>;
L_000001e2926cd990 .functor XOR 1, L_000001e2926cd7d0, L_000001e292750760, C4<0>, C4<0>;
v000001e292751b60_0 .net *"_ivl_10", 0 0, L_000001e292750760;  1 drivers
v000001e2927506c0_0 .net *"_ivl_12", 0 0, L_000001e2926cd990;  1 drivers
v000001e292750080_0 .net *"_ivl_2", 0 0, L_000001e2927515c0;  1 drivers
v000001e292750300_0 .net *"_ivl_4", 0 0, L_000001e2927508a0;  1 drivers
v000001e292750a80_0 .net *"_ivl_6", 0 0, L_000001e292751ca0;  1 drivers
v000001e29274ffe0_0 .net *"_ivl_8", 0 0, L_000001e2926cd7d0;  1 drivers
v000001e29274fea0_0 .var "clk", 0 0;
v000001e292750c60_0 .net "data", 0 0, v000001e292750d00_0;  1 drivers
v000001e292751c00_0 .net "reset", 0 0, v000001e292750940_0;  1 drivers
v000001e292751d40_0 .net "start_shifting_dut", 0 0, v000001e292750620_0;  1 drivers
v000001e292750ee0_0 .net "start_shifting_ref", 0 0, L_000001e292750580;  1 drivers
v000001e2927501c0_0 .var/2u "stats1", 159 0;
v000001e292751840_0 .var/2u "strobe", 0 0;
v000001e2927503a0_0 .net "tb_match", 0 0, L_000001e2927509e0;  1 drivers
v000001e292750440_0 .net "tb_mismatch", 0 0, L_000001e2926cd370;  1 drivers
v000001e2927518e0_0 .net "wavedrom_enable", 0 0, v000001e292750800_0;  1 drivers
v000001e292751980_0 .net "wavedrom_title", 511 0, v000001e292750bc0_0;  1 drivers
L_000001e2927515c0 .concat [ 1 0 0 0], L_000001e292750580;
L_000001e2927508a0 .concat [ 1 0 0 0], L_000001e292750580;
L_000001e292751ca0 .concat [ 1 0 0 0], v000001e292750620_0;
L_000001e292750760 .concat [ 1 0 0 0], L_000001e292750580;
L_000001e2927509e0 .cmp/eeq 1, L_000001e2927515c0, L_000001e2926cd990;
S_000001e2926e3470 .scope module, "good1" "RefModule" 3 120, 4 2 0, S_000001e2926fa810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 1 "start_shifting";
P_000001e2926c8150 .param/l "Done" 0 4 9, +C4<00000000000000000000000000000100>;
P_000001e2926c8188 .param/l "S" 0 4 9, +C4<00000000000000000000000000000000>;
P_000001e2926c81c0 .param/l "S1" 0 4 9, +C4<00000000000000000000000000000001>;
P_000001e2926c81f8 .param/l "S11" 0 4 9, +C4<00000000000000000000000000000010>;
P_000001e2926c8230 .param/l "S110" 0 4 9, +C4<00000000000000000000000000000011>;
v000001e2926cbbb0_0 .net *"_ivl_0", 31 0, L_000001e2927504e0;  1 drivers
L_000001e292ad00d0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2926cb250_0 .net *"_ivl_3", 28 0, L_000001e292ad00d0;  1 drivers
L_000001e292ad0118 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e2926cbc50_0 .net/2u *"_ivl_4", 31 0, L_000001e292ad0118;  1 drivers
v000001e2926cb2f0_0 .net "clk", 0 0, v000001e29274fea0_0;  1 drivers
v000001e2926cbd90_0 .net "data", 0 0, v000001e292750d00_0;  alias, 1 drivers
v000001e2926cb6b0_0 .var "next", 2 0;
v000001e2926cb570_0 .net "reset", 0 0, v000001e292750940_0;  alias, 1 drivers
v000001e2926cbed0_0 .net "start_shifting", 0 0, L_000001e292750580;  alias, 1 drivers
v000001e2926cb4d0_0 .var "state", 2 0;
E_000001e2926cf0f0 .event posedge, v000001e2926cb2f0_0;
E_000001e2926cfdb0 .event edge, v000001e2926cb4d0_0, v000001e2926cbd90_0;
L_000001e2927504e0 .concat [ 3 29 0 0], v000001e2926cb4d0_0, L_000001e292ad00d0;
L_000001e292750580 .cmp/eq 32, L_000001e2927504e0, L_000001e292ad0118;
S_000001e2926e3600 .scope module, "stim1" "stimulus_gen" 3 115, 3 6 0, S_000001e2926fa810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "data";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v000001e2926cb9d0_0 .net "clk", 0 0, v000001e29274fea0_0;  alias, 1 drivers
L_000001e292ad0088 .functor BUFT 1, C4<1110110011>, C4<0>, C4<0>, C4<0>;
v000001e292750e40_0 .net "d", 0 9, L_000001e292ad0088;  1 drivers
v000001e292750d00_0 .var "data", 0 0;
v000001e292750940_0 .var "reset", 0 0;
v000001e29274ff40_0 .net "tb_match", 0 0, L_000001e2927509e0;  alias, 1 drivers
v000001e292750800_0 .var "wavedrom_enable", 0 0;
v000001e292750bc0_0 .var "wavedrom_title", 511 0;
E_000001e2926cff30/0 .event negedge, v000001e2926cb2f0_0;
E_000001e2926cff30/1 .event posedge, v000001e2926cb2f0_0;
E_000001e2926cff30 .event/or E_000001e2926cff30/0, E_000001e2926cff30/1;
S_000001e2926e3790 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 65, 3 65 0, S_000001e2926e3600;
 .timescale -12 -12;
v000001e2926cb610_0 .var/2s "i", 31 0;
S_000001e2926ee9b0 .scope task, "reset_test" "reset_test" 3 14, 3 14 0, S_000001e2926e3600;
 .timescale -12 -12;
v000001e2926cbcf0_0 .var/2u "arfail", 0 0;
v000001e2926cb750_0 .var "async", 0 0;
v000001e2926cb7f0_0 .var/2u "datafail", 0 0;
v000001e2926cbe30_0 .var/2u "srfail", 0 0;
E_000001e2926cf8b0 .event negedge, v000001e2926cb2f0_0;
TD_tb.stim1.reset_test ;
    %wait E_000001e2926cf0f0;
    %wait E_000001e2926cf0f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e292750940_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e2926cf0f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_000001e2926cf8b0;
    %load/vec4 v000001e29274ff40_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001e2926cb7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e292750940_0, 0;
    %wait E_000001e2926cf0f0;
    %load/vec4 v000001e29274ff40_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001e2926cbcf0_0, 0, 1;
    %wait E_000001e2926cf0f0;
    %load/vec4 v000001e29274ff40_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001e2926cbe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e292750940_0, 0;
    %load/vec4 v000001e2926cbe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 28 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001e2926cbcf0_0;
    %load/vec4 v000001e2926cb750_0;
    %load/vec4 v000001e2926cb7f0_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001e2926cb750_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 30 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_000001e2926eeb40 .scope task, "wavedrom_start" "wavedrom_start" 3 41, 3 41 0, S_000001e2926e3600;
 .timescale -12 -12;
v000001e2926cb930_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001e2926eecd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 44, 3 44 0, S_000001e2926e3600;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001e2926a2f30 .scope module, "top_module1" "TopModule" 3 126, 5 3 0, S_000001e2926fa810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 1 "start_shifting";
v000001e292751a20_0 .net "clk", 0 0, v000001e29274fea0_0;  alias, 1 drivers
v000001e292751ac0_0 .net "data", 0 0, v000001e292750d00_0;  alias, 1 drivers
v000001e292750120_0 .var "last_data", 0 0;
v000001e292751200_0 .net "reset", 0 0, v000001e292750940_0;  alias, 1 drivers
v000001e292750620_0 .var "start_shifting", 0 0;
v000001e292750260_0 .var "state", 0 0;
S_000001e2926a30c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 134, 3 134 0, S_000001e2926fa810;
 .timescale -12 -12;
E_000001e2926cf1f0 .event edge, v000001e292751840_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001e292751840_0;
    %nor/r;
    %assign/vec4 v000001e292751840_0, 0;
    %wait E_000001e2926cf1f0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_000001e2926e3600;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e292750940_0, 0;
    %wait E_000001e2926cf0f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e292750940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e292750d00_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e2926cf0f0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e292750d00_0, 0;
    %wait E_000001e2926cf0f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e292750d00_0, 0;
    %wait E_000001e2926cf0f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e292750d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v000001e2926cb750_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_000001e2926ee9b0;
    %join;
    %fork t_1, S_000001e2926e3790;
    %jmp t_0;
    .scope S_000001e2926e3790;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2926cb610_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e2926cb610_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.3, 5;
    %wait E_000001e2926cf0f0;
    %load/vec4 v000001e292750e40_0;
    %pushi/vec4 9, 0, 34;
    %load/vec4 v000001e2926cb610_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %assign/vec4 v000001e292750d00_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e2926cb610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001e2926cb610_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_000001e2926e3600;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_000001e2926eecd0;
    %join;
    %pushi/vec4 600, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e2926cff30;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001e292750940_0, 0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000001e292750d00_0, 0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001e2926e3470;
T_5 ;
Ewait_0 .event/or E_000001e2926cfdb0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001e2926cb4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000001e2926cbd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %pad/s 3;
    %store/vec4 v000001e2926cb6b0_0, 0, 3;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000001e2926cbd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %pad/s 3;
    %store/vec4 v000001e2926cb6b0_0, 0, 3;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000001e2926cbd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 3;
    %store/vec4 v000001e2926cb6b0_0, 0, 3;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000001e2926cbd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %pad/s 3;
    %store/vec4 v000001e2926cb6b0_0, 0, 3;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e2926cb6b0_0, 0, 3;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e2926e3470;
T_6 ;
    %wait E_000001e2926cf0f0;
    %load/vec4 v000001e2926cb570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e2926cb4d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e2926cb6b0_0;
    %assign/vec4 v000001e2926cb4d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e2926a2f30;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e292750260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e292750620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e292750120_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_000001e2926a2f30;
T_8 ;
    %wait E_000001e2926cf0f0;
    %load/vec4 v000001e292751200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e292750260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e292750620_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001e292750260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e292750620_0, 0;
    %load/vec4 v000001e292751ac0_0;
    %assign/vec4 v000001e292750260_0, 0;
    %load/vec4 v000001e292751ac0_0;
    %assign/vec4 v000001e292750120_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001e292750260_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e292750120_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e292750260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e292750620_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001e292750260_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e292751ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e292750260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e292750620_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v000001e292750260_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e292751ac0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e292750260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e292750620_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000001e292750120_0;
    %assign/vec4 v000001e292750260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e292750620_0, 0;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001e2926a2f30;
T_9 ;
    %wait E_000001e2926cf0f0;
    %load/vec4 v000001e292751ac0_0;
    %assign/vec4 v000001e292750120_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e2926fa810;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e29274fea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e292751840_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_000001e2926fa810;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v000001e29274fea0_0;
    %inv;
    %store/vec4 v000001e29274fea0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000001e2926fa810;
T_12 ;
    %vpi_call/w 3 107 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 108 "$dumpvars", 32'sb00000000000000000000000000000001, v000001e2926cb9d0_0, v000001e292750440_0, v000001e29274fea0_0, v000001e292751c00_0, v000001e292750c60_0, v000001e292750ee0_0, v000001e292751d40_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001e2926fa810;
T_13 ;
    %load/vec4 v000001e2927501c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "start_shifting", &PV<v000001e2927501c0_0, 64, 32>, &PV<v000001e2927501c0_0, 32, 32> {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has no mismatches.", "start_shifting" {0 0 0};
T_13.1 ;
    %vpi_call/w 3 146 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001e2927501c0_0, 128, 32>, &PV<v000001e2927501c0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 147 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 148 "$display", "Mismatches: %1d in %1d samples", &PV<v000001e2927501c0_0, 128, 32>, &PV<v000001e2927501c0_0, 0, 32> {0 0 0};
    %end;
    .thread T_13, $final;
    .scope S_000001e2926fa810;
T_14 ;
    %wait E_000001e2926cff30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e2927501c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e2927501c0_0, 4, 32;
    %load/vec4 v000001e2927503a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001e2927501c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e2927501c0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e2927501c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e2927501c0_0, 4, 32;
T_14.0 ;
    %load/vec4 v000001e292750ee0_0;
    %load/vec4 v000001e292750ee0_0;
    %load/vec4 v000001e292751d40_0;
    %xor;
    %load/vec4 v000001e292750ee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v000001e2927501c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 163 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e2927501c0_0, 4, 32;
T_14.6 ;
    %load/vec4 v000001e2927501c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e2927501c0_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001e2926fa810;
T_15 ;
    %delay 1000000, 0;
    %vpi_call/w 3 171 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 172 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob096_review2015_fsmseq_test.sv";
    "dataset_code-complete-iccad2023/Prob096_review2015_fsmseq_ref.sv";
    "results\mistral_7b_0shot_temp0.0\Prob096_review2015_fsmseq/Prob096_review2015_fsmseq_sample01.sv";
