
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09P
Install: E:\software\PDS_2022.1\syn
OS: Windows 6.2

Hostname: DESKTOP-7S7UGPP

Implementation : synplify_impl

# Written on Tue May 16 02:05:06 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\wkk\Desktop\program\program\source\hdmi\constr\hdmi_loop.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                              Requested     Requested     Clock        Clock                       Clock
Level     Clock                              Frequency     Period        Type         Group                       Load 
-----------------------------------------------------------------------------------------------------------------------
0 -       sys_clk                            50.0 MHz      20.000        virtual      default_clkgroup            0    
                                                                                                                       
0 -       sys_pll|clkout1_inferred_clock     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0_1     379  
                                                                                                                       
0 -       sys_pll|clkout0_inferred_clock     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0_2     45   
=======================================================================================================================


Clock Load Summary
******************

                                   Clock     Source                                             Clock Pin                             Non-clock Pin     Non-clock Pin
Clock                              Load      Pin                                                Seq Example                           Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
sys_clk                            0         -                                                  -                                     -                 -            
                                                                                                                                                                     
sys_pll|clkout1_inferred_clock     379       the_instance_name.u_pll_e3.CLKOUT1(GTP_PLL_E3)     hdmi_top_inst.rstn_1ms[15:0].C        -                 -            
                                                                                                                                                                     
sys_pll|clkout0_inferred_clock     45        the_instance_name.u_pll_e3.CLKOUT0(GTP_PLL_E3)     hdmi_top_inst.pattern_vg.de_out.C     -                 -            
=====================================================================================================================================================================
