 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : sub_32bit_dsr
Version: T-2022.03-SP2
Date   : Tue May 13 12:40:11 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a[5] (input port)
  Endpoint: overflow (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[5] (in)                                0.00      0.00       0.00 f
  a[5] (net)                     2                   0.00       0.00 f
  sub_8_U306/ZN (INV_X1)                   0.01      0.02       0.02 r
  sub_8_n490 (net)               1                   0.00       0.02 r
  sub_8_U305/ZN (NAND2_X1)                 0.02      0.03       0.06 f
  sub_8_n161 (net)               4                   0.00       0.06 f
  sub_8_U376/ZN (NAND2_X1)                 0.01      0.03       0.09 r
  sub_8_n468 (net)               1                   0.00       0.09 r
  sub_8_U299/ZN (OAI21_X1)                 0.01      0.02       0.12 f
  sub_8_n409 (net)               1                   0.00       0.12 f
  sub_8_U413/ZN (AND2_X1)                  0.01      0.04       0.15 f
  sub_8_n408 (net)               1                   0.00       0.15 f
  sub_8_U343/ZN (NAND2_X1)                 0.01      0.03       0.18 r
  sub_8_n128 (net)               2                   0.00       0.18 r
  sub_8_U462/ZN (NAND3_X1)                 0.01      0.03       0.21 f
  sub_8_n209 (net)               1                   0.00       0.21 f
  sub_8_U461/ZN (NOR2_X1)                  0.02      0.04       0.26 r
  sub_8_n206 (net)               1                   0.00       0.26 r
  sub_8_U419/ZN (NOR2_X1)                  0.01      0.02       0.28 f
  sub_8_n205 (net)               1                   0.00       0.28 f
  sub_8_U437/ZN (NOR2_X1)                  0.02      0.04       0.32 r
  sub_8_n199 (net)               1                   0.00       0.32 r
  sub_8_U439/ZN (XNOR2_X1)                 0.02      0.06       0.38 r
  diff[31] (net)                 2                   0.00       0.38 r
  U8/ZN (XNOR2_X1)                         0.02      0.06       0.44 r
  n6 (net)                       1                   0.00       0.44 r
  U7/ZN (NOR2_X1)                          0.01      0.02       0.46 f
  overflow (net)                 1                   0.00       0.46 f
  overflow (out)                           0.01      0.00       0.46 f
  data arrival time                                             0.46

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.36


  Startpoint: b[2] (input port)
  Endpoint: diff[23] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[2] (in)                                0.00      0.00       0.00 f
  b[2] (net)                     3                   0.00       0.00 f
  sub_8_U313/ZN (INV_X1)                   0.01      0.02       0.02 r
  sub_8_n481 (net)               1                   0.00       0.02 r
  sub_8_U333/ZN (NAND2_X1)                 0.01      0.03       0.05 f
  sub_8_n174 (net)               2                   0.00       0.05 f
  sub_8_U431/ZN (NAND2_X1)                 0.01      0.03       0.08 r
  sub_8_n478 (net)               2                   0.00       0.08 r
  sub_8_U332/ZN (NAND2_X1)                 0.01      0.03       0.11 f
  sub_8_n412 (net)               2                   0.00       0.11 f
  sub_8_U110/ZN (AOI21_X1)                 0.02      0.04       0.15 r
  sub_8_n90 (net)                1                   0.00       0.15 r
  sub_8_U395/ZN (NAND4_X1)                 0.02      0.04       0.20 f
  sub_8_n212 (net)               2                   0.00       0.20 f
  sub_8_U23/Z (CLKBUF_X1)                  0.01      0.04       0.24 f
  sub_8_n16 (net)                1                   0.00       0.24 f
  sub_8_U517/ZN (INV_X1)                   0.01      0.03       0.27 r
  sub_8_n401 (net)               2                   0.00       0.27 r
  sub_8_U55/ZN (NOR2_X1)                   0.01      0.03       0.30 f
  sub_8_n41 (net)                3                   0.00       0.30 f
  sub_8_U60/ZN (NAND2_X1)                  0.01      0.03       0.33 r
  sub_8_n176 (net)               2                   0.00       0.33 r
  sub_8_U425/ZN (AOI21_X1)                 0.01      0.03       0.36 f
  sub_8_n318 (net)               1                   0.00       0.36 f
  sub_8_U421/ZN (OAI21_X1)                 0.02      0.04       0.40 r
  sub_8_n314 (net)               1                   0.00       0.40 r
  sub_8_U379/ZN (XNOR2_X1)                 0.01      0.05       0.46 r
  diff[23] (net)                 1                   0.00       0.46 r
  diff[23] (out)                           0.01      0.00       0.46 r
  data arrival time                                             0.46

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.36


  Startpoint: b[2] (input port)
  Endpoint: diff[19] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[2] (in)                                0.00      0.00       0.00 f
  b[2] (net)                     3                   0.00       0.00 f
  sub_8_U313/ZN (INV_X1)                   0.01      0.02       0.02 r
  sub_8_n481 (net)               1                   0.00       0.02 r
  sub_8_U333/ZN (NAND2_X1)                 0.01      0.03       0.05 f
  sub_8_n174 (net)               2                   0.00       0.05 f
  sub_8_U431/ZN (NAND2_X1)                 0.01      0.03       0.08 r
  sub_8_n478 (net)               2                   0.00       0.08 r
  sub_8_U332/ZN (NAND2_X1)                 0.01      0.03       0.11 f
  sub_8_n412 (net)               2                   0.00       0.11 f
  sub_8_U110/ZN (AOI21_X1)                 0.02      0.04       0.15 r
  sub_8_n90 (net)                1                   0.00       0.15 r
  sub_8_U395/ZN (NAND4_X1)                 0.02      0.04       0.20 f
  sub_8_n212 (net)               2                   0.00       0.20 f
  sub_8_U23/Z (CLKBUF_X1)                  0.01      0.04       0.24 f
  sub_8_n16 (net)                1                   0.00       0.24 f
  sub_8_U517/ZN (INV_X1)                   0.01      0.03       0.27 r
  sub_8_n401 (net)               2                   0.00       0.27 r
  sub_8_U55/ZN (NOR2_X1)                   0.01      0.03       0.30 f
  sub_8_n41 (net)                3                   0.00       0.30 f
  sub_8_U60/ZN (NAND2_X1)                  0.01      0.03       0.33 r
  sub_8_n176 (net)               2                   0.00       0.33 r
  sub_8_U424/ZN (AOI21_X1)                 0.01      0.03       0.36 f
  sub_8_n366 (net)               1                   0.00       0.36 f
  sub_8_U411/ZN (OAI21_X1)                 0.02      0.04       0.40 r
  sub_8_n362 (net)               1                   0.00       0.40 r
  sub_8_U245/ZN (XNOR2_X1)                 0.01      0.05       0.46 r
  diff[19] (net)                 1                   0.00       0.46 r
  diff[19] (out)                           0.01      0.00       0.46 r
  data arrival time                                             0.46

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.36


  Startpoint: a[5] (input port)
  Endpoint: diff[29] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[5] (in)                                0.00      0.00       0.00 f
  a[5] (net)                     2                   0.00       0.00 f
  sub_8_U306/ZN (INV_X1)                   0.01      0.02       0.02 r
  sub_8_n490 (net)               1                   0.00       0.02 r
  sub_8_U305/ZN (NAND2_X1)                 0.02      0.03       0.06 f
  sub_8_n161 (net)               4                   0.00       0.06 f
  sub_8_U376/ZN (NAND2_X1)                 0.01      0.03       0.09 r
  sub_8_n468 (net)               1                   0.00       0.09 r
  sub_8_U299/ZN (OAI21_X1)                 0.01      0.02       0.12 f
  sub_8_n409 (net)               1                   0.00       0.12 f
  sub_8_U413/ZN (AND2_X1)                  0.01      0.04       0.15 f
  sub_8_n408 (net)               1                   0.00       0.15 f
  sub_8_U343/ZN (NAND2_X1)                 0.01      0.03       0.18 r
  sub_8_n128 (net)               2                   0.00       0.18 r
  sub_8_U24/Z (CLKBUF_X1)                  0.01      0.04       0.22 r
  sub_8_n17 (net)                1                   0.00       0.22 r
  sub_8_U489/ZN (NAND3_X1)                 0.01      0.03       0.25 f
  sub_8_n298 (net)               1                   0.00       0.25 f
  sub_8_U488/ZN (OAI21_X1)                 0.03      0.05       0.30 r
  sub_8_n296 (net)               2                   0.00       0.30 r
  sub_8_U61/ZN (AND2_X1)                   0.01      0.05       0.35 r
  sub_8_n46 (net)                2                   0.00       0.35 r
  sub_8_U472/ZN (OAI21_X1)                 0.01      0.03       0.38 f
  sub_8_n241 (net)               1                   0.00       0.38 f
  sub_8_U51/Z (XOR2_X1)                    0.01      0.06       0.45 f
  diff[29] (net)                 1                   0.00       0.45 f
  diff[29] (out)                           0.01      0.00       0.45 f
  data arrival time                                             0.45

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.35


  Startpoint: b[14] (input port)
  Endpoint: diff[27] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  b[14] (in)                               0.00      0.00       0.00 r
  b[14] (net)                    4                   0.00       0.00 r
  sub_8_U39/ZN (INV_X1)                    0.00      0.02       0.02 f
  sub_8_n28 (net)                1                   0.00       0.02 f
  sub_8_U341/ZN (NAND2_X1)                 0.01      0.02       0.04 r
  sub_8_n396 (net)               1                   0.00       0.04 r
  sub_8_U339/ZN (AND2_X1)                  0.01      0.04       0.08 r
  sub_8_n392 (net)               1                   0.00       0.08 r
  sub_8_U307/ZN (NAND2_X1)                 0.01      0.03       0.11 f
  sub_8_n391 (net)               2                   0.00       0.11 f
  sub_8_U288/ZN (NAND2_X1)                 0.01      0.03       0.15 r
  sub_8_n300 (net)               2                   0.00       0.15 r
  sub_8_U96/ZN (INV_X1)                    0.01      0.03       0.17 f
  sub_8_n78 (net)                2                   0.00       0.17 f
  sub_8_U399/ZN (NOR2_X1)                  0.02      0.04       0.21 r
  sub_8_n287 (net)               1                   0.00       0.21 r
  sub_8_U485/ZN (NAND3_X1)                 0.01      0.03       0.24 f
  sub_8_n284 (net)               1                   0.00       0.24 f
  sub_8_U357/ZN (NOR3_X1)                  0.03      0.06       0.30 r
  sub_8_n275 (net)               1                   0.00       0.30 r
  sub_8_U358/ZN (OAI21_X1)                 0.02      0.04       0.34 f
  sub_8_n271 (net)               2                   0.00       0.34 f
  sub_8_U479/ZN (INV_X1)                   0.01      0.03       0.37 r
  sub_8_n270 (net)               1                   0.00       0.37 r
  sub_8_U314/ZN (OAI21_X1)                 0.01      0.03       0.39 f
  sub_8_n266 (net)               1                   0.00       0.39 f
  sub_8_U478/ZN (XNOR2_X1)                 0.01      0.05       0.44 f
  diff[27] (net)                 1                   0.00       0.44 f
  diff[27] (out)                           0.01      0.00       0.45 f
  data arrival time                                             0.45

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.35


  Startpoint: b[2] (input port)
  Endpoint: diff[30] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[2] (in)                                0.00      0.00       0.00 f
  b[2] (net)                     3                   0.00       0.00 f
  sub_8_U313/ZN (INV_X1)                   0.01      0.02       0.02 r
  sub_8_n481 (net)               1                   0.00       0.02 r
  sub_8_U333/ZN (NAND2_X1)                 0.01      0.03       0.05 f
  sub_8_n174 (net)               2                   0.00       0.05 f
  sub_8_U431/ZN (NAND2_X1)                 0.01      0.03       0.08 r
  sub_8_n478 (net)               2                   0.00       0.08 r
  sub_8_U332/ZN (NAND2_X1)                 0.01      0.03       0.11 f
  sub_8_n412 (net)               2                   0.00       0.11 f
  sub_8_U110/ZN (AOI21_X1)                 0.02      0.04       0.15 r
  sub_8_n90 (net)                1                   0.00       0.15 r
  sub_8_U395/ZN (NAND4_X1)                 0.02      0.04       0.20 f
  sub_8_n212 (net)               2                   0.00       0.20 f
  sub_8_U23/Z (CLKBUF_X1)                  0.01      0.04       0.24 f
  sub_8_n16 (net)                1                   0.00       0.24 f
  sub_8_U517/ZN (INV_X1)                   0.01      0.03       0.27 r
  sub_8_n401 (net)               2                   0.00       0.27 r
  sub_8_U304/ZN (NOR2_X1)                  0.01      0.02       0.29 f
  sub_8_n387 (net)               1                   0.00       0.29 f
  sub_8_U59/ZN (NAND2_X1)                  0.02      0.04       0.33 r
  sub_8_n45 (net)                3                   0.00       0.33 r
  sub_8_U423/ZN (NAND2_X1)                 0.01      0.03       0.36 f
  sub_8_n230 (net)               1                   0.00       0.36 f
  sub_8_U469/ZN (NAND3_X1)                 0.01      0.03       0.39 r
  sub_8_n225 (net)               1                   0.00       0.39 r
  sub_8_U129/ZN (XNOR2_X1)                 0.01      0.05       0.44 r
  diff[30] (net)                 1                   0.00       0.44 r
  diff[30] (out)                           0.01      0.00       0.44 r
  data arrival time                                             0.44

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.44
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.34


  Startpoint: b[2] (input port)
  Endpoint: diff[18] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[2] (in)                                0.00      0.00       0.00 f
  b[2] (net)                     3                   0.00       0.00 f
  sub_8_U313/ZN (INV_X1)                   0.01      0.02       0.02 r
  sub_8_n481 (net)               1                   0.00       0.02 r
  sub_8_U333/ZN (NAND2_X1)                 0.01      0.03       0.05 f
  sub_8_n174 (net)               2                   0.00       0.05 f
  sub_8_U431/ZN (NAND2_X1)                 0.01      0.03       0.08 r
  sub_8_n478 (net)               2                   0.00       0.08 r
  sub_8_U332/ZN (NAND2_X1)                 0.01      0.03       0.11 f
  sub_8_n412 (net)               2                   0.00       0.11 f
  sub_8_U110/ZN (AOI21_X1)                 0.02      0.04       0.15 r
  sub_8_n90 (net)                1                   0.00       0.15 r
  sub_8_U395/ZN (NAND4_X1)                 0.02      0.04       0.20 f
  sub_8_n212 (net)               2                   0.00       0.20 f
  sub_8_U23/Z (CLKBUF_X1)                  0.01      0.04       0.24 f
  sub_8_n16 (net)                1                   0.00       0.24 f
  sub_8_U517/ZN (INV_X1)                   0.01      0.03       0.27 r
  sub_8_n401 (net)               2                   0.00       0.27 r
  sub_8_U55/ZN (NOR2_X1)                   0.01      0.03       0.30 f
  sub_8_n41 (net)                3                   0.00       0.30 f
  sub_8_U46/ZN (AND2_X1)                   0.01      0.04       0.34 f
  sub_8_n34 (net)                3                   0.00       0.34 f
  sub_8_U434/ZN (OAI21_X1)                 0.02      0.05       0.39 r
  sub_8_n372 (net)               1                   0.00       0.39 r
  sub_8_U509/ZN (XNOR2_X1)                 0.01      0.05       0.44 r
  diff[18] (net)                 1                   0.00       0.44 r
  diff[18] (out)                           0.01      0.00       0.44 r
  data arrival time                                             0.44

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.44
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.34


  Startpoint: b[2] (input port)
  Endpoint: diff[22] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[2] (in)                                0.00      0.00       0.00 f
  b[2] (net)                     3                   0.00       0.00 f
  sub_8_U313/ZN (INV_X1)                   0.01      0.02       0.02 r
  sub_8_n481 (net)               1                   0.00       0.02 r
  sub_8_U333/ZN (NAND2_X1)                 0.01      0.03       0.05 f
  sub_8_n174 (net)               2                   0.00       0.05 f
  sub_8_U431/ZN (NAND2_X1)                 0.01      0.03       0.08 r
  sub_8_n478 (net)               2                   0.00       0.08 r
  sub_8_U332/ZN (NAND2_X1)                 0.01      0.03       0.11 f
  sub_8_n412 (net)               2                   0.00       0.11 f
  sub_8_U110/ZN (AOI21_X1)                 0.02      0.04       0.15 r
  sub_8_n90 (net)                1                   0.00       0.15 r
  sub_8_U395/ZN (NAND4_X1)                 0.02      0.04       0.20 f
  sub_8_n212 (net)               2                   0.00       0.20 f
  sub_8_U23/Z (CLKBUF_X1)                  0.01      0.04       0.24 f
  sub_8_n16 (net)                1                   0.00       0.24 f
  sub_8_U517/ZN (INV_X1)                   0.01      0.03       0.27 r
  sub_8_n401 (net)               2                   0.00       0.27 r
  sub_8_U55/ZN (NOR2_X1)                   0.01      0.03       0.30 f
  sub_8_n41 (net)                3                   0.00       0.30 f
  sub_8_U46/ZN (AND2_X1)                   0.01      0.04       0.34 f
  sub_8_n34 (net)                3                   0.00       0.34 f
  sub_8_U436/ZN (OAI21_X1)                 0.02      0.05       0.39 r
  sub_8_n323 (net)               1                   0.00       0.39 r
  sub_8_U498/ZN (XNOR2_X1)                 0.01      0.05       0.44 r
  diff[22] (net)                 1                   0.00       0.44 r
  diff[22] (out)                           0.01      0.00       0.44 r
  data arrival time                                             0.44

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.44
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.34


  Startpoint: b[2] (input port)
  Endpoint: diff[17] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[2] (in)                                0.00      0.00       0.00 f
  b[2] (net)                     3                   0.00       0.00 f
  sub_8_U313/ZN (INV_X1)                   0.01      0.02       0.02 r
  sub_8_n481 (net)               1                   0.00       0.02 r
  sub_8_U333/ZN (NAND2_X1)                 0.01      0.03       0.05 f
  sub_8_n174 (net)               2                   0.00       0.05 f
  sub_8_U431/ZN (NAND2_X1)                 0.01      0.03       0.08 r
  sub_8_n478 (net)               2                   0.00       0.08 r
  sub_8_U332/ZN (NAND2_X1)                 0.01      0.03       0.11 f
  sub_8_n412 (net)               2                   0.00       0.11 f
  sub_8_U110/ZN (AOI21_X1)                 0.02      0.04       0.15 r
  sub_8_n90 (net)                1                   0.00       0.15 r
  sub_8_U395/ZN (NAND4_X1)                 0.02      0.04       0.20 f
  sub_8_n212 (net)               2                   0.00       0.20 f
  sub_8_U23/Z (CLKBUF_X1)                  0.01      0.04       0.24 f
  sub_8_n16 (net)                1                   0.00       0.24 f
  sub_8_U517/ZN (INV_X1)                   0.01      0.03       0.27 r
  sub_8_n401 (net)               2                   0.00       0.27 r
  sub_8_U55/ZN (NOR2_X1)                   0.01      0.03       0.30 f
  sub_8_n41 (net)                3                   0.00       0.30 f
  sub_8_U46/ZN (AND2_X1)                   0.01      0.04       0.34 f
  sub_8_n34 (net)                3                   0.00       0.34 f
  sub_8_U433/ZN (OAI21_X1)                 0.02      0.05       0.39 r
  sub_8_n381 (net)               1                   0.00       0.39 r
  sub_8_U513/ZN (XNOR2_X1)                 0.01      0.05       0.44 r
  diff[17] (net)                 1                   0.00       0.44 r
  diff[17] (out)                           0.01      0.00       0.44 r
  data arrival time                                             0.44

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.44
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.34


  Startpoint: a[5] (input port)
  Endpoint: diff[25] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_dsr      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[5] (in)                                0.00      0.00       0.00 f
  a[5] (net)                     2                   0.00       0.00 f
  sub_8_U306/ZN (INV_X1)                   0.01      0.02       0.02 r
  sub_8_n490 (net)               1                   0.00       0.02 r
  sub_8_U305/ZN (NAND2_X1)                 0.02      0.03       0.06 f
  sub_8_n161 (net)               4                   0.00       0.06 f
  sub_8_U376/ZN (NAND2_X1)                 0.01      0.03       0.09 r
  sub_8_n468 (net)               1                   0.00       0.09 r
  sub_8_U299/ZN (OAI21_X1)                 0.01      0.02       0.12 f
  sub_8_n409 (net)               1                   0.00       0.12 f
  sub_8_U413/ZN (AND2_X1)                  0.01      0.04       0.15 f
  sub_8_n408 (net)               1                   0.00       0.15 f
  sub_8_U343/ZN (NAND2_X1)                 0.01      0.03       0.18 r
  sub_8_n128 (net)               2                   0.00       0.18 r
  sub_8_U24/Z (CLKBUF_X1)                  0.01      0.04       0.22 r
  sub_8_n17 (net)                1                   0.00       0.22 r
  sub_8_U489/ZN (NAND3_X1)                 0.01      0.03       0.25 f
  sub_8_n298 (net)               1                   0.00       0.25 f
  sub_8_U488/ZN (OAI21_X1)                 0.03      0.05       0.30 r
  sub_8_n296 (net)               2                   0.00       0.30 r
  sub_8_U111/ZN (NAND2_X1)                 0.01      0.04       0.34 f
  sub_8_n265 (net)               2                   0.00       0.34 f
  sub_8_U242/ZN (AOI21_X1)                 0.03      0.04       0.38 r
  sub_8_n288 (net)               1                   0.00       0.38 r
  sub_8_U137/ZN (XNOR2_X1)                 0.01      0.05       0.44 r
  diff[25] (net)                 1                   0.00       0.44 r
  diff[25] (out)                           0.01      0.00       0.44 r
  data arrival time                                             0.44

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.44
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.34


1
