INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab3/zad6_1/zad6_1.srcs/sim_1/new/gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab3/zad6_1/zad6_1.srcs/sim_1/new/load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab3/zad6_1/zad6_1.srcs/sim_1/new/save_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module save_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab3/zad6_1/zad6_1.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab3/zad6_1/zad6_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
