
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2022.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2025 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xbram.h"

/*
* The configuration table for devices
*/

XBram_Config XBram_ConfigTable[] =
{
	{
		XPAR_AXI_BRAM_CTRL_10_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_10_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_10_ECC,
		XPAR_AXI_BRAM_CTRL_10_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_10_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_10_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_10_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_10_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_10_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_10_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_10_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_10_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_10_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_10_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_10_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_11_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_11_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_11_ECC,
		XPAR_AXI_BRAM_CTRL_11_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_11_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_11_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_11_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_11_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_11_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_11_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_11_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_11_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_11_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_11_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_11_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_8_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_8_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_8_ECC,
		XPAR_AXI_BRAM_CTRL_8_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_8_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_8_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_8_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_8_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_8_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_8_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_8_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_8_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_8_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_8_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_8_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_9_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_9_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_9_ECC,
		XPAR_AXI_BRAM_CTRL_9_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_9_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_9_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_9_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_9_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_9_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_9_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_9_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_9_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_9_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_9_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_9_S_AXI_CTRL_HIGHADDR
	}
};


