Protel Design System Design Rule Check
PCB File : D:\PID_2024\PCB\D_FEE PID\D_FEE PID.PcbDoc
Date     : 19/06/2024
Time     : 10:02:18

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.025mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net SCK Between Pad U8-28(59.245mm,16.86mm) on Top Layer And Pad J1-2(814.627mm,-19.618mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net TX Between Pad U8-42(55.47mm,22.135mm) on Top Layer And Pad J2-1(788.065mm,-24.578mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_1 Between Pad R13-1(564.261mm,-15.113mm) on Top Layer And Pad U6-2(599.439mm,-14.859mm) on Top Layer 
Rule Violations :3

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (2.7mm > 2.54mm) Pad MOTOR1-1(361.652mm,-30.226mm) on Multi-Layer Actual Hole Size = 2.7mm
   Violation between Hole Size Constraint: (2.7mm > 2.54mm) Pad MOTOR1-2(368.852mm,-30.226mm) on Multi-Layer Actual Hole Size = 2.7mm
   Violation between Hole Size Constraint: (2.7mm > 2.54mm) Pad PWR1-1(830.409mm,-30.226mm) on Multi-Layer Actual Hole Size = 2.7mm
   Violation between Hole Size Constraint: (2.7mm > 2.54mm) Pad PWR1-2(837.609mm,-30.226mm) on Multi-Layer Actual Hole Size = 2.7mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad IC1-1(206.649mm,-13.665mm) on Top Layer And Pad IC1-2(206.649mm,-14.605mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad IC1-2(206.649mm,-14.605mm) on Top Layer And Pad IC1-3(206.649mm,-15.545mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad NT1-1(184.81mm,-22.352mm) on Bottom Layer And Pad NT1-2(185.42mm,-22.352mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad NT2-1(175.92mm,-22.352mm) on Bottom Layer And Pad NT2-2(176.53mm,-22.352mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad NT3-1(167.03mm,-22.352mm) on Bottom Layer And Pad NT3-2(167.64mm,-22.352mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad NT4-1(158.14mm,-22.352mm) on Bottom Layer And Pad NT4-2(158.75mm,-22.352mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad NT5-1(149.25mm,-22.352mm) on Bottom Layer And Pad NT5-2(149.86mm,-22.352mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U3-1(650.791mm,-13.574mm) on Top Layer And Pad U3-2(650.791mm,-14.224mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U3-2(650.791mm,-14.224mm) on Top Layer And Pad U3-3(650.791mm,-14.874mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U3-4(652.991mm,-14.874mm) on Top Layer And Pad U3-5(652.991mm,-14.224mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U3-5(652.991mm,-14.224mm) on Top Layer And Pad U3-6(652.991mm,-13.574mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U5-1(623.74mm,-13.574mm) on Top Layer And Pad U5-2(623.74mm,-14.224mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U5-2(623.74mm,-14.224mm) on Top Layer And Pad U5-3(623.74mm,-14.874mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U5-4(625.94mm,-14.874mm) on Top Layer And Pad U5-5(625.94mm,-14.224mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U5-5(625.94mm,-14.224mm) on Top Layer And Pad U5-6(625.94mm,-13.574mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-1(51.195mm,20.86mm) on Top Layer And Pad U8-2(51.195mm,20.36mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-10(51.195mm,16.36mm) on Top Layer And Pad U8-11(51.195mm,15.86mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-10(51.195mm,16.36mm) on Top Layer And Pad U8-9(51.195mm,16.86mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-11(51.195mm,15.86mm) on Top Layer And Pad U8-12(51.195mm,15.36mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-13(52.47mm,14.085mm) on Top Layer And Pad U8-14(52.97mm,14.085mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-14(52.97mm,14.085mm) on Top Layer And Pad U8-15(53.47mm,14.085mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-15(53.47mm,14.085mm) on Top Layer And Pad U8-16(53.97mm,14.085mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-16(53.97mm,14.085mm) on Top Layer And Pad U8-17(54.47mm,14.085mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-17(54.47mm,14.085mm) on Top Layer And Pad U8-18(54.97mm,14.085mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-18(54.97mm,14.085mm) on Top Layer And Pad U8-19(55.47mm,14.085mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-19(55.47mm,14.085mm) on Top Layer And Pad U8-20(55.97mm,14.085mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-2(51.195mm,20.36mm) on Top Layer And Pad U8-3(51.195mm,19.86mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-20(55.97mm,14.085mm) on Top Layer And Pad U8-21(56.47mm,14.085mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-21(56.47mm,14.085mm) on Top Layer And Pad U8-22(56.97mm,14.085mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-22(56.97mm,14.085mm) on Top Layer And Pad U8-23(57.47mm,14.085mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-23(57.47mm,14.085mm) on Top Layer And Pad U8-24(57.97mm,14.085mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-25(59.245mm,15.36mm) on Top Layer And Pad U8-26(59.245mm,15.86mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-26(59.245mm,15.86mm) on Top Layer And Pad U8-27(59.245mm,16.36mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-27(59.245mm,16.36mm) on Top Layer And Pad U8-28(59.245mm,16.86mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-28(59.245mm,16.86mm) on Top Layer And Pad U8-29(59.245mm,17.36mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-29(59.245mm,17.36mm) on Top Layer And Pad U8-30(59.245mm,17.86mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-3(51.195mm,19.86mm) on Top Layer And Pad U8-4(51.195mm,19.36mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-30(59.245mm,17.86mm) on Top Layer And Pad U8-31(59.245mm,18.36mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-31(59.245mm,18.36mm) on Top Layer And Pad U8-32(59.245mm,18.86mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-32(59.245mm,18.86mm) on Top Layer And Pad U8-33(59.245mm,19.36mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-33(59.245mm,19.36mm) on Top Layer And Pad U8-34(59.245mm,19.86mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-34(59.245mm,19.86mm) on Top Layer And Pad U8-35(59.245mm,20.36mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-35(59.245mm,20.36mm) on Top Layer And Pad U8-36(59.245mm,20.86mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-37(57.97mm,22.135mm) on Top Layer And Pad U8-38(57.47mm,22.135mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-38(57.47mm,22.135mm) on Top Layer And Pad U8-39(56.97mm,22.135mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-39(56.97mm,22.135mm) on Top Layer And Pad U8-40(56.47mm,22.135mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-4(51.195mm,19.36mm) on Top Layer And Pad U8-5(51.195mm,18.86mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-40(56.47mm,22.135mm) on Top Layer And Pad U8-41(55.97mm,22.135mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-41(55.97mm,22.135mm) on Top Layer And Pad U8-42(55.47mm,22.135mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-42(55.47mm,22.135mm) on Top Layer And Pad U8-43(54.97mm,22.135mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-43(54.97mm,22.135mm) on Top Layer And Pad U8-44(54.47mm,22.135mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-44(54.47mm,22.135mm) on Top Layer And Pad U8-45(53.97mm,22.135mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-45(53.97mm,22.135mm) on Top Layer And Pad U8-46(53.47mm,22.135mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-46(53.47mm,22.135mm) on Top Layer And Pad U8-47(52.97mm,22.135mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-47(52.97mm,22.135mm) on Top Layer And Pad U8-48(52.47mm,22.135mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-5(51.195mm,18.86mm) on Top Layer And Pad U8-6(51.195mm,18.36mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-6(51.195mm,18.36mm) on Top Layer And Pad U8-7(51.195mm,17.86mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-7(51.195mm,17.86mm) on Top Layer And Pad U8-8(51.195mm,17.36mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U8-8(51.195mm,17.36mm) on Top Layer And Pad U8-9(51.195mm,16.86mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad USB1-(497.394mm,-16.287mm) on Multi-Layer And Pad USB1-B1-A12(496.319mm,-15.977mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad USB1-(497.394mm,-16.287mm) on Multi-Layer And Pad USB1-B4-A9(496.319mm,-16.777mm) on Top Layer [Top Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad USB1-(497.394mm,-22.067mm) on Multi-Layer And Pad USB1-A1-B12(496.319mm,-22.377mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad USB1-(497.394mm,-22.067mm) on Multi-Layer And Pad USB1-A4-B9(496.319mm,-21.577mm) on Top Layer [Top Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB1-A1-B12(496.319mm,-22.377mm) on Top Layer And Pad USB1-A4-B9(496.319mm,-21.577mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB1-A4-B9(496.319mm,-21.577mm) on Top Layer And Pad USB1-B8(496.319mm,-20.927mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB1-A5(496.319mm,-20.427mm) on Top Layer And Pad USB1-B7(496.319mm,-19.927mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB1-A5(496.319mm,-20.427mm) on Top Layer And Pad USB1-B8(496.319mm,-20.927mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB1-A6(496.319mm,-19.427mm) on Top Layer And Pad USB1-A7(496.319mm,-18.927mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB1-A6(496.319mm,-19.427mm) on Top Layer And Pad USB1-B7(496.319mm,-19.927mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB1-A7(496.319mm,-18.927mm) on Top Layer And Pad USB1-B6(496.319mm,-18.427mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB1-A8(496.319mm,-17.927mm) on Top Layer And Pad USB1-B5(496.319mm,-17.427mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB1-A8(496.319mm,-17.927mm) on Top Layer And Pad USB1-B6(496.319mm,-18.427mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB1-B1-A12(496.319mm,-15.977mm) on Top Layer And Pad USB1-B4-A9(496.319mm,-16.777mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB1-B4-A9(496.319mm,-16.777mm) on Top Layer And Pad USB1-B5(496.319mm,-17.427mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
Rule Violations :74

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (598.482mm,-13.589mm) on Top Overlay And Pad U6-1(599.439mm,-13.589mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-1(52.476mm,25.464mm) on Top Layer And Text "U8" (50.546mm,23.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-2(52.476mm,23.964mm) on Top Layer And Text "U8" (50.546mm,23.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad F1-1(752.729mm,-35.703mm) on Multi-Layer And Track (749.681mm,-37.135mm)(755.777mm,-37.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad F1-2(752.729mm,-14.36mm) on Multi-Layer And Track (749.681mm,-12.929mm)(755.777mm,-12.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad IC1-1(206.649mm,-13.665mm) on Top Layer And Track (206.024mm,-13.091mm)(207.274mm,-13.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-1(206.649mm,-13.665mm) on Top Layer And Track (207.624mm,-16.053mm)(207.624mm,-13.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-2(206.649mm,-14.605mm) on Top Layer And Track (207.624mm,-16.053mm)(207.624mm,-13.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-3(206.649mm,-15.545mm) on Top Layer And Track (207.624mm,-16.053mm)(207.624mm,-13.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-4(209.149mm,-15.545mm) on Top Layer And Track (208.174mm,-16.053mm)(208.174mm,-13.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-5(209.149mm,-13.665mm) on Top Layer And Track (208.174mm,-16.053mm)(208.174mm,-13.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad MOTOR1-3(372.002mm,-24.226mm) on Multi-Layer And Track (373.002mm,-23.226mm)(373.002mm,-13.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad MOTOR1-4(358.502mm,-24.226mm) on Multi-Layer And Track (357.502mm,-23.226mm)(357.502mm,-13.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad PWR1-3(840.759mm,-24.226mm) on Multi-Layer And Track (841.759mm,-23.226mm)(841.759mm,-13.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad PWR1-4(827.259mm,-24.226mm) on Multi-Layer And Track (826.259mm,-23.226mm)(826.259mm,-13.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R10-1(607.695mm,-15.113mm) on Top Layer And Track (607.06mm,-15.621mm)(607.06mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R10-1(607.695mm,-15.113mm) on Top Layer And Track (607.06mm,-15.621mm)(608.33mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R10-1(607.695mm,-15.113mm) on Top Layer And Track (607.187mm,-14.605mm)(607.187mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R10-1(607.695mm,-15.113mm) on Top Layer And Track (607.187mm,-14.605mm)(608.203mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R10-1(607.695mm,-15.113mm) on Top Layer And Track (608.203mm,-14.605mm)(608.203mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R10-1(607.695mm,-15.113mm) on Top Layer And Track (608.33mm,-15.621mm)(608.33mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R10-2(607.695mm,-13.297mm) on Top Layer And Track (607.06mm,-12.827mm)(608.33mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R10-2(607.695mm,-13.297mm) on Top Layer And Track (607.06mm,-15.621mm)(607.06mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R10-2(607.695mm,-13.297mm) on Top Layer And Track (607.187mm,-13.843mm)(608.203mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R10-2(607.695mm,-13.297mm) on Top Layer And Track (607.187mm,-14.605mm)(607.187mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R10-2(607.695mm,-13.297mm) on Top Layer And Track (608.203mm,-14.605mm)(608.203mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R10-2(607.695mm,-13.297mm) on Top Layer And Track (608.33mm,-13.335mm)(608.33mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R10-2(607.695mm,-13.297mm) on Top Layer And Track (608.33mm,-15.621mm)(608.33mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(742.442mm,-18.629mm) on Top Layer And Track (741.192mm,-18.669mm)(741.192mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(742.442mm,-18.629mm) on Top Layer And Track (741.192mm,-18.669mm)(743.707mm,-18.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(742.442mm,-18.629mm) on Top Layer And Track (743.707mm,-18.669mm)(743.707mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R11-1(588.137mm,-13.462mm) on Top Layer And Track (587.629mm,-12.827mm)(590.423mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R11-1(588.137mm,-13.462mm) on Top Layer And Track (587.629mm,-14.097mm)(587.629mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R11-1(588.137mm,-13.462mm) on Top Layer And Track (587.629mm,-14.097mm)(589.915mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R11-1(588.137mm,-13.462mm) on Top Layer And Track (588.645mm,-12.954mm)(589.407mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R11-1(588.137mm,-13.462mm) on Top Layer And Track (588.645mm,-13.97mm)(588.645mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R11-1(588.137mm,-13.462mm) on Top Layer And Track (588.645mm,-13.97mm)(589.407mm,-13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R11-2(589.953mm,-13.462mm) on Top Layer And Track (587.629mm,-12.827mm)(590.423mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R11-2(589.953mm,-13.462mm) on Top Layer And Track (587.629mm,-14.097mm)(589.915mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R11-2(589.953mm,-13.462mm) on Top Layer And Track (588.645mm,-12.954mm)(589.407mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R11-2(589.953mm,-13.462mm) on Top Layer And Track (588.645mm,-13.97mm)(589.407mm,-13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R11-2(589.953mm,-13.462mm) on Top Layer And Track (589.407mm,-13.97mm)(589.407mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R11-2(589.953mm,-13.462mm) on Top Layer And Track (589.915mm,-14.097mm)(590.423mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R11-2(589.953mm,-13.462mm) on Top Layer And Track (590.423mm,-14.097mm)(590.423mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(742.442mm,-13.629mm) on Top Layer And Track (741.192mm,-13.629mm)(743.707mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(742.442mm,-13.629mm) on Top Layer And Track (741.192mm,-18.669mm)(741.192mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(742.442mm,-13.629mm) on Top Layer And Track (743.707mm,-18.669mm)(743.707mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-1(593.344mm,-15.113mm) on Top Layer And Track (592.709mm,-15.621mm)(592.709mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R12-1(593.344mm,-15.113mm) on Top Layer And Track (592.709mm,-15.621mm)(593.979mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R12-1(593.344mm,-15.113mm) on Top Layer And Track (592.836mm,-14.605mm)(592.836mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R12-1(593.344mm,-15.113mm) on Top Layer And Track (592.836mm,-14.605mm)(593.852mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R12-1(593.344mm,-15.113mm) on Top Layer And Track (593.852mm,-14.605mm)(593.852mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-1(593.344mm,-15.113mm) on Top Layer And Track (593.979mm,-15.621mm)(593.979mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R12-2(593.344mm,-13.297mm) on Top Layer And Track (592.709mm,-12.827mm)(593.979mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-2(593.344mm,-13.297mm) on Top Layer And Track (592.709mm,-15.621mm)(592.709mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R12-2(593.344mm,-13.297mm) on Top Layer And Track (592.836mm,-13.843mm)(593.852mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R12-2(593.344mm,-13.297mm) on Top Layer And Track (592.836mm,-14.605mm)(592.836mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R12-2(593.344mm,-13.297mm) on Top Layer And Track (593.852mm,-14.605mm)(593.852mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-2(593.344mm,-13.297mm) on Top Layer And Track (593.979mm,-13.335mm)(593.979mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R12-2(593.344mm,-13.297mm) on Top Layer And Track (593.979mm,-15.621mm)(593.979mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R13-1(564.261mm,-15.113mm) on Top Layer And Track (563.626mm,-15.621mm)(563.626mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R13-1(564.261mm,-15.113mm) on Top Layer And Track (563.626mm,-15.621mm)(564.896mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R13-1(564.261mm,-15.113mm) on Top Layer And Track (563.753mm,-14.605mm)(563.753mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R13-1(564.261mm,-15.113mm) on Top Layer And Track (563.753mm,-14.605mm)(564.769mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R13-1(564.261mm,-15.113mm) on Top Layer And Track (564.769mm,-14.605mm)(564.769mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R13-1(564.261mm,-15.113mm) on Top Layer And Track (564.896mm,-15.621mm)(564.896mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R13-2(564.261mm,-13.297mm) on Top Layer And Track (563.626mm,-12.827mm)(564.896mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R13-2(564.261mm,-13.297mm) on Top Layer And Track (563.626mm,-15.621mm)(563.626mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R13-2(564.261mm,-13.297mm) on Top Layer And Track (563.753mm,-13.843mm)(564.769mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R13-2(564.261mm,-13.297mm) on Top Layer And Track (563.753mm,-14.605mm)(563.753mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R13-2(564.261mm,-13.297mm) on Top Layer And Track (564.769mm,-14.605mm)(564.769mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R13-2(564.261mm,-13.297mm) on Top Layer And Track (564.896mm,-13.335mm)(564.896mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R13-2(564.261mm,-13.297mm) on Top Layer And Track (564.896mm,-15.621mm)(564.896mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R14-1(543.052mm,-15.113mm) on Top Layer And Track (542.417mm,-15.621mm)(542.417mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R14-1(543.052mm,-15.113mm) on Top Layer And Track (542.417mm,-15.621mm)(543.687mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R14-1(543.052mm,-15.113mm) on Top Layer And Track (542.544mm,-14.605mm)(542.544mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R14-1(543.052mm,-15.113mm) on Top Layer And Track (542.544mm,-14.605mm)(543.56mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R14-1(543.052mm,-15.113mm) on Top Layer And Track (543.56mm,-14.605mm)(543.56mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R14-1(543.052mm,-15.113mm) on Top Layer And Track (543.687mm,-15.621mm)(543.687mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R14-2(543.052mm,-13.297mm) on Top Layer And Track (542.417mm,-12.827mm)(543.687mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R14-2(543.052mm,-13.297mm) on Top Layer And Track (542.417mm,-15.621mm)(542.417mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R14-2(543.052mm,-13.297mm) on Top Layer And Track (542.544mm,-13.843mm)(543.56mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R14-2(543.052mm,-13.297mm) on Top Layer And Track (542.544mm,-14.605mm)(542.544mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R14-2(543.052mm,-13.297mm) on Top Layer And Track (543.56mm,-14.605mm)(543.56mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R14-2(543.052mm,-13.297mm) on Top Layer And Track (543.687mm,-13.335mm)(543.687mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R14-2(543.052mm,-13.297mm) on Top Layer And Track (543.687mm,-15.621mm)(543.687mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-1(548.64mm,-15.113mm) on Top Layer And Track (548.005mm,-15.621mm)(548.005mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R15-1(548.64mm,-15.113mm) on Top Layer And Track (548.005mm,-15.621mm)(549.275mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R15-1(548.64mm,-15.113mm) on Top Layer And Track (548.132mm,-14.605mm)(548.132mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R15-1(548.64mm,-15.113mm) on Top Layer And Track (548.132mm,-14.605mm)(549.148mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R15-1(548.64mm,-15.113mm) on Top Layer And Track (549.148mm,-14.605mm)(549.148mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-1(548.64mm,-15.113mm) on Top Layer And Track (549.275mm,-15.621mm)(549.275mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R15-2(548.64mm,-13.297mm) on Top Layer And Track (548.005mm,-12.827mm)(549.275mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-2(548.64mm,-13.297mm) on Top Layer And Track (548.005mm,-15.621mm)(548.005mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R15-2(548.64mm,-13.297mm) on Top Layer And Track (548.132mm,-13.843mm)(549.148mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R15-2(548.64mm,-13.297mm) on Top Layer And Track (548.132mm,-14.605mm)(548.132mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R15-2(548.64mm,-13.297mm) on Top Layer And Track (549.148mm,-14.605mm)(549.148mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-2(548.64mm,-13.297mm) on Top Layer And Track (549.275mm,-13.335mm)(549.275mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R15-2(548.64mm,-13.297mm) on Top Layer And Track (549.275mm,-15.621mm)(549.275mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-1(531.876mm,-15.113mm) on Top Layer And Track (531.241mm,-15.621mm)(531.241mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R16-1(531.876mm,-15.113mm) on Top Layer And Track (531.241mm,-15.621mm)(532.511mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R16-1(531.876mm,-15.113mm) on Top Layer And Track (531.368mm,-14.605mm)(531.368mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R16-1(531.876mm,-15.113mm) on Top Layer And Track (531.368mm,-14.605mm)(532.384mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R16-1(531.876mm,-15.113mm) on Top Layer And Track (532.384mm,-14.605mm)(532.384mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-1(531.876mm,-15.113mm) on Top Layer And Track (532.511mm,-15.621mm)(532.511mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R16-2(531.876mm,-13.297mm) on Top Layer And Track (531.241mm,-12.827mm)(532.511mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-2(531.876mm,-13.297mm) on Top Layer And Track (531.241mm,-15.621mm)(531.241mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R16-2(531.876mm,-13.297mm) on Top Layer And Track (531.368mm,-13.843mm)(532.384mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R16-2(531.876mm,-13.297mm) on Top Layer And Track (531.368mm,-14.605mm)(531.368mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R16-2(531.876mm,-13.297mm) on Top Layer And Track (532.384mm,-14.605mm)(532.384mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-2(531.876mm,-13.297mm) on Top Layer And Track (532.511mm,-13.335mm)(532.511mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R16-2(531.876mm,-13.297mm) on Top Layer And Track (532.511mm,-15.621mm)(532.511mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R17-1(537.464mm,-15.113mm) on Top Layer And Track (536.829mm,-15.621mm)(536.829mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R17-1(537.464mm,-15.113mm) on Top Layer And Track (536.829mm,-15.621mm)(538.099mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R17-1(537.464mm,-15.113mm) on Top Layer And Track (536.956mm,-14.605mm)(536.956mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R17-1(537.464mm,-15.113mm) on Top Layer And Track (536.956mm,-14.605mm)(537.972mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R17-1(537.464mm,-15.113mm) on Top Layer And Track (537.972mm,-14.605mm)(537.972mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R17-1(537.464mm,-15.113mm) on Top Layer And Track (538.099mm,-15.621mm)(538.099mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R17-2(537.464mm,-13.297mm) on Top Layer And Track (536.829mm,-12.827mm)(538.099mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R17-2(537.464mm,-13.297mm) on Top Layer And Track (536.829mm,-15.621mm)(536.829mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R17-2(537.464mm,-13.297mm) on Top Layer And Track (536.956mm,-13.843mm)(537.972mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R17-2(537.464mm,-13.297mm) on Top Layer And Track (536.956mm,-14.605mm)(536.956mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R17-2(537.464mm,-13.297mm) on Top Layer And Track (537.972mm,-14.605mm)(537.972mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R17-2(537.464mm,-13.297mm) on Top Layer And Track (538.099mm,-13.335mm)(538.099mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R17-2(537.464mm,-13.297mm) on Top Layer And Track (538.099mm,-15.621mm)(538.099mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-1(526.288mm,-15.113mm) on Top Layer And Track (525.653mm,-15.621mm)(525.653mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R18-1(526.288mm,-15.113mm) on Top Layer And Track (525.653mm,-15.621mm)(526.923mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R18-1(526.288mm,-15.113mm) on Top Layer And Track (525.78mm,-14.605mm)(525.78mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R18-1(526.288mm,-15.113mm) on Top Layer And Track (525.78mm,-14.605mm)(526.796mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R18-1(526.288mm,-15.113mm) on Top Layer And Track (526.796mm,-14.605mm)(526.796mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-1(526.288mm,-15.113mm) on Top Layer And Track (526.923mm,-15.621mm)(526.923mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R18-2(526.288mm,-13.297mm) on Top Layer And Track (525.653mm,-12.827mm)(526.923mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-2(526.288mm,-13.297mm) on Top Layer And Track (525.653mm,-15.621mm)(525.653mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R18-2(526.288mm,-13.297mm) on Top Layer And Track (525.78mm,-13.843mm)(526.796mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R18-2(526.288mm,-13.297mm) on Top Layer And Track (525.78mm,-14.605mm)(525.78mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R18-2(526.288mm,-13.297mm) on Top Layer And Track (526.796mm,-14.605mm)(526.796mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-2(526.288mm,-13.297mm) on Top Layer And Track (526.923mm,-13.335mm)(526.923mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R18-2(526.288mm,-13.297mm) on Top Layer And Track (526.923mm,-15.621mm)(526.923mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-1(512.572mm,-18.629mm) on Top Layer And Track (511.322mm,-18.669mm)(511.322mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-1(512.572mm,-18.629mm) on Top Layer And Track (511.322mm,-18.669mm)(513.837mm,-18.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-1(512.572mm,-18.629mm) on Top Layer And Track (513.837mm,-18.669mm)(513.837mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-2(512.572mm,-13.629mm) on Top Layer And Track (511.322mm,-13.629mm)(513.837mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-2(512.572mm,-13.629mm) on Top Layer And Track (511.322mm,-18.669mm)(511.322mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-2(512.572mm,-13.629mm) on Top Layer And Track (513.837mm,-18.669mm)(513.837mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(506.73mm,-18.629mm) on Top Layer And Track (505.48mm,-18.669mm)(505.48mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(506.73mm,-18.629mm) on Top Layer And Track (505.48mm,-18.669mm)(507.995mm,-18.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(506.73mm,-18.629mm) on Top Layer And Track (507.995mm,-18.669mm)(507.995mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-2(506.73mm,-13.629mm) on Top Layer And Track (505.48mm,-13.629mm)(507.995mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-2(506.73mm,-13.629mm) on Top Layer And Track (505.48mm,-18.669mm)(505.48mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-2(506.73mm,-13.629mm) on Top Layer And Track (507.995mm,-18.669mm)(507.995mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(746.633mm,-18.629mm) on Top Layer And Track (745.383mm,-18.669mm)(745.383mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(746.633mm,-18.629mm) on Top Layer And Track (745.383mm,-18.669mm)(747.898mm,-18.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(746.633mm,-18.629mm) on Top Layer And Track (747.898mm,-18.669mm)(747.898mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-1(453.009mm,-15.113mm) on Top Layer And Track (452.374mm,-15.621mm)(452.374mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R21-1(453.009mm,-15.113mm) on Top Layer And Track (452.374mm,-15.621mm)(453.644mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R21-1(453.009mm,-15.113mm) on Top Layer And Track (452.501mm,-14.605mm)(452.501mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R21-1(453.009mm,-15.113mm) on Top Layer And Track (452.501mm,-14.605mm)(453.517mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R21-1(453.009mm,-15.113mm) on Top Layer And Track (453.517mm,-14.605mm)(453.517mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-1(453.009mm,-15.113mm) on Top Layer And Track (453.644mm,-15.621mm)(453.644mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R21-2(453.009mm,-13.297mm) on Top Layer And Track (452.374mm,-12.827mm)(453.644mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-2(453.009mm,-13.297mm) on Top Layer And Track (452.374mm,-15.621mm)(452.374mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R21-2(453.009mm,-13.297mm) on Top Layer And Track (452.501mm,-13.843mm)(453.517mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R21-2(453.009mm,-13.297mm) on Top Layer And Track (452.501mm,-14.605mm)(452.501mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R21-2(453.009mm,-13.297mm) on Top Layer And Track (453.517mm,-14.605mm)(453.517mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-2(453.009mm,-13.297mm) on Top Layer And Track (453.644mm,-13.335mm)(453.644mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R21-2(453.009mm,-13.297mm) on Top Layer And Track (453.644mm,-15.621mm)(453.644mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(746.633mm,-13.629mm) on Top Layer And Track (745.383mm,-13.629mm)(747.898mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(746.633mm,-13.629mm) on Top Layer And Track (745.383mm,-18.669mm)(745.383mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(746.633mm,-13.629mm) on Top Layer And Track (747.898mm,-18.669mm)(747.898mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-1(447.04mm,-15.113mm) on Top Layer And Track (446.405mm,-15.621mm)(446.405mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R22-1(447.04mm,-15.113mm) on Top Layer And Track (446.405mm,-15.621mm)(447.675mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R22-1(447.04mm,-15.113mm) on Top Layer And Track (446.532mm,-14.605mm)(446.532mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R22-1(447.04mm,-15.113mm) on Top Layer And Track (446.532mm,-14.605mm)(447.548mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R22-1(447.04mm,-15.113mm) on Top Layer And Track (447.548mm,-14.605mm)(447.548mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-1(447.04mm,-15.113mm) on Top Layer And Track (447.675mm,-15.621mm)(447.675mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R22-2(447.04mm,-13.297mm) on Top Layer And Track (446.405mm,-12.827mm)(447.675mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-2(447.04mm,-13.297mm) on Top Layer And Track (446.405mm,-15.621mm)(446.405mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R22-2(447.04mm,-13.297mm) on Top Layer And Track (446.532mm,-13.843mm)(447.548mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R22-2(447.04mm,-13.297mm) on Top Layer And Track (446.532mm,-14.605mm)(446.532mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R22-2(447.04mm,-13.297mm) on Top Layer And Track (447.548mm,-14.605mm)(447.548mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-2(447.04mm,-13.297mm) on Top Layer And Track (447.675mm,-13.335mm)(447.675mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R22-2(447.04mm,-13.297mm) on Top Layer And Track (447.675mm,-15.621mm)(447.675mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R23-1(441.198mm,-15.113mm) on Top Layer And Track (440.563mm,-15.621mm)(440.563mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R23-1(441.198mm,-15.113mm) on Top Layer And Track (440.563mm,-15.621mm)(441.833mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R23-1(441.198mm,-15.113mm) on Top Layer And Track (440.69mm,-14.605mm)(440.69mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R23-1(441.198mm,-15.113mm) on Top Layer And Track (440.69mm,-14.605mm)(441.706mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R23-1(441.198mm,-15.113mm) on Top Layer And Track (441.706mm,-14.605mm)(441.706mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R23-1(441.198mm,-15.113mm) on Top Layer And Track (441.833mm,-15.621mm)(441.833mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R23-2(441.198mm,-13.297mm) on Top Layer And Track (440.563mm,-12.827mm)(441.833mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R23-2(441.198mm,-13.297mm) on Top Layer And Track (440.563mm,-15.621mm)(440.563mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R23-2(441.198mm,-13.297mm) on Top Layer And Track (440.69mm,-13.843mm)(441.706mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R23-2(441.198mm,-13.297mm) on Top Layer And Track (440.69mm,-14.605mm)(440.69mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R23-2(441.198mm,-13.297mm) on Top Layer And Track (441.706mm,-14.605mm)(441.706mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R23-2(441.198mm,-13.297mm) on Top Layer And Track (441.833mm,-13.335mm)(441.833mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R23-2(441.198mm,-13.297mm) on Top Layer And Track (441.833mm,-15.621mm)(441.833mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-1(382.905mm,-18.629mm) on Top Layer And Track (381.655mm,-18.669mm)(381.655mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-1(382.905mm,-18.629mm) on Top Layer And Track (381.655mm,-18.669mm)(384.17mm,-18.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-1(382.905mm,-18.629mm) on Top Layer And Track (384.17mm,-18.669mm)(384.17mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-2(382.905mm,-13.629mm) on Top Layer And Track (381.655mm,-13.629mm)(384.17mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-2(382.905mm,-13.629mm) on Top Layer And Track (381.655mm,-18.669mm)(381.655mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-2(382.905mm,-13.629mm) on Top Layer And Track (384.17mm,-18.669mm)(384.17mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-1(377.063mm,-18.629mm) on Top Layer And Track (375.813mm,-18.669mm)(375.813mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-1(377.063mm,-18.629mm) on Top Layer And Track (375.813mm,-18.669mm)(378.328mm,-18.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-1(377.063mm,-18.629mm) on Top Layer And Track (378.328mm,-18.669mm)(378.328mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-2(377.063mm,-13.629mm) on Top Layer And Track (375.813mm,-13.629mm)(378.328mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-2(377.063mm,-13.629mm) on Top Layer And Track (375.813mm,-18.669mm)(375.813mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-2(377.063mm,-13.629mm) on Top Layer And Track (378.328mm,-18.669mm)(378.328mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R26-1(350.901mm,-15.113mm) on Top Layer And Track (350.266mm,-15.621mm)(350.266mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R26-1(350.901mm,-15.113mm) on Top Layer And Track (350.266mm,-15.621mm)(351.536mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R26-1(350.901mm,-15.113mm) on Top Layer And Track (350.393mm,-14.605mm)(350.393mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R26-1(350.901mm,-15.113mm) on Top Layer And Track (350.393mm,-14.605mm)(351.409mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R26-1(350.901mm,-15.113mm) on Top Layer And Track (351.409mm,-14.605mm)(351.409mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R26-1(350.901mm,-15.113mm) on Top Layer And Track (351.536mm,-15.621mm)(351.536mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R26-2(350.901mm,-13.297mm) on Top Layer And Track (350.266mm,-12.827mm)(351.536mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R26-2(350.901mm,-13.297mm) on Top Layer And Track (350.266mm,-15.621mm)(350.266mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R26-2(350.901mm,-13.297mm) on Top Layer And Track (350.393mm,-13.843mm)(351.409mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R26-2(350.901mm,-13.297mm) on Top Layer And Track (350.393mm,-14.605mm)(350.393mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R26-2(350.901mm,-13.297mm) on Top Layer And Track (351.409mm,-14.605mm)(351.409mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R26-2(350.901mm,-13.297mm) on Top Layer And Track (351.536mm,-13.335mm)(351.536mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R26-2(350.901mm,-13.297mm) on Top Layer And Track (351.536mm,-15.621mm)(351.536mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R27-1(345.059mm,-15.113mm) on Top Layer And Track (344.424mm,-15.621mm)(344.424mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R27-1(345.059mm,-15.113mm) on Top Layer And Track (344.424mm,-15.621mm)(345.694mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R27-1(345.059mm,-15.113mm) on Top Layer And Track (344.551mm,-14.605mm)(344.551mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R27-1(345.059mm,-15.113mm) on Top Layer And Track (344.551mm,-14.605mm)(345.567mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R27-1(345.059mm,-15.113mm) on Top Layer And Track (345.567mm,-14.605mm)(345.567mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R27-1(345.059mm,-15.113mm) on Top Layer And Track (345.694mm,-15.621mm)(345.694mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R27-2(345.059mm,-13.297mm) on Top Layer And Track (344.424mm,-12.827mm)(345.694mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R27-2(345.059mm,-13.297mm) on Top Layer And Track (344.424mm,-15.621mm)(344.424mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R27-2(345.059mm,-13.297mm) on Top Layer And Track (344.551mm,-13.843mm)(345.567mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R27-2(345.059mm,-13.297mm) on Top Layer And Track (344.551mm,-14.605mm)(344.551mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R27-2(345.059mm,-13.297mm) on Top Layer And Track (345.567mm,-14.605mm)(345.567mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R27-2(345.059mm,-13.297mm) on Top Layer And Track (345.694mm,-13.335mm)(345.694mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R27-2(345.059mm,-13.297mm) on Top Layer And Track (345.694mm,-15.621mm)(345.694mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R28-1(327.787mm,-15.113mm) on Top Layer And Track (327.152mm,-15.621mm)(327.152mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R28-1(327.787mm,-15.113mm) on Top Layer And Track (327.152mm,-15.621mm)(328.422mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R28-1(327.787mm,-15.113mm) on Top Layer And Track (327.279mm,-14.605mm)(327.279mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R28-1(327.787mm,-15.113mm) on Top Layer And Track (327.279mm,-14.605mm)(328.295mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R28-1(327.787mm,-15.113mm) on Top Layer And Track (328.295mm,-14.605mm)(328.295mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R28-1(327.787mm,-15.113mm) on Top Layer And Track (328.422mm,-15.621mm)(328.422mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R28-2(327.787mm,-13.297mm) on Top Layer And Track (327.152mm,-12.827mm)(328.422mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R28-2(327.787mm,-13.297mm) on Top Layer And Track (327.152mm,-15.621mm)(327.152mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R28-2(327.787mm,-13.297mm) on Top Layer And Track (327.279mm,-13.843mm)(328.295mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R28-2(327.787mm,-13.297mm) on Top Layer And Track (327.279mm,-14.605mm)(327.279mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R28-2(327.787mm,-13.297mm) on Top Layer And Track (328.295mm,-14.605mm)(328.295mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R28-2(327.787mm,-13.297mm) on Top Layer And Track (328.422mm,-13.335mm)(328.422mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R28-2(327.787mm,-13.297mm) on Top Layer And Track (328.422mm,-15.621mm)(328.422mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R29-1(333.629mm,-15.113mm) on Top Layer And Track (332.994mm,-15.621mm)(332.994mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R29-1(333.629mm,-15.113mm) on Top Layer And Track (332.994mm,-15.621mm)(334.264mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R29-1(333.629mm,-15.113mm) on Top Layer And Track (333.121mm,-14.605mm)(333.121mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R29-1(333.629mm,-15.113mm) on Top Layer And Track (333.121mm,-14.605mm)(334.137mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R29-1(333.629mm,-15.113mm) on Top Layer And Track (334.137mm,-14.605mm)(334.137mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R29-1(333.629mm,-15.113mm) on Top Layer And Track (334.264mm,-15.621mm)(334.264mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R29-2(333.629mm,-13.297mm) on Top Layer And Track (332.994mm,-12.827mm)(334.264mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R29-2(333.629mm,-13.297mm) on Top Layer And Track (332.994mm,-15.621mm)(332.994mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R29-2(333.629mm,-13.297mm) on Top Layer And Track (333.121mm,-13.843mm)(334.137mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R29-2(333.629mm,-13.297mm) on Top Layer And Track (333.121mm,-14.605mm)(333.121mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R29-2(333.629mm,-13.297mm) on Top Layer And Track (334.137mm,-14.605mm)(334.137mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R29-2(333.629mm,-13.297mm) on Top Layer And Track (334.264mm,-13.335mm)(334.264mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R29-2(333.629mm,-13.297mm) on Top Layer And Track (334.264mm,-15.621mm)(334.264mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R30-1(272.415mm,-18.629mm) on Top Layer And Track (271.165mm,-18.669mm)(271.165mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R30-1(272.415mm,-18.629mm) on Top Layer And Track (271.165mm,-18.669mm)(273.68mm,-18.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R30-1(272.415mm,-18.629mm) on Top Layer And Track (273.68mm,-18.669mm)(273.68mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R30-2(272.415mm,-13.629mm) on Top Layer And Track (271.165mm,-13.629mm)(273.68mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R30-2(272.415mm,-13.629mm) on Top Layer And Track (271.165mm,-18.669mm)(271.165mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R30-2(272.415mm,-13.629mm) on Top Layer And Track (273.68mm,-18.669mm)(273.68mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R3-1(737.235mm,-13.462mm) on Top Layer And Track (736.727mm,-12.827mm)(739.521mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R3-1(737.235mm,-13.462mm) on Top Layer And Track (736.727mm,-14.097mm)(736.727mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R3-1(737.235mm,-13.462mm) on Top Layer And Track (736.727mm,-14.097mm)(739.013mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R3-1(737.235mm,-13.462mm) on Top Layer And Track (737.743mm,-12.954mm)(738.505mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R3-1(737.235mm,-13.462mm) on Top Layer And Track (737.743mm,-13.97mm)(737.743mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R3-1(737.235mm,-13.462mm) on Top Layer And Track (737.743mm,-13.97mm)(738.505mm,-13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R31-1(267.081mm,-18.629mm) on Top Layer And Track (265.831mm,-18.669mm)(265.831mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R31-1(267.081mm,-18.629mm) on Top Layer And Track (265.831mm,-18.669mm)(268.346mm,-18.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R31-1(267.081mm,-18.629mm) on Top Layer And Track (268.346mm,-18.669mm)(268.346mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R31-2(267.081mm,-13.629mm) on Top Layer And Track (265.831mm,-13.629mm)(268.346mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R31-2(267.081mm,-13.629mm) on Top Layer And Track (265.831mm,-18.669mm)(265.831mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R31-2(267.081mm,-13.629mm) on Top Layer And Track (268.346mm,-18.669mm)(268.346mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R3-2(739.051mm,-13.462mm) on Top Layer And Track (736.727mm,-12.827mm)(739.521mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R3-2(739.051mm,-13.462mm) on Top Layer And Track (736.727mm,-14.097mm)(739.013mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R3-2(739.051mm,-13.462mm) on Top Layer And Track (737.743mm,-12.954mm)(738.505mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R3-2(739.051mm,-13.462mm) on Top Layer And Track (737.743mm,-13.97mm)(738.505mm,-13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R3-2(739.051mm,-13.462mm) on Top Layer And Track (738.505mm,-13.97mm)(738.505mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R3-2(739.051mm,-13.462mm) on Top Layer And Track (739.013mm,-14.097mm)(739.521mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R3-2(739.051mm,-13.462mm) on Top Layer And Track (739.521mm,-14.097mm)(739.521mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R32-1(251.968mm,-15.113mm) on Top Layer And Track (251.333mm,-15.621mm)(251.333mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R32-1(251.968mm,-15.113mm) on Top Layer And Track (251.333mm,-15.621mm)(252.603mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R32-1(251.968mm,-15.113mm) on Top Layer And Track (251.46mm,-14.605mm)(251.46mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R32-1(251.968mm,-15.113mm) on Top Layer And Track (251.46mm,-14.605mm)(252.476mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R32-1(251.968mm,-15.113mm) on Top Layer And Track (252.476mm,-14.605mm)(252.476mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R32-1(251.968mm,-15.113mm) on Top Layer And Track (252.603mm,-15.621mm)(252.603mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R32-2(251.968mm,-13.297mm) on Top Layer And Track (251.333mm,-12.827mm)(252.603mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R32-2(251.968mm,-13.297mm) on Top Layer And Track (251.333mm,-15.621mm)(251.333mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R32-2(251.968mm,-13.297mm) on Top Layer And Track (251.46mm,-13.843mm)(252.476mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R32-2(251.968mm,-13.297mm) on Top Layer And Track (251.46mm,-14.605mm)(251.46mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R32-2(251.968mm,-13.297mm) on Top Layer And Track (252.476mm,-14.605mm)(252.476mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R32-2(251.968mm,-13.297mm) on Top Layer And Track (252.603mm,-13.335mm)(252.603mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R32-2(251.968mm,-13.297mm) on Top Layer And Track (252.603mm,-15.621mm)(252.603mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R33-1(246.126mm,-15.113mm) on Top Layer And Track (245.491mm,-15.621mm)(245.491mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R33-1(246.126mm,-15.113mm) on Top Layer And Track (245.491mm,-15.621mm)(246.761mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R33-1(246.126mm,-15.113mm) on Top Layer And Track (245.618mm,-14.605mm)(245.618mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R33-1(246.126mm,-15.113mm) on Top Layer And Track (245.618mm,-14.605mm)(246.634mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R33-1(246.126mm,-15.113mm) on Top Layer And Track (246.634mm,-14.605mm)(246.634mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R33-1(246.126mm,-15.113mm) on Top Layer And Track (246.761mm,-15.621mm)(246.761mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R33-2(246.126mm,-13.297mm) on Top Layer And Track (245.491mm,-12.827mm)(246.761mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R33-2(246.126mm,-13.297mm) on Top Layer And Track (245.491mm,-15.621mm)(245.491mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R33-2(246.126mm,-13.297mm) on Top Layer And Track (245.618mm,-13.843mm)(246.634mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R33-2(246.126mm,-13.297mm) on Top Layer And Track (245.618mm,-14.605mm)(245.618mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R33-2(246.126mm,-13.297mm) on Top Layer And Track (246.634mm,-14.605mm)(246.634mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R33-2(246.126mm,-13.297mm) on Top Layer And Track (246.761mm,-13.335mm)(246.761mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R33-2(246.126mm,-13.297mm) on Top Layer And Track (246.761mm,-15.621mm)(246.761mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R34-1(240.284mm,-15.113mm) on Top Layer And Track (239.649mm,-15.621mm)(239.649mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R34-1(240.284mm,-15.113mm) on Top Layer And Track (239.649mm,-15.621mm)(240.919mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R34-1(240.284mm,-15.113mm) on Top Layer And Track (239.776mm,-14.605mm)(239.776mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R34-1(240.284mm,-15.113mm) on Top Layer And Track (239.776mm,-14.605mm)(240.792mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R34-1(240.284mm,-15.113mm) on Top Layer And Track (240.792mm,-14.605mm)(240.792mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R34-1(240.284mm,-15.113mm) on Top Layer And Track (240.919mm,-15.621mm)(240.919mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R34-2(240.284mm,-13.297mm) on Top Layer And Track (239.649mm,-12.827mm)(240.919mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R34-2(240.284mm,-13.297mm) on Top Layer And Track (239.649mm,-15.621mm)(239.649mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R34-2(240.284mm,-13.297mm) on Top Layer And Track (239.776mm,-13.843mm)(240.792mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R34-2(240.284mm,-13.297mm) on Top Layer And Track (239.776mm,-14.605mm)(239.776mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R34-2(240.284mm,-13.297mm) on Top Layer And Track (240.792mm,-14.605mm)(240.792mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R34-2(240.284mm,-13.297mm) on Top Layer And Track (240.919mm,-13.335mm)(240.919mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R34-2(240.284mm,-13.297mm) on Top Layer And Track (240.919mm,-15.621mm)(240.919mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R35-1(189.103mm,-15.113mm) on Top Layer And Track (188.468mm,-15.621mm)(188.468mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R35-1(189.103mm,-15.113mm) on Top Layer And Track (188.468mm,-15.621mm)(189.738mm,-15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R35-1(189.103mm,-15.113mm) on Top Layer And Track (188.595mm,-14.605mm)(188.595mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R35-1(189.103mm,-15.113mm) on Top Layer And Track (188.595mm,-14.605mm)(189.611mm,-14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R35-1(189.103mm,-15.113mm) on Top Layer And Track (189.611mm,-14.605mm)(189.611mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R35-1(189.103mm,-15.113mm) on Top Layer And Track (189.738mm,-15.621mm)(189.738mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R35-2(189.103mm,-13.297mm) on Top Layer And Track (188.468mm,-12.827mm)(189.738mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R35-2(189.103mm,-13.297mm) on Top Layer And Track (188.468mm,-15.621mm)(188.468mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R35-2(189.103mm,-13.297mm) on Top Layer And Track (188.595mm,-13.843mm)(189.611mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R35-2(189.103mm,-13.297mm) on Top Layer And Track (188.595mm,-14.605mm)(188.595mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R35-2(189.103mm,-13.297mm) on Top Layer And Track (189.611mm,-14.605mm)(189.611mm,-13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R35-2(189.103mm,-13.297mm) on Top Layer And Track (189.738mm,-13.335mm)(189.738mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R35-2(189.103mm,-13.297mm) on Top Layer And Track (189.738mm,-15.621mm)(189.738mm,-13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R4-1(637.159mm,-13.462mm) on Top Layer And Track (636.651mm,-12.827mm)(639.445mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R4-1(637.159mm,-13.462mm) on Top Layer And Track (636.651mm,-14.097mm)(636.651mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R4-1(637.159mm,-13.462mm) on Top Layer And Track (636.651mm,-14.097mm)(638.937mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R4-1(637.159mm,-13.462mm) on Top Layer And Track (637.667mm,-12.954mm)(638.429mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R4-1(637.159mm,-13.462mm) on Top Layer And Track (637.667mm,-13.97mm)(637.667mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R4-1(637.159mm,-13.462mm) on Top Layer And Track (637.667mm,-13.97mm)(638.429mm,-13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R4-2(638.975mm,-13.462mm) on Top Layer And Track (636.651mm,-12.827mm)(639.445mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R4-2(638.975mm,-13.462mm) on Top Layer And Track (636.651mm,-14.097mm)(638.937mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R4-2(638.975mm,-13.462mm) on Top Layer And Track (637.667mm,-12.954mm)(638.429mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R4-2(638.975mm,-13.462mm) on Top Layer And Track (637.667mm,-13.97mm)(638.429mm,-13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R4-2(638.975mm,-13.462mm) on Top Layer And Track (638.429mm,-13.97mm)(638.429mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R4-2(638.975mm,-13.462mm) on Top Layer And Track (638.937mm,-14.097mm)(639.445mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R4-2(638.975mm,-13.462mm) on Top Layer And Track (639.445mm,-14.097mm)(639.445mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R5-1(641.477mm,-13.462mm) on Top Layer And Track (640.969mm,-12.827mm)(643.763mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R5-1(641.477mm,-13.462mm) on Top Layer And Track (640.969mm,-14.097mm)(640.969mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R5-1(641.477mm,-13.462mm) on Top Layer And Track (640.969mm,-14.097mm)(643.255mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R5-1(641.477mm,-13.462mm) on Top Layer And Track (641.985mm,-12.954mm)(642.747mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R5-1(641.477mm,-13.462mm) on Top Layer And Track (641.985mm,-13.97mm)(641.985mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R5-1(641.477mm,-13.462mm) on Top Layer And Track (641.985mm,-13.97mm)(642.747mm,-13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R5-2(643.293mm,-13.462mm) on Top Layer And Track (640.969mm,-12.827mm)(643.763mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R5-2(643.293mm,-13.462mm) on Top Layer And Track (640.969mm,-14.097mm)(643.255mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R5-2(643.293mm,-13.462mm) on Top Layer And Track (641.985mm,-12.954mm)(642.747mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R5-2(643.293mm,-13.462mm) on Top Layer And Track (641.985mm,-13.97mm)(642.747mm,-13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R5-2(643.293mm,-13.462mm) on Top Layer And Track (642.747mm,-13.97mm)(642.747mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R5-2(643.293mm,-13.462mm) on Top Layer And Track (643.255mm,-14.097mm)(643.763mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R5-2(643.293mm,-13.462mm) on Top Layer And Track (643.763mm,-14.097mm)(643.763mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(646.684mm,-18.629mm) on Top Layer And Track (645.434mm,-18.669mm)(645.434mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(646.684mm,-18.629mm) on Top Layer And Track (645.434mm,-18.669mm)(647.949mm,-18.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(646.684mm,-18.629mm) on Top Layer And Track (647.949mm,-18.669mm)(647.949mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(646.684mm,-13.629mm) on Top Layer And Track (645.434mm,-13.629mm)(647.949mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(646.684mm,-13.629mm) on Top Layer And Track (645.434mm,-18.669mm)(645.434mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(646.684mm,-13.629mm) on Top Layer And Track (647.949mm,-18.669mm)(647.949mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R7-1(628.396mm,-13.462mm) on Top Layer And Track (627.888mm,-12.827mm)(630.682mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R7-1(628.396mm,-13.462mm) on Top Layer And Track (627.888mm,-14.097mm)(627.888mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R7-1(628.396mm,-13.462mm) on Top Layer And Track (627.888mm,-14.097mm)(630.174mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R7-1(628.396mm,-13.462mm) on Top Layer And Track (628.904mm,-12.954mm)(629.666mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R7-1(628.396mm,-13.462mm) on Top Layer And Track (628.904mm,-13.97mm)(628.904mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R7-1(628.396mm,-13.462mm) on Top Layer And Track (628.904mm,-13.97mm)(629.666mm,-13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R7-2(630.212mm,-13.462mm) on Top Layer And Track (627.888mm,-12.827mm)(630.682mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R7-2(630.212mm,-13.462mm) on Top Layer And Track (627.888mm,-14.097mm)(630.174mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R7-2(630.212mm,-13.462mm) on Top Layer And Track (628.904mm,-12.954mm)(629.666mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R7-2(630.212mm,-13.462mm) on Top Layer And Track (628.904mm,-13.97mm)(629.666mm,-13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R7-2(630.212mm,-13.462mm) on Top Layer And Track (629.666mm,-13.97mm)(629.666mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R7-2(630.212mm,-13.462mm) on Top Layer And Track (630.174mm,-14.097mm)(630.682mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R7-2(630.212mm,-13.462mm) on Top Layer And Track (630.682mm,-14.097mm)(630.682mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R8-1(632.714mm,-13.462mm) on Top Layer And Track (632.206mm,-12.827mm)(635mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R8-1(632.714mm,-13.462mm) on Top Layer And Track (632.206mm,-14.097mm)(632.206mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R8-1(632.714mm,-13.462mm) on Top Layer And Track (632.206mm,-14.097mm)(634.492mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R8-1(632.714mm,-13.462mm) on Top Layer And Track (633.222mm,-12.954mm)(633.984mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad R8-1(632.714mm,-13.462mm) on Top Layer And Track (633.222mm,-13.97mm)(633.222mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad R8-1(632.714mm,-13.462mm) on Top Layer And Track (633.222mm,-13.97mm)(633.984mm,-13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R8-2(634.53mm,-13.462mm) on Top Layer And Track (632.206mm,-12.827mm)(635mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R8-2(634.53mm,-13.462mm) on Top Layer And Track (632.206mm,-14.097mm)(634.492mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R8-2(634.53mm,-13.462mm) on Top Layer And Track (633.222mm,-12.954mm)(633.984mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R8-2(634.53mm,-13.462mm) on Top Layer And Track (633.222mm,-13.97mm)(633.984mm,-13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R8-2(634.53mm,-13.462mm) on Top Layer And Track (633.984mm,-13.97mm)(633.984mm,-12.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R8-2(634.53mm,-13.462mm) on Top Layer And Track (634.492mm,-14.097mm)(635mm,-14.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R8-2(634.53mm,-13.462mm) on Top Layer And Track (635mm,-14.097mm)(635mm,-12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(614.045mm,-18.629mm) on Top Layer And Track (612.795mm,-18.669mm)(612.795mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(614.045mm,-18.629mm) on Top Layer And Track (612.795mm,-18.669mm)(615.31mm,-18.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(614.045mm,-18.629mm) on Top Layer And Track (615.31mm,-18.669mm)(615.31mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(614.045mm,-13.629mm) on Top Layer And Track (612.795mm,-13.629mm)(615.31mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(614.045mm,-13.629mm) on Top Layer And Track (612.795mm,-18.669mm)(612.795mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(614.045mm,-13.629mm) on Top Layer And Track (615.31mm,-18.669mm)(615.31mm,-13.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.017mm < 0.254mm) Between Pad U8-2(51.195mm,20.36mm) on Top Layer And Text "C22" (47.244mm,18.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad U8-22(56.97mm,14.085mm) on Top Layer And Text "C21" (57.277mm,13.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-23(57.47mm,14.085mm) on Top Layer And Text "C21" (57.277mm,13.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-24(57.97mm,14.085mm) on Top Layer And Text "C21" (57.277mm,13.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-25(59.245mm,15.36mm) on Top Layer And Text "C21" (57.277mm,13.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-3(51.195mm,19.86mm) on Top Layer And Text "C22" (47.244mm,18.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-4(51.195mm,19.36mm) on Top Layer And Text "C22" (47.244mm,18.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-5(51.195mm,18.86mm) on Top Layer And Text "C22" (47.244mm,18.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-6(51.195mm,18.36mm) on Top Layer And Text "C22" (47.244mm,18.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :409

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Arc (720.09mm,-15.367mm) on Top Overlay And Text "+" (716.265mm,-16.104mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C21" (57.277mm,13.691mm) on Top Overlay And Track (52.37mm,15.26mm)(58.07mm,15.26mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C21" (57.277mm,13.691mm) on Top Overlay And Track (58.07mm,15.26mm)(58.07mm,20.96mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U8" (50.546mm,23.8mm) on Top Overlay And Track (51.626mm,23.864mm)(51.626mm,25.564mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.014mm < 0.254mm) Between Text "U8" (50.546mm,23.8mm) on Top Overlay And Track (53.326mm,23.864mm)(53.326mm,25.564mm) on Top Overlay Silk Text to Silk Clearance [0.014mm]
Rule Violations :5

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room D_FEE PID (Bounding Region = (178.943mm, 26.797mm, 874.268mm, 54.229mm) (InComponentClass('D_FEE PID'))
   Violation between Room Definition: Between LCC Component U8-STM32F103C8T6 (55.22mm,18.11mm) on Top Layer And Room D_FEE PID (Bounding Region = (178.943mm, 26.797mm, 874.268mm, 54.229mm) (InComponentClass('D_FEE PID')) 
   Violation between Room Definition: Between Room D_FEE PID (Bounding Region = (178.943mm, 26.797mm, 874.268mm, 54.229mm) (InComponentClass('D_FEE PID')) And SMT Small Component C19-100nF (52.476mm,24.714mm) on Top Layer 
   Violation between Room Definition: Between Room D_FEE PID (Bounding Region = (178.943mm, 26.797mm, 874.268mm, 54.229mm) (InComponentClass('D_FEE PID')) And SMT Small Component C20-100nF (61.874mm,20.142mm) on Top Layer 
   Violation between Room Definition: Between Room D_FEE PID (Bounding Region = (178.943mm, 26.797mm, 874.268mm, 54.229mm) (InComponentClass('D_FEE PID')) And SMT Small Component C21-100nF (57.97mm,11.481mm) on Top Layer 
   Violation between Room Definition: Between Room D_FEE PID (Bounding Region = (178.943mm, 26.797mm, 874.268mm, 54.229mm) (InComponentClass('D_FEE PID')) And SMT Small Component C22-100nF (48.438mm,16.86mm) on Top Layer 
Rule Violations :5

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01