
#ifndef LU_MTZO_BIT_CONST_h
#define LU_MTZO_BIT_CONST_h

//#include "./a.01.c.d/const_global.h"


enum MTZO_SIG_MASK{
	
IDX_U32_NCN_MCZO                        = (RNG_BIG_NCN_MCZO                      ) >> 5,
IDX_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO   = (RNG_BIG_PO_BLK_U_OSN_LESS_0_05UN_MCZO ) >> 5,
IDX_U32_BLOCK_MCZO1                     = (RNG_BIG_BLOCK_MCZO1                   ) >> 5,
//IDX_U32_NCN_MCZO1                       = (RNG_BIG_NCN_MCZO1                     ) >> 5,
IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO1     = (RNG_BIG_PO_BLK_U_OSN_LESS_UST_MCZO1   ) >> 5,
IDX_U32_SECTOR_VPERED_MCZON1            = (RNG_BIG_SECTOR_VPERED_MCZON1          ) >> 5,
IDX_U32_SECTOR_NAZAD_MCZON1             = (RNG_BIG_SECTOR_NAZAD_MCZON1           ) >> 5,
IDX_U32_PO_MCZO1                        = (RNG_BIG_PO_MCZO1                      ) >> 5,
IDX_U32_PO_MCZON1_VPERED                = (RNG_BIG_PO_MCZON1_VPERED              ) >> 5,
IDX_U32_PO_MCZON1_NAZAD                 = (RNG_BIG_PO_MCZON1_NAZAD               ) >> 5,
IDX_U32_PO_MCZOPN1                      = (RNG_BIG_PO_MCZOPN1                    ) >> 5,
IDX_U32_MCZO1                           = (RNG_BIG_MCZO1                         ) >> 5,
IDX_U32_BLOCK_MCZO2                     = (RNG_BIG_BLOCK_MCZO2                   ) >> 5,
IDX_U32_BLOCK_PR_MCZO2                  = (RNG_BIG_BLOCK_PR_MCZO2                ) >> 5,
//IDX_U32_NCN_MCZO2                       = (RNG_BIG_NCN_MCZO2                     ) >> 5,
IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO2     = (RNG_BIG_PO_BLK_U_OSN_LESS_UST_MCZO2   ) >> 5,
IDX_U32_SECTOR_VPERED_MCZON2            = (RNG_BIG_SECTOR_VPERED_MCZON2          ) >> 5,
IDX_U32_SECTOR_NAZAD_MCZON2             = (RNG_BIG_SECTOR_NAZAD_MCZON2           ) >> 5,
IDX_U32_PO_MCZO2                        = (RNG_BIG_PO_MCZO2                      ) >> 5,
IDX_U32_PO_MCZON2_VPERED                = (RNG_BIG_PO_MCZON2_VPERED              ) >> 5,
IDX_U32_PO_MCZON2_NAZAD                 = (RNG_BIG_PO_MCZON2_NAZAD               ) >> 5,
IDX_U32_PO_MCZOPN2                      = (RNG_BIG_PO_MCZOPN2                    ) >> 5,
IDX_U32_MCZO2                           = (RNG_BIG_MCZO2                         ) >> 5,
IDX_U32_BLOCK_MCZO3                     = (RNG_BIG_BLOCK_MCZO3                   ) >> 5,
//IDX_U32_NCN_MCZO3                       = (RNG_BIG_NCN_MCZO3                     ) >> 5,
IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO3     = (RNG_BIG_PO_BLK_U_OSN_LESS_UST_MCZO3   ) >> 5,
IDX_U32_SECTOR_VPERED_MCZON3            = (RNG_BIG_SECTOR_VPERED_MCZON3          ) >> 5,
IDX_U32_SECTOR_NAZAD_MCZON3             = (RNG_BIG_SECTOR_NAZAD_MCZON3           ) >> 5,
IDX_U32_PO_MCZO3                        = (RNG_BIG_PO_MCZO3                      ) >> 5,
IDX_U32_PO_MCZON3_VPERED                = (RNG_BIG_PO_MCZON3_VPERED              ) >> 5,
IDX_U32_PO_MCZON3_NAZAD                 = (RNG_BIG_PO_MCZON3_NAZAD               ) >> 5,
IDX_U32_PO_MCZOPN3                      = (RNG_BIG_PO_MCZOPN3                    ) >> 5,
IDX_U32_MCZO3                           = (RNG_BIG_MCZO3                         ) >> 5,
IDX_U32_BLOCK_MCZO4                     = (RNG_BIG_BLOCK_MCZO4                   ) >> 5,
//IDX_U32_NCN_MCZO4                       = (RNG_BIG_NCN_MCZO4                     ) >> 5,
IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO4     = (RNG_BIG_PO_BLK_U_OSN_LESS_UST_MCZO4   ) >> 5,
IDX_U32_SECTOR_VPERED_MCZON4            = (RNG_BIG_SECTOR_VPERED_MCZON4          ) >> 5,
IDX_U32_SECTOR_NAZAD_MCZON4             = (RNG_BIG_SECTOR_NAZAD_MCZON4           ) >> 5,
IDX_U32_PO_MCZO4                        = (RNG_BIG_PO_MCZO4                      ) >> 5,
IDX_U32_PO_MCZON4_VPERED                = (RNG_BIG_PO_MCZON4_VPERED              ) >> 5,
IDX_U32_PO_MCZON4_NAZAD                 = (RNG_BIG_PO_MCZON4_NAZAD               ) >> 5,
IDX_U32_PO_MCZOPN4                      = (RNG_BIG_PO_MCZOPN4                    ) >> 5,
IDX_U32_MCZO4                           = (RNG_BIG_MCZO4                         ) >> 5,

MSK_U32_NCN_MCZO                        = (RNG_BIG_NCN_MCZO                      )&0x1f,
MSK_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO   = (RNG_BIG_PO_BLK_U_OSN_LESS_0_05UN_MCZO )&0x1f,
MSK_U32_BLOCK_MCZO1                     = (RNG_BIG_BLOCK_MCZO1                   )&0x1f,
//MSK_U32_NCN_MCZO1                       = (RNG_BIG_NCN_MCZO1                     )&0x1f,
MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO1     = (RNG_BIG_PO_BLK_U_OSN_LESS_UST_MCZO1   )&0x1f,
MSK_U32_SECTOR_VPERED_MCZON1            = (RNG_BIG_SECTOR_VPERED_MCZON1          )&0x1f,
MSK_U32_SECTOR_NAZAD_MCZON1             = (RNG_BIG_SECTOR_NAZAD_MCZON1           )&0x1f,
MSK_U32_PO_MCZO1                        = (RNG_BIG_PO_MCZO1                      )&0x1f,
MSK_U32_PO_MCZON1_VPERED                = (RNG_BIG_PO_MCZON1_VPERED              )&0x1f,
MSK_U32_PO_MCZON1_NAZAD                 = (RNG_BIG_PO_MCZON1_NAZAD               )&0x1f,
MSK_U32_PO_MCZOPN1                      = (RNG_BIG_PO_MCZOPN1                    )&0x1f,
MSK_U32_MCZO1                           = (RNG_BIG_MCZO1                         )&0x1f,
MSK_U32_BLOCK_MCZO2                     = (RNG_BIG_BLOCK_MCZO2                   )&0x1f,
MSK_U32_BLOCK_PR_MCZO2                  = (RNG_BIG_BLOCK_PR_MCZO2                )&0x1f,
//MSK_U32_NCN_MCZO2                       = (RNG_BIG_NCN_MCZO2                     )&0x1f,
MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO2     = (RNG_BIG_PO_BLK_U_OSN_LESS_UST_MCZO2   )&0x1f,
MSK_U32_SECTOR_VPERED_MCZON2            = (RNG_BIG_SECTOR_VPERED_MCZON2          )&0x1f,
MSK_U32_SECTOR_NAZAD_MCZON2             = (RNG_BIG_SECTOR_NAZAD_MCZON2           )&0x1f,
MSK_U32_PO_MCZO2                        = (RNG_BIG_PO_MCZO2                      )&0x1f,
MSK_U32_PO_MCZON2_VPERED                = (RNG_BIG_PO_MCZON2_VPERED              )&0x1f,
MSK_U32_PO_MCZON2_NAZAD                 = (RNG_BIG_PO_MCZON2_NAZAD               )&0x1f,
MSK_U32_PO_MCZOPN2                      = (RNG_BIG_PO_MCZOPN2                    )&0x1f,
MSK_U32_MCZO2                           = (RNG_BIG_MCZO2                         )&0x1f,
MSK_U32_BLOCK_MCZO3                     = (RNG_BIG_BLOCK_MCZO3                   )&0x1f,
//MSK_U32_NCN_MCZO3                       = (RNG_BIG_NCN_MCZO3                     )&0x1f,
MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO3     = (RNG_BIG_PO_BLK_U_OSN_LESS_UST_MCZO3   )&0x1f,
MSK_U32_SECTOR_VPERED_MCZON3            = (RNG_BIG_SECTOR_VPERED_MCZON3          )&0x1f,
MSK_U32_SECTOR_NAZAD_MCZON3             = (RNG_BIG_SECTOR_NAZAD_MCZON3           )&0x1f,
MSK_U32_PO_MCZO3                        = (RNG_BIG_PO_MCZO3                      )&0x1f,
MSK_U32_PO_MCZON3_VPERED                = (RNG_BIG_PO_MCZON3_VPERED              )&0x1f,
MSK_U32_PO_MCZON3_NAZAD                 = (RNG_BIG_PO_MCZON3_NAZAD               )&0x1f,
MSK_U32_PO_MCZOPN3                      = (RNG_BIG_PO_MCZOPN3                    )&0x1f,
MSK_U32_MCZO3                           = (RNG_BIG_MCZO3                         )&0x1f,
MSK_U32_BLOCK_MCZO4                     = (RNG_BIG_BLOCK_MCZO4                   )&0x1f,
//MSK_U32_NCN_MCZO4                       = (RNG_BIG_NCN_MCZO4                     )&0x1f,
MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO4     = (RNG_BIG_PO_BLK_U_OSN_LESS_UST_MCZO4   )&0x1f,
MSK_U32_SECTOR_VPERED_MCZON4            = (RNG_BIG_SECTOR_VPERED_MCZON4          )&0x1f,
MSK_U32_SECTOR_NAZAD_MCZON4             = (RNG_BIG_SECTOR_NAZAD_MCZON4           )&0x1f,
MSK_U32_PO_MCZO4                        = (RNG_BIG_PO_MCZO4                      )&0x1f,
MSK_U32_PO_MCZON4_VPERED                = (RNG_BIG_PO_MCZON4_VPERED              )&0x1f,
MSK_U32_PO_MCZON4_NAZAD                 = (RNG_BIG_PO_MCZON4_NAZAD               )&0x1f,
MSK_U32_PO_MCZOPN4                      = (RNG_BIG_PO_MCZOPN4                    )&0x1f,
MSK_U32_MCZO4                           = (RNG_BIG_MCZO4                         )&0x1f,

//NCN_MCZO_CMD_00 = ((IDX_U32_NCN_MCZO ==  0)<< MSK_U32_NCN_MCZO),
//NCN_MCZO_CMD_01 = ((IDX_U32_NCN_MCZO ==  1)<< MSK_U32_NCN_MCZO),
//NCN_MCZO_CMD_02 = ((IDX_U32_NCN_MCZO ==  2)<< MSK_U32_NCN_MCZO),
//NCN_MCZO_CMD_03 = ((IDX_U32_NCN_MCZO ==  3)<< MSK_U32_NCN_MCZO),
//NCN_MCZO_CMD_04 = ((IDX_U32_NCN_MCZO ==  4)<< MSK_U32_NCN_MCZO),
//NCN_MCZO_CMD_05 = ((IDX_U32_NCN_MCZO ==  5)<< MSK_U32_NCN_MCZO),
//NCN_MCZO_CMD_06 = ((IDX_U32_NCN_MCZO ==  6)<< MSK_U32_NCN_MCZO),
//NCN_MCZO_CMD_07 = ((IDX_U32_NCN_MCZO ==  7)<< MSK_U32_NCN_MCZO),
//NCN_MCZO_CMD_08 = ((IDX_U32_NCN_MCZO ==  8)<< MSK_U32_NCN_MCZO),
//NCN_MCZO_CMD_09 = ((IDX_U32_NCN_MCZO ==  9)<< MSK_U32_NCN_MCZO),
//NCN_MCZO_CMD_10 = ((IDX_U32_NCN_MCZO == 10)<< MSK_U32_NCN_MCZO),
//NCN_MCZO_CMD_11 = ((IDX_U32_NCN_MCZO == 11)<< MSK_U32_NCN_MCZO),
                    
                    
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_00 = ((IDX_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO ==  0)<< MSK_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO),
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_01 = ((IDX_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO ==  1)<< MSK_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO),
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_02 = ((IDX_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO ==  2)<< MSK_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO),
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_03 = ((IDX_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO ==  3)<< MSK_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO),
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_04 = ((IDX_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO ==  4)<< MSK_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO),
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_05 = ((IDX_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO ==  5)<< MSK_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO),
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_06 = ((IDX_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO ==  6)<< MSK_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO),
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_07 = ((IDX_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO ==  7)<< MSK_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO),
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_08 = ((IDX_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO ==  8)<< MSK_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO),
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_09 = ((IDX_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO ==  9)<< MSK_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO),
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_10 = ((IDX_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO == 10)<< MSK_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO),
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_11 = ((IDX_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO == 11)<< MSK_U32_PO_BLK_U_OSN_LESS_0_05UN_MCZO),
                    
                    
BLOCK_MCZO1_CMD_00 = (( IDX_U32_BLOCK_MCZO1 ==  0)<< MSK_U32_BLOCK_MCZO1),
BLOCK_MCZO1_CMD_01 = (( IDX_U32_BLOCK_MCZO1 ==  1)<< MSK_U32_BLOCK_MCZO1),
BLOCK_MCZO1_CMD_02 = (( IDX_U32_BLOCK_MCZO1 ==  2)<< MSK_U32_BLOCK_MCZO1),
BLOCK_MCZO1_CMD_03 = (( IDX_U32_BLOCK_MCZO1 ==  3)<< MSK_U32_BLOCK_MCZO1),
BLOCK_MCZO1_CMD_04 = (( IDX_U32_BLOCK_MCZO1 ==  4)<< MSK_U32_BLOCK_MCZO1),
BLOCK_MCZO1_CMD_05 = (( IDX_U32_BLOCK_MCZO1 ==  5)<< MSK_U32_BLOCK_MCZO1),
BLOCK_MCZO1_CMD_06 = (( IDX_U32_BLOCK_MCZO1 ==  6)<< MSK_U32_BLOCK_MCZO1),
BLOCK_MCZO1_CMD_07 = (( IDX_U32_BLOCK_MCZO1 ==  7)<< MSK_U32_BLOCK_MCZO1),
BLOCK_MCZO1_CMD_08 = (( IDX_U32_BLOCK_MCZO1 ==  8)<< MSK_U32_BLOCK_MCZO1),
BLOCK_MCZO1_CMD_09 = (( IDX_U32_BLOCK_MCZO1 ==  9)<< MSK_U32_BLOCK_MCZO1),
BLOCK_MCZO1_CMD_10 = (( IDX_U32_BLOCK_MCZO1 == 10)<< MSK_U32_BLOCK_MCZO1),
BLOCK_MCZO1_CMD_11 = (( IDX_U32_BLOCK_MCZO1 == 11)<< MSK_U32_BLOCK_MCZO1),
                    
                    
//NCN_MCZO1_CMD_00 = ((IDX_U32_NCN_MCZO1 ==  0)<< MSK_U32_NCN_MCZO1),
//NCN_MCZO1_CMD_01 = ((IDX_U32_NCN_MCZO1 ==  1)<< MSK_U32_NCN_MCZO1),
//NCN_MCZO1_CMD_02 = ((IDX_U32_NCN_MCZO1 ==  2)<< MSK_U32_NCN_MCZO1),
//NCN_MCZO1_CMD_03 = ((IDX_U32_NCN_MCZO1 ==  3)<< MSK_U32_NCN_MCZO1),
//NCN_MCZO1_CMD_04 = ((IDX_U32_NCN_MCZO1 ==  4)<< MSK_U32_NCN_MCZO1),
//NCN_MCZO1_CMD_05 = ((IDX_U32_NCN_MCZO1 ==  5)<< MSK_U32_NCN_MCZO1),
//NCN_MCZO1_CMD_06 = ((IDX_U32_NCN_MCZO1 ==  6)<< MSK_U32_NCN_MCZO1),
//NCN_MCZO1_CMD_07 = ((IDX_U32_NCN_MCZO1 ==  7)<< MSK_U32_NCN_MCZO1),
//NCN_MCZO1_CMD_08 = ((IDX_U32_NCN_MCZO1 ==  8)<< MSK_U32_NCN_MCZO1),
//NCN_MCZO1_CMD_09 = ((IDX_U32_NCN_MCZO1 ==  9)<< MSK_U32_NCN_MCZO1),
//NCN_MCZO1_CMD_10 = ((IDX_U32_NCN_MCZO1 == 10)<< MSK_U32_NCN_MCZO1),
//NCN_MCZO1_CMD_11 = ((IDX_U32_NCN_MCZO1 == 11)<< MSK_U32_NCN_MCZO1),

PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_00 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO1 ==  0)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO1),
PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_01 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO1 ==  1)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO1),
PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_02 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO1 ==  2)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO1),
PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_03 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO1 ==  3)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO1),
PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_04 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO1 ==  4)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO1),
PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_05 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO1 ==  5)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO1),
PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_06 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO1 ==  6)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO1),
PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_07 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO1 ==  7)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO1),
PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_08 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO1 ==  8)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO1),
PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_09 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO1 ==  9)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO1),
PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_10 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO1 == 10)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO1),
PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_11 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO1 == 11)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO1),
                    
                    
SECTOR_VPERED_MCZON1_CMD_00 = ((IDX_U32_SECTOR_VPERED_MCZON1 ==  0)<< MSK_U32_SECTOR_VPERED_MCZON1),
SECTOR_VPERED_MCZON1_CMD_01 = ((IDX_U32_SECTOR_VPERED_MCZON1 ==  1)<< MSK_U32_SECTOR_VPERED_MCZON1),
SECTOR_VPERED_MCZON1_CMD_02 = ((IDX_U32_SECTOR_VPERED_MCZON1 ==  2)<< MSK_U32_SECTOR_VPERED_MCZON1),
SECTOR_VPERED_MCZON1_CMD_03 = ((IDX_U32_SECTOR_VPERED_MCZON1 ==  3)<< MSK_U32_SECTOR_VPERED_MCZON1),
SECTOR_VPERED_MCZON1_CMD_04 = ((IDX_U32_SECTOR_VPERED_MCZON1 ==  4)<< MSK_U32_SECTOR_VPERED_MCZON1),
SECTOR_VPERED_MCZON1_CMD_05 = ((IDX_U32_SECTOR_VPERED_MCZON1 ==  5)<< MSK_U32_SECTOR_VPERED_MCZON1),
SECTOR_VPERED_MCZON1_CMD_06 = ((IDX_U32_SECTOR_VPERED_MCZON1 ==  6)<< MSK_U32_SECTOR_VPERED_MCZON1),
SECTOR_VPERED_MCZON1_CMD_07 = ((IDX_U32_SECTOR_VPERED_MCZON1 ==  7)<< MSK_U32_SECTOR_VPERED_MCZON1),
SECTOR_VPERED_MCZON1_CMD_08 = ((IDX_U32_SECTOR_VPERED_MCZON1 ==  8)<< MSK_U32_SECTOR_VPERED_MCZON1),
SECTOR_VPERED_MCZON1_CMD_09 = ((IDX_U32_SECTOR_VPERED_MCZON1 ==  9)<< MSK_U32_SECTOR_VPERED_MCZON1),
SECTOR_VPERED_MCZON1_CMD_10 = ((IDX_U32_SECTOR_VPERED_MCZON1 == 10)<< MSK_U32_SECTOR_VPERED_MCZON1),
SECTOR_VPERED_MCZON1_CMD_11 = ((IDX_U32_SECTOR_VPERED_MCZON1 == 11)<< MSK_U32_SECTOR_VPERED_MCZON1),
                    
                    
SECTOR_NAZAD_MCZON1_CMD_00 = ((IDX_U32_SECTOR_NAZAD_MCZON1 ==  0)<< MSK_U32_SECTOR_NAZAD_MCZON1),
SECTOR_NAZAD_MCZON1_CMD_01 = ((IDX_U32_SECTOR_NAZAD_MCZON1 ==  1)<< MSK_U32_SECTOR_NAZAD_MCZON1),
SECTOR_NAZAD_MCZON1_CMD_02 = ((IDX_U32_SECTOR_NAZAD_MCZON1 ==  2)<< MSK_U32_SECTOR_NAZAD_MCZON1),
SECTOR_NAZAD_MCZON1_CMD_03 = ((IDX_U32_SECTOR_NAZAD_MCZON1 ==  3)<< MSK_U32_SECTOR_NAZAD_MCZON1),
SECTOR_NAZAD_MCZON1_CMD_04 = ((IDX_U32_SECTOR_NAZAD_MCZON1 ==  4)<< MSK_U32_SECTOR_NAZAD_MCZON1),
SECTOR_NAZAD_MCZON1_CMD_05 = ((IDX_U32_SECTOR_NAZAD_MCZON1 ==  5)<< MSK_U32_SECTOR_NAZAD_MCZON1),
SECTOR_NAZAD_MCZON1_CMD_06 = ((IDX_U32_SECTOR_NAZAD_MCZON1 ==  6)<< MSK_U32_SECTOR_NAZAD_MCZON1),
SECTOR_NAZAD_MCZON1_CMD_07 = ((IDX_U32_SECTOR_NAZAD_MCZON1 ==  7)<< MSK_U32_SECTOR_NAZAD_MCZON1),
SECTOR_NAZAD_MCZON1_CMD_08 = ((IDX_U32_SECTOR_NAZAD_MCZON1 ==  8)<< MSK_U32_SECTOR_NAZAD_MCZON1),
SECTOR_NAZAD_MCZON1_CMD_09 = ((IDX_U32_SECTOR_NAZAD_MCZON1 ==  9)<< MSK_U32_SECTOR_NAZAD_MCZON1),
SECTOR_NAZAD_MCZON1_CMD_10 = ((IDX_U32_SECTOR_NAZAD_MCZON1 == 10)<< MSK_U32_SECTOR_NAZAD_MCZON1),
SECTOR_NAZAD_MCZON1_CMD_11 = ((IDX_U32_SECTOR_NAZAD_MCZON1 == 11)<< MSK_U32_SECTOR_NAZAD_MCZON1),
                    
                    
PO_MCZO1_CMD_00 = ((IDX_U32_PO_MCZO1 ==  0)<< MSK_U32_PO_MCZO1),
PO_MCZO1_CMD_01 = ((IDX_U32_PO_MCZO1 ==  1)<< MSK_U32_PO_MCZO1),
PO_MCZO1_CMD_02 = ((IDX_U32_PO_MCZO1 ==  2)<< MSK_U32_PO_MCZO1),
PO_MCZO1_CMD_03 = ((IDX_U32_PO_MCZO1 ==  3)<< MSK_U32_PO_MCZO1),
PO_MCZO1_CMD_04 = ((IDX_U32_PO_MCZO1 ==  4)<< MSK_U32_PO_MCZO1),
PO_MCZO1_CMD_05 = ((IDX_U32_PO_MCZO1 ==  5)<< MSK_U32_PO_MCZO1),
PO_MCZO1_CMD_06 = ((IDX_U32_PO_MCZO1 ==  6)<< MSK_U32_PO_MCZO1),
PO_MCZO1_CMD_07 = ((IDX_U32_PO_MCZO1 ==  7)<< MSK_U32_PO_MCZO1),
PO_MCZO1_CMD_08 = ((IDX_U32_PO_MCZO1 ==  8)<< MSK_U32_PO_MCZO1),
PO_MCZO1_CMD_09 = ((IDX_U32_PO_MCZO1 ==  9)<< MSK_U32_PO_MCZO1),
PO_MCZO1_CMD_10 = ((IDX_U32_PO_MCZO1 == 10)<< MSK_U32_PO_MCZO1),
PO_MCZO1_CMD_11 = ((IDX_U32_PO_MCZO1 == 11)<< MSK_U32_PO_MCZO1),


PO_MCZON1_VPERED_CMD_00 = ((IDX_U32_PO_MCZON1_VPERED ==  0)<< MSK_U32_PO_MCZON1_VPERED),
PO_MCZON1_VPERED_CMD_01 = ((IDX_U32_PO_MCZON1_VPERED ==  1)<< MSK_U32_PO_MCZON1_VPERED),
PO_MCZON1_VPERED_CMD_02 = ((IDX_U32_PO_MCZON1_VPERED ==  2)<< MSK_U32_PO_MCZON1_VPERED),
PO_MCZON1_VPERED_CMD_03 = ((IDX_U32_PO_MCZON1_VPERED ==  3)<< MSK_U32_PO_MCZON1_VPERED),
PO_MCZON1_VPERED_CMD_04 = ((IDX_U32_PO_MCZON1_VPERED ==  4)<< MSK_U32_PO_MCZON1_VPERED),
PO_MCZON1_VPERED_CMD_05 = ((IDX_U32_PO_MCZON1_VPERED ==  5)<< MSK_U32_PO_MCZON1_VPERED),
PO_MCZON1_VPERED_CMD_06 = ((IDX_U32_PO_MCZON1_VPERED ==  6)<< MSK_U32_PO_MCZON1_VPERED),
PO_MCZON1_VPERED_CMD_07 = ((IDX_U32_PO_MCZON1_VPERED ==  7)<< MSK_U32_PO_MCZON1_VPERED),
PO_MCZON1_VPERED_CMD_08 = ((IDX_U32_PO_MCZON1_VPERED ==  8)<< MSK_U32_PO_MCZON1_VPERED),
PO_MCZON1_VPERED_CMD_09 = ((IDX_U32_PO_MCZON1_VPERED ==  9)<< MSK_U32_PO_MCZON1_VPERED),
PO_MCZON1_VPERED_CMD_10 = ((IDX_U32_PO_MCZON1_VPERED == 10)<< MSK_U32_PO_MCZON1_VPERED),
PO_MCZON1_VPERED_CMD_11 = ((IDX_U32_PO_MCZON1_VPERED == 11)<< MSK_U32_PO_MCZON1_VPERED),
                    
                    
PO_MCZON1_NAZAD_CMD_00 = ((IDX_U32_PO_MCZON1_NAZAD  ==  0)<< MSK_U32_PO_MCZON1_NAZAD ),
PO_MCZON1_NAZAD_CMD_01 = ((IDX_U32_PO_MCZON1_NAZAD  ==  1)<< MSK_U32_PO_MCZON1_NAZAD ),
PO_MCZON1_NAZAD_CMD_02 = ((IDX_U32_PO_MCZON1_NAZAD  ==  2)<< MSK_U32_PO_MCZON1_NAZAD ),
PO_MCZON1_NAZAD_CMD_03 = ((IDX_U32_PO_MCZON1_NAZAD  ==  3)<< MSK_U32_PO_MCZON1_NAZAD ),
PO_MCZON1_NAZAD_CMD_04 = ((IDX_U32_PO_MCZON1_NAZAD  ==  4)<< MSK_U32_PO_MCZON1_NAZAD ),
PO_MCZON1_NAZAD_CMD_05 = ((IDX_U32_PO_MCZON1_NAZAD  ==  5)<< MSK_U32_PO_MCZON1_NAZAD ),
PO_MCZON1_NAZAD_CMD_06 = ((IDX_U32_PO_MCZON1_NAZAD  ==  6)<< MSK_U32_PO_MCZON1_NAZAD ),
PO_MCZON1_NAZAD_CMD_07 = ((IDX_U32_PO_MCZON1_NAZAD  ==  7)<< MSK_U32_PO_MCZON1_NAZAD ),
PO_MCZON1_NAZAD_CMD_08 = ((IDX_U32_PO_MCZON1_NAZAD  ==  8)<< MSK_U32_PO_MCZON1_NAZAD ),
PO_MCZON1_NAZAD_CMD_09 = ((IDX_U32_PO_MCZON1_NAZAD  ==  9)<< MSK_U32_PO_MCZON1_NAZAD ),
PO_MCZON1_NAZAD_CMD_10 = ((IDX_U32_PO_MCZON1_NAZAD  == 10)<< MSK_U32_PO_MCZON1_NAZAD ),
PO_MCZON1_NAZAD_CMD_11 = ((IDX_U32_PO_MCZON1_NAZAD  == 11)<< MSK_U32_PO_MCZON1_NAZAD ),
                    
                    
PO_MCZOPN1_CMD_00 = ((IDX_U32_PO_MCZOPN1 ==  0)<< MSK_U32_PO_MCZOPN1),
PO_MCZOPN1_CMD_01 = ((IDX_U32_PO_MCZOPN1 ==  1)<< MSK_U32_PO_MCZOPN1),
PO_MCZOPN1_CMD_02 = ((IDX_U32_PO_MCZOPN1 ==  2)<< MSK_U32_PO_MCZOPN1),
PO_MCZOPN1_CMD_03 = ((IDX_U32_PO_MCZOPN1 ==  3)<< MSK_U32_PO_MCZOPN1),
PO_MCZOPN1_CMD_04 = ((IDX_U32_PO_MCZOPN1 ==  4)<< MSK_U32_PO_MCZOPN1),
PO_MCZOPN1_CMD_05 = ((IDX_U32_PO_MCZOPN1 ==  5)<< MSK_U32_PO_MCZOPN1),
PO_MCZOPN1_CMD_06 = ((IDX_U32_PO_MCZOPN1 ==  6)<< MSK_U32_PO_MCZOPN1),
PO_MCZOPN1_CMD_07 = ((IDX_U32_PO_MCZOPN1 ==  7)<< MSK_U32_PO_MCZOPN1),
PO_MCZOPN1_CMD_08 = ((IDX_U32_PO_MCZOPN1 ==  8)<< MSK_U32_PO_MCZOPN1),
PO_MCZOPN1_CMD_09 = ((IDX_U32_PO_MCZOPN1 ==  9)<< MSK_U32_PO_MCZOPN1),
PO_MCZOPN1_CMD_10 = ((IDX_U32_PO_MCZOPN1 == 10)<< MSK_U32_PO_MCZOPN1),
PO_MCZOPN1_CMD_11 = ((IDX_U32_PO_MCZOPN1 == 11)<< MSK_U32_PO_MCZOPN1),
                    
                    
MCZO1_CMD_00 = ((IDX_U32_MCZO1 ==  0)<< MSK_U32_MCZO1),
MCZO1_CMD_01 = ((IDX_U32_MCZO1 ==  1)<< MSK_U32_MCZO1),
MCZO1_CMD_02 = ((IDX_U32_MCZO1 ==  2)<< MSK_U32_MCZO1),
MCZO1_CMD_03 = ((IDX_U32_MCZO1 ==  3)<< MSK_U32_MCZO1),
MCZO1_CMD_04 = ((IDX_U32_MCZO1 ==  4)<< MSK_U32_MCZO1),
MCZO1_CMD_05 = ((IDX_U32_MCZO1 ==  5)<< MSK_U32_MCZO1),
MCZO1_CMD_06 = ((IDX_U32_MCZO1 ==  6)<< MSK_U32_MCZO1),
MCZO1_CMD_07 = ((IDX_U32_MCZO1 ==  7)<< MSK_U32_MCZO1),
MCZO1_CMD_08 = ((IDX_U32_MCZO1 ==  8)<< MSK_U32_MCZO1),
MCZO1_CMD_09 = ((IDX_U32_MCZO1 ==  9)<< MSK_U32_MCZO1),
MCZO1_CMD_10 = ((IDX_U32_MCZO1 == 10)<< MSK_U32_MCZO1),
MCZO1_CMD_11 = ((IDX_U32_MCZO1 == 11)<< MSK_U32_MCZO1),


BLOCK_MCZO2_CMD_00 = ((IDX_U32_BLOCK_MCZO2 ==  0)<< MSK_U32_BLOCK_MCZO2),
BLOCK_MCZO2_CMD_01 = ((IDX_U32_BLOCK_MCZO2 ==  1)<< MSK_U32_BLOCK_MCZO2),
BLOCK_MCZO2_CMD_02 = ((IDX_U32_BLOCK_MCZO2 ==  2)<< MSK_U32_BLOCK_MCZO2),
BLOCK_MCZO2_CMD_03 = ((IDX_U32_BLOCK_MCZO2 ==  3)<< MSK_U32_BLOCK_MCZO2),
BLOCK_MCZO2_CMD_04 = ((IDX_U32_BLOCK_MCZO2 ==  4)<< MSK_U32_BLOCK_MCZO2),
BLOCK_MCZO2_CMD_05 = ((IDX_U32_BLOCK_MCZO2 ==  5)<< MSK_U32_BLOCK_MCZO2),
BLOCK_MCZO2_CMD_06 = ((IDX_U32_BLOCK_MCZO2 ==  6)<< MSK_U32_BLOCK_MCZO2),
BLOCK_MCZO2_CMD_07 = ((IDX_U32_BLOCK_MCZO2 ==  7)<< MSK_U32_BLOCK_MCZO2),
BLOCK_MCZO2_CMD_08 = ((IDX_U32_BLOCK_MCZO2 ==  8)<< MSK_U32_BLOCK_MCZO2),
BLOCK_MCZO2_CMD_09 = ((IDX_U32_BLOCK_MCZO2 ==  9)<< MSK_U32_BLOCK_MCZO2),
BLOCK_MCZO2_CMD_10 = ((IDX_U32_BLOCK_MCZO2 == 10)<< MSK_U32_BLOCK_MCZO2),
BLOCK_MCZO2_CMD_11 = ((IDX_U32_BLOCK_MCZO2 == 11)<< MSK_U32_BLOCK_MCZO2),
                    
                    
BLOCK_PR_MCZO2_CMD_00 = ((IDX_U32_BLOCK_PR_MCZO2 ==  0)<< MSK_U32_BLOCK_PR_MCZO2),
BLOCK_PR_MCZO2_CMD_01 = ((IDX_U32_BLOCK_PR_MCZO2 ==  1)<< MSK_U32_BLOCK_PR_MCZO2),
BLOCK_PR_MCZO2_CMD_02 = ((IDX_U32_BLOCK_PR_MCZO2 ==  2)<< MSK_U32_BLOCK_PR_MCZO2),
BLOCK_PR_MCZO2_CMD_03 = ((IDX_U32_BLOCK_PR_MCZO2 ==  3)<< MSK_U32_BLOCK_PR_MCZO2),
BLOCK_PR_MCZO2_CMD_04 = ((IDX_U32_BLOCK_PR_MCZO2 ==  4)<< MSK_U32_BLOCK_PR_MCZO2),
BLOCK_PR_MCZO2_CMD_05 = ((IDX_U32_BLOCK_PR_MCZO2 ==  5)<< MSK_U32_BLOCK_PR_MCZO2),
BLOCK_PR_MCZO2_CMD_06 = ((IDX_U32_BLOCK_PR_MCZO2 ==  6)<< MSK_U32_BLOCK_PR_MCZO2),
BLOCK_PR_MCZO2_CMD_07 = ((IDX_U32_BLOCK_PR_MCZO2 ==  7)<< MSK_U32_BLOCK_PR_MCZO2),
BLOCK_PR_MCZO2_CMD_08 = ((IDX_U32_BLOCK_PR_MCZO2 ==  8)<< MSK_U32_BLOCK_PR_MCZO2),
BLOCK_PR_MCZO2_CMD_09 = ((IDX_U32_BLOCK_PR_MCZO2 ==  9)<< MSK_U32_BLOCK_PR_MCZO2),
BLOCK_PR_MCZO2_CMD_10 = ((IDX_U32_BLOCK_PR_MCZO2 == 10)<< MSK_U32_BLOCK_PR_MCZO2),
BLOCK_PR_MCZO2_CMD_11 = ((IDX_U32_BLOCK_PR_MCZO2 == 11)<< MSK_U32_BLOCK_PR_MCZO2),
                    
                    
//NCN_MCZO2_CMD_00 = ((IDX_U32_NCN_MCZO2 ==  0)<< MSK_U32_NCN_MCZO2),
//NCN_MCZO2_CMD_01 = ((IDX_U32_NCN_MCZO2 ==  1)<< MSK_U32_NCN_MCZO2),
//NCN_MCZO2_CMD_02 = ((IDX_U32_NCN_MCZO2 ==  2)<< MSK_U32_NCN_MCZO2),
//NCN_MCZO2_CMD_03 = ((IDX_U32_NCN_MCZO2 ==  3)<< MSK_U32_NCN_MCZO2),
//NCN_MCZO2_CMD_04 = ((IDX_U32_NCN_MCZO2 ==  4)<< MSK_U32_NCN_MCZO2),
//NCN_MCZO2_CMD_05 = ((IDX_U32_NCN_MCZO2 ==  5)<< MSK_U32_NCN_MCZO2),
//NCN_MCZO2_CMD_06 = ((IDX_U32_NCN_MCZO2 ==  6)<< MSK_U32_NCN_MCZO2),
//NCN_MCZO2_CMD_07 = ((IDX_U32_NCN_MCZO2 ==  7)<< MSK_U32_NCN_MCZO2),
//NCN_MCZO2_CMD_08 = ((IDX_U32_NCN_MCZO2 ==  8)<< MSK_U32_NCN_MCZO2),
//NCN_MCZO2_CMD_09 = ((IDX_U32_NCN_MCZO2 ==  9)<< MSK_U32_NCN_MCZO2),
//NCN_MCZO2_CMD_10 = ((IDX_U32_NCN_MCZO2 == 10)<< MSK_U32_NCN_MCZO2),
//NCN_MCZO2_CMD_11 = ((IDX_U32_NCN_MCZO2 == 11)<< MSK_U32_NCN_MCZO2),
                    
                    
PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_00 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO2 ==  0)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO2),
PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_01 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO2 ==  1)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO2),
PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_02 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO2 ==  2)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO2),
PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_03 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO2 ==  3)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO2),
PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_04 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO2 ==  4)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO2),
PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_05 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO2 ==  5)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO2),
PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_06 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO2 ==  6)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO2),
PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_07 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO2 ==  7)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO2),
PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_08 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO2 ==  8)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO2),
PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_09 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO2 ==  9)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO2),
PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_10 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO2 == 10)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO2),
PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_11 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO2 == 11)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO2),


SECTOR_VPERED_MCZON2_CMD_00 = ((IDX_U32_SECTOR_VPERED_MCZON2 ==  0)<< MSK_U32_SECTOR_VPERED_MCZON2),
SECTOR_VPERED_MCZON2_CMD_01 = ((IDX_U32_SECTOR_VPERED_MCZON2 ==  1)<< MSK_U32_SECTOR_VPERED_MCZON2),
SECTOR_VPERED_MCZON2_CMD_02 = ((IDX_U32_SECTOR_VPERED_MCZON2 ==  2)<< MSK_U32_SECTOR_VPERED_MCZON2),
SECTOR_VPERED_MCZON2_CMD_03 = ((IDX_U32_SECTOR_VPERED_MCZON2 ==  3)<< MSK_U32_SECTOR_VPERED_MCZON2),
SECTOR_VPERED_MCZON2_CMD_04 = ((IDX_U32_SECTOR_VPERED_MCZON2 ==  4)<< MSK_U32_SECTOR_VPERED_MCZON2),
SECTOR_VPERED_MCZON2_CMD_05 = ((IDX_U32_SECTOR_VPERED_MCZON2 ==  5)<< MSK_U32_SECTOR_VPERED_MCZON2),
SECTOR_VPERED_MCZON2_CMD_06 = ((IDX_U32_SECTOR_VPERED_MCZON2 ==  6)<< MSK_U32_SECTOR_VPERED_MCZON2),
SECTOR_VPERED_MCZON2_CMD_07 = ((IDX_U32_SECTOR_VPERED_MCZON2 ==  7)<< MSK_U32_SECTOR_VPERED_MCZON2),
SECTOR_VPERED_MCZON2_CMD_08 = ((IDX_U32_SECTOR_VPERED_MCZON2 ==  8)<< MSK_U32_SECTOR_VPERED_MCZON2),
SECTOR_VPERED_MCZON2_CMD_09 = ((IDX_U32_SECTOR_VPERED_MCZON2 ==  9)<< MSK_U32_SECTOR_VPERED_MCZON2),
SECTOR_VPERED_MCZON2_CMD_10 = ((IDX_U32_SECTOR_VPERED_MCZON2 == 10)<< MSK_U32_SECTOR_VPERED_MCZON2),
SECTOR_VPERED_MCZON2_CMD_11 = ((IDX_U32_SECTOR_VPERED_MCZON2 == 11)<< MSK_U32_SECTOR_VPERED_MCZON2),
                    
                    
SECTOR_NAZAD_MCZON2_CMD_00 = ((IDX_U32_SECTOR_NAZAD_MCZON2  ==  0)<< MSK_U32_SECTOR_NAZAD_MCZON2 ),
SECTOR_NAZAD_MCZON2_CMD_01 = ((IDX_U32_SECTOR_NAZAD_MCZON2  ==  1)<< MSK_U32_SECTOR_NAZAD_MCZON2 ),
SECTOR_NAZAD_MCZON2_CMD_02 = ((IDX_U32_SECTOR_NAZAD_MCZON2  ==  2)<< MSK_U32_SECTOR_NAZAD_MCZON2 ),
SECTOR_NAZAD_MCZON2_CMD_03 = ((IDX_U32_SECTOR_NAZAD_MCZON2  ==  3)<< MSK_U32_SECTOR_NAZAD_MCZON2 ),
SECTOR_NAZAD_MCZON2_CMD_04 = ((IDX_U32_SECTOR_NAZAD_MCZON2  ==  4)<< MSK_U32_SECTOR_NAZAD_MCZON2 ),
SECTOR_NAZAD_MCZON2_CMD_05 = ((IDX_U32_SECTOR_NAZAD_MCZON2  ==  5)<< MSK_U32_SECTOR_NAZAD_MCZON2 ),
SECTOR_NAZAD_MCZON2_CMD_06 = ((IDX_U32_SECTOR_NAZAD_MCZON2  ==  6)<< MSK_U32_SECTOR_NAZAD_MCZON2 ),
SECTOR_NAZAD_MCZON2_CMD_07 = ((IDX_U32_SECTOR_NAZAD_MCZON2  ==  7)<< MSK_U32_SECTOR_NAZAD_MCZON2 ),
SECTOR_NAZAD_MCZON2_CMD_08 = ((IDX_U32_SECTOR_NAZAD_MCZON2  ==  8)<< MSK_U32_SECTOR_NAZAD_MCZON2 ),
SECTOR_NAZAD_MCZON2_CMD_09 = ((IDX_U32_SECTOR_NAZAD_MCZON2  ==  9)<< MSK_U32_SECTOR_NAZAD_MCZON2 ),
SECTOR_NAZAD_MCZON2_CMD_10 = ((IDX_U32_SECTOR_NAZAD_MCZON2  == 10)<< MSK_U32_SECTOR_NAZAD_MCZON2 ),
SECTOR_NAZAD_MCZON2_CMD_11 = ((IDX_U32_SECTOR_NAZAD_MCZON2  == 11)<< MSK_U32_SECTOR_NAZAD_MCZON2 ),
                    
                    
PO_MCZO2_CMD_00 = ((IDX_U32_PO_MCZO2 ==  0)<< MSK_U32_PO_MCZO2),
PO_MCZO2_CMD_01 = ((IDX_U32_PO_MCZO2 ==  1)<< MSK_U32_PO_MCZO2),
PO_MCZO2_CMD_02 = ((IDX_U32_PO_MCZO2 ==  2)<< MSK_U32_PO_MCZO2),
PO_MCZO2_CMD_03 = ((IDX_U32_PO_MCZO2 ==  3)<< MSK_U32_PO_MCZO2),
PO_MCZO2_CMD_04 = ((IDX_U32_PO_MCZO2 ==  4)<< MSK_U32_PO_MCZO2),
PO_MCZO2_CMD_05 = ((IDX_U32_PO_MCZO2 ==  5)<< MSK_U32_PO_MCZO2),
PO_MCZO2_CMD_06 = ((IDX_U32_PO_MCZO2 ==  6)<< MSK_U32_PO_MCZO2),
PO_MCZO2_CMD_07 = ((IDX_U32_PO_MCZO2 ==  7)<< MSK_U32_PO_MCZO2),
PO_MCZO2_CMD_08 = ((IDX_U32_PO_MCZO2 ==  8)<< MSK_U32_PO_MCZO2),
PO_MCZO2_CMD_09 = ((IDX_U32_PO_MCZO2 ==  9)<< MSK_U32_PO_MCZO2),
PO_MCZO2_CMD_10 = ((IDX_U32_PO_MCZO2 == 10)<< MSK_U32_PO_MCZO2),
PO_MCZO2_CMD_11 = ((IDX_U32_PO_MCZO2 == 11)<< MSK_U32_PO_MCZO2),
                    
                    
PO_MCZON2_VPERED_CMD_00 = ((IDX_U32_PO_MCZON2_VPERED ==  0)<< MSK_U32_PO_MCZON2_VPERED),
PO_MCZON2_VPERED_CMD_01 = ((IDX_U32_PO_MCZON2_VPERED ==  1)<< MSK_U32_PO_MCZON2_VPERED),
PO_MCZON2_VPERED_CMD_02 = ((IDX_U32_PO_MCZON2_VPERED ==  2)<< MSK_U32_PO_MCZON2_VPERED),
PO_MCZON2_VPERED_CMD_03 = ((IDX_U32_PO_MCZON2_VPERED ==  3)<< MSK_U32_PO_MCZON2_VPERED),
PO_MCZON2_VPERED_CMD_04 = ((IDX_U32_PO_MCZON2_VPERED ==  4)<< MSK_U32_PO_MCZON2_VPERED),
PO_MCZON2_VPERED_CMD_05 = ((IDX_U32_PO_MCZON2_VPERED ==  5)<< MSK_U32_PO_MCZON2_VPERED),
PO_MCZON2_VPERED_CMD_06 = ((IDX_U32_PO_MCZON2_VPERED ==  6)<< MSK_U32_PO_MCZON2_VPERED),
PO_MCZON2_VPERED_CMD_07 = ((IDX_U32_PO_MCZON2_VPERED ==  7)<< MSK_U32_PO_MCZON2_VPERED),
PO_MCZON2_VPERED_CMD_08 = ((IDX_U32_PO_MCZON2_VPERED ==  8)<< MSK_U32_PO_MCZON2_VPERED),
PO_MCZON2_VPERED_CMD_09 = ((IDX_U32_PO_MCZON2_VPERED ==  9)<< MSK_U32_PO_MCZON2_VPERED),
PO_MCZON2_VPERED_CMD_10 = ((IDX_U32_PO_MCZON2_VPERED == 10)<< MSK_U32_PO_MCZON2_VPERED),
PO_MCZON2_VPERED_CMD_11 = ((IDX_U32_PO_MCZON2_VPERED == 11)<< MSK_U32_PO_MCZON2_VPERED),


PO_MCZON2_NAZAD_CMD_00 = ((IDX_U32_PO_MCZON2_NAZAD ==  0)<< MSK_U32_PO_MCZON2_NAZAD),
PO_MCZON2_NAZAD_CMD_01 = ((IDX_U32_PO_MCZON2_NAZAD ==  1)<< MSK_U32_PO_MCZON2_NAZAD),
PO_MCZON2_NAZAD_CMD_02 = ((IDX_U32_PO_MCZON2_NAZAD ==  2)<< MSK_U32_PO_MCZON2_NAZAD),
PO_MCZON2_NAZAD_CMD_03 = ((IDX_U32_PO_MCZON2_NAZAD ==  3)<< MSK_U32_PO_MCZON2_NAZAD),
PO_MCZON2_NAZAD_CMD_04 = ((IDX_U32_PO_MCZON2_NAZAD ==  4)<< MSK_U32_PO_MCZON2_NAZAD),
PO_MCZON2_NAZAD_CMD_05 = ((IDX_U32_PO_MCZON2_NAZAD ==  5)<< MSK_U32_PO_MCZON2_NAZAD),
PO_MCZON2_NAZAD_CMD_06 = ((IDX_U32_PO_MCZON2_NAZAD ==  6)<< MSK_U32_PO_MCZON2_NAZAD),
PO_MCZON2_NAZAD_CMD_07 = ((IDX_U32_PO_MCZON2_NAZAD ==  7)<< MSK_U32_PO_MCZON2_NAZAD),
PO_MCZON2_NAZAD_CMD_08 = ((IDX_U32_PO_MCZON2_NAZAD ==  8)<< MSK_U32_PO_MCZON2_NAZAD),
PO_MCZON2_NAZAD_CMD_09 = ((IDX_U32_PO_MCZON2_NAZAD ==  9)<< MSK_U32_PO_MCZON2_NAZAD),
PO_MCZON2_NAZAD_CMD_10 = ((IDX_U32_PO_MCZON2_NAZAD == 10)<< MSK_U32_PO_MCZON2_NAZAD),
PO_MCZON2_NAZAD_CMD_11 = ((IDX_U32_PO_MCZON2_NAZAD == 11)<< MSK_U32_PO_MCZON2_NAZAD),
                    
                    
PO_MCZOPN2_CMD_00 = ((IDX_U32_PO_MCZOPN2 ==  0)<< MSK_U32_PO_MCZOPN2),
PO_MCZOPN2_CMD_01 = ((IDX_U32_PO_MCZOPN2 ==  1)<< MSK_U32_PO_MCZOPN2),
PO_MCZOPN2_CMD_02 = ((IDX_U32_PO_MCZOPN2 ==  2)<< MSK_U32_PO_MCZOPN2),
PO_MCZOPN2_CMD_03 = ((IDX_U32_PO_MCZOPN2 ==  3)<< MSK_U32_PO_MCZOPN2),
PO_MCZOPN2_CMD_04 = ((IDX_U32_PO_MCZOPN2 ==  4)<< MSK_U32_PO_MCZOPN2),
PO_MCZOPN2_CMD_05 = ((IDX_U32_PO_MCZOPN2 ==  5)<< MSK_U32_PO_MCZOPN2),
PO_MCZOPN2_CMD_06 = ((IDX_U32_PO_MCZOPN2 ==  6)<< MSK_U32_PO_MCZOPN2),
PO_MCZOPN2_CMD_07 = ((IDX_U32_PO_MCZOPN2 ==  7)<< MSK_U32_PO_MCZOPN2),
PO_MCZOPN2_CMD_08 = ((IDX_U32_PO_MCZOPN2 ==  8)<< MSK_U32_PO_MCZOPN2),
PO_MCZOPN2_CMD_09 = ((IDX_U32_PO_MCZOPN2 ==  9)<< MSK_U32_PO_MCZOPN2),
PO_MCZOPN2_CMD_10 = ((IDX_U32_PO_MCZOPN2 == 10)<< MSK_U32_PO_MCZOPN2),
PO_MCZOPN2_CMD_11 = ((IDX_U32_PO_MCZOPN2 == 11)<< MSK_U32_PO_MCZOPN2),
                    
                    
MCZO2_CMD_00 = ((IDX_U32_MCZO2 ==  0)<< MSK_U32_MCZO2),
MCZO2_CMD_01 = ((IDX_U32_MCZO2 ==  1)<< MSK_U32_MCZO2),
MCZO2_CMD_02 = ((IDX_U32_MCZO2 ==  2)<< MSK_U32_MCZO2),
MCZO2_CMD_03 = ((IDX_U32_MCZO2 ==  3)<< MSK_U32_MCZO2),
MCZO2_CMD_04 = ((IDX_U32_MCZO2 ==  4)<< MSK_U32_MCZO2),
MCZO2_CMD_05 = ((IDX_U32_MCZO2 ==  5)<< MSK_U32_MCZO2),
MCZO2_CMD_06 = ((IDX_U32_MCZO2 ==  6)<< MSK_U32_MCZO2),
MCZO2_CMD_07 = ((IDX_U32_MCZO2 ==  7)<< MSK_U32_MCZO2),
MCZO2_CMD_08 = ((IDX_U32_MCZO2 ==  8)<< MSK_U32_MCZO2),
MCZO2_CMD_09 = ((IDX_U32_MCZO2 ==  9)<< MSK_U32_MCZO2),
MCZO2_CMD_10 = ((IDX_U32_MCZO2 == 10)<< MSK_U32_MCZO2),
MCZO2_CMD_11 = ((IDX_U32_MCZO2 == 11)<< MSK_U32_MCZO2),
                    
                    
BLOCK_MCZO3_CMD_00 = ((IDX_U32_BLOCK_MCZO3 ==  0)<< MSK_U32_BLOCK_MCZO3),
BLOCK_MCZO3_CMD_01 = ((IDX_U32_BLOCK_MCZO3 ==  1)<< MSK_U32_BLOCK_MCZO3),
BLOCK_MCZO3_CMD_02 = ((IDX_U32_BLOCK_MCZO3 ==  2)<< MSK_U32_BLOCK_MCZO3),
BLOCK_MCZO3_CMD_03 = ((IDX_U32_BLOCK_MCZO3 ==  3)<< MSK_U32_BLOCK_MCZO3),
BLOCK_MCZO3_CMD_04 = ((IDX_U32_BLOCK_MCZO3 ==  4)<< MSK_U32_BLOCK_MCZO3),
BLOCK_MCZO3_CMD_05 = ((IDX_U32_BLOCK_MCZO3 ==  5)<< MSK_U32_BLOCK_MCZO3),
BLOCK_MCZO3_CMD_06 = ((IDX_U32_BLOCK_MCZO3 ==  6)<< MSK_U32_BLOCK_MCZO3),
BLOCK_MCZO3_CMD_07 = ((IDX_U32_BLOCK_MCZO3 ==  7)<< MSK_U32_BLOCK_MCZO3),
BLOCK_MCZO3_CMD_08 = ((IDX_U32_BLOCK_MCZO3 ==  8)<< MSK_U32_BLOCK_MCZO3),
BLOCK_MCZO3_CMD_09 = ((IDX_U32_BLOCK_MCZO3 ==  9)<< MSK_U32_BLOCK_MCZO3),
BLOCK_MCZO3_CMD_10 = ((IDX_U32_BLOCK_MCZO3 == 10)<< MSK_U32_BLOCK_MCZO3),
BLOCK_MCZO3_CMD_11 = ((IDX_U32_BLOCK_MCZO3 == 11)<< MSK_U32_BLOCK_MCZO3),


//NCN_MCZO3_CMD_00 = ((IDX_U32_NCN_MCZO3 ==  0)<< MSK_U32_NCN_MCZO3),
//NCN_MCZO3_CMD_01 = ((IDX_U32_NCN_MCZO3 ==  1)<< MSK_U32_NCN_MCZO3),
//NCN_MCZO3_CMD_02 = ((IDX_U32_NCN_MCZO3 ==  2)<< MSK_U32_NCN_MCZO3),
//NCN_MCZO3_CMD_03 = ((IDX_U32_NCN_MCZO3 ==  3)<< MSK_U32_NCN_MCZO3),
//NCN_MCZO3_CMD_04 = ((IDX_U32_NCN_MCZO3 ==  4)<< MSK_U32_NCN_MCZO3),
//NCN_MCZO3_CMD_05 = ((IDX_U32_NCN_MCZO3 ==  5)<< MSK_U32_NCN_MCZO3),
//NCN_MCZO3_CMD_06 = ((IDX_U32_NCN_MCZO3 ==  6)<< MSK_U32_NCN_MCZO3),
//NCN_MCZO3_CMD_07 = ((IDX_U32_NCN_MCZO3 ==  7)<< MSK_U32_NCN_MCZO3),
//NCN_MCZO3_CMD_08 = ((IDX_U32_NCN_MCZO3 ==  8)<< MSK_U32_NCN_MCZO3),
//NCN_MCZO3_CMD_09 = ((IDX_U32_NCN_MCZO3 ==  9)<< MSK_U32_NCN_MCZO3),
//NCN_MCZO3_CMD_10 = ((IDX_U32_NCN_MCZO3 == 10)<< MSK_U32_NCN_MCZO3),
//NCN_MCZO3_CMD_11 = ((IDX_U32_NCN_MCZO3 == 11)<< MSK_U32_NCN_MCZO3),
                    
                    
PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_00 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO3 ==  0)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO3),
PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_01 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO3 ==  1)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO3),
PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_02 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO3 ==  2)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO3),
PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_03 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO3 ==  3)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO3),
PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_04 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO3 ==  4)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO3),
PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_05 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO3 ==  5)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO3),
PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_06 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO3 ==  6)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO3),
PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_07 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO3 ==  7)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO3),
PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_08 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO3 ==  8)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO3),
PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_09 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO3 ==  9)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO3),
PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_10 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO3 == 10)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO3),
PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_11 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO3 == 11)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO3),
                    
                    
SECTOR_VPERED_MCZON3_CMD_00 = ((IDX_U32_SECTOR_VPERED_MCZON3 ==  0)<< MSK_U32_SECTOR_VPERED_MCZON3),
SECTOR_VPERED_MCZON3_CMD_01 = ((IDX_U32_SECTOR_VPERED_MCZON3 ==  1)<< MSK_U32_SECTOR_VPERED_MCZON3),
SECTOR_VPERED_MCZON3_CMD_02 = ((IDX_U32_SECTOR_VPERED_MCZON3 ==  2)<< MSK_U32_SECTOR_VPERED_MCZON3),
SECTOR_VPERED_MCZON3_CMD_03 = ((IDX_U32_SECTOR_VPERED_MCZON3 ==  3)<< MSK_U32_SECTOR_VPERED_MCZON3),
SECTOR_VPERED_MCZON3_CMD_04 = ((IDX_U32_SECTOR_VPERED_MCZON3 ==  4)<< MSK_U32_SECTOR_VPERED_MCZON3),
SECTOR_VPERED_MCZON3_CMD_05 = ((IDX_U32_SECTOR_VPERED_MCZON3 ==  5)<< MSK_U32_SECTOR_VPERED_MCZON3),
SECTOR_VPERED_MCZON3_CMD_06 = ((IDX_U32_SECTOR_VPERED_MCZON3 ==  6)<< MSK_U32_SECTOR_VPERED_MCZON3),
SECTOR_VPERED_MCZON3_CMD_07 = ((IDX_U32_SECTOR_VPERED_MCZON3 ==  7)<< MSK_U32_SECTOR_VPERED_MCZON3),
SECTOR_VPERED_MCZON3_CMD_08 = ((IDX_U32_SECTOR_VPERED_MCZON3 ==  8)<< MSK_U32_SECTOR_VPERED_MCZON3),
SECTOR_VPERED_MCZON3_CMD_09 = ((IDX_U32_SECTOR_VPERED_MCZON3 ==  9)<< MSK_U32_SECTOR_VPERED_MCZON3),
SECTOR_VPERED_MCZON3_CMD_10 = ((IDX_U32_SECTOR_VPERED_MCZON3 == 10)<< MSK_U32_SECTOR_VPERED_MCZON3),
SECTOR_VPERED_MCZON3_CMD_11 = ((IDX_U32_SECTOR_VPERED_MCZON3 == 11)<< MSK_U32_SECTOR_VPERED_MCZON3),
                    
                    
SECTOR_NAZAD_MCZON3_CMD_00 = ((IDX_U32_SECTOR_NAZAD_MCZON3 ==  0)<< MSK_U32_SECTOR_NAZAD_MCZON3),
SECTOR_NAZAD_MCZON3_CMD_01 = ((IDX_U32_SECTOR_NAZAD_MCZON3 ==  1)<< MSK_U32_SECTOR_NAZAD_MCZON3),
SECTOR_NAZAD_MCZON3_CMD_02 = ((IDX_U32_SECTOR_NAZAD_MCZON3 ==  2)<< MSK_U32_SECTOR_NAZAD_MCZON3),
SECTOR_NAZAD_MCZON3_CMD_03 = ((IDX_U32_SECTOR_NAZAD_MCZON3 ==  3)<< MSK_U32_SECTOR_NAZAD_MCZON3),
SECTOR_NAZAD_MCZON3_CMD_04 = ((IDX_U32_SECTOR_NAZAD_MCZON3 ==  4)<< MSK_U32_SECTOR_NAZAD_MCZON3),
SECTOR_NAZAD_MCZON3_CMD_05 = ((IDX_U32_SECTOR_NAZAD_MCZON3 ==  5)<< MSK_U32_SECTOR_NAZAD_MCZON3),
SECTOR_NAZAD_MCZON3_CMD_06 = ((IDX_U32_SECTOR_NAZAD_MCZON3 ==  6)<< MSK_U32_SECTOR_NAZAD_MCZON3),
SECTOR_NAZAD_MCZON3_CMD_07 = ((IDX_U32_SECTOR_NAZAD_MCZON3 ==  7)<< MSK_U32_SECTOR_NAZAD_MCZON3),
SECTOR_NAZAD_MCZON3_CMD_08 = ((IDX_U32_SECTOR_NAZAD_MCZON3 ==  8)<< MSK_U32_SECTOR_NAZAD_MCZON3),
SECTOR_NAZAD_MCZON3_CMD_09 = ((IDX_U32_SECTOR_NAZAD_MCZON3 ==  9)<< MSK_U32_SECTOR_NAZAD_MCZON3),
SECTOR_NAZAD_MCZON3_CMD_10 = ((IDX_U32_SECTOR_NAZAD_MCZON3 == 10)<< MSK_U32_SECTOR_NAZAD_MCZON3),
SECTOR_NAZAD_MCZON3_CMD_11 = ((IDX_U32_SECTOR_NAZAD_MCZON3 == 11)<< MSK_U32_SECTOR_NAZAD_MCZON3),


PO_MCZO3_CMD_00 = ((IDX_U32_PO_MCZO3 ==  0)<< MSK_U32_PO_MCZO3),
PO_MCZO3_CMD_01 = ((IDX_U32_PO_MCZO3 ==  1)<< MSK_U32_PO_MCZO3),
PO_MCZO3_CMD_02 = ((IDX_U32_PO_MCZO3 ==  2)<< MSK_U32_PO_MCZO3),
PO_MCZO3_CMD_03 = ((IDX_U32_PO_MCZO3 ==  3)<< MSK_U32_PO_MCZO3),
PO_MCZO3_CMD_04 = ((IDX_U32_PO_MCZO3 ==  4)<< MSK_U32_PO_MCZO3),
PO_MCZO3_CMD_05 = ((IDX_U32_PO_MCZO3 ==  5)<< MSK_U32_PO_MCZO3),
PO_MCZO3_CMD_06 = ((IDX_U32_PO_MCZO3 ==  6)<< MSK_U32_PO_MCZO3),
PO_MCZO3_CMD_07 = ((IDX_U32_PO_MCZO3 ==  7)<< MSK_U32_PO_MCZO3),
PO_MCZO3_CMD_08 = ((IDX_U32_PO_MCZO3 ==  8)<< MSK_U32_PO_MCZO3),
PO_MCZO3_CMD_09 = ((IDX_U32_PO_MCZO3 ==  9)<< MSK_U32_PO_MCZO3),
PO_MCZO3_CMD_10 = ((IDX_U32_PO_MCZO3 == 10)<< MSK_U32_PO_MCZO3),
PO_MCZO3_CMD_11 = ((IDX_U32_PO_MCZO3 == 11)<< MSK_U32_PO_MCZO3),
                    
                    
PO_MCZON3_VPERED_CMD_00 = ((IDX_U32_PO_MCZON3_VPERED ==  0)<< MSK_U32_PO_MCZON3_VPERED),
PO_MCZON3_VPERED_CMD_01 = ((IDX_U32_PO_MCZON3_VPERED ==  1)<< MSK_U32_PO_MCZON3_VPERED),
PO_MCZON3_VPERED_CMD_02 = ((IDX_U32_PO_MCZON3_VPERED ==  2)<< MSK_U32_PO_MCZON3_VPERED),
PO_MCZON3_VPERED_CMD_03 = ((IDX_U32_PO_MCZON3_VPERED ==  3)<< MSK_U32_PO_MCZON3_VPERED),
PO_MCZON3_VPERED_CMD_04 = ((IDX_U32_PO_MCZON3_VPERED ==  4)<< MSK_U32_PO_MCZON3_VPERED),
PO_MCZON3_VPERED_CMD_05 = ((IDX_U32_PO_MCZON3_VPERED ==  5)<< MSK_U32_PO_MCZON3_VPERED),
PO_MCZON3_VPERED_CMD_06 = ((IDX_U32_PO_MCZON3_VPERED ==  6)<< MSK_U32_PO_MCZON3_VPERED),
PO_MCZON3_VPERED_CMD_07 = ((IDX_U32_PO_MCZON3_VPERED ==  7)<< MSK_U32_PO_MCZON3_VPERED),
PO_MCZON3_VPERED_CMD_08 = ((IDX_U32_PO_MCZON3_VPERED ==  8)<< MSK_U32_PO_MCZON3_VPERED),
PO_MCZON3_VPERED_CMD_09 = ((IDX_U32_PO_MCZON3_VPERED ==  9)<< MSK_U32_PO_MCZON3_VPERED),
PO_MCZON3_VPERED_CMD_10 = ((IDX_U32_PO_MCZON3_VPERED == 10)<< MSK_U32_PO_MCZON3_VPERED),
PO_MCZON3_VPERED_CMD_11 = ((IDX_U32_PO_MCZON3_VPERED == 11)<< MSK_U32_PO_MCZON3_VPERED),
                    
                    
PO_MCZON3_NAZAD_CMD_00 = ((IDX_U32_PO_MCZON3_NAZAD  ==  0)<< MSK_U32_PO_MCZON3_NAZAD ),
PO_MCZON3_NAZAD_CMD_01 = ((IDX_U32_PO_MCZON3_NAZAD  ==  1)<< MSK_U32_PO_MCZON3_NAZAD ),
PO_MCZON3_NAZAD_CMD_02 = ((IDX_U32_PO_MCZON3_NAZAD  ==  2)<< MSK_U32_PO_MCZON3_NAZAD ),
PO_MCZON3_NAZAD_CMD_03 = ((IDX_U32_PO_MCZON3_NAZAD  ==  3)<< MSK_U32_PO_MCZON3_NAZAD ),
PO_MCZON3_NAZAD_CMD_04 = ((IDX_U32_PO_MCZON3_NAZAD  ==  4)<< MSK_U32_PO_MCZON3_NAZAD ),
PO_MCZON3_NAZAD_CMD_05 = ((IDX_U32_PO_MCZON3_NAZAD  ==  5)<< MSK_U32_PO_MCZON3_NAZAD ),
PO_MCZON3_NAZAD_CMD_06 = ((IDX_U32_PO_MCZON3_NAZAD  ==  6)<< MSK_U32_PO_MCZON3_NAZAD ),
PO_MCZON3_NAZAD_CMD_07 = ((IDX_U32_PO_MCZON3_NAZAD  ==  7)<< MSK_U32_PO_MCZON3_NAZAD ),
PO_MCZON3_NAZAD_CMD_08 = ((IDX_U32_PO_MCZON3_NAZAD  ==  8)<< MSK_U32_PO_MCZON3_NAZAD ),
PO_MCZON3_NAZAD_CMD_09 = ((IDX_U32_PO_MCZON3_NAZAD  ==  9)<< MSK_U32_PO_MCZON3_NAZAD ),
PO_MCZON3_NAZAD_CMD_10 = ((IDX_U32_PO_MCZON3_NAZAD  == 10)<< MSK_U32_PO_MCZON3_NAZAD ),
PO_MCZON3_NAZAD_CMD_11 = ((IDX_U32_PO_MCZON3_NAZAD  == 11)<< MSK_U32_PO_MCZON3_NAZAD ),
                    
                    
PO_MCZOPN3_CMD_00 = ((IDX_U32_PO_MCZOPN3 ==  0)<< MSK_U32_PO_MCZOPN3),
PO_MCZOPN3_CMD_01 = ((IDX_U32_PO_MCZOPN3 ==  1)<< MSK_U32_PO_MCZOPN3),
PO_MCZOPN3_CMD_02 = ((IDX_U32_PO_MCZOPN3 ==  2)<< MSK_U32_PO_MCZOPN3),
PO_MCZOPN3_CMD_03 = ((IDX_U32_PO_MCZOPN3 ==  3)<< MSK_U32_PO_MCZOPN3),
PO_MCZOPN3_CMD_04 = ((IDX_U32_PO_MCZOPN3 ==  4)<< MSK_U32_PO_MCZOPN3),
PO_MCZOPN3_CMD_05 = ((IDX_U32_PO_MCZOPN3 ==  5)<< MSK_U32_PO_MCZOPN3),
PO_MCZOPN3_CMD_06 = ((IDX_U32_PO_MCZOPN3 ==  6)<< MSK_U32_PO_MCZOPN3),
PO_MCZOPN3_CMD_07 = ((IDX_U32_PO_MCZOPN3 ==  7)<< MSK_U32_PO_MCZOPN3),
PO_MCZOPN3_CMD_08 = ((IDX_U32_PO_MCZOPN3 ==  8)<< MSK_U32_PO_MCZOPN3),
PO_MCZOPN3_CMD_09 = ((IDX_U32_PO_MCZOPN3 ==  9)<< MSK_U32_PO_MCZOPN3),
PO_MCZOPN3_CMD_10 = ((IDX_U32_PO_MCZOPN3 == 10)<< MSK_U32_PO_MCZOPN3),
PO_MCZOPN3_CMD_11 = ((IDX_U32_PO_MCZOPN3 == 11)<< MSK_U32_PO_MCZOPN3),


MCZO3_CMD_00 = ((IDX_U32_MCZO3 ==  0)<< MSK_U32_MCZO3),
MCZO3_CMD_01 = ((IDX_U32_MCZO3 ==  1)<< MSK_U32_MCZO3),
MCZO3_CMD_02 = ((IDX_U32_MCZO3 ==  2)<< MSK_U32_MCZO3),
MCZO3_CMD_03 = ((IDX_U32_MCZO3 ==  3)<< MSK_U32_MCZO3),
MCZO3_CMD_04 = ((IDX_U32_MCZO3 ==  4)<< MSK_U32_MCZO3),
MCZO3_CMD_05 = ((IDX_U32_MCZO3 ==  5)<< MSK_U32_MCZO3),
MCZO3_CMD_06 = ((IDX_U32_MCZO3 ==  6)<< MSK_U32_MCZO3),
MCZO3_CMD_07 = ((IDX_U32_MCZO3 ==  7)<< MSK_U32_MCZO3),
MCZO3_CMD_08 = ((IDX_U32_MCZO3 ==  8)<< MSK_U32_MCZO3),
MCZO3_CMD_09 = ((IDX_U32_MCZO3 ==  9)<< MSK_U32_MCZO3),
MCZO3_CMD_10 = ((IDX_U32_MCZO3 == 10)<< MSK_U32_MCZO3),
MCZO3_CMD_11 = ((IDX_U32_MCZO3 == 11)<< MSK_U32_MCZO3),
                    
                    
BLOCK_MCZO4_CMD_00 = ((IDX_U32_BLOCK_MCZO4 ==  0)<< MSK_U32_BLOCK_MCZO4),
BLOCK_MCZO4_CMD_01 = ((IDX_U32_BLOCK_MCZO4 ==  1)<< MSK_U32_BLOCK_MCZO4),
BLOCK_MCZO4_CMD_02 = ((IDX_U32_BLOCK_MCZO4 ==  2)<< MSK_U32_BLOCK_MCZO4),
BLOCK_MCZO4_CMD_03 = ((IDX_U32_BLOCK_MCZO4 ==  3)<< MSK_U32_BLOCK_MCZO4),
BLOCK_MCZO4_CMD_04 = ((IDX_U32_BLOCK_MCZO4 ==  4)<< MSK_U32_BLOCK_MCZO4),
BLOCK_MCZO4_CMD_05 = ((IDX_U32_BLOCK_MCZO4 ==  5)<< MSK_U32_BLOCK_MCZO4),
BLOCK_MCZO4_CMD_06 = ((IDX_U32_BLOCK_MCZO4 ==  6)<< MSK_U32_BLOCK_MCZO4),
BLOCK_MCZO4_CMD_07 = ((IDX_U32_BLOCK_MCZO4 ==  7)<< MSK_U32_BLOCK_MCZO4),
BLOCK_MCZO4_CMD_08 = ((IDX_U32_BLOCK_MCZO4 ==  8)<< MSK_U32_BLOCK_MCZO4),
BLOCK_MCZO4_CMD_09 = ((IDX_U32_BLOCK_MCZO4 ==  9)<< MSK_U32_BLOCK_MCZO4),
BLOCK_MCZO4_CMD_10 = ((IDX_U32_BLOCK_MCZO4 == 10)<< MSK_U32_BLOCK_MCZO4),
BLOCK_MCZO4_CMD_11 = ((IDX_U32_BLOCK_MCZO4 == 11)<< MSK_U32_BLOCK_MCZO4),
                    
                    
//NCN_MCZO4_CMD_00 = ((IDX_U32_NCN_MCZO4 ==  0)<< MSK_U32_NCN_MCZO4),
//NCN_MCZO4_CMD_01 = ((IDX_U32_NCN_MCZO4 ==  1)<< MSK_U32_NCN_MCZO4),
//NCN_MCZO4_CMD_02 = ((IDX_U32_NCN_MCZO4 ==  2)<< MSK_U32_NCN_MCZO4),
//NCN_MCZO4_CMD_03 = ((IDX_U32_NCN_MCZO4 ==  3)<< MSK_U32_NCN_MCZO4),
//NCN_MCZO4_CMD_04 = ((IDX_U32_NCN_MCZO4 ==  4)<< MSK_U32_NCN_MCZO4),
//NCN_MCZO4_CMD_05 = ((IDX_U32_NCN_MCZO4 ==  5)<< MSK_U32_NCN_MCZO4),
//NCN_MCZO4_CMD_06 = ((IDX_U32_NCN_MCZO4 ==  6)<< MSK_U32_NCN_MCZO4),
//NCN_MCZO4_CMD_07 = ((IDX_U32_NCN_MCZO4 ==  7)<< MSK_U32_NCN_MCZO4),
//NCN_MCZO4_CMD_08 = ((IDX_U32_NCN_MCZO4 ==  8)<< MSK_U32_NCN_MCZO4),
//NCN_MCZO4_CMD_09 = ((IDX_U32_NCN_MCZO4 ==  9)<< MSK_U32_NCN_MCZO4),
//NCN_MCZO4_CMD_10 = ((IDX_U32_NCN_MCZO4 == 10)<< MSK_U32_NCN_MCZO4),
//NCN_MCZO4_CMD_11 = ((IDX_U32_NCN_MCZO4 == 11)<< MSK_U32_NCN_MCZO4),
                    
                    
PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_00 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ==  0)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ),
PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_01 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ==  1)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ),
PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_02 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ==  2)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ),
PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_03 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ==  3)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ),
PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_04 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ==  4)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ),
PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_05 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ==  5)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ),
PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_06 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ==  6)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ),
PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_07 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ==  7)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ),
PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_08 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ==  8)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ),
PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_09 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ==  9)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ),
PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_10 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 == 10)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ),
PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_11 = ((IDX_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 == 11)<< MSK_U32_PO_BLK_U_OSN_LESS_UST_MCZO4 ),


SECTOR_VPERED_MCZON4_CMD_00 = ((IDX_U32_SECTOR_VPERED_MCZON4 ==  0)<< MSK_U32_SECTOR_VPERED_MCZON4),
SECTOR_VPERED_MCZON4_CMD_01 = ((IDX_U32_SECTOR_VPERED_MCZON4 ==  1)<< MSK_U32_SECTOR_VPERED_MCZON4),
SECTOR_VPERED_MCZON4_CMD_02 = ((IDX_U32_SECTOR_VPERED_MCZON4 ==  2)<< MSK_U32_SECTOR_VPERED_MCZON4),
SECTOR_VPERED_MCZON4_CMD_03 = ((IDX_U32_SECTOR_VPERED_MCZON4 ==  3)<< MSK_U32_SECTOR_VPERED_MCZON4),
SECTOR_VPERED_MCZON4_CMD_04 = ((IDX_U32_SECTOR_VPERED_MCZON4 ==  4)<< MSK_U32_SECTOR_VPERED_MCZON4),
SECTOR_VPERED_MCZON4_CMD_05 = ((IDX_U32_SECTOR_VPERED_MCZON4 ==  5)<< MSK_U32_SECTOR_VPERED_MCZON4),
SECTOR_VPERED_MCZON4_CMD_06 = ((IDX_U32_SECTOR_VPERED_MCZON4 ==  6)<< MSK_U32_SECTOR_VPERED_MCZON4),
SECTOR_VPERED_MCZON4_CMD_07 = ((IDX_U32_SECTOR_VPERED_MCZON4 ==  7)<< MSK_U32_SECTOR_VPERED_MCZON4),
SECTOR_VPERED_MCZON4_CMD_08 = ((IDX_U32_SECTOR_VPERED_MCZON4 ==  8)<< MSK_U32_SECTOR_VPERED_MCZON4),
SECTOR_VPERED_MCZON4_CMD_09 = ((IDX_U32_SECTOR_VPERED_MCZON4 ==  9)<< MSK_U32_SECTOR_VPERED_MCZON4),
SECTOR_VPERED_MCZON4_CMD_10 = ((IDX_U32_SECTOR_VPERED_MCZON4 == 10)<< MSK_U32_SECTOR_VPERED_MCZON4),
SECTOR_VPERED_MCZON4_CMD_11 = ((IDX_U32_SECTOR_VPERED_MCZON4 == 11)<< MSK_U32_SECTOR_VPERED_MCZON4),
                    
                    
SECTOR_NAZAD_MCZON4_CMD_00 = ((IDX_U32_SECTOR_NAZAD_MCZON4  ==  0)<< MSK_U32_SECTOR_NAZAD_MCZON4 ),
SECTOR_NAZAD_MCZON4_CMD_01 = ((IDX_U32_SECTOR_NAZAD_MCZON4  ==  1)<< MSK_U32_SECTOR_NAZAD_MCZON4 ),
SECTOR_NAZAD_MCZON4_CMD_02 = ((IDX_U32_SECTOR_NAZAD_MCZON4  ==  2)<< MSK_U32_SECTOR_NAZAD_MCZON4 ),
SECTOR_NAZAD_MCZON4_CMD_03 = ((IDX_U32_SECTOR_NAZAD_MCZON4  ==  3)<< MSK_U32_SECTOR_NAZAD_MCZON4 ),
SECTOR_NAZAD_MCZON4_CMD_04 = ((IDX_U32_SECTOR_NAZAD_MCZON4  ==  4)<< MSK_U32_SECTOR_NAZAD_MCZON4 ),
SECTOR_NAZAD_MCZON4_CMD_05 = ((IDX_U32_SECTOR_NAZAD_MCZON4  ==  5)<< MSK_U32_SECTOR_NAZAD_MCZON4 ),
SECTOR_NAZAD_MCZON4_CMD_06 = ((IDX_U32_SECTOR_NAZAD_MCZON4  ==  6)<< MSK_U32_SECTOR_NAZAD_MCZON4 ),
SECTOR_NAZAD_MCZON4_CMD_07 = ((IDX_U32_SECTOR_NAZAD_MCZON4  ==  7)<< MSK_U32_SECTOR_NAZAD_MCZON4 ),
SECTOR_NAZAD_MCZON4_CMD_08 = ((IDX_U32_SECTOR_NAZAD_MCZON4  ==  8)<< MSK_U32_SECTOR_NAZAD_MCZON4 ),
SECTOR_NAZAD_MCZON4_CMD_09 = ((IDX_U32_SECTOR_NAZAD_MCZON4  ==  9)<< MSK_U32_SECTOR_NAZAD_MCZON4 ),
SECTOR_NAZAD_MCZON4_CMD_10 = ((IDX_U32_SECTOR_NAZAD_MCZON4  == 10)<< MSK_U32_SECTOR_NAZAD_MCZON4 ),
SECTOR_NAZAD_MCZON4_CMD_11 = ((IDX_U32_SECTOR_NAZAD_MCZON4  == 11)<< MSK_U32_SECTOR_NAZAD_MCZON4 ),
                    
                    
PO_MCZO4_CMD_00 = ((IDX_U32_PO_MCZO4 ==  0)<< MSK_U32_PO_MCZO4),
PO_MCZO4_CMD_01 = ((IDX_U32_PO_MCZO4 ==  1)<< MSK_U32_PO_MCZO4),
PO_MCZO4_CMD_02 = ((IDX_U32_PO_MCZO4 ==  2)<< MSK_U32_PO_MCZO4),
PO_MCZO4_CMD_03 = ((IDX_U32_PO_MCZO4 ==  3)<< MSK_U32_PO_MCZO4),
PO_MCZO4_CMD_04 = ((IDX_U32_PO_MCZO4 ==  4)<< MSK_U32_PO_MCZO4),
PO_MCZO4_CMD_05 = ((IDX_U32_PO_MCZO4 ==  5)<< MSK_U32_PO_MCZO4),
PO_MCZO4_CMD_06 = ((IDX_U32_PO_MCZO4 ==  6)<< MSK_U32_PO_MCZO4),
PO_MCZO4_CMD_07 = ((IDX_U32_PO_MCZO4 ==  7)<< MSK_U32_PO_MCZO4),
PO_MCZO4_CMD_08 = ((IDX_U32_PO_MCZO4 ==  8)<< MSK_U32_PO_MCZO4),
PO_MCZO4_CMD_09 = ((IDX_U32_PO_MCZO4 ==  9)<< MSK_U32_PO_MCZO4),
PO_MCZO4_CMD_10 = ((IDX_U32_PO_MCZO4 == 10)<< MSK_U32_PO_MCZO4),
PO_MCZO4_CMD_11 = ((IDX_U32_PO_MCZO4 == 11)<< MSK_U32_PO_MCZO4),
                    
                    
PO_MCZON4_VPERED_CMD_00 = ((IDX_U32_PO_MCZON4_VPERED ==  0)<< MSK_U32_PO_MCZON4_VPERED),
PO_MCZON4_VPERED_CMD_01 = ((IDX_U32_PO_MCZON4_VPERED ==  1)<< MSK_U32_PO_MCZON4_VPERED),
PO_MCZON4_VPERED_CMD_02 = ((IDX_U32_PO_MCZON4_VPERED ==  2)<< MSK_U32_PO_MCZON4_VPERED),
PO_MCZON4_VPERED_CMD_03 = ((IDX_U32_PO_MCZON4_VPERED ==  3)<< MSK_U32_PO_MCZON4_VPERED),
PO_MCZON4_VPERED_CMD_04 = ((IDX_U32_PO_MCZON4_VPERED ==  4)<< MSK_U32_PO_MCZON4_VPERED),
PO_MCZON4_VPERED_CMD_05 = ((IDX_U32_PO_MCZON4_VPERED ==  5)<< MSK_U32_PO_MCZON4_VPERED),
PO_MCZON4_VPERED_CMD_06 = ((IDX_U32_PO_MCZON4_VPERED ==  6)<< MSK_U32_PO_MCZON4_VPERED),
PO_MCZON4_VPERED_CMD_07 = ((IDX_U32_PO_MCZON4_VPERED ==  7)<< MSK_U32_PO_MCZON4_VPERED),
PO_MCZON4_VPERED_CMD_08 = ((IDX_U32_PO_MCZON4_VPERED ==  8)<< MSK_U32_PO_MCZON4_VPERED),
PO_MCZON4_VPERED_CMD_09 = ((IDX_U32_PO_MCZON4_VPERED ==  9)<< MSK_U32_PO_MCZON4_VPERED),
PO_MCZON4_VPERED_CMD_10 = ((IDX_U32_PO_MCZON4_VPERED == 10)<< MSK_U32_PO_MCZON4_VPERED),
PO_MCZON4_VPERED_CMD_11 = ((IDX_U32_PO_MCZON4_VPERED == 11)<< MSK_U32_PO_MCZON4_VPERED),


PO_MCZON4_NAZAD_CMD_00 = ((IDX_U32_PO_MCZON4_NAZAD ==  0)<< MSK_U32_PO_MCZON4_NAZAD),
PO_MCZON4_NAZAD_CMD_01 = ((IDX_U32_PO_MCZON4_NAZAD ==  1)<< MSK_U32_PO_MCZON4_NAZAD),
PO_MCZON4_NAZAD_CMD_02 = ((IDX_U32_PO_MCZON4_NAZAD ==  2)<< MSK_U32_PO_MCZON4_NAZAD),
PO_MCZON4_NAZAD_CMD_03 = ((IDX_U32_PO_MCZON4_NAZAD ==  3)<< MSK_U32_PO_MCZON4_NAZAD),
PO_MCZON4_NAZAD_CMD_04 = ((IDX_U32_PO_MCZON4_NAZAD ==  4)<< MSK_U32_PO_MCZON4_NAZAD),
PO_MCZON4_NAZAD_CMD_05 = ((IDX_U32_PO_MCZON4_NAZAD ==  5)<< MSK_U32_PO_MCZON4_NAZAD),
PO_MCZON4_NAZAD_CMD_06 = ((IDX_U32_PO_MCZON4_NAZAD ==  6)<< MSK_U32_PO_MCZON4_NAZAD),
PO_MCZON4_NAZAD_CMD_07 = ((IDX_U32_PO_MCZON4_NAZAD ==  7)<< MSK_U32_PO_MCZON4_NAZAD),
PO_MCZON4_NAZAD_CMD_08 = ((IDX_U32_PO_MCZON4_NAZAD ==  8)<< MSK_U32_PO_MCZON4_NAZAD),
PO_MCZON4_NAZAD_CMD_09 = ((IDX_U32_PO_MCZON4_NAZAD ==  9)<< MSK_U32_PO_MCZON4_NAZAD),
PO_MCZON4_NAZAD_CMD_10 = ((IDX_U32_PO_MCZON4_NAZAD == 10)<< MSK_U32_PO_MCZON4_NAZAD),
PO_MCZON4_NAZAD_CMD_11 = ((IDX_U32_PO_MCZON4_NAZAD == 11)<< MSK_U32_PO_MCZON4_NAZAD),
                    
                    
PO_MCZOPN4_CMD_00 = ((IDX_U32_PO_MCZOPN4 ==  0)<< MSK_U32_PO_MCZOPN4),
PO_MCZOPN4_CMD_01 = ((IDX_U32_PO_MCZOPN4 ==  1)<< MSK_U32_PO_MCZOPN4),
PO_MCZOPN4_CMD_02 = ((IDX_U32_PO_MCZOPN4 ==  2)<< MSK_U32_PO_MCZOPN4),
PO_MCZOPN4_CMD_03 = ((IDX_U32_PO_MCZOPN4 ==  3)<< MSK_U32_PO_MCZOPN4),
PO_MCZOPN4_CMD_04 = ((IDX_U32_PO_MCZOPN4 ==  4)<< MSK_U32_PO_MCZOPN4),
PO_MCZOPN4_CMD_05 = ((IDX_U32_PO_MCZOPN4 ==  5)<< MSK_U32_PO_MCZOPN4),
PO_MCZOPN4_CMD_06 = ((IDX_U32_PO_MCZOPN4 ==  6)<< MSK_U32_PO_MCZOPN4),
PO_MCZOPN4_CMD_07 = ((IDX_U32_PO_MCZOPN4 ==  7)<< MSK_U32_PO_MCZOPN4),
PO_MCZOPN4_CMD_08 = ((IDX_U32_PO_MCZOPN4 ==  8)<< MSK_U32_PO_MCZOPN4),
PO_MCZOPN4_CMD_09 = ((IDX_U32_PO_MCZOPN4 ==  9)<< MSK_U32_PO_MCZOPN4),
PO_MCZOPN4_CMD_10 = ((IDX_U32_PO_MCZOPN4 == 10)<< MSK_U32_PO_MCZOPN4),
PO_MCZOPN4_CMD_11 = ((IDX_U32_PO_MCZOPN4 == 11)<< MSK_U32_PO_MCZOPN4),
                    
                    
MCZO4_CMD_00 = ((IDX_U32_MCZO4 ==  0)<< MSK_U32_MCZO4),
MCZO4_CMD_01 = ((IDX_U32_MCZO4 ==  1)<< MSK_U32_MCZO4),
MCZO4_CMD_02 = ((IDX_U32_MCZO4 ==  2)<< MSK_U32_MCZO4),
MCZO4_CMD_03 = ((IDX_U32_MCZO4 ==  3)<< MSK_U32_MCZO4),
MCZO4_CMD_04 = ((IDX_U32_MCZO4 ==  4)<< MSK_U32_MCZO4),
MCZO4_CMD_05 = ((IDX_U32_MCZO4 ==  5)<< MSK_U32_MCZO4),
MCZO4_CMD_06 = ((IDX_U32_MCZO4 ==  6)<< MSK_U32_MCZO4),
MCZO4_CMD_07 = ((IDX_U32_MCZO4 ==  7)<< MSK_U32_MCZO4),
MCZO4_CMD_08 = ((IDX_U32_MCZO4 ==  8)<< MSK_U32_MCZO4),
MCZO4_CMD_09 = ((IDX_U32_MCZO4 ==  9)<< MSK_U32_MCZO4),
MCZO4_CMD_10 = ((IDX_U32_MCZO4 == 10)<< MSK_U32_MCZO4),
MCZO4_CMD_11 = ((IDX_U32_MCZO4 == 11)<< MSK_U32_MCZO4),


MCZO_CMD_00 = (
//NCN_MCZO_CMD_00
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_00
|BLOCK_MCZO1_CMD_00
//|NCN_MCZO1_CMD_00
|PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_00
|SECTOR_VPERED_MCZON1_CMD_00
|SECTOR_NAZAD_MCZON1_CMD_00
|PO_MCZO1_CMD_00
|PO_MCZON1_VPERED_CMD_00
|PO_MCZON1_NAZAD_CMD_00
|PO_MCZOPN1_CMD_00
|MCZO1_CMD_00
|BLOCK_MCZO2_CMD_00
|BLOCK_PR_MCZO2_CMD_00
//|NCN_MCZO2_CMD_00
|PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_00
|SECTOR_VPERED_MCZON2_CMD_00
|SECTOR_NAZAD_MCZON2_CMD_00
|PO_MCZO2_CMD_00
|PO_MCZON2_VPERED_CMD_00
|PO_MCZON2_NAZAD_CMD_00
|PO_MCZOPN2_CMD_00
|MCZO2_CMD_00
|BLOCK_MCZO3_CMD_00
//|NCN_MCZO3_CMD_00
|PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_00
|SECTOR_VPERED_MCZON3_CMD_00
|SECTOR_NAZAD_MCZON3_CMD_00
|PO_MCZO3_CMD_00
|PO_MCZON3_VPERED_CMD_00
|PO_MCZON3_NAZAD_CMD_00
|PO_MCZOPN3_CMD_00
|MCZO3_CMD_00
|BLOCK_MCZO4_CMD_00
//|NCN_MCZO4_CMD_00
|PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_00
|SECTOR_VPERED_MCZON4_CMD_00
|SECTOR_NAZAD_MCZON4_CMD_00
|PO_MCZO4_CMD_00
|PO_MCZON4_VPERED_CMD_00
|PO_MCZON4_NAZAD_CMD_00
|PO_MCZOPN4_CMD_00
|MCZO4_CMD_00),



MCZO_CMD_01 = (
//NCN_MCZO_CMD_01
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_01
|BLOCK_MCZO1_CMD_01
//|NCN_MCZO1_CMD_01
|PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_01
|SECTOR_VPERED_MCZON1_CMD_01
|SECTOR_NAZAD_MCZON1_CMD_01
|PO_MCZO1_CMD_01
|PO_MCZON1_VPERED_CMD_01
|PO_MCZON1_NAZAD_CMD_01
|PO_MCZOPN1_CMD_01
|MCZO1_CMD_01
|BLOCK_MCZO2_CMD_01
|BLOCK_PR_MCZO2_CMD_01
//|NCN_MCZO2_CMD_01
|PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_01
|SECTOR_VPERED_MCZON2_CMD_01
|SECTOR_NAZAD_MCZON2_CMD_01
|PO_MCZO2_CMD_01
|PO_MCZON2_VPERED_CMD_01
|PO_MCZON2_NAZAD_CMD_01
|PO_MCZOPN2_CMD_01
|MCZO2_CMD_01
|BLOCK_MCZO3_CMD_01
//|NCN_MCZO3_CMD_01
|PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_01
|SECTOR_VPERED_MCZON3_CMD_01
|SECTOR_NAZAD_MCZON3_CMD_01
|PO_MCZO3_CMD_01
|PO_MCZON3_VPERED_CMD_01
|PO_MCZON3_NAZAD_CMD_01
|PO_MCZOPN3_CMD_01
|MCZO3_CMD_01
|BLOCK_MCZO4_CMD_01
//|NCN_MCZO4_CMD_01
|PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_01
|SECTOR_VPERED_MCZON4_CMD_01
|SECTOR_NAZAD_MCZON4_CMD_01
|PO_MCZO4_CMD_01
|PO_MCZON4_VPERED_CMD_01
|PO_MCZON4_NAZAD_CMD_01
|PO_MCZOPN4_CMD_01
|MCZO4_CMD_01),



MCZO_CMD_02 = (
//NCN_MCZO_CMD_02
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_02
|BLOCK_MCZO1_CMD_02
//|NCN_MCZO1_CMD_02
|PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_02
|SECTOR_VPERED_MCZON1_CMD_02
|SECTOR_NAZAD_MCZON1_CMD_02
|PO_MCZO1_CMD_02
|PO_MCZON1_VPERED_CMD_02
|PO_MCZON1_NAZAD_CMD_02
|PO_MCZOPN1_CMD_02
|MCZO1_CMD_02
|BLOCK_MCZO2_CMD_02
|BLOCK_PR_MCZO2_CMD_02
//|NCN_MCZO2_CMD_02
|PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_02
|SECTOR_VPERED_MCZON2_CMD_02
|SECTOR_NAZAD_MCZON2_CMD_02
|PO_MCZO2_CMD_02
|PO_MCZON2_VPERED_CMD_02
|PO_MCZON2_NAZAD_CMD_02
|PO_MCZOPN2_CMD_02
|MCZO2_CMD_02
|BLOCK_MCZO3_CMD_02
//|NCN_MCZO3_CMD_02
|PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_02
|SECTOR_VPERED_MCZON3_CMD_02
|SECTOR_NAZAD_MCZON3_CMD_02
|PO_MCZO3_CMD_02
|PO_MCZON3_VPERED_CMD_02
|PO_MCZON3_NAZAD_CMD_02
|PO_MCZOPN3_CMD_02
|MCZO3_CMD_02
|BLOCK_MCZO4_CMD_02
//|NCN_MCZO4_CMD_02
|PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_02
|SECTOR_VPERED_MCZON4_CMD_02
|SECTOR_NAZAD_MCZON4_CMD_02
|PO_MCZO4_CMD_02
|PO_MCZON4_VPERED_CMD_02
|PO_MCZON4_NAZAD_CMD_02
|PO_MCZOPN4_CMD_02
|MCZO4_CMD_02),



MCZO_CMD_03 = (
//NCN_MCZO_CMD_03
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_03
|BLOCK_MCZO1_CMD_03
//|NCN_MCZO1_CMD_03
|PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_03
|SECTOR_VPERED_MCZON1_CMD_03
|SECTOR_NAZAD_MCZON1_CMD_03
|PO_MCZO1_CMD_03
|PO_MCZON1_VPERED_CMD_03
|PO_MCZON1_NAZAD_CMD_03
|PO_MCZOPN1_CMD_03
|MCZO1_CMD_03
|BLOCK_MCZO2_CMD_03
|BLOCK_PR_MCZO2_CMD_03
//|NCN_MCZO2_CMD_03
|PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_03
|SECTOR_VPERED_MCZON2_CMD_03
|SECTOR_NAZAD_MCZON2_CMD_03
|PO_MCZO2_CMD_03
|PO_MCZON2_VPERED_CMD_03
|PO_MCZON2_NAZAD_CMD_03
|PO_MCZOPN2_CMD_03
|MCZO2_CMD_03
|BLOCK_MCZO3_CMD_03
//|NCN_MCZO3_CMD_03
|PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_03
|SECTOR_VPERED_MCZON3_CMD_03
|SECTOR_NAZAD_MCZON3_CMD_03
|PO_MCZO3_CMD_03
|PO_MCZON3_VPERED_CMD_03
|PO_MCZON3_NAZAD_CMD_03
|PO_MCZOPN3_CMD_03
|MCZO3_CMD_03
|BLOCK_MCZO4_CMD_03
//|NCN_MCZO4_CMD_03
|PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_03
|SECTOR_VPERED_MCZON4_CMD_03
|SECTOR_NAZAD_MCZON4_CMD_03
|PO_MCZO4_CMD_03
|PO_MCZON4_VPERED_CMD_03
|PO_MCZON4_NAZAD_CMD_03
|PO_MCZOPN4_CMD_03
|MCZO4_CMD_03),



MCZO_CMD_04 = (
//NCN_MCZO_CMD_04
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_04
|BLOCK_MCZO1_CMD_04
//|NCN_MCZO1_CMD_04
|PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_04
|SECTOR_VPERED_MCZON1_CMD_04
|SECTOR_NAZAD_MCZON1_CMD_04
|PO_MCZO1_CMD_04
|PO_MCZON1_VPERED_CMD_04
|PO_MCZON1_NAZAD_CMD_04
|PO_MCZOPN1_CMD_04
|MCZO1_CMD_04
|BLOCK_MCZO2_CMD_04
|BLOCK_PR_MCZO2_CMD_04
//|NCN_MCZO2_CMD_04
|PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_04
|SECTOR_VPERED_MCZON2_CMD_04
|SECTOR_NAZAD_MCZON2_CMD_04
|PO_MCZO2_CMD_04
|PO_MCZON2_VPERED_CMD_04
|PO_MCZON2_NAZAD_CMD_04
|PO_MCZOPN2_CMD_04
|MCZO2_CMD_04
|BLOCK_MCZO3_CMD_04
//|NCN_MCZO3_CMD_04
|PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_04
|SECTOR_VPERED_MCZON3_CMD_04
|SECTOR_NAZAD_MCZON3_CMD_04
|PO_MCZO3_CMD_04
|PO_MCZON3_VPERED_CMD_04
|PO_MCZON3_NAZAD_CMD_04
|PO_MCZOPN3_CMD_04
|MCZO3_CMD_04
|BLOCK_MCZO4_CMD_04
//|NCN_MCZO4_CMD_04
|PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_04
|SECTOR_VPERED_MCZON4_CMD_04
|SECTOR_NAZAD_MCZON4_CMD_04
|PO_MCZO4_CMD_04
|PO_MCZON4_VPERED_CMD_04
|PO_MCZON4_NAZAD_CMD_04
|PO_MCZOPN4_CMD_04
|MCZO4_CMD_04),

MCZO_CMD_05 = (
//NCN_MCZO_CMD_05
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_05
|BLOCK_MCZO1_CMD_05
//|NCN_MCZO1_CMD_05
|PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_05
|SECTOR_VPERED_MCZON1_CMD_05
|SECTOR_NAZAD_MCZON1_CMD_05
|PO_MCZO1_CMD_05
|PO_MCZON1_VPERED_CMD_05
|PO_MCZON1_NAZAD_CMD_05
|PO_MCZOPN1_CMD_05
|MCZO1_CMD_05
|BLOCK_MCZO2_CMD_05
|BLOCK_PR_MCZO2_CMD_05
//|NCN_MCZO2_CMD_05
|PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_05
|SECTOR_VPERED_MCZON2_CMD_05
|SECTOR_NAZAD_MCZON2_CMD_05
|PO_MCZO2_CMD_05
|PO_MCZON2_VPERED_CMD_05
|PO_MCZON2_NAZAD_CMD_05
|PO_MCZOPN2_CMD_05
|MCZO2_CMD_05
|BLOCK_MCZO3_CMD_05
//|NCN_MCZO3_CMD_05
|PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_05
|SECTOR_VPERED_MCZON3_CMD_05
|SECTOR_NAZAD_MCZON3_CMD_05
|PO_MCZO3_CMD_05
|PO_MCZON3_VPERED_CMD_05
|PO_MCZON3_NAZAD_CMD_05
|PO_MCZOPN3_CMD_05
|MCZO3_CMD_05
|BLOCK_MCZO4_CMD_05
//|NCN_MCZO4_CMD_05
|PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_05
|SECTOR_VPERED_MCZON4_CMD_05
|SECTOR_NAZAD_MCZON4_CMD_05
|PO_MCZO4_CMD_05
|PO_MCZON4_VPERED_CMD_05
|PO_MCZON4_NAZAD_CMD_05
|PO_MCZOPN4_CMD_05
|MCZO4_CMD_05),    


MCZO_CMD_06 = (
//NCN_MCZO_CMD_06
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_06
|BLOCK_MCZO1_CMD_06
//|NCN_MCZO1_CMD_06
|PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_06
|SECTOR_VPERED_MCZON1_CMD_06
|SECTOR_NAZAD_MCZON1_CMD_06
|PO_MCZO1_CMD_06
|PO_MCZON1_VPERED_CMD_06
|PO_MCZON1_NAZAD_CMD_06
|PO_MCZOPN1_CMD_06
|MCZO1_CMD_06
|BLOCK_MCZO2_CMD_06
|BLOCK_PR_MCZO2_CMD_06
//|NCN_MCZO2_CMD_06
|PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_06
|SECTOR_VPERED_MCZON2_CMD_06
|SECTOR_NAZAD_MCZON2_CMD_06
|PO_MCZO2_CMD_06
|PO_MCZON2_VPERED_CMD_06
|PO_MCZON2_NAZAD_CMD_06
|PO_MCZOPN2_CMD_06
|MCZO2_CMD_06
|BLOCK_MCZO3_CMD_06
//|NCN_MCZO3_CMD_06
|PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_06
|SECTOR_VPERED_MCZON3_CMD_06
|SECTOR_NAZAD_MCZON3_CMD_06
|PO_MCZO3_CMD_06
|PO_MCZON3_VPERED_CMD_06
|PO_MCZON3_NAZAD_CMD_06
|PO_MCZOPN3_CMD_06
|MCZO3_CMD_06
|BLOCK_MCZO4_CMD_06
//|NCN_MCZO4_CMD_06
|PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_06
|SECTOR_VPERED_MCZON4_CMD_06
|SECTOR_NAZAD_MCZON4_CMD_06
|PO_MCZO4_CMD_06
|PO_MCZON4_VPERED_CMD_06
|PO_MCZON4_NAZAD_CMD_06
|PO_MCZOPN4_CMD_06
|MCZO4_CMD_06),


MCZO_CMD_07 = (
//NCN_MCZO_CMD_07
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_07
|BLOCK_MCZO1_CMD_07
//|NCN_MCZO1_CMD_07
|PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_07
|SECTOR_VPERED_MCZON1_CMD_07
|SECTOR_NAZAD_MCZON1_CMD_07
|PO_MCZO1_CMD_07
|PO_MCZON1_VPERED_CMD_07
|PO_MCZON1_NAZAD_CMD_07
|PO_MCZOPN1_CMD_07
|MCZO1_CMD_07
|BLOCK_MCZO2_CMD_07
|BLOCK_PR_MCZO2_CMD_07
//NCN_MCZO2_CMD_07
|PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_07
|SECTOR_VPERED_MCZON2_CMD_07
|SECTOR_NAZAD_MCZON2_CMD_07
|PO_MCZO2_CMD_07
|PO_MCZON2_VPERED_CMD_07
|PO_MCZON2_NAZAD_CMD_07
|PO_MCZOPN2_CMD_07
|MCZO2_CMD_07
|BLOCK_MCZO3_CMD_07
//|NCN_MCZO3_CMD_07
|PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_07
|SECTOR_VPERED_MCZON3_CMD_07
|SECTOR_NAZAD_MCZON3_CMD_07
|PO_MCZO3_CMD_07
|PO_MCZON3_VPERED_CMD_07
|PO_MCZON3_NAZAD_CMD_07
|PO_MCZOPN3_CMD_07
|MCZO3_CMD_07
|BLOCK_MCZO4_CMD_07
//|NCN_MCZO4_CMD_07
|PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_07
|SECTOR_VPERED_MCZON4_CMD_07
|SECTOR_NAZAD_MCZON4_CMD_07
|PO_MCZO4_CMD_07
|PO_MCZON4_VPERED_CMD_07
|PO_MCZON4_NAZAD_CMD_07
|PO_MCZOPN4_CMD_07
|MCZO4_CMD_07),


MCZO_CMD_08 = (
//NCN_MCZO_CMD_08
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_08
|BLOCK_MCZO1_CMD_08
//|NCN_MCZO1_CMD_08
|PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_08
|SECTOR_VPERED_MCZON1_CMD_08
|SECTOR_NAZAD_MCZON1_CMD_08
|PO_MCZO1_CMD_08
|PO_MCZON1_VPERED_CMD_08
|PO_MCZON1_NAZAD_CMD_08
|PO_MCZOPN1_CMD_08
|MCZO1_CMD_08
|BLOCK_MCZO2_CMD_08
|BLOCK_PR_MCZO2_CMD_08
//|NCN_MCZO2_CMD_08
|PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_08
|SECTOR_VPERED_MCZON2_CMD_08
|SECTOR_NAZAD_MCZON2_CMD_08
|PO_MCZO2_CMD_08
|PO_MCZON2_VPERED_CMD_08
|PO_MCZON2_NAZAD_CMD_08
|PO_MCZOPN2_CMD_08
|MCZO2_CMD_08
|BLOCK_MCZO3_CMD_08
//|NCN_MCZO3_CMD_08
|PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_08
|SECTOR_VPERED_MCZON3_CMD_08
|SECTOR_NAZAD_MCZON3_CMD_08
|PO_MCZO3_CMD_08
|PO_MCZON3_VPERED_CMD_08
|PO_MCZON3_NAZAD_CMD_08
|PO_MCZOPN3_CMD_08
|MCZO3_CMD_08
|BLOCK_MCZO4_CMD_08
//|NCN_MCZO4_CMD_08
|PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_08
|SECTOR_VPERED_MCZON4_CMD_08
|SECTOR_NAZAD_MCZON4_CMD_08
|PO_MCZO4_CMD_08
|PO_MCZON4_VPERED_CMD_08
|PO_MCZON4_NAZAD_CMD_08
|PO_MCZOPN4_CMD_08
|MCZO4_CMD_08),

MCZO_CMD_09 = (
//NCN_MCZO_CMD_09
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_09
|BLOCK_MCZO1_CMD_09
//|NCN_MCZO1_CMD_09
|PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_09
|SECTOR_VPERED_MCZON1_CMD_09
|SECTOR_NAZAD_MCZON1_CMD_09
|PO_MCZO1_CMD_09
|PO_MCZON1_VPERED_CMD_09
|PO_MCZON1_NAZAD_CMD_09
|PO_MCZOPN1_CMD_09
|MCZO1_CMD_09
|BLOCK_MCZO2_CMD_09
|BLOCK_PR_MCZO2_CMD_09
//|NCN_MCZO2_CMD_09
|PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_09
|SECTOR_VPERED_MCZON2_CMD_09
|SECTOR_NAZAD_MCZON2_CMD_09
|PO_MCZO2_CMD_09
|PO_MCZON2_VPERED_CMD_09
|PO_MCZON2_NAZAD_CMD_09
|PO_MCZOPN2_CMD_09
|MCZO2_CMD_09
|BLOCK_MCZO3_CMD_09
//|NCN_MCZO3_CMD_09
|PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_09
|SECTOR_VPERED_MCZON3_CMD_09
|SECTOR_NAZAD_MCZON3_CMD_09
|PO_MCZO3_CMD_09
|PO_MCZON3_VPERED_CMD_09
|PO_MCZON3_NAZAD_CMD_09
|PO_MCZOPN3_CMD_09
|MCZO3_CMD_09
|BLOCK_MCZO4_CMD_09
//|NCN_MCZO4_CMD_09
|PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_09
|SECTOR_VPERED_MCZON4_CMD_09
|SECTOR_NAZAD_MCZON4_CMD_09
|PO_MCZO4_CMD_09
|PO_MCZON4_VPERED_CMD_09
|PO_MCZON4_NAZAD_CMD_09
|PO_MCZOPN4_CMD_09
|MCZO4_CMD_09),


MCZO_CMD_10 = 
(//NCN_MCZO_CMD_10
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_10
|BLOCK_MCZO1_CMD_10
//|NCN_MCZO1_CMD_10
|PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_10
|SECTOR_VPERED_MCZON1_CMD_10
|SECTOR_NAZAD_MCZON1_CMD_10
|PO_MCZO1_CMD_10
|PO_MCZON1_VPERED_CMD_10
|PO_MCZON1_NAZAD_CMD_10
|PO_MCZOPN1_CMD_10
|MCZO1_CMD_10
|BLOCK_MCZO2_CMD_10
|BLOCK_PR_MCZO2_CMD_10
//|NCN_MCZO2_CMD_10
|PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_10
|SECTOR_VPERED_MCZON2_CMD_10
|SECTOR_NAZAD_MCZON2_CMD_10
|PO_MCZO2_CMD_10
|PO_MCZON2_VPERED_CMD_10
|PO_MCZON2_NAZAD_CMD_10
|PO_MCZOPN2_CMD_10
|MCZO2_CMD_10
|BLOCK_MCZO3_CMD_10
//|NCN_MCZO3_CMD_10
|PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_10
|SECTOR_VPERED_MCZON3_CMD_10
|SECTOR_NAZAD_MCZON3_CMD_10
|PO_MCZO3_CMD_10
|PO_MCZON3_VPERED_CMD_10
|PO_MCZON3_NAZAD_CMD_10
|PO_MCZOPN3_CMD_10
|MCZO3_CMD_10
|BLOCK_MCZO4_CMD_10
//|NCN_MCZO4_CMD_10
|PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_10
|SECTOR_VPERED_MCZON4_CMD_10
|SECTOR_NAZAD_MCZON4_CMD_10
|PO_MCZO4_CMD_10
|PO_MCZON4_VPERED_CMD_10
|PO_MCZON4_NAZAD_CMD_10
|PO_MCZOPN4_CMD_10
|MCZO4_CMD_10),

MCZO_CMD_11 = (//NCN_MCZO_CMD_11
PO_BLK_U_OSN_LESS_0_05UN_MCZO_CMD_11
|BLOCK_MCZO1_CMD_11
//|NCN_MCZO1_CMD_11
|PO_BLK_U_OSN_LESS_UST_MCZO1_CMD_11
|SECTOR_VPERED_MCZON1_CMD_11
|SECTOR_NAZAD_MCZON1_CMD_11
|PO_MCZO1_CMD_11
|PO_MCZON1_VPERED_CMD_11
|PO_MCZON1_NAZAD_CMD_11
|PO_MCZOPN1_CMD_11
|MCZO1_CMD_11
|BLOCK_MCZO2_CMD_11
|BLOCK_PR_MCZO2_CMD_11
//|NCN_MCZO2_CMD_11
|PO_BLK_U_OSN_LESS_UST_MCZO2_CMD_11
|SECTOR_VPERED_MCZON2_CMD_11
|SECTOR_NAZAD_MCZON2_CMD_11
|PO_MCZO2_CMD_11
|PO_MCZON2_VPERED_CMD_11
|PO_MCZON2_NAZAD_CMD_11
|PO_MCZOPN2_CMD_11
|MCZO2_CMD_11
|BLOCK_MCZO3_CMD_11
//|NCN_MCZO3_CMD_11
|PO_BLK_U_OSN_LESS_UST_MCZO3_CMD_11
|SECTOR_VPERED_MCZON3_CMD_11
|SECTOR_NAZAD_MCZON3_CMD_11
|PO_MCZO3_CMD_11
|PO_MCZON3_VPERED_CMD_11
|PO_MCZON3_NAZAD_CMD_11
|PO_MCZOPN3_CMD_11
|MCZO3_CMD_11
|BLOCK_MCZO4_CMD_11
//|NCN_MCZO4_CMD_11
|PO_BLK_U_OSN_LESS_UST_MCZO4_CMD_11
|SECTOR_VPERED_MCZON4_CMD_11
|SECTOR_NAZAD_MCZON4_CMD_11
|PO_MCZO4_CMD_11
|PO_MCZON4_VPERED_CMD_11
|PO_MCZON4_NAZAD_CMD_11
|PO_MCZOPN4_CMD_11
|MCZO4_CMD_11),

MCZO_CMD_12 = 0,

};


enum MTZR_SIG_MASK{
    IDX_U32_NCN_MCZR                      = (RNG_BIG_NCN_MCZR                    ) >> 5,
    IDX_U32_PO_BLK_U_RSV_LESS_UN          = (RNG_BIG_PO_BLK_U_RSV_LESS_UN        ) >> 5,
    IDX_U32_BLOCK_MCZR1                   = (RNG_BIG_BLOCK_MCZR1                 ) >> 5,
//    IDX_U32_NCN_MCZR1                     = (RNG_BIG_NCN_MCZR1                   ) >> 5,
    IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR1   = (RNG_BIG_PO_BLK_U_RSV_LESS_UST_MCZR1 ) >> 5,
    IDX_U32_SECTOR_VPERED_MCZRN1          = (RNG_BIG_SECTOR_VPERED_MCZRN1        ) >> 5,
    IDX_U32_SECTOR_NAZAD_MCZRN1           = (RNG_BIG_SECTOR_NAZAD_MCZRN1         ) >> 5,
    IDX_U32_PO_MCZR1                      = (RNG_BIG_PO_MCZR1                    ) >> 5,
    IDX_U32_PO_MCZRN1_VPERED              = (RNG_BIG_PO_MCZRN1_VPERED            ) >> 5,
    IDX_U32_PO_MCZRN1_NAZAD               = (RNG_BIG_PO_MCZRN1_NAZAD             ) >> 5,
    IDX_U32_PO_MCZRPN1                    = (RNG_BIG_PO_MCZRPN1                  ) >> 5,
    IDX_U32_MCZR1                         = (RNG_BIG_MCZR1                       ) >> 5,
    IDX_U32_BLOCK_MCZR2                   = (RNG_BIG_BLOCK_MCZR2                 ) >> 5,
//    IDX_U32_NCN_MCZR2                     = (RNG_BIG_NCN_MCZR2                   ) >> 5,
    IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR2   = (RNG_BIG_PO_BLK_U_RSV_LESS_UST_MCZR2 ) >> 5,
    IDX_U32_SECTOR_VPERED_MCZRN2          = (RNG_BIG_SECTOR_VPERED_MCZRN2        ) >> 5,
    IDX_U32_SECTOR_NAZAD_MCZRN2           = (RNG_BIG_SECTOR_NAZAD_MCZRN2         ) >> 5,
    IDX_U32_PO_MCZR2                      = (RNG_BIG_PO_MCZR2                    ) >> 5,
    IDX_U32_PO_MCZRN2_VPERED              = (RNG_BIG_PO_MCZRN2_VPERED            ) >> 5,
    IDX_U32_PO_MCZRN2_NAZAD               = (RNG_BIG_PO_MCZRN2_NAZAD             ) >> 5,
    IDX_U32_PO_MCZRPN2                    = (RNG_BIG_PO_MCZRPN2                  ) >> 5,
    IDX_U32_MCZR2                         = (RNG_BIG_MCZR2                       ) >> 5,

    MSK_U32_NCN_MCZR                     = (RNG_BIG_NCN_MCZR                    )&0x1f,
    MSK_U32_PO_BLK_U_RSV_LESS_UN         = (RNG_BIG_PO_BLK_U_RSV_LESS_UN        )&0x1f,
    MSK_U32_BLOCK_MCZR1                  = (RNG_BIG_BLOCK_MCZR1                 )&0x1f,
//    MSK_U32_NCN_MCZR1                    = (RNG_BIG_NCN_MCZR1                   )&0x1f,
    MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR1  = (RNG_BIG_PO_BLK_U_RSV_LESS_UST_MCZR1 )&0x1f,
    MSK_U32_SECTOR_VPERED_MCZRN1         = (RNG_BIG_SECTOR_VPERED_MCZRN1        )&0x1f,
    MSK_U32_SECTOR_NAZAD_MCZRN1          = (RNG_BIG_SECTOR_NAZAD_MCZRN1         )&0x1f,
    MSK_U32_PO_MCZR1                     = (RNG_BIG_PO_MCZR1                    )&0x1f,
    MSK_U32_PO_MCZRN1_VPERED             = (RNG_BIG_PO_MCZRN1_VPERED            )&0x1f,
    MSK_U32_PO_MCZRN1_NAZAD              = (RNG_BIG_PO_MCZRN1_NAZAD             )&0x1f,
    MSK_U32_PO_MCZRPN1                   = (RNG_BIG_PO_MCZRPN1                  )&0x1f,
    MSK_U32_MCZR1                        = (RNG_BIG_MCZR1                       )&0x1f,
    MSK_U32_BLOCK_MCZR2                  = (RNG_BIG_BLOCK_MCZR2                 )&0x1f,
//    MSK_U32_NCN_MCZR2                    = (RNG_BIG_NCN_MCZR2                   )&0x1f,
    MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR2  = (RNG_BIG_PO_BLK_U_RSV_LESS_UST_MCZR2 )&0x1f,
    MSK_U32_SECTOR_VPERED_MCZRN2         = (RNG_BIG_SECTOR_VPERED_MCZRN2        )&0x1f,
    MSK_U32_SECTOR_NAZAD_MCZRN2          = (RNG_BIG_SECTOR_NAZAD_MCZRN2         )&0x1f,
    MSK_U32_PO_MCZR2                     = (RNG_BIG_PO_MCZR2                    )&0x1f,
    MSK_U32_PO_MCZRN2_VPERED             = (RNG_BIG_PO_MCZRN2_VPERED            )&0x1f,
    MSK_U32_PO_MCZRN2_NAZAD              = (RNG_BIG_PO_MCZRN2_NAZAD             )&0x1f,
    MSK_U32_PO_MCZRPN2                   = (RNG_BIG_PO_MCZRPN2                  )&0x1f,
    MSK_U32_MCZR2                        = (RNG_BIG_MCZR2                       )&0x1f,

NCN_MCZR_CMD_00 = ((IDX_U32_NCN_MCZR ==  0)<< MSK_U32_NCN_MCZR),
NCN_MCZR_CMD_01 = ((IDX_U32_NCN_MCZR ==  1)<< MSK_U32_NCN_MCZR),
NCN_MCZR_CMD_02 = ((IDX_U32_NCN_MCZR ==  2)<< MSK_U32_NCN_MCZR),
NCN_MCZR_CMD_03 = ((IDX_U32_NCN_MCZR ==  3)<< MSK_U32_NCN_MCZR),
NCN_MCZR_CMD_04 = ((IDX_U32_NCN_MCZR ==  4)<< MSK_U32_NCN_MCZR),
NCN_MCZR_CMD_05 = ((IDX_U32_NCN_MCZR ==  5)<< MSK_U32_NCN_MCZR),
NCN_MCZR_CMD_06 = ((IDX_U32_NCN_MCZR ==  6)<< MSK_U32_NCN_MCZR),
NCN_MCZR_CMD_07 = ((IDX_U32_NCN_MCZR ==  7)<< MSK_U32_NCN_MCZR),
NCN_MCZR_CMD_08 = ((IDX_U32_NCN_MCZR ==  8)<< MSK_U32_NCN_MCZR),
NCN_MCZR_CMD_09 = ((IDX_U32_NCN_MCZR ==  9)<< MSK_U32_NCN_MCZR),
NCN_MCZR_CMD_10 = ((IDX_U32_NCN_MCZR == 10)<< MSK_U32_NCN_MCZR),
NCN_MCZR_CMD_11 = ((IDX_U32_NCN_MCZR == 11)<< MSK_U32_NCN_MCZR),
                    
                    
PO_BLK_U_RSV_LESS_UN_CMD_00 = ((IDX_U32_PO_BLK_U_RSV_LESS_UN ==  0)<< MSK_U32_PO_BLK_U_RSV_LESS_UN),
PO_BLK_U_RSV_LESS_UN_CMD_01 = ((IDX_U32_PO_BLK_U_RSV_LESS_UN ==  1)<< MSK_U32_PO_BLK_U_RSV_LESS_UN),
PO_BLK_U_RSV_LESS_UN_CMD_02 = ((IDX_U32_PO_BLK_U_RSV_LESS_UN ==  2)<< MSK_U32_PO_BLK_U_RSV_LESS_UN),
PO_BLK_U_RSV_LESS_UN_CMD_03 = ((IDX_U32_PO_BLK_U_RSV_LESS_UN ==  3)<< MSK_U32_PO_BLK_U_RSV_LESS_UN),
PO_BLK_U_RSV_LESS_UN_CMD_04 = ((IDX_U32_PO_BLK_U_RSV_LESS_UN ==  4)<< MSK_U32_PO_BLK_U_RSV_LESS_UN),
PO_BLK_U_RSV_LESS_UN_CMD_05 = ((IDX_U32_PO_BLK_U_RSV_LESS_UN ==  5)<< MSK_U32_PO_BLK_U_RSV_LESS_UN),
PO_BLK_U_RSV_LESS_UN_CMD_06 = ((IDX_U32_PO_BLK_U_RSV_LESS_UN ==  6)<< MSK_U32_PO_BLK_U_RSV_LESS_UN),
PO_BLK_U_RSV_LESS_UN_CMD_07 = ((IDX_U32_PO_BLK_U_RSV_LESS_UN ==  7)<< MSK_U32_PO_BLK_U_RSV_LESS_UN),
PO_BLK_U_RSV_LESS_UN_CMD_08 = ((IDX_U32_PO_BLK_U_RSV_LESS_UN ==  8)<< MSK_U32_PO_BLK_U_RSV_LESS_UN),
PO_BLK_U_RSV_LESS_UN_CMD_09 = ((IDX_U32_PO_BLK_U_RSV_LESS_UN ==  9)<< MSK_U32_PO_BLK_U_RSV_LESS_UN),
PO_BLK_U_RSV_LESS_UN_CMD_10 = ((IDX_U32_PO_BLK_U_RSV_LESS_UN == 10)<< MSK_U32_PO_BLK_U_RSV_LESS_UN),
PO_BLK_U_RSV_LESS_UN_CMD_11 = ((IDX_U32_PO_BLK_U_RSV_LESS_UN == 11)<< MSK_U32_PO_BLK_U_RSV_LESS_UN),
                    
                    
BLOCK_MCZR1_CMD_00 = ((IDX_U32_BLOCK_MCZR1 ==  0)<< MSK_U32_BLOCK_MCZR1),
BLOCK_MCZR1_CMD_01 = ((IDX_U32_BLOCK_MCZR1 ==  1)<< MSK_U32_BLOCK_MCZR1),
BLOCK_MCZR1_CMD_02 = ((IDX_U32_BLOCK_MCZR1 ==  2)<< MSK_U32_BLOCK_MCZR1),
BLOCK_MCZR1_CMD_03 = ((IDX_U32_BLOCK_MCZR1 ==  3)<< MSK_U32_BLOCK_MCZR1),
BLOCK_MCZR1_CMD_04 = ((IDX_U32_BLOCK_MCZR1 ==  4)<< MSK_U32_BLOCK_MCZR1),
BLOCK_MCZR1_CMD_05 = ((IDX_U32_BLOCK_MCZR1 ==  5)<< MSK_U32_BLOCK_MCZR1),
BLOCK_MCZR1_CMD_06 = ((IDX_U32_BLOCK_MCZR1 ==  6)<< MSK_U32_BLOCK_MCZR1),
BLOCK_MCZR1_CMD_07 = ((IDX_U32_BLOCK_MCZR1 ==  7)<< MSK_U32_BLOCK_MCZR1),
BLOCK_MCZR1_CMD_08 = ((IDX_U32_BLOCK_MCZR1 ==  8)<< MSK_U32_BLOCK_MCZR1),
BLOCK_MCZR1_CMD_09 = ((IDX_U32_BLOCK_MCZR1 ==  9)<< MSK_U32_BLOCK_MCZR1),
BLOCK_MCZR1_CMD_10 = ((IDX_U32_BLOCK_MCZR1 == 10)<< MSK_U32_BLOCK_MCZR1),
BLOCK_MCZR1_CMD_11 = ((IDX_U32_BLOCK_MCZR1 == 11)<< MSK_U32_BLOCK_MCZR1),
                    
                    
//NCN_MCZR1_CMD_00 = ((IDX_U32_NCN_MCZR1 ==  0)<< MSK_U32_NCN_MCZR1),
//NCN_MCZR1_CMD_01 = ((IDX_U32_NCN_MCZR1 ==  1)<< MSK_U32_NCN_MCZR1),
//NCN_MCZR1_CMD_02 = ((IDX_U32_NCN_MCZR1 ==  2)<< MSK_U32_NCN_MCZR1),
//NCN_MCZR1_CMD_03 = ((IDX_U32_NCN_MCZR1 ==  3)<< MSK_U32_NCN_MCZR1),
//NCN_MCZR1_CMD_04 = ((IDX_U32_NCN_MCZR1 ==  4)<< MSK_U32_NCN_MCZR1),
//NCN_MCZR1_CMD_05 = ((IDX_U32_NCN_MCZR1 ==  5)<< MSK_U32_NCN_MCZR1),
//NCN_MCZR1_CMD_06 = ((IDX_U32_NCN_MCZR1 ==  6)<< MSK_U32_NCN_MCZR1),
//NCN_MCZR1_CMD_07 = ((IDX_U32_NCN_MCZR1 ==  7)<< MSK_U32_NCN_MCZR1),
//NCN_MCZR1_CMD_08 = ((IDX_U32_NCN_MCZR1 ==  8)<< MSK_U32_NCN_MCZR1),
//NCN_MCZR1_CMD_09 = ((IDX_U32_NCN_MCZR1 ==  9)<< MSK_U32_NCN_MCZR1),
//NCN_MCZR1_CMD_10 = ((IDX_U32_NCN_MCZR1 == 10)<< MSK_U32_NCN_MCZR1),
//NCN_MCZR1_CMD_11 = ((IDX_U32_NCN_MCZR1 == 11)<< MSK_U32_NCN_MCZR1),

PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_00 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR1 ==  0)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR1),
PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_01 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR1 ==  1)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR1),
PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_02 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR1 ==  2)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR1),
PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_03 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR1 ==  3)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR1),
PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_04 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR1 ==  4)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR1),
PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_05 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR1 ==  5)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR1),
PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_06 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR1 ==  6)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR1),
PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_07 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR1 ==  7)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR1),
PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_08 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR1 ==  8)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR1),
PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_09 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR1 ==  9)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR1),
PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_10 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR1 == 10)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR1),
PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_11 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR1 == 11)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR1),
                    
                    
SECTOR_VPERED_MCZRN1_CMD_00 = ((IDX_U32_SECTOR_VPERED_MCZRN1 ==  0)<< MSK_U32_SECTOR_VPERED_MCZRN1),
SECTOR_VPERED_MCZRN1_CMD_01 = ((IDX_U32_SECTOR_VPERED_MCZRN1 ==  1)<< MSK_U32_SECTOR_VPERED_MCZRN1),
SECTOR_VPERED_MCZRN1_CMD_02 = ((IDX_U32_SECTOR_VPERED_MCZRN1 ==  2)<< MSK_U32_SECTOR_VPERED_MCZRN1),
SECTOR_VPERED_MCZRN1_CMD_03 = ((IDX_U32_SECTOR_VPERED_MCZRN1 ==  3)<< MSK_U32_SECTOR_VPERED_MCZRN1),
SECTOR_VPERED_MCZRN1_CMD_04 = ((IDX_U32_SECTOR_VPERED_MCZRN1 ==  4)<< MSK_U32_SECTOR_VPERED_MCZRN1),
SECTOR_VPERED_MCZRN1_CMD_05 = ((IDX_U32_SECTOR_VPERED_MCZRN1 ==  5)<< MSK_U32_SECTOR_VPERED_MCZRN1),
SECTOR_VPERED_MCZRN1_CMD_06 = ((IDX_U32_SECTOR_VPERED_MCZRN1 ==  6)<< MSK_U32_SECTOR_VPERED_MCZRN1),
SECTOR_VPERED_MCZRN1_CMD_07 = ((IDX_U32_SECTOR_VPERED_MCZRN1 ==  7)<< MSK_U32_SECTOR_VPERED_MCZRN1),
SECTOR_VPERED_MCZRN1_CMD_08 = ((IDX_U32_SECTOR_VPERED_MCZRN1 ==  8)<< MSK_U32_SECTOR_VPERED_MCZRN1),
SECTOR_VPERED_MCZRN1_CMD_09 = ((IDX_U32_SECTOR_VPERED_MCZRN1 ==  9)<< MSK_U32_SECTOR_VPERED_MCZRN1),
SECTOR_VPERED_MCZRN1_CMD_10 = ((IDX_U32_SECTOR_VPERED_MCZRN1 == 10)<< MSK_U32_SECTOR_VPERED_MCZRN1),
SECTOR_VPERED_MCZRN1_CMD_11 = ((IDX_U32_SECTOR_VPERED_MCZRN1 == 11)<< MSK_U32_SECTOR_VPERED_MCZRN1),
                    
                    
SECTOR_NAZAD_MCZRN1_CMD_00 = ((IDX_U32_SECTOR_NAZAD_MCZRN1 ==  0)<< MSK_U32_SECTOR_NAZAD_MCZRN1),
SECTOR_NAZAD_MCZRN1_CMD_01 = ((IDX_U32_SECTOR_NAZAD_MCZRN1 ==  1)<< MSK_U32_SECTOR_NAZAD_MCZRN1),
SECTOR_NAZAD_MCZRN1_CMD_02 = ((IDX_U32_SECTOR_NAZAD_MCZRN1 ==  2)<< MSK_U32_SECTOR_NAZAD_MCZRN1),
SECTOR_NAZAD_MCZRN1_CMD_03 = ((IDX_U32_SECTOR_NAZAD_MCZRN1 ==  3)<< MSK_U32_SECTOR_NAZAD_MCZRN1),
SECTOR_NAZAD_MCZRN1_CMD_04 = ((IDX_U32_SECTOR_NAZAD_MCZRN1 ==  4)<< MSK_U32_SECTOR_NAZAD_MCZRN1),
SECTOR_NAZAD_MCZRN1_CMD_05 = ((IDX_U32_SECTOR_NAZAD_MCZRN1 ==  5)<< MSK_U32_SECTOR_NAZAD_MCZRN1),
SECTOR_NAZAD_MCZRN1_CMD_06 = ((IDX_U32_SECTOR_NAZAD_MCZRN1 ==  6)<< MSK_U32_SECTOR_NAZAD_MCZRN1),
SECTOR_NAZAD_MCZRN1_CMD_07 = ((IDX_U32_SECTOR_NAZAD_MCZRN1 ==  7)<< MSK_U32_SECTOR_NAZAD_MCZRN1),
SECTOR_NAZAD_MCZRN1_CMD_08 = ((IDX_U32_SECTOR_NAZAD_MCZRN1 ==  8)<< MSK_U32_SECTOR_NAZAD_MCZRN1),
SECTOR_NAZAD_MCZRN1_CMD_09 = ((IDX_U32_SECTOR_NAZAD_MCZRN1 ==  9)<< MSK_U32_SECTOR_NAZAD_MCZRN1),
SECTOR_NAZAD_MCZRN1_CMD_10 = ((IDX_U32_SECTOR_NAZAD_MCZRN1 == 10)<< MSK_U32_SECTOR_NAZAD_MCZRN1),
SECTOR_NAZAD_MCZRN1_CMD_11 = ((IDX_U32_SECTOR_NAZAD_MCZRN1 == 11)<< MSK_U32_SECTOR_NAZAD_MCZRN1),
                    
                    
PO_MCZR1_CMD_00 = ((IDX_U32_PO_MCZR1 ==  0)<< MSK_U32_PO_MCZR1),
PO_MCZR1_CMD_01 = ((IDX_U32_PO_MCZR1 ==  1)<< MSK_U32_PO_MCZR1),
PO_MCZR1_CMD_02 = ((IDX_U32_PO_MCZR1 ==  2)<< MSK_U32_PO_MCZR1),
PO_MCZR1_CMD_03 = ((IDX_U32_PO_MCZR1 ==  3)<< MSK_U32_PO_MCZR1),
PO_MCZR1_CMD_04 = ((IDX_U32_PO_MCZR1 ==  4)<< MSK_U32_PO_MCZR1),
PO_MCZR1_CMD_05 = ((IDX_U32_PO_MCZR1 ==  5)<< MSK_U32_PO_MCZR1),
PO_MCZR1_CMD_06 = ((IDX_U32_PO_MCZR1 ==  6)<< MSK_U32_PO_MCZR1),
PO_MCZR1_CMD_07 = ((IDX_U32_PO_MCZR1 ==  7)<< MSK_U32_PO_MCZR1),
PO_MCZR1_CMD_08 = ((IDX_U32_PO_MCZR1 ==  8)<< MSK_U32_PO_MCZR1),
PO_MCZR1_CMD_09 = ((IDX_U32_PO_MCZR1 ==  9)<< MSK_U32_PO_MCZR1),
PO_MCZR1_CMD_10 = ((IDX_U32_PO_MCZR1 == 10)<< MSK_U32_PO_MCZR1),
PO_MCZR1_CMD_11 = ((IDX_U32_PO_MCZR1 == 11)<< MSK_U32_PO_MCZR1),

PO_MCZRN1_VPERED_CMD_00 = ((IDX_U32_PO_MCZRN1_VPERED ==  0)<< MSK_U32_PO_MCZRN1_VPERED),
PO_MCZRN1_VPERED_CMD_01 = ((IDX_U32_PO_MCZRN1_VPERED ==  1)<< MSK_U32_PO_MCZRN1_VPERED),
PO_MCZRN1_VPERED_CMD_02 = ((IDX_U32_PO_MCZRN1_VPERED ==  2)<< MSK_U32_PO_MCZRN1_VPERED),
PO_MCZRN1_VPERED_CMD_03 = ((IDX_U32_PO_MCZRN1_VPERED ==  3)<< MSK_U32_PO_MCZRN1_VPERED),
PO_MCZRN1_VPERED_CMD_04 = ((IDX_U32_PO_MCZRN1_VPERED ==  4)<< MSK_U32_PO_MCZRN1_VPERED),
PO_MCZRN1_VPERED_CMD_05 = ((IDX_U32_PO_MCZRN1_VPERED ==  5)<< MSK_U32_PO_MCZRN1_VPERED),
PO_MCZRN1_VPERED_CMD_06 = ((IDX_U32_PO_MCZRN1_VPERED ==  6)<< MSK_U32_PO_MCZRN1_VPERED),
PO_MCZRN1_VPERED_CMD_07 = ((IDX_U32_PO_MCZRN1_VPERED ==  7)<< MSK_U32_PO_MCZRN1_VPERED),
PO_MCZRN1_VPERED_CMD_08 = ((IDX_U32_PO_MCZRN1_VPERED ==  8)<< MSK_U32_PO_MCZRN1_VPERED),
PO_MCZRN1_VPERED_CMD_09 = ((IDX_U32_PO_MCZRN1_VPERED ==  9)<< MSK_U32_PO_MCZRN1_VPERED),
PO_MCZRN1_VPERED_CMD_10 = ((IDX_U32_PO_MCZRN1_VPERED == 10)<< MSK_U32_PO_MCZRN1_VPERED),
PO_MCZRN1_VPERED_CMD_11 = ((IDX_U32_PO_MCZRN1_VPERED == 11)<< MSK_U32_PO_MCZRN1_VPERED),
                    
                    
PO_MCZRN1_NAZAD_CMD_00 = ((IDX_U32_PO_MCZRN1_NAZAD  ==  0)<< MSK_U32_PO_MCZRN1_NAZAD ),
PO_MCZRN1_NAZAD_CMD_01 = ((IDX_U32_PO_MCZRN1_NAZAD  ==  1)<< MSK_U32_PO_MCZRN1_NAZAD ),
PO_MCZRN1_NAZAD_CMD_02 = ((IDX_U32_PO_MCZRN1_NAZAD  ==  2)<< MSK_U32_PO_MCZRN1_NAZAD ),
PO_MCZRN1_NAZAD_CMD_03 = ((IDX_U32_PO_MCZRN1_NAZAD  ==  3)<< MSK_U32_PO_MCZRN1_NAZAD ),
PO_MCZRN1_NAZAD_CMD_04 = ((IDX_U32_PO_MCZRN1_NAZAD  ==  4)<< MSK_U32_PO_MCZRN1_NAZAD ),
PO_MCZRN1_NAZAD_CMD_05 = ((IDX_U32_PO_MCZRN1_NAZAD  ==  5)<< MSK_U32_PO_MCZRN1_NAZAD ),
PO_MCZRN1_NAZAD_CMD_06 = ((IDX_U32_PO_MCZRN1_NAZAD  ==  6)<< MSK_U32_PO_MCZRN1_NAZAD ),
PO_MCZRN1_NAZAD_CMD_07 = ((IDX_U32_PO_MCZRN1_NAZAD  ==  7)<< MSK_U32_PO_MCZRN1_NAZAD ),
PO_MCZRN1_NAZAD_CMD_08 = ((IDX_U32_PO_MCZRN1_NAZAD  ==  8)<< MSK_U32_PO_MCZRN1_NAZAD ),
PO_MCZRN1_NAZAD_CMD_09 = ((IDX_U32_PO_MCZRN1_NAZAD  ==  9)<< MSK_U32_PO_MCZRN1_NAZAD ),
PO_MCZRN1_NAZAD_CMD_10 = ((IDX_U32_PO_MCZRN1_NAZAD  == 10)<< MSK_U32_PO_MCZRN1_NAZAD ),
PO_MCZRN1_NAZAD_CMD_11 = ((IDX_U32_PO_MCZRN1_NAZAD  == 11)<< MSK_U32_PO_MCZRN1_NAZAD ),
                    
                    
PO_MCZRPN1_CMD_00 = ((IDX_U32_PO_MCZRPN1 ==  0)<< MSK_U32_PO_MCZRPN1),
PO_MCZRPN1_CMD_01 = ((IDX_U32_PO_MCZRPN1 ==  1)<< MSK_U32_PO_MCZRPN1),
PO_MCZRPN1_CMD_02 = ((IDX_U32_PO_MCZRPN1 ==  2)<< MSK_U32_PO_MCZRPN1),
PO_MCZRPN1_CMD_03 = ((IDX_U32_PO_MCZRPN1 ==  3)<< MSK_U32_PO_MCZRPN1),
PO_MCZRPN1_CMD_04 = ((IDX_U32_PO_MCZRPN1 ==  4)<< MSK_U32_PO_MCZRPN1),
PO_MCZRPN1_CMD_05 = ((IDX_U32_PO_MCZRPN1 ==  5)<< MSK_U32_PO_MCZRPN1),
PO_MCZRPN1_CMD_06 = ((IDX_U32_PO_MCZRPN1 ==  6)<< MSK_U32_PO_MCZRPN1),
PO_MCZRPN1_CMD_07 = ((IDX_U32_PO_MCZRPN1 ==  7)<< MSK_U32_PO_MCZRPN1),
PO_MCZRPN1_CMD_08 = ((IDX_U32_PO_MCZRPN1 ==  8)<< MSK_U32_PO_MCZRPN1),
PO_MCZRPN1_CMD_09 = ((IDX_U32_PO_MCZRPN1 ==  9)<< MSK_U32_PO_MCZRPN1),
PO_MCZRPN1_CMD_10 = ((IDX_U32_PO_MCZRPN1 == 10)<< MSK_U32_PO_MCZRPN1),
PO_MCZRPN1_CMD_11 = ((IDX_U32_PO_MCZRPN1 == 11)<< MSK_U32_PO_MCZRPN1),
                    
                    
MCZR1_CMD_00 = ((IDX_U32_MCZR1 ==  0)<< MSK_U32_MCZR1),
MCZR1_CMD_01 = ((IDX_U32_MCZR1 ==  1)<< MSK_U32_MCZR1),
MCZR1_CMD_02 = ((IDX_U32_MCZR1 ==  2)<< MSK_U32_MCZR1),
MCZR1_CMD_03 = ((IDX_U32_MCZR1 ==  3)<< MSK_U32_MCZR1),
MCZR1_CMD_04 = ((IDX_U32_MCZR1 ==  4)<< MSK_U32_MCZR1),
MCZR1_CMD_05 = ((IDX_U32_MCZR1 ==  5)<< MSK_U32_MCZR1),
MCZR1_CMD_06 = ((IDX_U32_MCZR1 ==  6)<< MSK_U32_MCZR1),
MCZR1_CMD_07 = ((IDX_U32_MCZR1 ==  7)<< MSK_U32_MCZR1),
MCZR1_CMD_08 = ((IDX_U32_MCZR1 ==  8)<< MSK_U32_MCZR1),
MCZR1_CMD_09 = ((IDX_U32_MCZR1 ==  9)<< MSK_U32_MCZR1),
MCZR1_CMD_10 = ((IDX_U32_MCZR1 == 10)<< MSK_U32_MCZR1),
MCZR1_CMD_11 = ((IDX_U32_MCZR1 == 11)<< MSK_U32_MCZR1),


BLOCK_MCZR2_CMD_00 = ((IDX_U32_BLOCK_MCZR2 ==  0)<< MSK_U32_BLOCK_MCZR2),
BLOCK_MCZR2_CMD_01 = ((IDX_U32_BLOCK_MCZR2 ==  1)<< MSK_U32_BLOCK_MCZR2),
BLOCK_MCZR2_CMD_02 = ((IDX_U32_BLOCK_MCZR2 ==  2)<< MSK_U32_BLOCK_MCZR2),
BLOCK_MCZR2_CMD_03 = ((IDX_U32_BLOCK_MCZR2 ==  3)<< MSK_U32_BLOCK_MCZR2),
BLOCK_MCZR2_CMD_04 = ((IDX_U32_BLOCK_MCZR2 ==  4)<< MSK_U32_BLOCK_MCZR2),
BLOCK_MCZR2_CMD_05 = ((IDX_U32_BLOCK_MCZR2 ==  5)<< MSK_U32_BLOCK_MCZR2),
BLOCK_MCZR2_CMD_06 = ((IDX_U32_BLOCK_MCZR2 ==  6)<< MSK_U32_BLOCK_MCZR2),
BLOCK_MCZR2_CMD_07 = ((IDX_U32_BLOCK_MCZR2 ==  7)<< MSK_U32_BLOCK_MCZR2),
BLOCK_MCZR2_CMD_08 = ((IDX_U32_BLOCK_MCZR2 ==  8)<< MSK_U32_BLOCK_MCZR2),
BLOCK_MCZR2_CMD_09 = ((IDX_U32_BLOCK_MCZR2 ==  9)<< MSK_U32_BLOCK_MCZR2),
BLOCK_MCZR2_CMD_10 = ((IDX_U32_BLOCK_MCZR2 == 10)<< MSK_U32_BLOCK_MCZR2),
BLOCK_MCZR2_CMD_11 = ((IDX_U32_BLOCK_MCZR2 == 11)<< MSK_U32_BLOCK_MCZR2),
                    
                    
//NCN_MCZR2_CMD_00 = ((IDX_U32_NCN_MCZR2 ==  0)<< MSK_U32_NCN_MCZR2),
//NCN_MCZR2_CMD_01 = ((IDX_U32_NCN_MCZR2 ==  1)<< MSK_U32_NCN_MCZR2),
//NCN_MCZR2_CMD_02 = ((IDX_U32_NCN_MCZR2 ==  2)<< MSK_U32_NCN_MCZR2),
//NCN_MCZR2_CMD_03 = ((IDX_U32_NCN_MCZR2 ==  3)<< MSK_U32_NCN_MCZR2),
//NCN_MCZR2_CMD_04 = ((IDX_U32_NCN_MCZR2 ==  4)<< MSK_U32_NCN_MCZR2),
//NCN_MCZR2_CMD_05 = ((IDX_U32_NCN_MCZR2 ==  5)<< MSK_U32_NCN_MCZR2),
//NCN_MCZR2_CMD_06 = ((IDX_U32_NCN_MCZR2 ==  6)<< MSK_U32_NCN_MCZR2),
//NCN_MCZR2_CMD_07 = ((IDX_U32_NCN_MCZR2 ==  7)<< MSK_U32_NCN_MCZR2),
//NCN_MCZR2_CMD_08 = ((IDX_U32_NCN_MCZR2 ==  8)<< MSK_U32_NCN_MCZR2),
//NCN_MCZR2_CMD_09 = ((IDX_U32_NCN_MCZR2 ==  9)<< MSK_U32_NCN_MCZR2),
//NCN_MCZR2_CMD_10 = ((IDX_U32_NCN_MCZR2 == 10)<< MSK_U32_NCN_MCZR2),
//NCN_MCZR2_CMD_11 = ((IDX_U32_NCN_MCZR2 == 11)<< MSK_U32_NCN_MCZR2),
                    
                    
PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_00 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR2 ==  0)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR2),
PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_01 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR2 ==  1)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR2),
PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_02 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR2 ==  2)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR2),
PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_03 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR2 ==  3)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR2),
PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_04 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR2 ==  4)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR2),
PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_05 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR2 ==  5)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR2),
PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_06 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR2 ==  6)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR2),
PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_07 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR2 ==  7)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR2),
PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_08 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR2 ==  8)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR2),
PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_09 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR2 ==  9)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR2),
PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_10 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR2 == 10)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR2),
PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_11 = ((IDX_U32_PO_BLK_U_RSV_LESS_UST_MCZR2 == 11)<< MSK_U32_PO_BLK_U_RSV_LESS_UST_MCZR2),
                    
                    
SECTOR_VPERED_MCZRN2_CMD_00 = ((IDX_U32_SECTOR_VPERED_MCZRN2 ==  0)<< MSK_U32_SECTOR_VPERED_MCZRN2),
SECTOR_VPERED_MCZRN2_CMD_01 = ((IDX_U32_SECTOR_VPERED_MCZRN2 ==  1)<< MSK_U32_SECTOR_VPERED_MCZRN2),
SECTOR_VPERED_MCZRN2_CMD_02 = ((IDX_U32_SECTOR_VPERED_MCZRN2 ==  2)<< MSK_U32_SECTOR_VPERED_MCZRN2),
SECTOR_VPERED_MCZRN2_CMD_03 = ((IDX_U32_SECTOR_VPERED_MCZRN2 ==  3)<< MSK_U32_SECTOR_VPERED_MCZRN2),
SECTOR_VPERED_MCZRN2_CMD_04 = ((IDX_U32_SECTOR_VPERED_MCZRN2 ==  4)<< MSK_U32_SECTOR_VPERED_MCZRN2),
SECTOR_VPERED_MCZRN2_CMD_05 = ((IDX_U32_SECTOR_VPERED_MCZRN2 ==  5)<< MSK_U32_SECTOR_VPERED_MCZRN2),
SECTOR_VPERED_MCZRN2_CMD_06 = ((IDX_U32_SECTOR_VPERED_MCZRN2 ==  6)<< MSK_U32_SECTOR_VPERED_MCZRN2),
SECTOR_VPERED_MCZRN2_CMD_07 = ((IDX_U32_SECTOR_VPERED_MCZRN2 ==  7)<< MSK_U32_SECTOR_VPERED_MCZRN2),
SECTOR_VPERED_MCZRN2_CMD_08 = ((IDX_U32_SECTOR_VPERED_MCZRN2 ==  8)<< MSK_U32_SECTOR_VPERED_MCZRN2),
SECTOR_VPERED_MCZRN2_CMD_09 = ((IDX_U32_SECTOR_VPERED_MCZRN2 ==  9)<< MSK_U32_SECTOR_VPERED_MCZRN2),
SECTOR_VPERED_MCZRN2_CMD_10 = ((IDX_U32_SECTOR_VPERED_MCZRN2 == 10)<< MSK_U32_SECTOR_VPERED_MCZRN2),
SECTOR_VPERED_MCZRN2_CMD_11 = ((IDX_U32_SECTOR_VPERED_MCZRN2 == 11)<< MSK_U32_SECTOR_VPERED_MCZRN2),

SECTOR_NAZAD_MCZRN2_CMD_00 = ((IDX_U32_SECTOR_NAZAD_MCZRN2 ==  0)<< MSK_U32_SECTOR_NAZAD_MCZRN2),
SECTOR_NAZAD_MCZRN2_CMD_01 = ((IDX_U32_SECTOR_NAZAD_MCZRN2 ==  1)<< MSK_U32_SECTOR_NAZAD_MCZRN2),
SECTOR_NAZAD_MCZRN2_CMD_02 = ((IDX_U32_SECTOR_NAZAD_MCZRN2 ==  2)<< MSK_U32_SECTOR_NAZAD_MCZRN2),
SECTOR_NAZAD_MCZRN2_CMD_03 = ((IDX_U32_SECTOR_NAZAD_MCZRN2 ==  3)<< MSK_U32_SECTOR_NAZAD_MCZRN2),
SECTOR_NAZAD_MCZRN2_CMD_04 = ((IDX_U32_SECTOR_NAZAD_MCZRN2 ==  4)<< MSK_U32_SECTOR_NAZAD_MCZRN2),
SECTOR_NAZAD_MCZRN2_CMD_05 = ((IDX_U32_SECTOR_NAZAD_MCZRN2 ==  5)<< MSK_U32_SECTOR_NAZAD_MCZRN2),
SECTOR_NAZAD_MCZRN2_CMD_06 = ((IDX_U32_SECTOR_NAZAD_MCZRN2 ==  6)<< MSK_U32_SECTOR_NAZAD_MCZRN2),
SECTOR_NAZAD_MCZRN2_CMD_07 = ((IDX_U32_SECTOR_NAZAD_MCZRN2 ==  7)<< MSK_U32_SECTOR_NAZAD_MCZRN2),
SECTOR_NAZAD_MCZRN2_CMD_08 = ((IDX_U32_SECTOR_NAZAD_MCZRN2 ==  8)<< MSK_U32_SECTOR_NAZAD_MCZRN2),
SECTOR_NAZAD_MCZRN2_CMD_09 = ((IDX_U32_SECTOR_NAZAD_MCZRN2 ==  9)<< MSK_U32_SECTOR_NAZAD_MCZRN2),
SECTOR_NAZAD_MCZRN2_CMD_10 = ((IDX_U32_SECTOR_NAZAD_MCZRN2 == 10)<< MSK_U32_SECTOR_NAZAD_MCZRN2),
SECTOR_NAZAD_MCZRN2_CMD_11 = ((IDX_U32_SECTOR_NAZAD_MCZRN2 == 11)<< MSK_U32_SECTOR_NAZAD_MCZRN2),
                    
                    
PO_MCZR2_CMD_00 = ((IDX_U32_PO_MCZR2 ==  0)<< MSK_U32_PO_MCZR2),
PO_MCZR2_CMD_01 = ((IDX_U32_PO_MCZR2 ==  1)<< MSK_U32_PO_MCZR2),
PO_MCZR2_CMD_02 = ((IDX_U32_PO_MCZR2 ==  2)<< MSK_U32_PO_MCZR2),
PO_MCZR2_CMD_03 = ((IDX_U32_PO_MCZR2 ==  3)<< MSK_U32_PO_MCZR2),
PO_MCZR2_CMD_04 = ((IDX_U32_PO_MCZR2 ==  4)<< MSK_U32_PO_MCZR2),
PO_MCZR2_CMD_05 = ((IDX_U32_PO_MCZR2 ==  5)<< MSK_U32_PO_MCZR2),
PO_MCZR2_CMD_06 = ((IDX_U32_PO_MCZR2 ==  6)<< MSK_U32_PO_MCZR2),
PO_MCZR2_CMD_07 = ((IDX_U32_PO_MCZR2 ==  7)<< MSK_U32_PO_MCZR2),
PO_MCZR2_CMD_08 = ((IDX_U32_PO_MCZR2 ==  8)<< MSK_U32_PO_MCZR2),
PO_MCZR2_CMD_09 = ((IDX_U32_PO_MCZR2 ==  9)<< MSK_U32_PO_MCZR2),
PO_MCZR2_CMD_10 = ((IDX_U32_PO_MCZR2 == 10)<< MSK_U32_PO_MCZR2),
PO_MCZR2_CMD_11 = ((IDX_U32_PO_MCZR2 == 11)<< MSK_U32_PO_MCZR2),
                    
                    
PO_MCZRN2_VPERED_CMD_00 = ((IDX_U32_PO_MCZRN2_VPERED ==  0)<< MSK_U32_PO_MCZRN2_VPERED),
PO_MCZRN2_VPERED_CMD_01 = ((IDX_U32_PO_MCZRN2_VPERED ==  1)<< MSK_U32_PO_MCZRN2_VPERED),
PO_MCZRN2_VPERED_CMD_02 = ((IDX_U32_PO_MCZRN2_VPERED ==  2)<< MSK_U32_PO_MCZRN2_VPERED),
PO_MCZRN2_VPERED_CMD_03 = ((IDX_U32_PO_MCZRN2_VPERED ==  3)<< MSK_U32_PO_MCZRN2_VPERED),
PO_MCZRN2_VPERED_CMD_04 = ((IDX_U32_PO_MCZRN2_VPERED ==  4)<< MSK_U32_PO_MCZRN2_VPERED),
PO_MCZRN2_VPERED_CMD_05 = ((IDX_U32_PO_MCZRN2_VPERED ==  5)<< MSK_U32_PO_MCZRN2_VPERED),
PO_MCZRN2_VPERED_CMD_06 = ((IDX_U32_PO_MCZRN2_VPERED ==  6)<< MSK_U32_PO_MCZRN2_VPERED),
PO_MCZRN2_VPERED_CMD_07 = ((IDX_U32_PO_MCZRN2_VPERED ==  7)<< MSK_U32_PO_MCZRN2_VPERED),
PO_MCZRN2_VPERED_CMD_08 = ((IDX_U32_PO_MCZRN2_VPERED ==  8)<< MSK_U32_PO_MCZRN2_VPERED),
PO_MCZRN2_VPERED_CMD_09 = ((IDX_U32_PO_MCZRN2_VPERED ==  9)<< MSK_U32_PO_MCZRN2_VPERED),
PO_MCZRN2_VPERED_CMD_10 = ((IDX_U32_PO_MCZRN2_VPERED == 10)<< MSK_U32_PO_MCZRN2_VPERED),
PO_MCZRN2_VPERED_CMD_11 = ((IDX_U32_PO_MCZRN2_VPERED == 11)<< MSK_U32_PO_MCZRN2_VPERED),
                    
                    
PO_MCZRN2_NAZAD_CMD_00 = ((IDX_U32_PO_MCZRN2_NAZAD ==  0)<< MSK_U32_PO_MCZRN2_NAZAD),
PO_MCZRN2_NAZAD_CMD_01 = ((IDX_U32_PO_MCZRN2_NAZAD ==  1)<< MSK_U32_PO_MCZRN2_NAZAD),
PO_MCZRN2_NAZAD_CMD_02 = ((IDX_U32_PO_MCZRN2_NAZAD ==  2)<< MSK_U32_PO_MCZRN2_NAZAD),
PO_MCZRN2_NAZAD_CMD_03 = ((IDX_U32_PO_MCZRN2_NAZAD ==  3)<< MSK_U32_PO_MCZRN2_NAZAD),
PO_MCZRN2_NAZAD_CMD_04 = ((IDX_U32_PO_MCZRN2_NAZAD ==  4)<< MSK_U32_PO_MCZRN2_NAZAD),
PO_MCZRN2_NAZAD_CMD_05 = ((IDX_U32_PO_MCZRN2_NAZAD ==  5)<< MSK_U32_PO_MCZRN2_NAZAD),
PO_MCZRN2_NAZAD_CMD_06 = ((IDX_U32_PO_MCZRN2_NAZAD ==  6)<< MSK_U32_PO_MCZRN2_NAZAD),
PO_MCZRN2_NAZAD_CMD_07 = ((IDX_U32_PO_MCZRN2_NAZAD ==  7)<< MSK_U32_PO_MCZRN2_NAZAD),
PO_MCZRN2_NAZAD_CMD_08 = ((IDX_U32_PO_MCZRN2_NAZAD ==  8)<< MSK_U32_PO_MCZRN2_NAZAD),
PO_MCZRN2_NAZAD_CMD_09 = ((IDX_U32_PO_MCZRN2_NAZAD ==  9)<< MSK_U32_PO_MCZRN2_NAZAD),
PO_MCZRN2_NAZAD_CMD_10 = ((IDX_U32_PO_MCZRN2_NAZAD == 10)<< MSK_U32_PO_MCZRN2_NAZAD),
PO_MCZRN2_NAZAD_CMD_11 = ((IDX_U32_PO_MCZRN2_NAZAD == 11)<< MSK_U32_PO_MCZRN2_NAZAD),

PO_MCZRPN2_CMD_00 = ((IDX_U32_PO_MCZRPN2 ==  0)<< MSK_U32_PO_MCZRPN2),
PO_MCZRPN2_CMD_01 = ((IDX_U32_PO_MCZRPN2 ==  1)<< MSK_U32_PO_MCZRPN2),
PO_MCZRPN2_CMD_02 = ((IDX_U32_PO_MCZRPN2 ==  2)<< MSK_U32_PO_MCZRPN2),
PO_MCZRPN2_CMD_03 = ((IDX_U32_PO_MCZRPN2 ==  3)<< MSK_U32_PO_MCZRPN2),
PO_MCZRPN2_CMD_04 = ((IDX_U32_PO_MCZRPN2 ==  4)<< MSK_U32_PO_MCZRPN2),
PO_MCZRPN2_CMD_05 = ((IDX_U32_PO_MCZRPN2 ==  5)<< MSK_U32_PO_MCZRPN2),
PO_MCZRPN2_CMD_06 = ((IDX_U32_PO_MCZRPN2 ==  6)<< MSK_U32_PO_MCZRPN2),
PO_MCZRPN2_CMD_07 = ((IDX_U32_PO_MCZRPN2 ==  7)<< MSK_U32_PO_MCZRPN2),
PO_MCZRPN2_CMD_08 = ((IDX_U32_PO_MCZRPN2 ==  8)<< MSK_U32_PO_MCZRPN2),
PO_MCZRPN2_CMD_09 = ((IDX_U32_PO_MCZRPN2 ==  9)<< MSK_U32_PO_MCZRPN2),
PO_MCZRPN2_CMD_10 = ((IDX_U32_PO_MCZRPN2 == 10)<< MSK_U32_PO_MCZRPN2),
PO_MCZRPN2_CMD_11 = ((IDX_U32_PO_MCZRPN2 == 11)<< MSK_U32_PO_MCZRPN2),
                    
                    
MCZR2_CMD_00 = ((IDX_U32_MCZR2 ==  0)<< MSK_U32_MCZR2),
MCZR2_CMD_01 = ((IDX_U32_MCZR2 ==  1)<< MSK_U32_MCZR2),
MCZR2_CMD_02 = ((IDX_U32_MCZR2 ==  2)<< MSK_U32_MCZR2),
MCZR2_CMD_03 = ((IDX_U32_MCZR2 ==  3)<< MSK_U32_MCZR2),
MCZR2_CMD_04 = ((IDX_U32_MCZR2 ==  4)<< MSK_U32_MCZR2),
MCZR2_CMD_05 = ((IDX_U32_MCZR2 ==  5)<< MSK_U32_MCZR2),
MCZR2_CMD_06 = ((IDX_U32_MCZR2 ==  6)<< MSK_U32_MCZR2),
MCZR2_CMD_07 = ((IDX_U32_MCZR2 ==  7)<< MSK_U32_MCZR2),
MCZR2_CMD_08 = ((IDX_U32_MCZR2 ==  8)<< MSK_U32_MCZR2),
MCZR2_CMD_09 = ((IDX_U32_MCZR2 ==  9)<< MSK_U32_MCZR2),
MCZR2_CMD_10 = ((IDX_U32_MCZR2 == 10)<< MSK_U32_MCZR2),
MCZR2_CMD_11 = ((IDX_U32_MCZR2 == 11)<< MSK_U32_MCZR2),


MCZR_CMD_00 = (
NCN_MCZR_CMD_00
|PO_BLK_U_RSV_LESS_UN_CMD_00
|BLOCK_MCZR1_CMD_00
//|NCN_MCZR1_CMD_00
|PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_00
|SECTOR_VPERED_MCZRN1_CMD_00
|SECTOR_NAZAD_MCZRN1_CMD_00
|PO_MCZR1_CMD_00
|PO_MCZRN1_VPERED_CMD_00
|PO_MCZRN1_NAZAD_CMD_00
|PO_MCZRPN1_CMD_00
|MCZR1_CMD_00
|BLOCK_MCZR2_CMD_00
//|NCN_MCZR2_CMD_00
|PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_00
|SECTOR_VPERED_MCZRN2_CMD_00
|SECTOR_NAZAD_MCZRN2_CMD_00
|PO_MCZR2_CMD_00
|PO_MCZRN2_VPERED_CMD_00
|PO_MCZRN2_NAZAD_CMD_00
|PO_MCZRPN2_CMD_00
|MCZR2_CMD_00),

MCZR_CMD_01 = (
NCN_MCZR_CMD_01
|PO_BLK_U_RSV_LESS_UN_CMD_01
|BLOCK_MCZR1_CMD_01
//|NCN_MCZR1_CMD_01
|PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_01
|SECTOR_VPERED_MCZRN1_CMD_01
|SECTOR_NAZAD_MCZRN1_CMD_01
|PO_MCZR1_CMD_01
|PO_MCZRN1_VPERED_CMD_01
|PO_MCZRN1_NAZAD_CMD_01
|PO_MCZRPN1_CMD_01
|MCZR1_CMD_01
|BLOCK_MCZR2_CMD_01
//|NCN_MCZR2_CMD_01
|PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_01
|SECTOR_VPERED_MCZRN2_CMD_01
|SECTOR_NAZAD_MCZRN2_CMD_01
|PO_MCZR2_CMD_01
|PO_MCZRN2_VPERED_CMD_01
|PO_MCZRN2_NAZAD_CMD_01
|PO_MCZRPN2_CMD_01
|MCZR2_CMD_01),

MCZR_CMD_02 = (
NCN_MCZR_CMD_02
|PO_BLK_U_RSV_LESS_UN_CMD_02
|BLOCK_MCZR1_CMD_02
//|NCN_MCZR1_CMD_02
|PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_02
|SECTOR_VPERED_MCZRN1_CMD_02
|SECTOR_NAZAD_MCZRN1_CMD_02
|PO_MCZR1_CMD_02
|PO_MCZRN1_VPERED_CMD_02
|PO_MCZRN1_NAZAD_CMD_02
|PO_MCZRPN1_CMD_02
|MCZR1_CMD_02
|BLOCK_MCZR2_CMD_02
//|NCN_MCZR2_CMD_02
|PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_02
|SECTOR_VPERED_MCZRN2_CMD_02
|SECTOR_NAZAD_MCZRN2_CMD_02
|PO_MCZR2_CMD_02
|PO_MCZRN2_VPERED_CMD_02
|PO_MCZRN2_NAZAD_CMD_02
|PO_MCZRPN2_CMD_02
|MCZR2_CMD_02),

MCZR_CMD_03 = (
NCN_MCZR_CMD_03
|PO_BLK_U_RSV_LESS_UN_CMD_03
|BLOCK_MCZR1_CMD_03
//|NCN_MCZR1_CMD_03
|PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_03
|SECTOR_VPERED_MCZRN1_CMD_03
|SECTOR_NAZAD_MCZRN1_CMD_03
|PO_MCZR1_CMD_03
|PO_MCZRN1_VPERED_CMD_03
|PO_MCZRN1_NAZAD_CMD_03
|PO_MCZRPN1_CMD_03
|MCZR1_CMD_03
|BLOCK_MCZR2_CMD_03
//|NCN_MCZR2_CMD_03
|PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_03
|SECTOR_VPERED_MCZRN2_CMD_03
|SECTOR_NAZAD_MCZRN2_CMD_03
|PO_MCZR2_CMD_03
|PO_MCZRN2_VPERED_CMD_03
|PO_MCZRN2_NAZAD_CMD_03
|PO_MCZRPN2_CMD_03
|MCZR2_CMD_03),


MCZR_CMD_04 = (
NCN_MCZR_CMD_04
|PO_BLK_U_RSV_LESS_UN_CMD_04
|BLOCK_MCZR1_CMD_04
//|NCN_MCZR1_CMD_04
|PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_04
|SECTOR_VPERED_MCZRN1_CMD_04
|SECTOR_NAZAD_MCZRN1_CMD_04
|PO_MCZR1_CMD_04
|PO_MCZRN1_VPERED_CMD_04
|PO_MCZRN1_NAZAD_CMD_04
|PO_MCZRPN1_CMD_04
|MCZR1_CMD_04
|BLOCK_MCZR2_CMD_04
//|NCN_MCZR2_CMD_04
|PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_04
|SECTOR_VPERED_MCZRN2_CMD_04
|SECTOR_NAZAD_MCZRN2_CMD_04
|PO_MCZR2_CMD_04
|PO_MCZRN2_VPERED_CMD_04
|PO_MCZRN2_NAZAD_CMD_04
|PO_MCZRPN2_CMD_04
|MCZR2_CMD_04),


MCZR_CMD_05 = (
NCN_MCZR_CMD_05
|PO_BLK_U_RSV_LESS_UN_CMD_05
|BLOCK_MCZR1_CMD_05
//|NCN_MCZR1_CMD_05
|PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_05
|SECTOR_VPERED_MCZRN1_CMD_05
|SECTOR_NAZAD_MCZRN1_CMD_05
|PO_MCZR1_CMD_05
|PO_MCZRN1_VPERED_CMD_05
|PO_MCZRN1_NAZAD_CMD_05
|PO_MCZRPN1_CMD_05
|MCZR1_CMD_05
|BLOCK_MCZR2_CMD_05
//|NCN_MCZR2_CMD_05
|PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_05
|SECTOR_VPERED_MCZRN2_CMD_05
|SECTOR_NAZAD_MCZRN2_CMD_05
|PO_MCZR2_CMD_05
|PO_MCZRN2_VPERED_CMD_05
|PO_MCZRN2_NAZAD_CMD_05
|PO_MCZRPN2_CMD_05
|MCZR2_CMD_05),


MCZR_CMD_06 = (
NCN_MCZR_CMD_06
|PO_BLK_U_RSV_LESS_UN_CMD_06
|BLOCK_MCZR1_CMD_06
//|NCN_MCZR1_CMD_06
|PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_06
|SECTOR_VPERED_MCZRN1_CMD_06
|SECTOR_NAZAD_MCZRN1_CMD_06
|PO_MCZR1_CMD_06
|PO_MCZRN1_VPERED_CMD_06
|PO_MCZRN1_NAZAD_CMD_06
|PO_MCZRPN1_CMD_06
|MCZR1_CMD_06
|BLOCK_MCZR2_CMD_06
//|NCN_MCZR2_CMD_06
|PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_06
|SECTOR_VPERED_MCZRN2_CMD_06
|SECTOR_NAZAD_MCZRN2_CMD_06
|PO_MCZR2_CMD_06
|PO_MCZRN2_VPERED_CMD_06
|PO_MCZRN2_NAZAD_CMD_06
|PO_MCZRPN2_CMD_06
|MCZR2_CMD_06),


MCZR_CMD_07 = (
NCN_MCZR_CMD_07
|PO_BLK_U_RSV_LESS_UN_CMD_07
|BLOCK_MCZR1_CMD_07
//|NCN_MCZR1_CMD_07
|PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_07
|SECTOR_VPERED_MCZRN1_CMD_07
|SECTOR_NAZAD_MCZRN1_CMD_07
|PO_MCZR1_CMD_07
|PO_MCZRN1_VPERED_CMD_07
|PO_MCZRN1_NAZAD_CMD_07
|PO_MCZRPN1_CMD_07
|MCZR1_CMD_07
|BLOCK_MCZR2_CMD_07
//NCN_MCZR2_CMD_07
|PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_07
|SECTOR_VPERED_MCZRN2_CMD_07
|SECTOR_NAZAD_MCZRN2_CMD_07
|PO_MCZR2_CMD_07
|PO_MCZRN2_VPERED_CMD_07
|PO_MCZRN2_NAZAD_CMD_07
|PO_MCZRPN2_CMD_07
|MCZR2_CMD_07),


MCZR_CMD_08 = (
NCN_MCZR_CMD_08
|PO_BLK_U_RSV_LESS_UN_CMD_08
|BLOCK_MCZR1_CMD_08
//|NCN_MCZR1_CMD_08
|PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_08
|SECTOR_VPERED_MCZRN1_CMD_08
|SECTOR_NAZAD_MCZRN1_CMD_08
|PO_MCZR1_CMD_08
|PO_MCZRN1_VPERED_CMD_08
|PO_MCZRN1_NAZAD_CMD_08
|PO_MCZRPN1_CMD_08
|MCZR1_CMD_08
|BLOCK_MCZR2_CMD_08
//|NCN_MCZR2_CMD_08
|PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_08
|SECTOR_VPERED_MCZRN2_CMD_08
|SECTOR_NAZAD_MCZRN2_CMD_08
|PO_MCZR2_CMD_08
|PO_MCZRN2_VPERED_CMD_08
|PO_MCZRN2_NAZAD_CMD_08
|PO_MCZRPN2_CMD_08
|MCZR2_CMD_08),


MCZR_CMD_09 = (
NCN_MCZR_CMD_09
|PO_BLK_U_RSV_LESS_UN_CMD_09
|BLOCK_MCZR1_CMD_09
//|NCN_MCZR1_CMD_09
|PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_09
|SECTOR_VPERED_MCZRN1_CMD_09
|SECTOR_NAZAD_MCZRN1_CMD_09
|PO_MCZR1_CMD_09
|PO_MCZRN1_VPERED_CMD_09
|PO_MCZRN1_NAZAD_CMD_09
|PO_MCZRPN1_CMD_09
|MCZR1_CMD_09
|BLOCK_MCZR2_CMD_09
//|NCN_MCZR2_CMD_09
|PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_09
|SECTOR_VPERED_MCZRN2_CMD_09
|SECTOR_NAZAD_MCZRN2_CMD_09
|PO_MCZR2_CMD_09
|PO_MCZRN2_VPERED_CMD_09
|PO_MCZRN2_NAZAD_CMD_09
|PO_MCZRPN2_CMD_09
|MCZR2_CMD_09),


MCZR_CMD_10 = (
NCN_MCZR_CMD_10
|PO_BLK_U_RSV_LESS_UN_CMD_10
|BLOCK_MCZR1_CMD_10
//|NCN_MCZR1_CMD_10
|PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_10
|SECTOR_VPERED_MCZRN1_CMD_10
|SECTOR_NAZAD_MCZRN1_CMD_10
|PO_MCZR1_CMD_10
|PO_MCZRN1_VPERED_CMD_10
|PO_MCZRN1_NAZAD_CMD_10
|PO_MCZRPN1_CMD_10
|MCZR1_CMD_10
|BLOCK_MCZR2_CMD_10
//|NCN_MCZR2_CMD_10
|PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_10
|SECTOR_VPERED_MCZRN2_CMD_10
|SECTOR_NAZAD_MCZRN2_CMD_10
|PO_MCZR2_CMD_10
|PO_MCZRN2_VPERED_CMD_10
|PO_MCZRN2_NAZAD_CMD_10
|PO_MCZRPN2_CMD_10
|MCZR2_CMD_10),


MCZR_CMD_11 = (
NCN_MCZR_CMD_11
|PO_BLK_U_RSV_LESS_UN_CMD_11
|BLOCK_MCZR1_CMD_11
//|NCN_MCZR1_CMD_11
|PO_BLK_U_RSV_LESS_UST_MCZR1_CMD_11
|SECTOR_VPERED_MCZRN1_CMD_11
|SECTOR_NAZAD_MCZRN1_CMD_11
|PO_MCZR1_CMD_11
|PO_MCZRN1_VPERED_CMD_11
|PO_MCZRN1_NAZAD_CMD_11
|PO_MCZRPN1_CMD_11
|MCZR1_CMD_11
|BLOCK_MCZR2_CMD_11
//|NCN_MCZR2_CMD_11
|PO_BLK_U_RSV_LESS_UST_MCZR2_CMD_11
|SECTOR_VPERED_MCZRN2_CMD_11
|SECTOR_NAZAD_MCZRN2_CMD_11
|PO_MCZR2_CMD_11
|PO_MCZRN2_VPERED_CMD_11
|PO_MCZRN2_NAZAD_CMD_11
|PO_MCZRPN2_CMD_11
|MCZR2_CMD_11),

MCZR_CMD_12 = 0,

};


enum DZR_SIG_MASK{
IDX_32_NKN_DZR                    = ( RNG_BIG_NKN_DZR                  ) >> 5,
IDX_32_CNKN_DZR                   = ( RNG_BIG_CNKN_DZR                 ) >> 5,
IDX_32_U_DZR_U_RSV_LESS_0_25P_UN  = ( RNG_BIG_U_DZR_U_RSV_LESS_0_25P_UN) >> 5,
IDX_32_PO2_I_BLK_DZR1             = ( RNG_BIG_PO2_I_BLK_DZR1           ) >> 5,
IDX_32_BLK_DZR1                   = ( RNG_BIG_BLK_DZR1                 ) >> 5,
IDX_32_PO_DZR1                    = ( RNG_BIG_PO_DZR1                  ) >> 5,
IDX_32_DZR1                       = ( RNG_BIG_DZR1                     ) >> 5,
IDX_32_PO_AMCZ_DZR1               = ( RNG_BIG_PO_AMCZ_DZR1             ) >> 5,
IDX_32_AMCZ_DZR1                  = ( RNG_BIG_AMCZ_DZR1                ) >> 5,
IDX_32_BLOCK_PR_DZR2              = ( RNG_BIG_BLOCK_PR_DZR2            ) >> 5,
IDX_32_OP_PR_DZR2                 = ( RNG_BIG_OP_PR_DZR2               ) >> 5,
IDX_32_ZBR_BLOCK_DZR2_I_R_3G      = ( RNG_BIG_ZBR_BLOCK_DZR2_I_R_3G    ) >> 5,
IDX_32_BLOCK_DZR2                 = ( RNG_BIG_BLOCK_DZR2               ) >> 5,
IDX_32_BLK_DZR2_I_RSV_3G_DIV_1G   = ( RNG_BIG_BLK_DZR2_I_RSV_3G_DIV_1G ) >> 5,
IDX_32_BLK_DZR2                   = ( RNG_BIG_BLK_DZR2                 ) >> 5,
IDX_32_SECTOR_DIR_DZR2            = ( RNG_BIG_SECTOR_DIR_DZR2          ) >> 5,
IDX_32_SECTOR_INV_DZR2            = ( RNG_BIG_SECTOR_INV_DZR2          ) >> 5,
IDX_32_PO_DIR_DZR2                = ( RNG_BIG_PO_DIR_DZR2              ) >> 5,
IDX_32_PO_INV_DZR2                = ( RNG_BIG_PO_INV_DZR2              ) >> 5,
IDX_32_DZR2                       = ( RNG_BIG_DZR2                     ) >> 5,
IDX_32_AMCZ_DZR2                  = ( RNG_BIG_AMCZ_DZR2                ) >> 5,
IDX_32_PO_AMCZ_DZR2               = ( RNG_BIG_PO_AMCZ_DZR2             ) >> 5,
IDX_32_BLOCK_PR_DZR3              = ( RNG_BIG_BLOCK_PR_DZR3            ) >> 5,
IDX_32_OP_PR_DZR3                 = ( RNG_BIG_OP_PR_DZR3               ) >> 5,
IDX_32_ZBR_BLOCK_DZR3_I_R_3G      = ( RNG_BIG_ZBR_BLOCK_DZR3_I_R_3G    ) >> 5,
IDX_32_BLOCK_DZR3                 = ( RNG_BIG_BLOCK_DZR3               ) >> 5,
IDX_32_BLK_DZR3_I_RSV_3G_DIV_1G   = ( RNG_BIG_BLK_DZR3_I_RSV_3G_DIV_1G ) >> 5,
IDX_32_BLK_DZR3                   = ( RNG_BIG_BLK_DZR3                 ) >> 5,
IDX_32_SECTOR_DIR_DZR3            = ( RNG_BIG_SECTOR_DIR_DZR3          ) >> 5,
IDX_32_SECTOR_INV_DZR3            = ( RNG_BIG_SECTOR_INV_DZR3          ) >> 5,
IDX_32_PO_DIR_DZR3                = ( RNG_BIG_PO_DIR_DZR3              ) >> 5,
IDX_32_PO_INV_DZR3                = ( RNG_BIG_PO_INV_DZR3              ) >> 5,
IDX_32_DZR3                       = ( RNG_BIG_DZR3                     ) >> 5,
IDX_32_AMCZ_DZR3                  = ( RNG_BIG_AMCZ_DZR3                ) >> 5,
IDX_32_PO_AMCZ_DZR3               = ( RNG_BIG_PO_AMCZ_DZR3             ) >> 5,


U32_MSK_NKN_DZR                   = (RNG_BIG_NKN_DZR                   )&0x1f,
U32_MSK_CNKN_DZR                  = (RNG_BIG_CNKN_DZR                  )&0x1f,
U32_MSK_U_DZR_U_RSV_LESS_0_25P_UN = (RNG_BIG_U_DZR_U_RSV_LESS_0_25P_UN )&0x1f,
U32_MSK_PO2_I_BLK_DZR1            = (RNG_BIG_PO2_I_BLK_DZR1            )&0x1f,
U32_MSK_BLK_DZR1                  = (RNG_BIG_BLK_DZR1                  )&0x1f,
U32_MSK_PO_DZR1                   = (RNG_BIG_PO_DZR1                   )&0x1f,
U32_MSK_DZR1                      = (RNG_BIG_DZR1                      )&0x1f,
U32_MSK_PO_AMCZ_DZR1              = (RNG_BIG_PO_AMCZ_DZR1              )&0x1f,
U32_MSK_AMCZ_DZR1                 = (RNG_BIG_AMCZ_DZR1                 )&0x1f,
U32_MSK_BLOCK_PR_DZR2             = (RNG_BIG_BLOCK_PR_DZR2             )&0x1f,
U32_MSK_OP_PR_DZR2                = (RNG_BIG_OP_PR_DZR2                )&0x1f,
U32_MSK_ZBR_BLOCK_DZR2_I_R_3G     = (RNG_BIG_ZBR_BLOCK_DZR2_I_R_3G     )&0x1f,
U32_MSK_BLOCK_DZR2                = (RNG_BIG_BLOCK_DZR2                )&0x1f,
U32_MSK_BLK_DZR2_I_RSV_3G_DIV_1G  = (RNG_BIG_BLK_DZR2_I_RSV_3G_DIV_1G  )&0x1f,
U32_MSK_BLK_DZR2                  = (RNG_BIG_BLK_DZR2                  )&0x1f,
U32_MSK_SECTOR_DIR_DZR2           = (RNG_BIG_SECTOR_DIR_DZR2           )&0x1f,
U32_MSK_SECTOR_INV_DZR2           = (RNG_BIG_SECTOR_INV_DZR2           )&0x1f,
U32_MSK_PO_DIR_DZR2               = (RNG_BIG_PO_DIR_DZR2               )&0x1f,
U32_MSK_PO_INV_DZR2               = (RNG_BIG_PO_INV_DZR2               )&0x1f,
U32_MSK_DZR2                      = (RNG_BIG_DZR2                      )&0x1f,
U32_MSK_AMCZ_DZR2                 = (RNG_BIG_AMCZ_DZR2                 )&0x1f,
U32_MSK_PO_AMCZ_DZR2              = (RNG_BIG_PO_AMCZ_DZR2              )&0x1f,
U32_MSK_BLOCK_PR_DZR3             = (RNG_BIG_BLOCK_PR_DZR3             )&0x1f,
U32_MSK_OP_PR_DZR3                = (RNG_BIG_OP_PR_DZR3                )&0x1f,
U32_MSK_ZBR_BLOCK_DZR3_I_R_3G     = (RNG_BIG_ZBR_BLOCK_DZR3_I_R_3G     )&0x1f,
U32_MSK_BLOCK_DZR3                = (RNG_BIG_BLOCK_DZR3                )&0x1f,
U32_MSK_BLK_DZR3_I_RSV_3G_DIV_1G  = (RNG_BIG_BLK_DZR3_I_RSV_3G_DIV_1G  )&0x1f,
U32_MSK_BLK_DZR3                  = (RNG_BIG_BLK_DZR3                  )&0x1f,
U32_MSK_SECTOR_DIR_DZR3           = (RNG_BIG_SECTOR_DIR_DZR3           )&0x1f,
U32_MSK_SECTOR_INV_DZR3           = (RNG_BIG_SECTOR_INV_DZR3           )&0x1f,
U32_MSK_PO_DIR_DZR3               = (RNG_BIG_PO_DIR_DZR3               )&0x1f,
U32_MSK_PO_INV_DZR3               = (RNG_BIG_PO_INV_DZR3               )&0x1f,
U32_MSK_DZR3                      = (RNG_BIG_DZR3                      )&0x1f,
U32_MSK_AMCZ_DZR3                 = (RNG_BIG_AMCZ_DZR3                 )&0x1f,
U32_MSK_PO_AMCZ_DZR3              = (RNG_BIG_PO_AMCZ_DZR3              )&0x1f,


NKN_DZR_CMD_00 = ((IDX_32_NKN_DZR ==  0)<< U32_MSK_NKN_DZR),
NKN_DZR_CMD_01 = ((IDX_32_NKN_DZR ==  1)<< U32_MSK_NKN_DZR),
NKN_DZR_CMD_02 = ((IDX_32_NKN_DZR ==  2)<< U32_MSK_NKN_DZR),
NKN_DZR_CMD_03 = ((IDX_32_NKN_DZR ==  3)<< U32_MSK_NKN_DZR),
NKN_DZR_CMD_04 = ((IDX_32_NKN_DZR ==  4)<< U32_MSK_NKN_DZR),
NKN_DZR_CMD_05 = ((IDX_32_NKN_DZR ==  5)<< U32_MSK_NKN_DZR),
NKN_DZR_CMD_06 = ((IDX_32_NKN_DZR ==  6)<< U32_MSK_NKN_DZR),
NKN_DZR_CMD_07 = ((IDX_32_NKN_DZR ==  7)<< U32_MSK_NKN_DZR),
NKN_DZR_CMD_08 = ((IDX_32_NKN_DZR ==  8)<< U32_MSK_NKN_DZR),
NKN_DZR_CMD_09 = ((IDX_32_NKN_DZR ==  9)<< U32_MSK_NKN_DZR),
NKN_DZR_CMD_10 = ((IDX_32_NKN_DZR == 10)<< U32_MSK_NKN_DZR),
NKN_DZR_CMD_11 = ((IDX_32_NKN_DZR == 11)<< U32_MSK_NKN_DZR),
                    
                    
CNKN_DZR_CMD_00 = ((IDX_32_CNKN_DZR ==  0)<< U32_MSK_CNKN_DZR),
CNKN_DZR_CMD_01 = ((IDX_32_CNKN_DZR ==  1)<< U32_MSK_CNKN_DZR),
CNKN_DZR_CMD_02 = ((IDX_32_CNKN_DZR ==  2)<< U32_MSK_CNKN_DZR),
CNKN_DZR_CMD_03 = ((IDX_32_CNKN_DZR ==  3)<< U32_MSK_CNKN_DZR),
CNKN_DZR_CMD_04 = ((IDX_32_CNKN_DZR ==  4)<< U32_MSK_CNKN_DZR),
CNKN_DZR_CMD_05 = ((IDX_32_CNKN_DZR ==  5)<< U32_MSK_CNKN_DZR),
CNKN_DZR_CMD_06 = ((IDX_32_CNKN_DZR ==  6)<< U32_MSK_CNKN_DZR),
CNKN_DZR_CMD_07 = ((IDX_32_CNKN_DZR ==  7)<< U32_MSK_CNKN_DZR),
CNKN_DZR_CMD_08 = ((IDX_32_CNKN_DZR ==  8)<< U32_MSK_CNKN_DZR),
CNKN_DZR_CMD_09 = ((IDX_32_CNKN_DZR ==  9)<< U32_MSK_CNKN_DZR),
CNKN_DZR_CMD_10 = ((IDX_32_CNKN_DZR == 10)<< U32_MSK_CNKN_DZR),
CNKN_DZR_CMD_11 = ((IDX_32_CNKN_DZR == 11)<< U32_MSK_CNKN_DZR),
                    
                    
U_DZR_U_RSV_LESS_0_25P_UN_CMD_00 = ((IDX_32_U_DZR_U_RSV_LESS_0_25P_UN ==  0)<< U32_MSK_U_DZR_U_RSV_LESS_0_25P_UN),
U_DZR_U_RSV_LESS_0_25P_UN_CMD_01 = ((IDX_32_U_DZR_U_RSV_LESS_0_25P_UN ==  1)<< U32_MSK_U_DZR_U_RSV_LESS_0_25P_UN),
U_DZR_U_RSV_LESS_0_25P_UN_CMD_02 = ((IDX_32_U_DZR_U_RSV_LESS_0_25P_UN ==  2)<< U32_MSK_U_DZR_U_RSV_LESS_0_25P_UN),
U_DZR_U_RSV_LESS_0_25P_UN_CMD_03 = ((IDX_32_U_DZR_U_RSV_LESS_0_25P_UN ==  3)<< U32_MSK_U_DZR_U_RSV_LESS_0_25P_UN),
U_DZR_U_RSV_LESS_0_25P_UN_CMD_04 = ((IDX_32_U_DZR_U_RSV_LESS_0_25P_UN ==  4)<< U32_MSK_U_DZR_U_RSV_LESS_0_25P_UN),
U_DZR_U_RSV_LESS_0_25P_UN_CMD_05 = ((IDX_32_U_DZR_U_RSV_LESS_0_25P_UN ==  5)<< U32_MSK_U_DZR_U_RSV_LESS_0_25P_UN),
U_DZR_U_RSV_LESS_0_25P_UN_CMD_06 = ((IDX_32_U_DZR_U_RSV_LESS_0_25P_UN ==  6)<< U32_MSK_U_DZR_U_RSV_LESS_0_25P_UN),
U_DZR_U_RSV_LESS_0_25P_UN_CMD_07 = ((IDX_32_U_DZR_U_RSV_LESS_0_25P_UN ==  7)<< U32_MSK_U_DZR_U_RSV_LESS_0_25P_UN),
U_DZR_U_RSV_LESS_0_25P_UN_CMD_08 = ((IDX_32_U_DZR_U_RSV_LESS_0_25P_UN ==  8)<< U32_MSK_U_DZR_U_RSV_LESS_0_25P_UN),
U_DZR_U_RSV_LESS_0_25P_UN_CMD_09 = ((IDX_32_U_DZR_U_RSV_LESS_0_25P_UN ==  9)<< U32_MSK_U_DZR_U_RSV_LESS_0_25P_UN),
U_DZR_U_RSV_LESS_0_25P_UN_CMD_10 = ((IDX_32_U_DZR_U_RSV_LESS_0_25P_UN == 10)<< U32_MSK_U_DZR_U_RSV_LESS_0_25P_UN),
U_DZR_U_RSV_LESS_0_25P_UN_CMD_11 = ((IDX_32_U_DZR_U_RSV_LESS_0_25P_UN == 11)<< U32_MSK_U_DZR_U_RSV_LESS_0_25P_UN),
                    
                    
PO2_I_BLK_DZR1_CMD_00 = ((IDX_32_PO2_I_BLK_DZR1 ==  0)<< U32_MSK_PO2_I_BLK_DZR1),
PO2_I_BLK_DZR1_CMD_01 = ((IDX_32_PO2_I_BLK_DZR1 ==  1)<< U32_MSK_PO2_I_BLK_DZR1),
PO2_I_BLK_DZR1_CMD_02 = ((IDX_32_PO2_I_BLK_DZR1 ==  2)<< U32_MSK_PO2_I_BLK_DZR1),
PO2_I_BLK_DZR1_CMD_03 = ((IDX_32_PO2_I_BLK_DZR1 ==  3)<< U32_MSK_PO2_I_BLK_DZR1),
PO2_I_BLK_DZR1_CMD_04 = ((IDX_32_PO2_I_BLK_DZR1 ==  4)<< U32_MSK_PO2_I_BLK_DZR1),
PO2_I_BLK_DZR1_CMD_05 = ((IDX_32_PO2_I_BLK_DZR1 ==  5)<< U32_MSK_PO2_I_BLK_DZR1),
PO2_I_BLK_DZR1_CMD_06 = ((IDX_32_PO2_I_BLK_DZR1 ==  6)<< U32_MSK_PO2_I_BLK_DZR1),
PO2_I_BLK_DZR1_CMD_07 = ((IDX_32_PO2_I_BLK_DZR1 ==  7)<< U32_MSK_PO2_I_BLK_DZR1),
PO2_I_BLK_DZR1_CMD_08 = ((IDX_32_PO2_I_BLK_DZR1 ==  8)<< U32_MSK_PO2_I_BLK_DZR1),
PO2_I_BLK_DZR1_CMD_09 = ((IDX_32_PO2_I_BLK_DZR1 ==  9)<< U32_MSK_PO2_I_BLK_DZR1),
PO2_I_BLK_DZR1_CMD_10 = ((IDX_32_PO2_I_BLK_DZR1 == 10)<< U32_MSK_PO2_I_BLK_DZR1),
PO2_I_BLK_DZR1_CMD_11 = ((IDX_32_PO2_I_BLK_DZR1 == 11)<< U32_MSK_PO2_I_BLK_DZR1),

BLK_DZR1_CMD_00 = ((IDX_32_BLK_DZR1 ==  0)<< U32_MSK_BLK_DZR1),
BLK_DZR1_CMD_01 = ((IDX_32_BLK_DZR1 ==  1)<< U32_MSK_BLK_DZR1),
BLK_DZR1_CMD_02 = ((IDX_32_BLK_DZR1 ==  2)<< U32_MSK_BLK_DZR1),
BLK_DZR1_CMD_03 = ((IDX_32_BLK_DZR1 ==  3)<< U32_MSK_BLK_DZR1),
BLK_DZR1_CMD_04 = ((IDX_32_BLK_DZR1 ==  4)<< U32_MSK_BLK_DZR1),
BLK_DZR1_CMD_05 = ((IDX_32_BLK_DZR1 ==  5)<< U32_MSK_BLK_DZR1),
BLK_DZR1_CMD_06 = ((IDX_32_BLK_DZR1 ==  6)<< U32_MSK_BLK_DZR1),
BLK_DZR1_CMD_07 = ((IDX_32_BLK_DZR1 ==  7)<< U32_MSK_BLK_DZR1),
BLK_DZR1_CMD_08 = ((IDX_32_BLK_DZR1 ==  8)<< U32_MSK_BLK_DZR1),
BLK_DZR1_CMD_09 = ((IDX_32_BLK_DZR1 ==  9)<< U32_MSK_BLK_DZR1),
BLK_DZR1_CMD_10 = ((IDX_32_BLK_DZR1 == 10)<< U32_MSK_BLK_DZR1),
BLK_DZR1_CMD_11 = ((IDX_32_BLK_DZR1 == 11)<< U32_MSK_BLK_DZR1),
                    
                    
PO_DZR1_CMD_00 = ((IDX_32_PO_DZR1 ==  0)<< U32_MSK_PO_DZR1),
PO_DZR1_CMD_01 = ((IDX_32_PO_DZR1 ==  1)<< U32_MSK_PO_DZR1),
PO_DZR1_CMD_02 = ((IDX_32_PO_DZR1 ==  2)<< U32_MSK_PO_DZR1),
PO_DZR1_CMD_03 = ((IDX_32_PO_DZR1 ==  3)<< U32_MSK_PO_DZR1),
PO_DZR1_CMD_04 = ((IDX_32_PO_DZR1 ==  4)<< U32_MSK_PO_DZR1),
PO_DZR1_CMD_05 = ((IDX_32_PO_DZR1 ==  5)<< U32_MSK_PO_DZR1),
PO_DZR1_CMD_06 = ((IDX_32_PO_DZR1 ==  6)<< U32_MSK_PO_DZR1),
PO_DZR1_CMD_07 = ((IDX_32_PO_DZR1 ==  7)<< U32_MSK_PO_DZR1),
PO_DZR1_CMD_08 = ((IDX_32_PO_DZR1 ==  8)<< U32_MSK_PO_DZR1),
PO_DZR1_CMD_09 = ((IDX_32_PO_DZR1 ==  9)<< U32_MSK_PO_DZR1),
PO_DZR1_CMD_10 = ((IDX_32_PO_DZR1 == 10)<< U32_MSK_PO_DZR1),
PO_DZR1_CMD_11 = ((IDX_32_PO_DZR1 == 11)<< U32_MSK_PO_DZR1),
                    
                    
DZR1_CMD_00 = ((IDX_32_DZR1 ==  0)<< U32_MSK_DZR1),
DZR1_CMD_01 = ((IDX_32_DZR1 ==  1)<< U32_MSK_DZR1),
DZR1_CMD_02 = ((IDX_32_DZR1 ==  2)<< U32_MSK_DZR1),
DZR1_CMD_03 = ((IDX_32_DZR1 ==  3)<< U32_MSK_DZR1),
DZR1_CMD_04 = ((IDX_32_DZR1 ==  4)<< U32_MSK_DZR1),
DZR1_CMD_05 = ((IDX_32_DZR1 ==  5)<< U32_MSK_DZR1),
DZR1_CMD_06 = ((IDX_32_DZR1 ==  6)<< U32_MSK_DZR1),
DZR1_CMD_07 = ((IDX_32_DZR1 ==  7)<< U32_MSK_DZR1),
DZR1_CMD_08 = ((IDX_32_DZR1 ==  8)<< U32_MSK_DZR1),
DZR1_CMD_09 = ((IDX_32_DZR1 ==  9)<< U32_MSK_DZR1),
DZR1_CMD_10 = ((IDX_32_DZR1 == 10)<< U32_MSK_DZR1),
DZR1_CMD_11 = ((IDX_32_DZR1 == 11)<< U32_MSK_DZR1),
                    
                    
PO_AMCZ_DZR1_CMD_00 = ((IDX_32_PO_AMCZ_DZR1 ==  0)<< U32_MSK_PO_AMCZ_DZR1),
PO_AMCZ_DZR1_CMD_01 = ((IDX_32_PO_AMCZ_DZR1 ==  1)<< U32_MSK_PO_AMCZ_DZR1),
PO_AMCZ_DZR1_CMD_02 = ((IDX_32_PO_AMCZ_DZR1 ==  2)<< U32_MSK_PO_AMCZ_DZR1),
PO_AMCZ_DZR1_CMD_03 = ((IDX_32_PO_AMCZ_DZR1 ==  3)<< U32_MSK_PO_AMCZ_DZR1),
PO_AMCZ_DZR1_CMD_04 = ((IDX_32_PO_AMCZ_DZR1 ==  4)<< U32_MSK_PO_AMCZ_DZR1),
PO_AMCZ_DZR1_CMD_05 = ((IDX_32_PO_AMCZ_DZR1 ==  5)<< U32_MSK_PO_AMCZ_DZR1),
PO_AMCZ_DZR1_CMD_06 = ((IDX_32_PO_AMCZ_DZR1 ==  6)<< U32_MSK_PO_AMCZ_DZR1),
PO_AMCZ_DZR1_CMD_07 = ((IDX_32_PO_AMCZ_DZR1 ==  7)<< U32_MSK_PO_AMCZ_DZR1),
PO_AMCZ_DZR1_CMD_08 = ((IDX_32_PO_AMCZ_DZR1 ==  8)<< U32_MSK_PO_AMCZ_DZR1),
PO_AMCZ_DZR1_CMD_09 = ((IDX_32_PO_AMCZ_DZR1 ==  9)<< U32_MSK_PO_AMCZ_DZR1),
PO_AMCZ_DZR1_CMD_10 = ((IDX_32_PO_AMCZ_DZR1 == 10)<< U32_MSK_PO_AMCZ_DZR1),
PO_AMCZ_DZR1_CMD_11 = ((IDX_32_PO_AMCZ_DZR1 == 11)<< U32_MSK_PO_AMCZ_DZR1),

AMCZ_DZR1_CMD_00 = ((IDX_32_AMCZ_DZR1 ==  0)<< U32_MSK_AMCZ_DZR1),
AMCZ_DZR1_CMD_01 = ((IDX_32_AMCZ_DZR1 ==  1)<< U32_MSK_AMCZ_DZR1),
AMCZ_DZR1_CMD_02 = ((IDX_32_AMCZ_DZR1 ==  2)<< U32_MSK_AMCZ_DZR1),
AMCZ_DZR1_CMD_03 = ((IDX_32_AMCZ_DZR1 ==  3)<< U32_MSK_AMCZ_DZR1),
AMCZ_DZR1_CMD_04 = ((IDX_32_AMCZ_DZR1 ==  4)<< U32_MSK_AMCZ_DZR1),
AMCZ_DZR1_CMD_05 = ((IDX_32_AMCZ_DZR1 ==  5)<< U32_MSK_AMCZ_DZR1),
AMCZ_DZR1_CMD_06 = ((IDX_32_AMCZ_DZR1 ==  6)<< U32_MSK_AMCZ_DZR1),
AMCZ_DZR1_CMD_07 = ((IDX_32_AMCZ_DZR1 ==  7)<< U32_MSK_AMCZ_DZR1),
AMCZ_DZR1_CMD_08 = ((IDX_32_AMCZ_DZR1 ==  8)<< U32_MSK_AMCZ_DZR1),
AMCZ_DZR1_CMD_09 = ((IDX_32_AMCZ_DZR1 ==  9)<< U32_MSK_AMCZ_DZR1),
AMCZ_DZR1_CMD_10 = ((IDX_32_AMCZ_DZR1 == 10)<< U32_MSK_AMCZ_DZR1),
AMCZ_DZR1_CMD_11 = ((IDX_32_AMCZ_DZR1 == 11)<< U32_MSK_AMCZ_DZR1),
                    
                    
BLOCK_PR_DZR2_CMD_00 = ((IDX_32_BLOCK_PR_DZR2 ==  0)<< U32_MSK_BLOCK_PR_DZR2),
BLOCK_PR_DZR2_CMD_01 = ((IDX_32_BLOCK_PR_DZR2 ==  1)<< U32_MSK_BLOCK_PR_DZR2),
BLOCK_PR_DZR2_CMD_02 = ((IDX_32_BLOCK_PR_DZR2 ==  2)<< U32_MSK_BLOCK_PR_DZR2),
BLOCK_PR_DZR2_CMD_03 = ((IDX_32_BLOCK_PR_DZR2 ==  3)<< U32_MSK_BLOCK_PR_DZR2),
BLOCK_PR_DZR2_CMD_04 = ((IDX_32_BLOCK_PR_DZR2 ==  4)<< U32_MSK_BLOCK_PR_DZR2),
BLOCK_PR_DZR2_CMD_05 = ((IDX_32_BLOCK_PR_DZR2 ==  5)<< U32_MSK_BLOCK_PR_DZR2),
BLOCK_PR_DZR2_CMD_06 = ((IDX_32_BLOCK_PR_DZR2 ==  6)<< U32_MSK_BLOCK_PR_DZR2),
BLOCK_PR_DZR2_CMD_07 = ((IDX_32_BLOCK_PR_DZR2 ==  7)<< U32_MSK_BLOCK_PR_DZR2),
BLOCK_PR_DZR2_CMD_08 = ((IDX_32_BLOCK_PR_DZR2 ==  8)<< U32_MSK_BLOCK_PR_DZR2),
BLOCK_PR_DZR2_CMD_09 = ((IDX_32_BLOCK_PR_DZR2 ==  9)<< U32_MSK_BLOCK_PR_DZR2),
BLOCK_PR_DZR2_CMD_10 = ((IDX_32_BLOCK_PR_DZR2 == 10)<< U32_MSK_BLOCK_PR_DZR2),
BLOCK_PR_DZR2_CMD_11 = ((IDX_32_BLOCK_PR_DZR2 == 11)<< U32_MSK_BLOCK_PR_DZR2),
                    
                    
OP_PR_DZR2_CMD_00 = ((IDX_32_OP_PR_DZR2 ==  0)<< U32_MSK_OP_PR_DZR2),
OP_PR_DZR2_CMD_01 = ((IDX_32_OP_PR_DZR2 ==  1)<< U32_MSK_OP_PR_DZR2),
OP_PR_DZR2_CMD_02 = ((IDX_32_OP_PR_DZR2 ==  2)<< U32_MSK_OP_PR_DZR2),
OP_PR_DZR2_CMD_03 = ((IDX_32_OP_PR_DZR2 ==  3)<< U32_MSK_OP_PR_DZR2),
OP_PR_DZR2_CMD_04 = ((IDX_32_OP_PR_DZR2 ==  4)<< U32_MSK_OP_PR_DZR2),
OP_PR_DZR2_CMD_05 = ((IDX_32_OP_PR_DZR2 ==  5)<< U32_MSK_OP_PR_DZR2),
OP_PR_DZR2_CMD_06 = ((IDX_32_OP_PR_DZR2 ==  6)<< U32_MSK_OP_PR_DZR2),
OP_PR_DZR2_CMD_07 = ((IDX_32_OP_PR_DZR2 ==  7)<< U32_MSK_OP_PR_DZR2),
OP_PR_DZR2_CMD_08 = ((IDX_32_OP_PR_DZR2 ==  8)<< U32_MSK_OP_PR_DZR2),
OP_PR_DZR2_CMD_09 = ((IDX_32_OP_PR_DZR2 ==  9)<< U32_MSK_OP_PR_DZR2),
OP_PR_DZR2_CMD_10 = ((IDX_32_OP_PR_DZR2 == 10)<< U32_MSK_OP_PR_DZR2),
OP_PR_DZR2_CMD_11 = ((IDX_32_OP_PR_DZR2 == 11)<< U32_MSK_OP_PR_DZR2),
                    
                    
ZBR_BLOCK_DZR2_I_R_3G_CMD_00 = ((IDX_32_ZBR_BLOCK_DZR2_I_R_3G ==  0)<< U32_MSK_ZBR_BLOCK_DZR2_I_R_3G),
ZBR_BLOCK_DZR2_I_R_3G_CMD_01 = ((IDX_32_ZBR_BLOCK_DZR2_I_R_3G ==  1)<< U32_MSK_ZBR_BLOCK_DZR2_I_R_3G),
ZBR_BLOCK_DZR2_I_R_3G_CMD_02 = ((IDX_32_ZBR_BLOCK_DZR2_I_R_3G ==  2)<< U32_MSK_ZBR_BLOCK_DZR2_I_R_3G),
ZBR_BLOCK_DZR2_I_R_3G_CMD_03 = ((IDX_32_ZBR_BLOCK_DZR2_I_R_3G ==  3)<< U32_MSK_ZBR_BLOCK_DZR2_I_R_3G),
ZBR_BLOCK_DZR2_I_R_3G_CMD_04 = ((IDX_32_ZBR_BLOCK_DZR2_I_R_3G ==  4)<< U32_MSK_ZBR_BLOCK_DZR2_I_R_3G),
ZBR_BLOCK_DZR2_I_R_3G_CMD_05 = ((IDX_32_ZBR_BLOCK_DZR2_I_R_3G ==  5)<< U32_MSK_ZBR_BLOCK_DZR2_I_R_3G),
ZBR_BLOCK_DZR2_I_R_3G_CMD_06 = ((IDX_32_ZBR_BLOCK_DZR2_I_R_3G ==  6)<< U32_MSK_ZBR_BLOCK_DZR2_I_R_3G),
ZBR_BLOCK_DZR2_I_R_3G_CMD_07 = ((IDX_32_ZBR_BLOCK_DZR2_I_R_3G ==  7)<< U32_MSK_ZBR_BLOCK_DZR2_I_R_3G),
ZBR_BLOCK_DZR2_I_R_3G_CMD_08 = ((IDX_32_ZBR_BLOCK_DZR2_I_R_3G ==  8)<< U32_MSK_ZBR_BLOCK_DZR2_I_R_3G),
ZBR_BLOCK_DZR2_I_R_3G_CMD_09 = ((IDX_32_ZBR_BLOCK_DZR2_I_R_3G ==  9)<< U32_MSK_ZBR_BLOCK_DZR2_I_R_3G),
ZBR_BLOCK_DZR2_I_R_3G_CMD_10 = ((IDX_32_ZBR_BLOCK_DZR2_I_R_3G == 10)<< U32_MSK_ZBR_BLOCK_DZR2_I_R_3G),
ZBR_BLOCK_DZR2_I_R_3G_CMD_11 = ((IDX_32_ZBR_BLOCK_DZR2_I_R_3G == 11)<< U32_MSK_ZBR_BLOCK_DZR2_I_R_3G),

BLOCK_DZR2_CMD_00 = ((IDX_32_BLOCK_DZR2 ==  0)<< U32_MSK_BLOCK_DZR2),
BLOCK_DZR2_CMD_01 = ((IDX_32_BLOCK_DZR2 ==  1)<< U32_MSK_BLOCK_DZR2),
BLOCK_DZR2_CMD_02 = ((IDX_32_BLOCK_DZR2 ==  2)<< U32_MSK_BLOCK_DZR2),
BLOCK_DZR2_CMD_03 = ((IDX_32_BLOCK_DZR2 ==  3)<< U32_MSK_BLOCK_DZR2),
BLOCK_DZR2_CMD_04 = ((IDX_32_BLOCK_DZR2 ==  4)<< U32_MSK_BLOCK_DZR2),
BLOCK_DZR2_CMD_05 = ((IDX_32_BLOCK_DZR2 ==  5)<< U32_MSK_BLOCK_DZR2),
BLOCK_DZR2_CMD_06 = ((IDX_32_BLOCK_DZR2 ==  6)<< U32_MSK_BLOCK_DZR2),
BLOCK_DZR2_CMD_07 = ((IDX_32_BLOCK_DZR2 ==  7)<< U32_MSK_BLOCK_DZR2),
BLOCK_DZR2_CMD_08 = ((IDX_32_BLOCK_DZR2 ==  8)<< U32_MSK_BLOCK_DZR2),
BLOCK_DZR2_CMD_09 = ((IDX_32_BLOCK_DZR2 ==  9)<< U32_MSK_BLOCK_DZR2),
BLOCK_DZR2_CMD_10 = ((IDX_32_BLOCK_DZR2 == 10)<< U32_MSK_BLOCK_DZR2),
BLOCK_DZR2_CMD_11 = ((IDX_32_BLOCK_DZR2 == 11)<< U32_MSK_BLOCK_DZR2),
                    
                    
BLK_DZR2_I_RSV_3G_DIV_1G_CMD_00 = ((IDX_32_BLK_DZR2_I_RSV_3G_DIV_1G ==  0)<< U32_MSK_BLK_DZR2_I_RSV_3G_DIV_1G),
BLK_DZR2_I_RSV_3G_DIV_1G_CMD_01 = ((IDX_32_BLK_DZR2_I_RSV_3G_DIV_1G ==  1)<< U32_MSK_BLK_DZR2_I_RSV_3G_DIV_1G),
BLK_DZR2_I_RSV_3G_DIV_1G_CMD_02 = ((IDX_32_BLK_DZR2_I_RSV_3G_DIV_1G ==  2)<< U32_MSK_BLK_DZR2_I_RSV_3G_DIV_1G),
BLK_DZR2_I_RSV_3G_DIV_1G_CMD_03 = ((IDX_32_BLK_DZR2_I_RSV_3G_DIV_1G ==  3)<< U32_MSK_BLK_DZR2_I_RSV_3G_DIV_1G),
BLK_DZR2_I_RSV_3G_DIV_1G_CMD_04 = ((IDX_32_BLK_DZR2_I_RSV_3G_DIV_1G ==  4)<< U32_MSK_BLK_DZR2_I_RSV_3G_DIV_1G),
BLK_DZR2_I_RSV_3G_DIV_1G_CMD_05 = ((IDX_32_BLK_DZR2_I_RSV_3G_DIV_1G ==  5)<< U32_MSK_BLK_DZR2_I_RSV_3G_DIV_1G),
BLK_DZR2_I_RSV_3G_DIV_1G_CMD_06 = ((IDX_32_BLK_DZR2_I_RSV_3G_DIV_1G ==  6)<< U32_MSK_BLK_DZR2_I_RSV_3G_DIV_1G),
BLK_DZR2_I_RSV_3G_DIV_1G_CMD_07 = ((IDX_32_BLK_DZR2_I_RSV_3G_DIV_1G ==  7)<< U32_MSK_BLK_DZR2_I_RSV_3G_DIV_1G),
BLK_DZR2_I_RSV_3G_DIV_1G_CMD_08 = ((IDX_32_BLK_DZR2_I_RSV_3G_DIV_1G ==  8)<< U32_MSK_BLK_DZR2_I_RSV_3G_DIV_1G),
BLK_DZR2_I_RSV_3G_DIV_1G_CMD_09 = ((IDX_32_BLK_DZR2_I_RSV_3G_DIV_1G ==  9)<< U32_MSK_BLK_DZR2_I_RSV_3G_DIV_1G),
BLK_DZR2_I_RSV_3G_DIV_1G_CMD_10 = ((IDX_32_BLK_DZR2_I_RSV_3G_DIV_1G == 10)<< U32_MSK_BLK_DZR2_I_RSV_3G_DIV_1G),
BLK_DZR2_I_RSV_3G_DIV_1G_CMD_11 = ((IDX_32_BLK_DZR2_I_RSV_3G_DIV_1G == 11)<< U32_MSK_BLK_DZR2_I_RSV_3G_DIV_1G),
                    
                    
BLK_DZR2_CMD_00 = ((IDX_32_BLK_DZR2 ==  0)<< U32_MSK_BLK_DZR2),
BLK_DZR2_CMD_01 = ((IDX_32_BLK_DZR2 ==  1)<< U32_MSK_BLK_DZR2),
BLK_DZR2_CMD_02 = ((IDX_32_BLK_DZR2 ==  2)<< U32_MSK_BLK_DZR2),
BLK_DZR2_CMD_03 = ((IDX_32_BLK_DZR2 ==  3)<< U32_MSK_BLK_DZR2),
BLK_DZR2_CMD_04 = ((IDX_32_BLK_DZR2 ==  4)<< U32_MSK_BLK_DZR2),
BLK_DZR2_CMD_05 = ((IDX_32_BLK_DZR2 ==  5)<< U32_MSK_BLK_DZR2),
BLK_DZR2_CMD_06 = ((IDX_32_BLK_DZR2 ==  6)<< U32_MSK_BLK_DZR2),
BLK_DZR2_CMD_07 = ((IDX_32_BLK_DZR2 ==  7)<< U32_MSK_BLK_DZR2),
BLK_DZR2_CMD_08 = ((IDX_32_BLK_DZR2 ==  8)<< U32_MSK_BLK_DZR2),
BLK_DZR2_CMD_09 = ((IDX_32_BLK_DZR2 ==  9)<< U32_MSK_BLK_DZR2),
BLK_DZR2_CMD_10 = ((IDX_32_BLK_DZR2 == 10)<< U32_MSK_BLK_DZR2),
BLK_DZR2_CMD_11 = ((IDX_32_BLK_DZR2 == 11)<< U32_MSK_BLK_DZR2),
                    
                    
SECTOR_DIR_DZR2_CMD_00 = ((IDX_32_SECTOR_DIR_DZR2 ==  0)<< U32_MSK_SECTOR_DIR_DZR2),
SECTOR_DIR_DZR2_CMD_01 = ((IDX_32_SECTOR_DIR_DZR2 ==  1)<< U32_MSK_SECTOR_DIR_DZR2),
SECTOR_DIR_DZR2_CMD_02 = ((IDX_32_SECTOR_DIR_DZR2 ==  2)<< U32_MSK_SECTOR_DIR_DZR2),
SECTOR_DIR_DZR2_CMD_03 = ((IDX_32_SECTOR_DIR_DZR2 ==  3)<< U32_MSK_SECTOR_DIR_DZR2),
SECTOR_DIR_DZR2_CMD_04 = ((IDX_32_SECTOR_DIR_DZR2 ==  4)<< U32_MSK_SECTOR_DIR_DZR2),
SECTOR_DIR_DZR2_CMD_05 = ((IDX_32_SECTOR_DIR_DZR2 ==  5)<< U32_MSK_SECTOR_DIR_DZR2),
SECTOR_DIR_DZR2_CMD_06 = ((IDX_32_SECTOR_DIR_DZR2 ==  6)<< U32_MSK_SECTOR_DIR_DZR2),
SECTOR_DIR_DZR2_CMD_07 = ((IDX_32_SECTOR_DIR_DZR2 ==  7)<< U32_MSK_SECTOR_DIR_DZR2),
SECTOR_DIR_DZR2_CMD_08 = ((IDX_32_SECTOR_DIR_DZR2 ==  8)<< U32_MSK_SECTOR_DIR_DZR2),
SECTOR_DIR_DZR2_CMD_09 = ((IDX_32_SECTOR_DIR_DZR2 ==  9)<< U32_MSK_SECTOR_DIR_DZR2),
SECTOR_DIR_DZR2_CMD_10 = ((IDX_32_SECTOR_DIR_DZR2 == 10)<< U32_MSK_SECTOR_DIR_DZR2),
SECTOR_DIR_DZR2_CMD_11 = ((IDX_32_SECTOR_DIR_DZR2 == 11)<< U32_MSK_SECTOR_DIR_DZR2),


SECTOR_INV_DZR2_CMD_00 = ((IDX_32_SECTOR_INV_DZR2 ==  0)<< U32_MSK_SECTOR_INV_DZR2),
SECTOR_INV_DZR2_CMD_01 = ((IDX_32_SECTOR_INV_DZR2 ==  1)<< U32_MSK_SECTOR_INV_DZR2),
SECTOR_INV_DZR2_CMD_02 = ((IDX_32_SECTOR_INV_DZR2 ==  2)<< U32_MSK_SECTOR_INV_DZR2),
SECTOR_INV_DZR2_CMD_03 = ((IDX_32_SECTOR_INV_DZR2 ==  3)<< U32_MSK_SECTOR_INV_DZR2),
SECTOR_INV_DZR2_CMD_04 = ((IDX_32_SECTOR_INV_DZR2 ==  4)<< U32_MSK_SECTOR_INV_DZR2),
SECTOR_INV_DZR2_CMD_05 = ((IDX_32_SECTOR_INV_DZR2 ==  5)<< U32_MSK_SECTOR_INV_DZR2),
SECTOR_INV_DZR2_CMD_06 = ((IDX_32_SECTOR_INV_DZR2 ==  6)<< U32_MSK_SECTOR_INV_DZR2),
SECTOR_INV_DZR2_CMD_07 = ((IDX_32_SECTOR_INV_DZR2 ==  7)<< U32_MSK_SECTOR_INV_DZR2),
SECTOR_INV_DZR2_CMD_08 = ((IDX_32_SECTOR_INV_DZR2 ==  8)<< U32_MSK_SECTOR_INV_DZR2),
SECTOR_INV_DZR2_CMD_09 = ((IDX_32_SECTOR_INV_DZR2 ==  9)<< U32_MSK_SECTOR_INV_DZR2),
SECTOR_INV_DZR2_CMD_10 = ((IDX_32_SECTOR_INV_DZR2 == 10)<< U32_MSK_SECTOR_INV_DZR2),
SECTOR_INV_DZR2_CMD_11 = ((IDX_32_SECTOR_INV_DZR2 == 11)<< U32_MSK_SECTOR_INV_DZR2),
                    
                    
PO_DIR_DZR2_CMD_00 = ((IDX_32_PO_DIR_DZR2 ==  0)<< U32_MSK_PO_DIR_DZR2),
PO_DIR_DZR2_CMD_01 = ((IDX_32_PO_DIR_DZR2 ==  1)<< U32_MSK_PO_DIR_DZR2),
PO_DIR_DZR2_CMD_02 = ((IDX_32_PO_DIR_DZR2 ==  2)<< U32_MSK_PO_DIR_DZR2),
PO_DIR_DZR2_CMD_03 = ((IDX_32_PO_DIR_DZR2 ==  3)<< U32_MSK_PO_DIR_DZR2),
PO_DIR_DZR2_CMD_04 = ((IDX_32_PO_DIR_DZR2 ==  4)<< U32_MSK_PO_DIR_DZR2),
PO_DIR_DZR2_CMD_05 = ((IDX_32_PO_DIR_DZR2 ==  5)<< U32_MSK_PO_DIR_DZR2),
PO_DIR_DZR2_CMD_06 = ((IDX_32_PO_DIR_DZR2 ==  6)<< U32_MSK_PO_DIR_DZR2),
PO_DIR_DZR2_CMD_07 = ((IDX_32_PO_DIR_DZR2 ==  7)<< U32_MSK_PO_DIR_DZR2),
PO_DIR_DZR2_CMD_08 = ((IDX_32_PO_DIR_DZR2 ==  8)<< U32_MSK_PO_DIR_DZR2),
PO_DIR_DZR2_CMD_09 = ((IDX_32_PO_DIR_DZR2 ==  9)<< U32_MSK_PO_DIR_DZR2),
PO_DIR_DZR2_CMD_10 = ((IDX_32_PO_DIR_DZR2 == 10)<< U32_MSK_PO_DIR_DZR2),
PO_DIR_DZR2_CMD_11 = ((IDX_32_PO_DIR_DZR2 == 11)<< U32_MSK_PO_DIR_DZR2),
                    
                    
PO_INV_DZR2_CMD_00 = ((IDX_32_PO_INV_DZR2 ==  0)<< U32_MSK_PO_INV_DZR2),
PO_INV_DZR2_CMD_01 = ((IDX_32_PO_INV_DZR2 ==  1)<< U32_MSK_PO_INV_DZR2),
PO_INV_DZR2_CMD_02 = ((IDX_32_PO_INV_DZR2 ==  2)<< U32_MSK_PO_INV_DZR2),
PO_INV_DZR2_CMD_03 = ((IDX_32_PO_INV_DZR2 ==  3)<< U32_MSK_PO_INV_DZR2),
PO_INV_DZR2_CMD_04 = ((IDX_32_PO_INV_DZR2 ==  4)<< U32_MSK_PO_INV_DZR2),
PO_INV_DZR2_CMD_05 = ((IDX_32_PO_INV_DZR2 ==  5)<< U32_MSK_PO_INV_DZR2),
PO_INV_DZR2_CMD_06 = ((IDX_32_PO_INV_DZR2 ==  6)<< U32_MSK_PO_INV_DZR2),
PO_INV_DZR2_CMD_07 = ((IDX_32_PO_INV_DZR2 ==  7)<< U32_MSK_PO_INV_DZR2),
PO_INV_DZR2_CMD_08 = ((IDX_32_PO_INV_DZR2 ==  8)<< U32_MSK_PO_INV_DZR2),
PO_INV_DZR2_CMD_09 = ((IDX_32_PO_INV_DZR2 ==  9)<< U32_MSK_PO_INV_DZR2),
PO_INV_DZR2_CMD_10 = ((IDX_32_PO_INV_DZR2 == 10)<< U32_MSK_PO_INV_DZR2),
PO_INV_DZR2_CMD_11 = ((IDX_32_PO_INV_DZR2 == 11)<< U32_MSK_PO_INV_DZR2),
                    
                    
DZR2_CMD_00 = ((IDX_32_DZR2 ==  0)<< U32_MSK_DZR2),
DZR2_CMD_01 = ((IDX_32_DZR2 ==  1)<< U32_MSK_DZR2),
DZR2_CMD_02 = ((IDX_32_DZR2 ==  2)<< U32_MSK_DZR2),
DZR2_CMD_03 = ((IDX_32_DZR2 ==  3)<< U32_MSK_DZR2),
DZR2_CMD_04 = ((IDX_32_DZR2 ==  4)<< U32_MSK_DZR2),
DZR2_CMD_05 = ((IDX_32_DZR2 ==  5)<< U32_MSK_DZR2),
DZR2_CMD_06 = ((IDX_32_DZR2 ==  6)<< U32_MSK_DZR2),
DZR2_CMD_07 = ((IDX_32_DZR2 ==  7)<< U32_MSK_DZR2),
DZR2_CMD_08 = ((IDX_32_DZR2 ==  8)<< U32_MSK_DZR2),
DZR2_CMD_09 = ((IDX_32_DZR2 ==  9)<< U32_MSK_DZR2),
DZR2_CMD_10 = ((IDX_32_DZR2 == 10)<< U32_MSK_DZR2),
DZR2_CMD_11 = ((IDX_32_DZR2 == 11)<< U32_MSK_DZR2),


AMCZ_DZR2_CMD_00 = ((IDX_32_AMCZ_DZR2 ==  0)<< U32_MSK_AMCZ_DZR2),
AMCZ_DZR2_CMD_01 = ((IDX_32_AMCZ_DZR2 ==  1)<< U32_MSK_AMCZ_DZR2),
AMCZ_DZR2_CMD_02 = ((IDX_32_AMCZ_DZR2 ==  2)<< U32_MSK_AMCZ_DZR2),
AMCZ_DZR2_CMD_03 = ((IDX_32_AMCZ_DZR2 ==  3)<< U32_MSK_AMCZ_DZR2),
AMCZ_DZR2_CMD_04 = ((IDX_32_AMCZ_DZR2 ==  4)<< U32_MSK_AMCZ_DZR2),
AMCZ_DZR2_CMD_05 = ((IDX_32_AMCZ_DZR2 ==  5)<< U32_MSK_AMCZ_DZR2),
AMCZ_DZR2_CMD_06 = ((IDX_32_AMCZ_DZR2 ==  6)<< U32_MSK_AMCZ_DZR2),
AMCZ_DZR2_CMD_07 = ((IDX_32_AMCZ_DZR2 ==  7)<< U32_MSK_AMCZ_DZR2),
AMCZ_DZR2_CMD_08 = ((IDX_32_AMCZ_DZR2 ==  8)<< U32_MSK_AMCZ_DZR2),
AMCZ_DZR2_CMD_09 = ((IDX_32_AMCZ_DZR2 ==  9)<< U32_MSK_AMCZ_DZR2),
AMCZ_DZR2_CMD_10 = ((IDX_32_AMCZ_DZR2 == 10)<< U32_MSK_AMCZ_DZR2),
AMCZ_DZR2_CMD_11 = ((IDX_32_AMCZ_DZR2 == 11)<< U32_MSK_AMCZ_DZR2),
                    
                    
PO_AMCZ_DZR2_CMD_00 = ((IDX_32_PO_AMCZ_DZR2  ==  0)<< U32_MSK_PO_AMCZ_DZR2 ),
PO_AMCZ_DZR2_CMD_01 = ((IDX_32_PO_AMCZ_DZR2  ==  1)<< U32_MSK_PO_AMCZ_DZR2 ),
PO_AMCZ_DZR2_CMD_02 = ((IDX_32_PO_AMCZ_DZR2  ==  2)<< U32_MSK_PO_AMCZ_DZR2 ),
PO_AMCZ_DZR2_CMD_03 = ((IDX_32_PO_AMCZ_DZR2  ==  3)<< U32_MSK_PO_AMCZ_DZR2 ),
PO_AMCZ_DZR2_CMD_04 = ((IDX_32_PO_AMCZ_DZR2  ==  4)<< U32_MSK_PO_AMCZ_DZR2 ),
PO_AMCZ_DZR2_CMD_05 = ((IDX_32_PO_AMCZ_DZR2  ==  5)<< U32_MSK_PO_AMCZ_DZR2 ),
PO_AMCZ_DZR2_CMD_06 = ((IDX_32_PO_AMCZ_DZR2  ==  6)<< U32_MSK_PO_AMCZ_DZR2 ),
PO_AMCZ_DZR2_CMD_07 = ((IDX_32_PO_AMCZ_DZR2  ==  7)<< U32_MSK_PO_AMCZ_DZR2 ),
PO_AMCZ_DZR2_CMD_08 = ((IDX_32_PO_AMCZ_DZR2  ==  8)<< U32_MSK_PO_AMCZ_DZR2 ),
PO_AMCZ_DZR2_CMD_09 = ((IDX_32_PO_AMCZ_DZR2  ==  9)<< U32_MSK_PO_AMCZ_DZR2 ),
PO_AMCZ_DZR2_CMD_10 = ((IDX_32_PO_AMCZ_DZR2  == 10)<< U32_MSK_PO_AMCZ_DZR2 ),
PO_AMCZ_DZR2_CMD_11 = ((IDX_32_PO_AMCZ_DZR2  == 11)<< U32_MSK_PO_AMCZ_DZR2 ),
                    
                    
BLOCK_PR_DZR3_CMD_00 = ((IDX_32_BLOCK_PR_DZR3 ==  0)<< U32_MSK_BLOCK_PR_DZR3),
BLOCK_PR_DZR3_CMD_01 = ((IDX_32_BLOCK_PR_DZR3 ==  1)<< U32_MSK_BLOCK_PR_DZR3),
BLOCK_PR_DZR3_CMD_02 = ((IDX_32_BLOCK_PR_DZR3 ==  2)<< U32_MSK_BLOCK_PR_DZR3),
BLOCK_PR_DZR3_CMD_03 = ((IDX_32_BLOCK_PR_DZR3 ==  3)<< U32_MSK_BLOCK_PR_DZR3),
BLOCK_PR_DZR3_CMD_04 = ((IDX_32_BLOCK_PR_DZR3 ==  4)<< U32_MSK_BLOCK_PR_DZR3),
BLOCK_PR_DZR3_CMD_05 = ((IDX_32_BLOCK_PR_DZR3 ==  5)<< U32_MSK_BLOCK_PR_DZR3),
BLOCK_PR_DZR3_CMD_06 = ((IDX_32_BLOCK_PR_DZR3 ==  6)<< U32_MSK_BLOCK_PR_DZR3),
BLOCK_PR_DZR3_CMD_07 = ((IDX_32_BLOCK_PR_DZR3 ==  7)<< U32_MSK_BLOCK_PR_DZR3),
BLOCK_PR_DZR3_CMD_08 = ((IDX_32_BLOCK_PR_DZR3 ==  8)<< U32_MSK_BLOCK_PR_DZR3),
BLOCK_PR_DZR3_CMD_09 = ((IDX_32_BLOCK_PR_DZR3 ==  9)<< U32_MSK_BLOCK_PR_DZR3),
BLOCK_PR_DZR3_CMD_10 = ((IDX_32_BLOCK_PR_DZR3 == 10)<< U32_MSK_BLOCK_PR_DZR3),
BLOCK_PR_DZR3_CMD_11 = ((IDX_32_BLOCK_PR_DZR3 == 11)<< U32_MSK_BLOCK_PR_DZR3),
                    
                    
OP_PR_DZR3_CMD_00 = ((IDX_32_OP_PR_DZR3 ==  0)<< U32_MSK_OP_PR_DZR3),
OP_PR_DZR3_CMD_01 = ((IDX_32_OP_PR_DZR3 ==  1)<< U32_MSK_OP_PR_DZR3),
OP_PR_DZR3_CMD_02 = ((IDX_32_OP_PR_DZR3 ==  2)<< U32_MSK_OP_PR_DZR3),
OP_PR_DZR3_CMD_03 = ((IDX_32_OP_PR_DZR3 ==  3)<< U32_MSK_OP_PR_DZR3),
OP_PR_DZR3_CMD_04 = ((IDX_32_OP_PR_DZR3 ==  4)<< U32_MSK_OP_PR_DZR3),
OP_PR_DZR3_CMD_05 = ((IDX_32_OP_PR_DZR3 ==  5)<< U32_MSK_OP_PR_DZR3),
OP_PR_DZR3_CMD_06 = ((IDX_32_OP_PR_DZR3 ==  6)<< U32_MSK_OP_PR_DZR3),
OP_PR_DZR3_CMD_07 = ((IDX_32_OP_PR_DZR3 ==  7)<< U32_MSK_OP_PR_DZR3),
OP_PR_DZR3_CMD_08 = ((IDX_32_OP_PR_DZR3 ==  8)<< U32_MSK_OP_PR_DZR3),
OP_PR_DZR3_CMD_09 = ((IDX_32_OP_PR_DZR3 ==  9)<< U32_MSK_OP_PR_DZR3),
OP_PR_DZR3_CMD_10 = ((IDX_32_OP_PR_DZR3 == 10)<< U32_MSK_OP_PR_DZR3),
OP_PR_DZR3_CMD_11 = ((IDX_32_OP_PR_DZR3 == 11)<< U32_MSK_OP_PR_DZR3),

ZBR_BLOCK_DZR3_I_R_3G_CMD_00 = ((IDX_32_ZBR_BLOCK_DZR3_I_R_3G ==  0)<< U32_MSK_ZBR_BLOCK_DZR3_I_R_3G),
ZBR_BLOCK_DZR3_I_R_3G_CMD_01 = ((IDX_32_ZBR_BLOCK_DZR3_I_R_3G ==  1)<< U32_MSK_ZBR_BLOCK_DZR3_I_R_3G),
ZBR_BLOCK_DZR3_I_R_3G_CMD_02 = ((IDX_32_ZBR_BLOCK_DZR3_I_R_3G ==  2)<< U32_MSK_ZBR_BLOCK_DZR3_I_R_3G),
ZBR_BLOCK_DZR3_I_R_3G_CMD_03 = ((IDX_32_ZBR_BLOCK_DZR3_I_R_3G ==  3)<< U32_MSK_ZBR_BLOCK_DZR3_I_R_3G),
ZBR_BLOCK_DZR3_I_R_3G_CMD_04 = ((IDX_32_ZBR_BLOCK_DZR3_I_R_3G ==  4)<< U32_MSK_ZBR_BLOCK_DZR3_I_R_3G),
ZBR_BLOCK_DZR3_I_R_3G_CMD_05 = ((IDX_32_ZBR_BLOCK_DZR3_I_R_3G ==  5)<< U32_MSK_ZBR_BLOCK_DZR3_I_R_3G),
ZBR_BLOCK_DZR3_I_R_3G_CMD_06 = ((IDX_32_ZBR_BLOCK_DZR3_I_R_3G ==  6)<< U32_MSK_ZBR_BLOCK_DZR3_I_R_3G),
ZBR_BLOCK_DZR3_I_R_3G_CMD_07 = ((IDX_32_ZBR_BLOCK_DZR3_I_R_3G ==  7)<< U32_MSK_ZBR_BLOCK_DZR3_I_R_3G),
ZBR_BLOCK_DZR3_I_R_3G_CMD_08 = ((IDX_32_ZBR_BLOCK_DZR3_I_R_3G ==  8)<< U32_MSK_ZBR_BLOCK_DZR3_I_R_3G),
ZBR_BLOCK_DZR3_I_R_3G_CMD_09 = ((IDX_32_ZBR_BLOCK_DZR3_I_R_3G ==  9)<< U32_MSK_ZBR_BLOCK_DZR3_I_R_3G),
ZBR_BLOCK_DZR3_I_R_3G_CMD_10 = ((IDX_32_ZBR_BLOCK_DZR3_I_R_3G == 10)<< U32_MSK_ZBR_BLOCK_DZR3_I_R_3G),
ZBR_BLOCK_DZR3_I_R_3G_CMD_11 = ((IDX_32_ZBR_BLOCK_DZR3_I_R_3G == 11)<< U32_MSK_ZBR_BLOCK_DZR3_I_R_3G),
                    
                    
BLOCK_DZR3_CMD_00 = ((IDX_32_BLOCK_DZR3 ==  0)<< U32_MSK_BLOCK_DZR3),
BLOCK_DZR3_CMD_01 = ((IDX_32_BLOCK_DZR3 ==  1)<< U32_MSK_BLOCK_DZR3),
BLOCK_DZR3_CMD_02 = ((IDX_32_BLOCK_DZR3 ==  2)<< U32_MSK_BLOCK_DZR3),
BLOCK_DZR3_CMD_03 = ((IDX_32_BLOCK_DZR3 ==  3)<< U32_MSK_BLOCK_DZR3),
BLOCK_DZR3_CMD_04 = ((IDX_32_BLOCK_DZR3 ==  4)<< U32_MSK_BLOCK_DZR3),
BLOCK_DZR3_CMD_05 = ((IDX_32_BLOCK_DZR3 ==  5)<< U32_MSK_BLOCK_DZR3),
BLOCK_DZR3_CMD_06 = ((IDX_32_BLOCK_DZR3 ==  6)<< U32_MSK_BLOCK_DZR3),
BLOCK_DZR3_CMD_07 = ((IDX_32_BLOCK_DZR3 ==  7)<< U32_MSK_BLOCK_DZR3),
BLOCK_DZR3_CMD_08 = ((IDX_32_BLOCK_DZR3 ==  8)<< U32_MSK_BLOCK_DZR3),
BLOCK_DZR3_CMD_09 = ((IDX_32_BLOCK_DZR3 ==  9)<< U32_MSK_BLOCK_DZR3),
BLOCK_DZR3_CMD_10 = ((IDX_32_BLOCK_DZR3 == 10)<< U32_MSK_BLOCK_DZR3),
BLOCK_DZR3_CMD_11 = ((IDX_32_BLOCK_DZR3 == 11)<< U32_MSK_BLOCK_DZR3),
                    
                    
BLK_DZR3_I_RSV_3G_DIV_1G_CMD_00 = ((IDX_32_BLK_DZR3_I_RSV_3G_DIV_1G ==  0)<< U32_MSK_BLK_DZR3_I_RSV_3G_DIV_1G),
BLK_DZR3_I_RSV_3G_DIV_1G_CMD_01 = ((IDX_32_BLK_DZR3_I_RSV_3G_DIV_1G ==  1)<< U32_MSK_BLK_DZR3_I_RSV_3G_DIV_1G),
BLK_DZR3_I_RSV_3G_DIV_1G_CMD_02 = ((IDX_32_BLK_DZR3_I_RSV_3G_DIV_1G ==  2)<< U32_MSK_BLK_DZR3_I_RSV_3G_DIV_1G),
BLK_DZR3_I_RSV_3G_DIV_1G_CMD_03 = ((IDX_32_BLK_DZR3_I_RSV_3G_DIV_1G ==  3)<< U32_MSK_BLK_DZR3_I_RSV_3G_DIV_1G),
BLK_DZR3_I_RSV_3G_DIV_1G_CMD_04 = ((IDX_32_BLK_DZR3_I_RSV_3G_DIV_1G ==  4)<< U32_MSK_BLK_DZR3_I_RSV_3G_DIV_1G),
BLK_DZR3_I_RSV_3G_DIV_1G_CMD_05 = ((IDX_32_BLK_DZR3_I_RSV_3G_DIV_1G ==  5)<< U32_MSK_BLK_DZR3_I_RSV_3G_DIV_1G),
BLK_DZR3_I_RSV_3G_DIV_1G_CMD_06 = ((IDX_32_BLK_DZR3_I_RSV_3G_DIV_1G ==  6)<< U32_MSK_BLK_DZR3_I_RSV_3G_DIV_1G),
BLK_DZR3_I_RSV_3G_DIV_1G_CMD_07 = ((IDX_32_BLK_DZR3_I_RSV_3G_DIV_1G ==  7)<< U32_MSK_BLK_DZR3_I_RSV_3G_DIV_1G),
BLK_DZR3_I_RSV_3G_DIV_1G_CMD_08 = ((IDX_32_BLK_DZR3_I_RSV_3G_DIV_1G ==  8)<< U32_MSK_BLK_DZR3_I_RSV_3G_DIV_1G),
BLK_DZR3_I_RSV_3G_DIV_1G_CMD_09 = ((IDX_32_BLK_DZR3_I_RSV_3G_DIV_1G ==  9)<< U32_MSK_BLK_DZR3_I_RSV_3G_DIV_1G),
BLK_DZR3_I_RSV_3G_DIV_1G_CMD_10 = ((IDX_32_BLK_DZR3_I_RSV_3G_DIV_1G == 10)<< U32_MSK_BLK_DZR3_I_RSV_3G_DIV_1G),
BLK_DZR3_I_RSV_3G_DIV_1G_CMD_11 = ((IDX_32_BLK_DZR3_I_RSV_3G_DIV_1G == 11)<< U32_MSK_BLK_DZR3_I_RSV_3G_DIV_1G),
                    
                    
BLK_DZR3_CMD_00 = ((IDX_32_BLK_DZR3 ==  0)<< U32_MSK_BLK_DZR3),
BLK_DZR3_CMD_01 = ((IDX_32_BLK_DZR3 ==  1)<< U32_MSK_BLK_DZR3),
BLK_DZR3_CMD_02 = ((IDX_32_BLK_DZR3 ==  2)<< U32_MSK_BLK_DZR3),
BLK_DZR3_CMD_03 = ((IDX_32_BLK_DZR3 ==  3)<< U32_MSK_BLK_DZR3),
BLK_DZR3_CMD_04 = ((IDX_32_BLK_DZR3 ==  4)<< U32_MSK_BLK_DZR3),
BLK_DZR3_CMD_05 = ((IDX_32_BLK_DZR3 ==  5)<< U32_MSK_BLK_DZR3),
BLK_DZR3_CMD_06 = ((IDX_32_BLK_DZR3 ==  6)<< U32_MSK_BLK_DZR3),
BLK_DZR3_CMD_07 = ((IDX_32_BLK_DZR3 ==  7)<< U32_MSK_BLK_DZR3),
BLK_DZR3_CMD_08 = ((IDX_32_BLK_DZR3 ==  8)<< U32_MSK_BLK_DZR3),
BLK_DZR3_CMD_09 = ((IDX_32_BLK_DZR3 ==  9)<< U32_MSK_BLK_DZR3),
BLK_DZR3_CMD_10 = ((IDX_32_BLK_DZR3 == 10)<< U32_MSK_BLK_DZR3),
BLK_DZR3_CMD_11 = ((IDX_32_BLK_DZR3 == 11)<< U32_MSK_BLK_DZR3),

SECTOR_DIR_DZR3_CMD_00 = ((IDX_32_SECTOR_DIR_DZR3 ==  0)<< U32_MSK_SECTOR_DIR_DZR3),
SECTOR_DIR_DZR3_CMD_01 = ((IDX_32_SECTOR_DIR_DZR3 ==  1)<< U32_MSK_SECTOR_DIR_DZR3),
SECTOR_DIR_DZR3_CMD_02 = ((IDX_32_SECTOR_DIR_DZR3 ==  2)<< U32_MSK_SECTOR_DIR_DZR3),
SECTOR_DIR_DZR3_CMD_03 = ((IDX_32_SECTOR_DIR_DZR3 ==  3)<< U32_MSK_SECTOR_DIR_DZR3),
SECTOR_DIR_DZR3_CMD_04 = ((IDX_32_SECTOR_DIR_DZR3 ==  4)<< U32_MSK_SECTOR_DIR_DZR3),
SECTOR_DIR_DZR3_CMD_05 = ((IDX_32_SECTOR_DIR_DZR3 ==  5)<< U32_MSK_SECTOR_DIR_DZR3),
SECTOR_DIR_DZR3_CMD_06 = ((IDX_32_SECTOR_DIR_DZR3 ==  6)<< U32_MSK_SECTOR_DIR_DZR3),
SECTOR_DIR_DZR3_CMD_07 = ((IDX_32_SECTOR_DIR_DZR3 ==  7)<< U32_MSK_SECTOR_DIR_DZR3),
SECTOR_DIR_DZR3_CMD_08 = ((IDX_32_SECTOR_DIR_DZR3 ==  8)<< U32_MSK_SECTOR_DIR_DZR3),
SECTOR_DIR_DZR3_CMD_09 = ((IDX_32_SECTOR_DIR_DZR3 ==  9)<< U32_MSK_SECTOR_DIR_DZR3),
SECTOR_DIR_DZR3_CMD_10 = ((IDX_32_SECTOR_DIR_DZR3 == 10)<< U32_MSK_SECTOR_DIR_DZR3),
SECTOR_DIR_DZR3_CMD_11 = ((IDX_32_SECTOR_DIR_DZR3 == 11)<< U32_MSK_SECTOR_DIR_DZR3),
                    
                    
SECTOR_INV_DZR3_CMD_00 = ((IDX_32_SECTOR_INV_DZR3 ==  0)<< U32_MSK_SECTOR_INV_DZR3),
SECTOR_INV_DZR3_CMD_01 = ((IDX_32_SECTOR_INV_DZR3 ==  1)<< U32_MSK_SECTOR_INV_DZR3),
SECTOR_INV_DZR3_CMD_02 = ((IDX_32_SECTOR_INV_DZR3 ==  2)<< U32_MSK_SECTOR_INV_DZR3),
SECTOR_INV_DZR3_CMD_03 = ((IDX_32_SECTOR_INV_DZR3 ==  3)<< U32_MSK_SECTOR_INV_DZR3),
SECTOR_INV_DZR3_CMD_04 = ((IDX_32_SECTOR_INV_DZR3 ==  4)<< U32_MSK_SECTOR_INV_DZR3),
SECTOR_INV_DZR3_CMD_05 = ((IDX_32_SECTOR_INV_DZR3 ==  5)<< U32_MSK_SECTOR_INV_DZR3),
SECTOR_INV_DZR3_CMD_06 = ((IDX_32_SECTOR_INV_DZR3 ==  6)<< U32_MSK_SECTOR_INV_DZR3),
SECTOR_INV_DZR3_CMD_07 = ((IDX_32_SECTOR_INV_DZR3 ==  7)<< U32_MSK_SECTOR_INV_DZR3),
SECTOR_INV_DZR3_CMD_08 = ((IDX_32_SECTOR_INV_DZR3 ==  8)<< U32_MSK_SECTOR_INV_DZR3),
SECTOR_INV_DZR3_CMD_09 = ((IDX_32_SECTOR_INV_DZR3 ==  9)<< U32_MSK_SECTOR_INV_DZR3),
SECTOR_INV_DZR3_CMD_10 = ((IDX_32_SECTOR_INV_DZR3 == 10)<< U32_MSK_SECTOR_INV_DZR3),
SECTOR_INV_DZR3_CMD_11 = ((IDX_32_SECTOR_INV_DZR3 == 11)<< U32_MSK_SECTOR_INV_DZR3),
                    
                    
PO_DIR_DZR3_CMD_00 = ((IDX_32_PO_DIR_DZR3 ==  0)<< U32_MSK_PO_DIR_DZR3),
PO_DIR_DZR3_CMD_01 = ((IDX_32_PO_DIR_DZR3 ==  1)<< U32_MSK_PO_DIR_DZR3),
PO_DIR_DZR3_CMD_02 = ((IDX_32_PO_DIR_DZR3 ==  2)<< U32_MSK_PO_DIR_DZR3),
PO_DIR_DZR3_CMD_03 = ((IDX_32_PO_DIR_DZR3 ==  3)<< U32_MSK_PO_DIR_DZR3),
PO_DIR_DZR3_CMD_04 = ((IDX_32_PO_DIR_DZR3 ==  4)<< U32_MSK_PO_DIR_DZR3),
PO_DIR_DZR3_CMD_05 = ((IDX_32_PO_DIR_DZR3 ==  5)<< U32_MSK_PO_DIR_DZR3),
PO_DIR_DZR3_CMD_06 = ((IDX_32_PO_DIR_DZR3 ==  6)<< U32_MSK_PO_DIR_DZR3),
PO_DIR_DZR3_CMD_07 = ((IDX_32_PO_DIR_DZR3 ==  7)<< U32_MSK_PO_DIR_DZR3),
PO_DIR_DZR3_CMD_08 = ((IDX_32_PO_DIR_DZR3 ==  8)<< U32_MSK_PO_DIR_DZR3),
PO_DIR_DZR3_CMD_09 = ((IDX_32_PO_DIR_DZR3 ==  9)<< U32_MSK_PO_DIR_DZR3),
PO_DIR_DZR3_CMD_10 = ((IDX_32_PO_DIR_DZR3 == 10)<< U32_MSK_PO_DIR_DZR3),
PO_DIR_DZR3_CMD_11 = ((IDX_32_PO_DIR_DZR3 == 11)<< U32_MSK_PO_DIR_DZR3),
                    
                    
PO_INV_DZR3_CMD_00 = ((IDX_32_PO_INV_DZR3 ==  0)<< U32_MSK_PO_INV_DZR3),
PO_INV_DZR3_CMD_01 = ((IDX_32_PO_INV_DZR3 ==  1)<< U32_MSK_PO_INV_DZR3),
PO_INV_DZR3_CMD_02 = ((IDX_32_PO_INV_DZR3 ==  2)<< U32_MSK_PO_INV_DZR3),
PO_INV_DZR3_CMD_03 = ((IDX_32_PO_INV_DZR3 ==  3)<< U32_MSK_PO_INV_DZR3),
PO_INV_DZR3_CMD_04 = ((IDX_32_PO_INV_DZR3 ==  4)<< U32_MSK_PO_INV_DZR3),
PO_INV_DZR3_CMD_05 = ((IDX_32_PO_INV_DZR3 ==  5)<< U32_MSK_PO_INV_DZR3),
PO_INV_DZR3_CMD_06 = ((IDX_32_PO_INV_DZR3 ==  6)<< U32_MSK_PO_INV_DZR3),
PO_INV_DZR3_CMD_07 = ((IDX_32_PO_INV_DZR3 ==  7)<< U32_MSK_PO_INV_DZR3),
PO_INV_DZR3_CMD_08 = ((IDX_32_PO_INV_DZR3 ==  8)<< U32_MSK_PO_INV_DZR3),
PO_INV_DZR3_CMD_09 = ((IDX_32_PO_INV_DZR3 ==  9)<< U32_MSK_PO_INV_DZR3),
PO_INV_DZR3_CMD_10 = ((IDX_32_PO_INV_DZR3 == 10)<< U32_MSK_PO_INV_DZR3),
PO_INV_DZR3_CMD_11 = ((IDX_32_PO_INV_DZR3 == 11)<< U32_MSK_PO_INV_DZR3),

DZR3_CMD_00 = ((IDX_32_DZR3 ==  0)<< U32_MSK_DZR3),
DZR3_CMD_01 = ((IDX_32_DZR3 ==  1)<< U32_MSK_DZR3),
DZR3_CMD_02 = ((IDX_32_DZR3 ==  2)<< U32_MSK_DZR3),
DZR3_CMD_03 = ((IDX_32_DZR3 ==  3)<< U32_MSK_DZR3),
DZR3_CMD_04 = ((IDX_32_DZR3 ==  4)<< U32_MSK_DZR3),
DZR3_CMD_05 = ((IDX_32_DZR3 ==  5)<< U32_MSK_DZR3),
DZR3_CMD_06 = ((IDX_32_DZR3 ==  6)<< U32_MSK_DZR3),
DZR3_CMD_07 = ((IDX_32_DZR3 ==  7)<< U32_MSK_DZR3),
DZR3_CMD_08 = ((IDX_32_DZR3 ==  8)<< U32_MSK_DZR3),
DZR3_CMD_09 = ((IDX_32_DZR3 ==  9)<< U32_MSK_DZR3),
DZR3_CMD_10 = ((IDX_32_DZR3 == 10)<< U32_MSK_DZR3),
DZR3_CMD_11 = ((IDX_32_DZR3 == 11)<< U32_MSK_DZR3),
                    
                    
AMCZ_DZR3_CMD_00 = ((IDX_32_AMCZ_DZR3 ==  0)<< U32_MSK_AMCZ_DZR3),
AMCZ_DZR3_CMD_01 = ((IDX_32_AMCZ_DZR3 ==  1)<< U32_MSK_AMCZ_DZR3),
AMCZ_DZR3_CMD_02 = ((IDX_32_AMCZ_DZR3 ==  2)<< U32_MSK_AMCZ_DZR3),
AMCZ_DZR3_CMD_03 = ((IDX_32_AMCZ_DZR3 ==  3)<< U32_MSK_AMCZ_DZR3),
AMCZ_DZR3_CMD_04 = ((IDX_32_AMCZ_DZR3 ==  4)<< U32_MSK_AMCZ_DZR3),
AMCZ_DZR3_CMD_05 = ((IDX_32_AMCZ_DZR3 ==  5)<< U32_MSK_AMCZ_DZR3),
AMCZ_DZR3_CMD_06 = ((IDX_32_AMCZ_DZR3 ==  6)<< U32_MSK_AMCZ_DZR3),
AMCZ_DZR3_CMD_07 = ((IDX_32_AMCZ_DZR3 ==  7)<< U32_MSK_AMCZ_DZR3),
AMCZ_DZR3_CMD_08 = ((IDX_32_AMCZ_DZR3 ==  8)<< U32_MSK_AMCZ_DZR3),
AMCZ_DZR3_CMD_09 = ((IDX_32_AMCZ_DZR3 ==  9)<< U32_MSK_AMCZ_DZR3),
AMCZ_DZR3_CMD_10 = ((IDX_32_AMCZ_DZR3 == 10)<< U32_MSK_AMCZ_DZR3),
AMCZ_DZR3_CMD_11 = ((IDX_32_AMCZ_DZR3 == 11)<< U32_MSK_AMCZ_DZR3),
                    
                    
PO_AMCZ_DZR3_CMD_00 = ((IDX_32_PO_AMCZ_DZR3 ==  0)<< U32_MSK_PO_AMCZ_DZR3),
PO_AMCZ_DZR3_CMD_01 = ((IDX_32_PO_AMCZ_DZR3 ==  1)<< U32_MSK_PO_AMCZ_DZR3),
PO_AMCZ_DZR3_CMD_02 = ((IDX_32_PO_AMCZ_DZR3 ==  2)<< U32_MSK_PO_AMCZ_DZR3),
PO_AMCZ_DZR3_CMD_03 = ((IDX_32_PO_AMCZ_DZR3 ==  3)<< U32_MSK_PO_AMCZ_DZR3),
PO_AMCZ_DZR3_CMD_04 = ((IDX_32_PO_AMCZ_DZR3 ==  4)<< U32_MSK_PO_AMCZ_DZR3),
PO_AMCZ_DZR3_CMD_05 = ((IDX_32_PO_AMCZ_DZR3 ==  5)<< U32_MSK_PO_AMCZ_DZR3),
PO_AMCZ_DZR3_CMD_06 = ((IDX_32_PO_AMCZ_DZR3 ==  6)<< U32_MSK_PO_AMCZ_DZR3),
PO_AMCZ_DZR3_CMD_07 = ((IDX_32_PO_AMCZ_DZR3 ==  7)<< U32_MSK_PO_AMCZ_DZR3),
PO_AMCZ_DZR3_CMD_08 = ((IDX_32_PO_AMCZ_DZR3 ==  8)<< U32_MSK_PO_AMCZ_DZR3),
PO_AMCZ_DZR3_CMD_09 = ((IDX_32_PO_AMCZ_DZR3 ==  9)<< U32_MSK_PO_AMCZ_DZR3),
PO_AMCZ_DZR3_CMD_10 = ((IDX_32_PO_AMCZ_DZR3 == 10)<< U32_MSK_PO_AMCZ_DZR3),
PO_AMCZ_DZR3_CMD_11 = ((IDX_32_PO_AMCZ_DZR3 == 11)<< U32_MSK_PO_AMCZ_DZR3),

DZR_CMD_00 = (
NKN_DZR_CMD_00
|CNKN_DZR_CMD_00
|U_DZR_U_RSV_LESS_0_25P_UN_CMD_00
|PO2_I_BLK_DZR1_CMD_00
|BLK_DZR1_CMD_00
|PO_DZR1_CMD_00
|DZR1_CMD_00
|PO_AMCZ_DZR1_CMD_00
|AMCZ_DZR1_CMD_00
|BLOCK_PR_DZR2_CMD_00
|OP_PR_DZR2_CMD_00
|ZBR_BLOCK_DZR2_I_R_3G_CMD_00
|BLOCK_DZR2_CMD_00
|BLK_DZR2_I_RSV_3G_DIV_1G_CMD_00
|BLK_DZR2_CMD_00
|SECTOR_DIR_DZR2_CMD_00
|SECTOR_INV_DZR2_CMD_00
|PO_DIR_DZR2_CMD_00
|PO_INV_DZR2_CMD_00
|DZR2_CMD_00
|AMCZ_DZR2_CMD_00
|PO_AMCZ_DZR2_CMD_00
|BLOCK_PR_DZR3_CMD_00
|OP_PR_DZR3_CMD_00
|ZBR_BLOCK_DZR3_I_R_3G_CMD_00
|BLOCK_DZR3_CMD_00
|BLK_DZR3_I_RSV_3G_DIV_1G_CMD_00
|BLK_DZR3_CMD_00
|SECTOR_DIR_DZR3_CMD_00
|SECTOR_INV_DZR3_CMD_00
|PO_DIR_DZR3_CMD_00
|PO_INV_DZR3_CMD_00
|DZR3_CMD_00
|AMCZ_DZR3_CMD_00
|PO_AMCZ_DZR3_CMD_00

),

DZR_CMD_01 = (
NKN_DZR_CMD_01
|CNKN_DZR_CMD_01
|U_DZR_U_RSV_LESS_0_25P_UN_CMD_01
|PO2_I_BLK_DZR1_CMD_01
|BLK_DZR1_CMD_01
|PO_DZR1_CMD_01
|DZR1_CMD_01
|PO_AMCZ_DZR1_CMD_01
|AMCZ_DZR1_CMD_01
|BLOCK_PR_DZR2_CMD_01
|OP_PR_DZR2_CMD_01
|ZBR_BLOCK_DZR2_I_R_3G_CMD_01
|BLOCK_DZR2_CMD_01
|BLK_DZR2_I_RSV_3G_DIV_1G_CMD_01
|BLK_DZR2_CMD_01
|SECTOR_DIR_DZR2_CMD_01
|SECTOR_INV_DZR2_CMD_01
|PO_DIR_DZR2_CMD_01
|PO_INV_DZR2_CMD_01
|DZR2_CMD_01
|AMCZ_DZR2_CMD_01
|PO_AMCZ_DZR2_CMD_01
|BLOCK_PR_DZR3_CMD_01
|OP_PR_DZR3_CMD_01
|ZBR_BLOCK_DZR3_I_R_3G_CMD_01
|BLOCK_DZR3_CMD_01
|BLK_DZR3_I_RSV_3G_DIV_1G_CMD_01
|BLK_DZR3_CMD_01
|SECTOR_DIR_DZR3_CMD_01
|SECTOR_INV_DZR3_CMD_01
|PO_DIR_DZR3_CMD_01
|PO_INV_DZR3_CMD_01
|DZR3_CMD_01
|AMCZ_DZR3_CMD_01
|PO_AMCZ_DZR3_CMD_01

),

DZR_CMD_02 = (
NKN_DZR_CMD_02
|CNKN_DZR_CMD_02
|U_DZR_U_RSV_LESS_0_25P_UN_CMD_02
|PO2_I_BLK_DZR1_CMD_02
|BLK_DZR1_CMD_02
|PO_DZR1_CMD_02
|DZR1_CMD_02
|PO_AMCZ_DZR1_CMD_02
|AMCZ_DZR1_CMD_02
|BLOCK_PR_DZR2_CMD_02
|OP_PR_DZR2_CMD_02
|ZBR_BLOCK_DZR2_I_R_3G_CMD_02
|BLOCK_DZR2_CMD_02
|BLK_DZR2_I_RSV_3G_DIV_1G_CMD_02
|BLK_DZR2_CMD_02
|SECTOR_DIR_DZR2_CMD_02
|SECTOR_INV_DZR2_CMD_02
|PO_DIR_DZR2_CMD_02
|PO_INV_DZR2_CMD_02
|DZR2_CMD_02
|AMCZ_DZR2_CMD_02
|PO_AMCZ_DZR2_CMD_02
|BLOCK_PR_DZR3_CMD_02
|OP_PR_DZR3_CMD_02
|ZBR_BLOCK_DZR3_I_R_3G_CMD_02
|BLOCK_DZR3_CMD_02
|BLK_DZR3_I_RSV_3G_DIV_1G_CMD_02
|BLK_DZR3_CMD_02
|SECTOR_DIR_DZR3_CMD_02
|SECTOR_INV_DZR3_CMD_02
|PO_DIR_DZR3_CMD_02
|PO_INV_DZR3_CMD_02
|DZR3_CMD_02
|AMCZ_DZR3_CMD_02
|PO_AMCZ_DZR3_CMD_02

),

DZR_CMD_03 = (
NKN_DZR_CMD_03
|CNKN_DZR_CMD_03
|U_DZR_U_RSV_LESS_0_25P_UN_CMD_03
|PO2_I_BLK_DZR1_CMD_03
|BLK_DZR1_CMD_03
|PO_DZR1_CMD_03
|DZR1_CMD_03
|PO_AMCZ_DZR1_CMD_03
|AMCZ_DZR1_CMD_03
|BLOCK_PR_DZR2_CMD_03
|OP_PR_DZR2_CMD_03
|ZBR_BLOCK_DZR2_I_R_3G_CMD_03
|BLOCK_DZR2_CMD_03
|BLK_DZR2_I_RSV_3G_DIV_1G_CMD_03
|BLK_DZR2_CMD_03
|SECTOR_DIR_DZR2_CMD_03
|SECTOR_INV_DZR2_CMD_03
|PO_DIR_DZR2_CMD_03
|PO_INV_DZR2_CMD_03
|DZR2_CMD_03
|AMCZ_DZR2_CMD_03
|PO_AMCZ_DZR2_CMD_03
|BLOCK_PR_DZR3_CMD_03
|OP_PR_DZR3_CMD_03
|ZBR_BLOCK_DZR3_I_R_3G_CMD_03
|BLOCK_DZR3_CMD_03
|BLK_DZR3_I_RSV_3G_DIV_1G_CMD_03
|BLK_DZR3_CMD_03
|SECTOR_DIR_DZR3_CMD_03
|SECTOR_INV_DZR3_CMD_03
|PO_DIR_DZR3_CMD_03
|PO_INV_DZR3_CMD_03
|DZR3_CMD_03
|AMCZ_DZR3_CMD_03
|PO_AMCZ_DZR3_CMD_03

),

DZR_CMD_04 = (
NKN_DZR_CMD_04
|CNKN_DZR_CMD_04
|U_DZR_U_RSV_LESS_0_25P_UN_CMD_04
|PO2_I_BLK_DZR1_CMD_04
|BLK_DZR1_CMD_04
|PO_DZR1_CMD_04
|DZR1_CMD_04
|PO_AMCZ_DZR1_CMD_04
|AMCZ_DZR1_CMD_04
|BLOCK_PR_DZR2_CMD_04
|OP_PR_DZR2_CMD_04
|ZBR_BLOCK_DZR2_I_R_3G_CMD_04
|BLOCK_DZR2_CMD_04
|BLK_DZR2_I_RSV_3G_DIV_1G_CMD_04
|BLK_DZR2_CMD_04
|SECTOR_DIR_DZR2_CMD_04
|SECTOR_INV_DZR2_CMD_04
|PO_DIR_DZR2_CMD_04
|PO_INV_DZR2_CMD_04
|DZR2_CMD_04
|AMCZ_DZR2_CMD_04
|PO_AMCZ_DZR2_CMD_04
|BLOCK_PR_DZR3_CMD_04
|OP_PR_DZR3_CMD_04
|ZBR_BLOCK_DZR3_I_R_3G_CMD_04
|BLOCK_DZR3_CMD_04
|BLK_DZR3_I_RSV_3G_DIV_1G_CMD_04
|BLK_DZR3_CMD_04
|SECTOR_DIR_DZR3_CMD_04
|SECTOR_INV_DZR3_CMD_04
|PO_DIR_DZR3_CMD_04
|PO_INV_DZR3_CMD_04
|DZR3_CMD_04
|AMCZ_DZR3_CMD_04
|PO_AMCZ_DZR3_CMD_04

),

DZR_CMD_05 = (
NKN_DZR_CMD_05
|CNKN_DZR_CMD_05
|U_DZR_U_RSV_LESS_0_25P_UN_CMD_05
|PO2_I_BLK_DZR1_CMD_05
|BLK_DZR1_CMD_05
|PO_DZR1_CMD_05
|DZR1_CMD_05
|PO_AMCZ_DZR1_CMD_05
|AMCZ_DZR1_CMD_05
|BLOCK_PR_DZR2_CMD_05
|OP_PR_DZR2_CMD_05
|ZBR_BLOCK_DZR2_I_R_3G_CMD_05
|BLOCK_DZR2_CMD_05
|BLK_DZR2_I_RSV_3G_DIV_1G_CMD_05
|BLK_DZR2_CMD_05
|SECTOR_DIR_DZR2_CMD_05
|SECTOR_INV_DZR2_CMD_05
|PO_DIR_DZR2_CMD_05
|PO_INV_DZR2_CMD_05
|DZR2_CMD_05
|AMCZ_DZR2_CMD_05
|PO_AMCZ_DZR2_CMD_05
|BLOCK_PR_DZR3_CMD_05
|OP_PR_DZR3_CMD_05
|ZBR_BLOCK_DZR3_I_R_3G_CMD_05
|BLOCK_DZR3_CMD_05
|BLK_DZR3_I_RSV_3G_DIV_1G_CMD_05
|BLK_DZR3_CMD_05
|SECTOR_DIR_DZR3_CMD_05
|SECTOR_INV_DZR3_CMD_05
|PO_DIR_DZR3_CMD_05
|PO_INV_DZR3_CMD_05
|DZR3_CMD_05
|AMCZ_DZR3_CMD_05
|PO_AMCZ_DZR3_CMD_05

),

DZR_CMD_06 = ( 
NKN_DZR_CMD_06
|CNKN_DZR_CMD_06
|U_DZR_U_RSV_LESS_0_25P_UN_CMD_06
|PO2_I_BLK_DZR1_CMD_06
|BLK_DZR1_CMD_06
|PO_DZR1_CMD_06
|DZR1_CMD_06
|PO_AMCZ_DZR1_CMD_06
|AMCZ_DZR1_CMD_06
|BLOCK_PR_DZR2_CMD_06
|OP_PR_DZR2_CMD_06
|ZBR_BLOCK_DZR2_I_R_3G_CMD_06
|BLOCK_DZR2_CMD_06
|BLK_DZR2_I_RSV_3G_DIV_1G_CMD_06
|BLK_DZR2_CMD_06
|SECTOR_DIR_DZR2_CMD_06
|SECTOR_INV_DZR2_CMD_06
|PO_DIR_DZR2_CMD_06
|PO_INV_DZR2_CMD_06
|DZR2_CMD_06
|AMCZ_DZR2_CMD_06
|PO_AMCZ_DZR2_CMD_06
|BLOCK_PR_DZR3_CMD_06
|OP_PR_DZR3_CMD_06
|ZBR_BLOCK_DZR3_I_R_3G_CMD_06
|BLOCK_DZR3_CMD_06
|BLK_DZR3_I_RSV_3G_DIV_1G_CMD_06
|BLK_DZR3_CMD_06
|SECTOR_DIR_DZR3_CMD_06
|SECTOR_INV_DZR3_CMD_06
|PO_DIR_DZR3_CMD_06
|PO_INV_DZR3_CMD_06
|DZR3_CMD_06
|AMCZ_DZR3_CMD_06
|PO_AMCZ_DZR3_CMD_06

),

DZR_CMD_07 = (
NKN_DZR_CMD_07
|CNKN_DZR_CMD_07
|U_DZR_U_RSV_LESS_0_25P_UN_CMD_07
|PO2_I_BLK_DZR1_CMD_07
|BLK_DZR1_CMD_07
|PO_DZR1_CMD_07
|DZR1_CMD_07
|PO_AMCZ_DZR1_CMD_07
|AMCZ_DZR1_CMD_07
|BLOCK_PR_DZR2_CMD_07
|OP_PR_DZR2_CMD_07
|ZBR_BLOCK_DZR2_I_R_3G_CMD_07
|BLOCK_DZR2_CMD_07
|BLK_DZR2_I_RSV_3G_DIV_1G_CMD_07
|BLK_DZR2_CMD_07
|SECTOR_DIR_DZR2_CMD_07
|SECTOR_INV_DZR2_CMD_07
|PO_DIR_DZR2_CMD_07
|PO_INV_DZR2_CMD_07
|DZR2_CMD_07
|AMCZ_DZR2_CMD_07
|PO_AMCZ_DZR2_CMD_07
|BLOCK_PR_DZR3_CMD_07
|OP_PR_DZR3_CMD_07
|ZBR_BLOCK_DZR3_I_R_3G_CMD_07
|BLOCK_DZR3_CMD_07
|BLK_DZR3_I_RSV_3G_DIV_1G_CMD_07
|BLK_DZR3_CMD_07
|SECTOR_DIR_DZR3_CMD_07
|SECTOR_INV_DZR3_CMD_07
|PO_DIR_DZR3_CMD_07
|PO_INV_DZR3_CMD_07
|DZR3_CMD_07
|AMCZ_DZR3_CMD_07
|PO_AMCZ_DZR3_CMD_07

),

DZR_CMD_08 = (
NKN_DZR_CMD_08
|CNKN_DZR_CMD_08
|U_DZR_U_RSV_LESS_0_25P_UN_CMD_08
|PO2_I_BLK_DZR1_CMD_08
|BLK_DZR1_CMD_08
|PO_DZR1_CMD_08
|DZR1_CMD_08
|PO_AMCZ_DZR1_CMD_08
|AMCZ_DZR1_CMD_08
|BLOCK_PR_DZR2_CMD_08
|OP_PR_DZR2_CMD_08
|ZBR_BLOCK_DZR2_I_R_3G_CMD_08
|BLOCK_DZR2_CMD_08
|BLK_DZR2_I_RSV_3G_DIV_1G_CMD_08
|BLK_DZR2_CMD_08
|SECTOR_DIR_DZR2_CMD_08
|SECTOR_INV_DZR2_CMD_08
|PO_DIR_DZR2_CMD_08
|PO_INV_DZR2_CMD_08
|DZR2_CMD_08
|AMCZ_DZR2_CMD_08
|PO_AMCZ_DZR2_CMD_08
|BLOCK_PR_DZR3_CMD_08
|OP_PR_DZR3_CMD_08
|ZBR_BLOCK_DZR3_I_R_3G_CMD_08
|BLOCK_DZR3_CMD_08
|BLK_DZR3_I_RSV_3G_DIV_1G_CMD_08
|BLK_DZR3_CMD_08
|SECTOR_DIR_DZR3_CMD_08
|SECTOR_INV_DZR3_CMD_08
|PO_DIR_DZR3_CMD_08
|PO_INV_DZR3_CMD_08
|DZR3_CMD_08
|AMCZ_DZR3_CMD_08
|PO_AMCZ_DZR3_CMD_08

),

DZR_CMD_09 = (
NKN_DZR_CMD_09
|CNKN_DZR_CMD_09
|U_DZR_U_RSV_LESS_0_25P_UN_CMD_09
|PO2_I_BLK_DZR1_CMD_09
|BLK_DZR1_CMD_09
|PO_DZR1_CMD_09
|DZR1_CMD_09
|PO_AMCZ_DZR1_CMD_09
|AMCZ_DZR1_CMD_09
|BLOCK_PR_DZR2_CMD_09
|OP_PR_DZR2_CMD_09
|ZBR_BLOCK_DZR2_I_R_3G_CMD_09
|BLOCK_DZR2_CMD_09
|BLK_DZR2_I_RSV_3G_DIV_1G_CMD_09
|BLK_DZR2_CMD_09
|SECTOR_DIR_DZR2_CMD_09
|SECTOR_INV_DZR2_CMD_09
|PO_DIR_DZR2_CMD_09
|PO_INV_DZR2_CMD_09
|DZR2_CMD_09
|AMCZ_DZR2_CMD_09
|PO_AMCZ_DZR2_CMD_09
|BLOCK_PR_DZR3_CMD_09
|OP_PR_DZR3_CMD_09
|ZBR_BLOCK_DZR3_I_R_3G_CMD_09
|BLOCK_DZR3_CMD_09
|BLK_DZR3_I_RSV_3G_DIV_1G_CMD_09
|BLK_DZR3_CMD_09
|SECTOR_DIR_DZR3_CMD_09
|SECTOR_INV_DZR3_CMD_09
|PO_DIR_DZR3_CMD_09
|PO_INV_DZR3_CMD_09
|DZR3_CMD_09
|AMCZ_DZR3_CMD_09
|PO_AMCZ_DZR3_CMD_09

),

DZR_CMD_10 = (
NKN_DZR_CMD_10
|CNKN_DZR_CMD_10
|U_DZR_U_RSV_LESS_0_25P_UN_CMD_10
|PO2_I_BLK_DZR1_CMD_10
|BLK_DZR1_CMD_10
|PO_DZR1_CMD_10
|DZR1_CMD_10
|PO_AMCZ_DZR1_CMD_10
|AMCZ_DZR1_CMD_10
|BLOCK_PR_DZR2_CMD_10
|OP_PR_DZR2_CMD_10
|ZBR_BLOCK_DZR2_I_R_3G_CMD_10
|BLOCK_DZR2_CMD_10
|BLK_DZR2_I_RSV_3G_DIV_1G_CMD_10
|BLK_DZR2_CMD_10
|SECTOR_DIR_DZR2_CMD_10
|SECTOR_INV_DZR2_CMD_10
|PO_DIR_DZR2_CMD_10
|PO_INV_DZR2_CMD_10
|DZR2_CMD_10
|AMCZ_DZR2_CMD_10
|PO_AMCZ_DZR2_CMD_10
|BLOCK_PR_DZR3_CMD_10
|OP_PR_DZR3_CMD_10
|ZBR_BLOCK_DZR3_I_R_3G_CMD_10
|BLOCK_DZR3_CMD_10
|BLK_DZR3_I_RSV_3G_DIV_1G_CMD_10
|BLK_DZR3_CMD_10
|SECTOR_DIR_DZR3_CMD_10
|SECTOR_INV_DZR3_CMD_10
|PO_DIR_DZR3_CMD_10
|PO_INV_DZR3_CMD_10
|DZR3_CMD_10
|AMCZ_DZR3_CMD_10
|PO_AMCZ_DZR3_CMD_10

),

DZR_CMD_11 = (
CNKN_DZR_CMD_11
|U_DZR_U_RSV_LESS_0_25P_UN_CMD_11
|PO2_I_BLK_DZR1_CMD_11
|BLK_DZR1_CMD_11
|PO_DZR1_CMD_11
|DZR1_CMD_11
|PO_AMCZ_DZR1_CMD_11
|AMCZ_DZR1_CMD_11
|BLOCK_PR_DZR2_CMD_11
|OP_PR_DZR2_CMD_11
|ZBR_BLOCK_DZR2_I_R_3G_CMD_11
|BLOCK_DZR2_CMD_11
|BLK_DZR2_I_RSV_3G_DIV_1G_CMD_11
|BLK_DZR2_CMD_11
|SECTOR_DIR_DZR2_CMD_11
|SECTOR_INV_DZR2_CMD_11
|PO_DIR_DZR2_CMD_11
|PO_INV_DZR2_CMD_11
|DZR2_CMD_11
|AMCZ_DZR2_CMD_11
|PO_AMCZ_DZR2_CMD_11
|BLOCK_PR_DZR3_CMD_11
|OP_PR_DZR3_CMD_11
|ZBR_BLOCK_DZR3_I_R_3G_CMD_11
|BLOCK_DZR3_CMD_11
|BLK_DZR3_I_RSV_3G_DIV_1G_CMD_11
|BLK_DZR3_CMD_11
|SECTOR_DIR_DZR3_CMD_11
|SECTOR_INV_DZR3_CMD_11
|PO_DIR_DZR3_CMD_11
|PO_INV_DZR3_CMD_11
|DZR3_CMD_11
|AMCZ_DZR3_CMD_11
|PO_AMCZ_DZR3_CMD_11

),

DZR_CMD_12 = 0,

};



enum UMIN_SIG_MASK{
IDX_U32_BLOCK_UMIN1     = ( RNG_BIG_BLOCK_UMIN1   ) >> 5,
IDX_U32_START_UMIN1     = ( RNG_BIG_START_UMIN1   ) >> 5,
IDX_U32_BLOCK_UMIN2     = ( RNG_BIG_BLOCK_UMIN2   ) >> 5,
IDX_U32_START_UMIN2     = ( RNG_BIG_START_UMIN2   ) >> 5,
IDX_U32_PO_UMIN1        = ( RNG_BIG_PO_UMIN1      ) >> 5,
IDX_U32_PO_UBLK_UMIN1   = ( RNG_BIG_PO_UBLK_UMIN1 ) >> 5,
IDX_U32_PO_IBLK_UMIN1   = ( RNG_BIG_PO_IBLK_UMIN1 ) >> 5,
IDX_U32_UMIN1           = ( RNG_BIG_UMIN1         ) >> 5,
IDX_U32_PO_UMIN2        = ( RNG_BIG_PO_UMIN2      ) >> 5,
IDX_U32_PO_UBLK_UMIN2   = ( RNG_BIG_PO_UBLK_UMIN2 ) >> 5,
IDX_U32_PO_IBLK_UMIN2   = ( RNG_BIG_PO_IBLK_UMIN2 ) >> 5,
IDX_U32_UMIN2           = ( RNG_BIG_UMIN2         ) >> 5,

MSK_U32_BLOCK_UMIN1     = ( RNG_BIG_BLOCK_UMIN1    )&0x1f,
MSK_U32_START_UMIN1     = ( RNG_BIG_START_UMIN1    )&0x1f,
MSK_U32_BLOCK_UMIN2     = ( RNG_BIG_BLOCK_UMIN2    )&0x1f,
MSK_U32_START_UMIN2     = ( RNG_BIG_START_UMIN2    )&0x1f,
MSK_U32_PO_UMIN1        = ( RNG_BIG_PO_UMIN1       )&0x1f,
MSK_U32_PO_UBLK_UMIN1   = ( RNG_BIG_PO_UBLK_UMIN1  )&0x1f,
MSK_U32_PO_IBLK_UMIN1   = ( RNG_BIG_PO_IBLK_UMIN1  )&0x1f,
MSK_U32_UMIN1           = ( RNG_BIG_UMIN1          )&0x1f,
MSK_U32_PO_UMIN2        = ( RNG_BIG_PO_UMIN2       )&0x1f,
MSK_U32_PO_UBLK_UMIN2   = ( RNG_BIG_PO_UBLK_UMIN2  )&0x1f,
MSK_U32_PO_IBLK_UMIN2   = ( RNG_BIG_PO_IBLK_UMIN2  )&0x1f,
MSK_U32_UMIN2           = ( RNG_BIG_UMIN2          )&0x1f,

BLOCK_UMIN1_CMD_00 = ((IDX_U32_BLOCK_UMIN1 ==  0)<< MSK_U32_BLOCK_UMIN1),
BLOCK_UMIN1_CMD_01 = ((IDX_U32_BLOCK_UMIN1 ==  1)<< MSK_U32_BLOCK_UMIN1),
BLOCK_UMIN1_CMD_02 = ((IDX_U32_BLOCK_UMIN1 ==  2)<< MSK_U32_BLOCK_UMIN1),
BLOCK_UMIN1_CMD_03 = ((IDX_U32_BLOCK_UMIN1 ==  3)<< MSK_U32_BLOCK_UMIN1),
BLOCK_UMIN1_CMD_04 = ((IDX_U32_BLOCK_UMIN1 ==  4)<< MSK_U32_BLOCK_UMIN1),
BLOCK_UMIN1_CMD_05 = ((IDX_U32_BLOCK_UMIN1 ==  5)<< MSK_U32_BLOCK_UMIN1),
BLOCK_UMIN1_CMD_06 = ((IDX_U32_BLOCK_UMIN1 ==  6)<< MSK_U32_BLOCK_UMIN1),
BLOCK_UMIN1_CMD_07 = ((IDX_U32_BLOCK_UMIN1 ==  7)<< MSK_U32_BLOCK_UMIN1),
BLOCK_UMIN1_CMD_08 = ((IDX_U32_BLOCK_UMIN1 ==  8)<< MSK_U32_BLOCK_UMIN1),
BLOCK_UMIN1_CMD_09 = ((IDX_U32_BLOCK_UMIN1 ==  9)<< MSK_U32_BLOCK_UMIN1),
BLOCK_UMIN1_CMD_10 = ((IDX_U32_BLOCK_UMIN1 == 10)<< MSK_U32_BLOCK_UMIN1),
BLOCK_UMIN1_CMD_11 = ((IDX_U32_BLOCK_UMIN1 == 11)<< MSK_U32_BLOCK_UMIN1),
                    
                    
START_UMIN1_CMD_00 = ((IDX_U32_START_UMIN1 ==  0)<< MSK_U32_START_UMIN1),
START_UMIN1_CMD_01 = ((IDX_U32_START_UMIN1 ==  1)<< MSK_U32_START_UMIN1),
START_UMIN1_CMD_02 = ((IDX_U32_START_UMIN1 ==  2)<< MSK_U32_START_UMIN1),
START_UMIN1_CMD_03 = ((IDX_U32_START_UMIN1 ==  3)<< MSK_U32_START_UMIN1),
START_UMIN1_CMD_04 = ((IDX_U32_START_UMIN1 ==  4)<< MSK_U32_START_UMIN1),
START_UMIN1_CMD_05 = ((IDX_U32_START_UMIN1 ==  5)<< MSK_U32_START_UMIN1),
START_UMIN1_CMD_06 = ((IDX_U32_START_UMIN1 ==  6)<< MSK_U32_START_UMIN1),
START_UMIN1_CMD_07 = ((IDX_U32_START_UMIN1 ==  7)<< MSK_U32_START_UMIN1),
START_UMIN1_CMD_08 = ((IDX_U32_START_UMIN1 ==  8)<< MSK_U32_START_UMIN1),
START_UMIN1_CMD_09 = ((IDX_U32_START_UMIN1 ==  9)<< MSK_U32_START_UMIN1),
START_UMIN1_CMD_10 = ((IDX_U32_START_UMIN1 == 10)<< MSK_U32_START_UMIN1),
START_UMIN1_CMD_11 = ((IDX_U32_START_UMIN1 == 11)<< MSK_U32_START_UMIN1),
                    
                    
BLOCK_UMIN2_CMD_00 = ((IDX_U32_BLOCK_UMIN2 ==  0)<< MSK_U32_BLOCK_UMIN2),
BLOCK_UMIN2_CMD_01 = ((IDX_U32_BLOCK_UMIN2 ==  1)<< MSK_U32_BLOCK_UMIN2),
BLOCK_UMIN2_CMD_02 = ((IDX_U32_BLOCK_UMIN2 ==  2)<< MSK_U32_BLOCK_UMIN2),
BLOCK_UMIN2_CMD_03 = ((IDX_U32_BLOCK_UMIN2 ==  3)<< MSK_U32_BLOCK_UMIN2),
BLOCK_UMIN2_CMD_04 = ((IDX_U32_BLOCK_UMIN2 ==  4)<< MSK_U32_BLOCK_UMIN2),
BLOCK_UMIN2_CMD_05 = ((IDX_U32_BLOCK_UMIN2 ==  5)<< MSK_U32_BLOCK_UMIN2),
BLOCK_UMIN2_CMD_06 = ((IDX_U32_BLOCK_UMIN2 ==  6)<< MSK_U32_BLOCK_UMIN2),
BLOCK_UMIN2_CMD_07 = ((IDX_U32_BLOCK_UMIN2 ==  7)<< MSK_U32_BLOCK_UMIN2),
BLOCK_UMIN2_CMD_08 = ((IDX_U32_BLOCK_UMIN2 ==  8)<< MSK_U32_BLOCK_UMIN2),
BLOCK_UMIN2_CMD_09 = ((IDX_U32_BLOCK_UMIN2 ==  9)<< MSK_U32_BLOCK_UMIN2),
BLOCK_UMIN2_CMD_10 = ((IDX_U32_BLOCK_UMIN2 == 10)<< MSK_U32_BLOCK_UMIN2),
BLOCK_UMIN2_CMD_11 = ((IDX_U32_BLOCK_UMIN2 == 11)<< MSK_U32_BLOCK_UMIN2),
                    
                    
START_UMIN2_CMD_00 = ((IDX_U32_START_UMIN2 ==  0)<< MSK_U32_START_UMIN2),
START_UMIN2_CMD_01 = ((IDX_U32_START_UMIN2 ==  1)<< MSK_U32_START_UMIN2),
START_UMIN2_CMD_02 = ((IDX_U32_START_UMIN2 ==  2)<< MSK_U32_START_UMIN2),
START_UMIN2_CMD_03 = ((IDX_U32_START_UMIN2 ==  3)<< MSK_U32_START_UMIN2),
START_UMIN2_CMD_04 = ((IDX_U32_START_UMIN2 ==  4)<< MSK_U32_START_UMIN2),
START_UMIN2_CMD_05 = ((IDX_U32_START_UMIN2 ==  5)<< MSK_U32_START_UMIN2),
START_UMIN2_CMD_06 = ((IDX_U32_START_UMIN2 ==  6)<< MSK_U32_START_UMIN2),
START_UMIN2_CMD_07 = ((IDX_U32_START_UMIN2 ==  7)<< MSK_U32_START_UMIN2),
START_UMIN2_CMD_08 = ((IDX_U32_START_UMIN2 ==  8)<< MSK_U32_START_UMIN2),
START_UMIN2_CMD_09 = ((IDX_U32_START_UMIN2 ==  9)<< MSK_U32_START_UMIN2),
START_UMIN2_CMD_10 = ((IDX_U32_START_UMIN2 == 10)<< MSK_U32_START_UMIN2),
START_UMIN2_CMD_11 = ((IDX_U32_START_UMIN2 == 11)<< MSK_U32_START_UMIN2),

PO_UMIN1_CMD_00 = ((IDX_U32_PO_UMIN1 ==  0)<< MSK_U32_PO_UMIN1),
PO_UMIN1_CMD_01 = ((IDX_U32_PO_UMIN1 ==  1)<< MSK_U32_PO_UMIN1),
PO_UMIN1_CMD_02 = ((IDX_U32_PO_UMIN1 ==  2)<< MSK_U32_PO_UMIN1),
PO_UMIN1_CMD_03 = ((IDX_U32_PO_UMIN1 ==  3)<< MSK_U32_PO_UMIN1),
PO_UMIN1_CMD_04 = ((IDX_U32_PO_UMIN1 ==  4)<< MSK_U32_PO_UMIN1),
PO_UMIN1_CMD_05 = ((IDX_U32_PO_UMIN1 ==  5)<< MSK_U32_PO_UMIN1),
PO_UMIN1_CMD_06 = ((IDX_U32_PO_UMIN1 ==  6)<< MSK_U32_PO_UMIN1),
PO_UMIN1_CMD_07 = ((IDX_U32_PO_UMIN1 ==  7)<< MSK_U32_PO_UMIN1),
PO_UMIN1_CMD_08 = ((IDX_U32_PO_UMIN1 ==  8)<< MSK_U32_PO_UMIN1),
PO_UMIN1_CMD_09 = ((IDX_U32_PO_UMIN1 ==  9)<< MSK_U32_PO_UMIN1),
PO_UMIN1_CMD_10 = ((IDX_U32_PO_UMIN1 == 10)<< MSK_U32_PO_UMIN1),
PO_UMIN1_CMD_11 = ((IDX_U32_PO_UMIN1 == 11)<< MSK_U32_PO_UMIN1),
                    
                    
PO_UBLK_UMIN1_CMD_00 = ((IDX_U32_PO_UBLK_UMIN1 ==  0)<< MSK_U32_PO_UBLK_UMIN1),
PO_UBLK_UMIN1_CMD_01 = ((IDX_U32_PO_UBLK_UMIN1 ==  1)<< MSK_U32_PO_UBLK_UMIN1),
PO_UBLK_UMIN1_CMD_02 = ((IDX_U32_PO_UBLK_UMIN1 ==  2)<< MSK_U32_PO_UBLK_UMIN1),
PO_UBLK_UMIN1_CMD_03 = ((IDX_U32_PO_UBLK_UMIN1 ==  3)<< MSK_U32_PO_UBLK_UMIN1),
PO_UBLK_UMIN1_CMD_04 = ((IDX_U32_PO_UBLK_UMIN1 ==  4)<< MSK_U32_PO_UBLK_UMIN1),
PO_UBLK_UMIN1_CMD_05 = ((IDX_U32_PO_UBLK_UMIN1 ==  5)<< MSK_U32_PO_UBLK_UMIN1),
PO_UBLK_UMIN1_CMD_06 = ((IDX_U32_PO_UBLK_UMIN1 ==  6)<< MSK_U32_PO_UBLK_UMIN1),
PO_UBLK_UMIN1_CMD_07 = ((IDX_U32_PO_UBLK_UMIN1 ==  7)<< MSK_U32_PO_UBLK_UMIN1),
PO_UBLK_UMIN1_CMD_08 = ((IDX_U32_PO_UBLK_UMIN1 ==  8)<< MSK_U32_PO_UBLK_UMIN1),
PO_UBLK_UMIN1_CMD_09 = ((IDX_U32_PO_UBLK_UMIN1 ==  9)<< MSK_U32_PO_UBLK_UMIN1),
PO_UBLK_UMIN1_CMD_10 = ((IDX_U32_PO_UBLK_UMIN1 == 10)<< MSK_U32_PO_UBLK_UMIN1),
PO_UBLK_UMIN1_CMD_11 = ((IDX_U32_PO_UBLK_UMIN1 == 11)<< MSK_U32_PO_UBLK_UMIN1),
                    
                    
PO_IBLK_UMIN1_CMD_00 = ((IDX_U32_PO_IBLK_UMIN1 ==  0)<< MSK_U32_PO_IBLK_UMIN1),
PO_IBLK_UMIN1_CMD_01 = ((IDX_U32_PO_IBLK_UMIN1 ==  1)<< MSK_U32_PO_IBLK_UMIN1),
PO_IBLK_UMIN1_CMD_02 = ((IDX_U32_PO_IBLK_UMIN1 ==  2)<< MSK_U32_PO_IBLK_UMIN1),
PO_IBLK_UMIN1_CMD_03 = ((IDX_U32_PO_IBLK_UMIN1 ==  3)<< MSK_U32_PO_IBLK_UMIN1),
PO_IBLK_UMIN1_CMD_04 = ((IDX_U32_PO_IBLK_UMIN1 ==  4)<< MSK_U32_PO_IBLK_UMIN1),
PO_IBLK_UMIN1_CMD_05 = ((IDX_U32_PO_IBLK_UMIN1 ==  5)<< MSK_U32_PO_IBLK_UMIN1),
PO_IBLK_UMIN1_CMD_06 = ((IDX_U32_PO_IBLK_UMIN1 ==  6)<< MSK_U32_PO_IBLK_UMIN1),
PO_IBLK_UMIN1_CMD_07 = ((IDX_U32_PO_IBLK_UMIN1 ==  7)<< MSK_U32_PO_IBLK_UMIN1),
PO_IBLK_UMIN1_CMD_08 = ((IDX_U32_PO_IBLK_UMIN1 ==  8)<< MSK_U32_PO_IBLK_UMIN1),
PO_IBLK_UMIN1_CMD_09 = ((IDX_U32_PO_IBLK_UMIN1 ==  9)<< MSK_U32_PO_IBLK_UMIN1),
PO_IBLK_UMIN1_CMD_10 = ((IDX_U32_PO_IBLK_UMIN1 == 10)<< MSK_U32_PO_IBLK_UMIN1),
PO_IBLK_UMIN1_CMD_11 = ((IDX_U32_PO_IBLK_UMIN1 == 11)<< MSK_U32_PO_IBLK_UMIN1),
                    
                    
UMIN1_CMD_00 = ((IDX_U32_UMIN1 ==  0)<< MSK_U32_UMIN1),
UMIN1_CMD_01 = ((IDX_U32_UMIN1 ==  1)<< MSK_U32_UMIN1),
UMIN1_CMD_02 = ((IDX_U32_UMIN1 ==  2)<< MSK_U32_UMIN1),
UMIN1_CMD_03 = ((IDX_U32_UMIN1 ==  3)<< MSK_U32_UMIN1),
UMIN1_CMD_04 = ((IDX_U32_UMIN1 ==  4)<< MSK_U32_UMIN1),
UMIN1_CMD_05 = ((IDX_U32_UMIN1 ==  5)<< MSK_U32_UMIN1),
UMIN1_CMD_06 = ((IDX_U32_UMIN1 ==  6)<< MSK_U32_UMIN1),
UMIN1_CMD_07 = ((IDX_U32_UMIN1 ==  7)<< MSK_U32_UMIN1),
UMIN1_CMD_08 = ((IDX_U32_UMIN1 ==  8)<< MSK_U32_UMIN1),
UMIN1_CMD_09 = ((IDX_U32_UMIN1 ==  9)<< MSK_U32_UMIN1),
UMIN1_CMD_10 = ((IDX_U32_UMIN1 == 10)<< MSK_U32_UMIN1),
UMIN1_CMD_11 = ((IDX_U32_UMIN1 == 11)<< MSK_U32_UMIN1),

PO_UMIN2_CMD_00 = ((IDX_U32_PO_UMIN2 ==  0)<< MSK_U32_PO_UMIN2),
PO_UMIN2_CMD_01 = ((IDX_U32_PO_UMIN2 ==  1)<< MSK_U32_PO_UMIN2),
PO_UMIN2_CMD_02 = ((IDX_U32_PO_UMIN2 ==  2)<< MSK_U32_PO_UMIN2),
PO_UMIN2_CMD_03 = ((IDX_U32_PO_UMIN2 ==  3)<< MSK_U32_PO_UMIN2),
PO_UMIN2_CMD_04 = ((IDX_U32_PO_UMIN2 ==  4)<< MSK_U32_PO_UMIN2),
PO_UMIN2_CMD_05 = ((IDX_U32_PO_UMIN2 ==  5)<< MSK_U32_PO_UMIN2),
PO_UMIN2_CMD_06 = ((IDX_U32_PO_UMIN2 ==  6)<< MSK_U32_PO_UMIN2),
PO_UMIN2_CMD_07 = ((IDX_U32_PO_UMIN2 ==  7)<< MSK_U32_PO_UMIN2),
PO_UMIN2_CMD_08 = ((IDX_U32_PO_UMIN2 ==  8)<< MSK_U32_PO_UMIN2),
PO_UMIN2_CMD_09 = ((IDX_U32_PO_UMIN2 ==  9)<< MSK_U32_PO_UMIN2),
PO_UMIN2_CMD_10 = ((IDX_U32_PO_UMIN2 == 10)<< MSK_U32_PO_UMIN2),
PO_UMIN2_CMD_11 = ((IDX_U32_PO_UMIN2 == 11)<< MSK_U32_PO_UMIN2),
                    
                    
PO_UBLK_UMIN2_CMD_00 = ((IDX_U32_PO_UBLK_UMIN2 ==  0)<< MSK_U32_PO_UBLK_UMIN2),
PO_UBLK_UMIN2_CMD_01 = ((IDX_U32_PO_UBLK_UMIN2 ==  1)<< MSK_U32_PO_UBLK_UMIN2),
PO_UBLK_UMIN2_CMD_02 = ((IDX_U32_PO_UBLK_UMIN2 ==  2)<< MSK_U32_PO_UBLK_UMIN2),
PO_UBLK_UMIN2_CMD_03 = ((IDX_U32_PO_UBLK_UMIN2 ==  3)<< MSK_U32_PO_UBLK_UMIN2),
PO_UBLK_UMIN2_CMD_04 = ((IDX_U32_PO_UBLK_UMIN2 ==  4)<< MSK_U32_PO_UBLK_UMIN2),
PO_UBLK_UMIN2_CMD_05 = ((IDX_U32_PO_UBLK_UMIN2 ==  5)<< MSK_U32_PO_UBLK_UMIN2),
PO_UBLK_UMIN2_CMD_06 = ((IDX_U32_PO_UBLK_UMIN2 ==  6)<< MSK_U32_PO_UBLK_UMIN2),
PO_UBLK_UMIN2_CMD_07 = ((IDX_U32_PO_UBLK_UMIN2 ==  7)<< MSK_U32_PO_UBLK_UMIN2),
PO_UBLK_UMIN2_CMD_08 = ((IDX_U32_PO_UBLK_UMIN2 ==  8)<< MSK_U32_PO_UBLK_UMIN2),
PO_UBLK_UMIN2_CMD_09 = ((IDX_U32_PO_UBLK_UMIN2 ==  9)<< MSK_U32_PO_UBLK_UMIN2),
PO_UBLK_UMIN2_CMD_10 = ((IDX_U32_PO_UBLK_UMIN2 == 10)<< MSK_U32_PO_UBLK_UMIN2),
PO_UBLK_UMIN2_CMD_11 = ((IDX_U32_PO_UBLK_UMIN2 == 11)<< MSK_U32_PO_UBLK_UMIN2),
                    
                    
PO_IBLK_UMIN2_CMD_00 = ((IDX_U32_PO_IBLK_UMIN2 ==  0)<< MSK_U32_PO_IBLK_UMIN2),
PO_IBLK_UMIN2_CMD_01 = ((IDX_U32_PO_IBLK_UMIN2 ==  1)<< MSK_U32_PO_IBLK_UMIN2),
PO_IBLK_UMIN2_CMD_02 = ((IDX_U32_PO_IBLK_UMIN2 ==  2)<< MSK_U32_PO_IBLK_UMIN2),
PO_IBLK_UMIN2_CMD_03 = ((IDX_U32_PO_IBLK_UMIN2 ==  3)<< MSK_U32_PO_IBLK_UMIN2),
PO_IBLK_UMIN2_CMD_04 = ((IDX_U32_PO_IBLK_UMIN2 ==  4)<< MSK_U32_PO_IBLK_UMIN2),
PO_IBLK_UMIN2_CMD_05 = ((IDX_U32_PO_IBLK_UMIN2 ==  5)<< MSK_U32_PO_IBLK_UMIN2),
PO_IBLK_UMIN2_CMD_06 = ((IDX_U32_PO_IBLK_UMIN2 ==  6)<< MSK_U32_PO_IBLK_UMIN2),
PO_IBLK_UMIN2_CMD_07 = ((IDX_U32_PO_IBLK_UMIN2 ==  7)<< MSK_U32_PO_IBLK_UMIN2),
PO_IBLK_UMIN2_CMD_08 = ((IDX_U32_PO_IBLK_UMIN2 ==  8)<< MSK_U32_PO_IBLK_UMIN2),
PO_IBLK_UMIN2_CMD_09 = ((IDX_U32_PO_IBLK_UMIN2 ==  9)<< MSK_U32_PO_IBLK_UMIN2),
PO_IBLK_UMIN2_CMD_10 = ((IDX_U32_PO_IBLK_UMIN2 == 10)<< MSK_U32_PO_IBLK_UMIN2),
PO_IBLK_UMIN2_CMD_11 = ((IDX_U32_PO_IBLK_UMIN2 == 11)<< MSK_U32_PO_IBLK_UMIN2),
                    
                    
UMIN2_CMD_00 = ((IDX_U32_UMIN2 ==  0)<< MSK_U32_UMIN2),
UMIN2_CMD_01 = ((IDX_U32_UMIN2 ==  1)<< MSK_U32_UMIN2),
UMIN2_CMD_02 = ((IDX_U32_UMIN2 ==  2)<< MSK_U32_UMIN2),
UMIN2_CMD_03 = ((IDX_U32_UMIN2 ==  3)<< MSK_U32_UMIN2),
UMIN2_CMD_04 = ((IDX_U32_UMIN2 ==  4)<< MSK_U32_UMIN2),
UMIN2_CMD_05 = ((IDX_U32_UMIN2 ==  5)<< MSK_U32_UMIN2),
UMIN2_CMD_06 = ((IDX_U32_UMIN2 ==  6)<< MSK_U32_UMIN2),
UMIN2_CMD_07 = ((IDX_U32_UMIN2 ==  7)<< MSK_U32_UMIN2),
UMIN2_CMD_08 = ((IDX_U32_UMIN2 ==  8)<< MSK_U32_UMIN2),
UMIN2_CMD_09 = ((IDX_U32_UMIN2 ==  9)<< MSK_U32_UMIN2),
UMIN2_CMD_10 = ((IDX_U32_UMIN2 == 10)<< MSK_U32_UMIN2),
UMIN2_CMD_11 = ((IDX_U32_UMIN2 == 11)<< MSK_U32_UMIN2),

UMIN_CMD_00 = (
BLOCK_UMIN1_CMD_00
|START_UMIN1_CMD_00
|BLOCK_UMIN2_CMD_00
|START_UMIN2_CMD_00
|PO_UMIN1_CMD_00
|PO_UBLK_UMIN1_CMD_00
|PO_IBLK_UMIN1_CMD_00
|UMIN1_CMD_00
|PO_UMIN2_CMD_00
|PO_UBLK_UMIN2_CMD_00
|PO_IBLK_UMIN2_CMD_00
|UMIN2_CMD_00

),
UMIN_CMD_01 = (
BLOCK_UMIN1_CMD_01
|START_UMIN1_CMD_01
|BLOCK_UMIN2_CMD_01
|START_UMIN2_CMD_01
|PO_UMIN1_CMD_01
|PO_UBLK_UMIN1_CMD_01
|PO_IBLK_UMIN1_CMD_01
|UMIN1_CMD_01
|PO_UMIN2_CMD_01
|PO_UBLK_UMIN2_CMD_01
|PO_IBLK_UMIN2_CMD_01
|UMIN2_CMD_01

),
UMIN_CMD_02 = (
BLOCK_UMIN1_CMD_02
|START_UMIN1_CMD_02
|BLOCK_UMIN2_CMD_02
|START_UMIN2_CMD_02
|PO_UMIN1_CMD_02
|PO_UBLK_UMIN1_CMD_02
|PO_IBLK_UMIN1_CMD_02
|UMIN1_CMD_02
|PO_UMIN2_CMD_02
|PO_UBLK_UMIN2_CMD_02
|PO_IBLK_UMIN2_CMD_02
|UMIN2_CMD_02

),
UMIN_CMD_03 = (
BLOCK_UMIN1_CMD_03
|START_UMIN1_CMD_03
|BLOCK_UMIN2_CMD_03
|START_UMIN2_CMD_03
|PO_UMIN1_CMD_03
|PO_UBLK_UMIN1_CMD_03
|PO_IBLK_UMIN1_CMD_03
|UMIN1_CMD_03
|PO_UMIN2_CMD_03
|PO_UBLK_UMIN2_CMD_03
|PO_IBLK_UMIN2_CMD_03
|UMIN2_CMD_03

),
UMIN_CMD_04 = (
BLOCK_UMIN1_CMD_04
|START_UMIN1_CMD_04
|BLOCK_UMIN2_CMD_04
|START_UMIN2_CMD_04
|PO_UMIN1_CMD_04
|PO_UBLK_UMIN1_CMD_04
|PO_IBLK_UMIN1_CMD_04
|UMIN1_CMD_04
|PO_UMIN2_CMD_04
|PO_UBLK_UMIN2_CMD_04
|PO_IBLK_UMIN2_CMD_04
|UMIN2_CMD_04

),
UMIN_CMD_05 = (
BLOCK_UMIN1_CMD_05
|START_UMIN1_CMD_05
|BLOCK_UMIN2_CMD_05
|START_UMIN2_CMD_05
|PO_UMIN1_CMD_05
|PO_UBLK_UMIN1_CMD_05
|PO_IBLK_UMIN1_CMD_05
|UMIN1_CMD_05
|PO_UMIN2_CMD_05
|PO_UBLK_UMIN2_CMD_05
|PO_IBLK_UMIN2_CMD_05
|UMIN2_CMD_05

),
UMIN_CMD_06 = (
BLOCK_UMIN1_CMD_06
|START_UMIN1_CMD_06
|BLOCK_UMIN2_CMD_06
|START_UMIN2_CMD_06
|PO_UMIN1_CMD_06
|PO_UBLK_UMIN1_CMD_06
|PO_IBLK_UMIN1_CMD_06
|UMIN1_CMD_06
|PO_UMIN2_CMD_06
|PO_UBLK_UMIN2_CMD_06
|PO_IBLK_UMIN2_CMD_06
|UMIN2_CMD_06


),
UMIN_CMD_07 = (
BLOCK_UMIN1_CMD_07
|START_UMIN1_CMD_07
|BLOCK_UMIN2_CMD_07
|START_UMIN2_CMD_07
|PO_UMIN1_CMD_07
|PO_UBLK_UMIN1_CMD_07
|PO_IBLK_UMIN1_CMD_07
|UMIN1_CMD_07
|PO_UMIN2_CMD_07
|PO_UBLK_UMIN2_CMD_07
|PO_IBLK_UMIN2_CMD_07
|UMIN2_CMD_07
),
UMIN_CMD_08 = (
BLOCK_UMIN1_CMD_08
|START_UMIN1_CMD_08
|BLOCK_UMIN2_CMD_08
|START_UMIN2_CMD_08
|PO_UMIN1_CMD_08
|PO_UBLK_UMIN1_CMD_08
|PO_IBLK_UMIN1_CMD_08
|UMIN1_CMD_08
|PO_UMIN2_CMD_08
|PO_UBLK_UMIN2_CMD_08
|PO_IBLK_UMIN2_CMD_08
|UMIN2_CMD_08

),
UMIN_CMD_09 = (
BLOCK_UMIN1_CMD_09
|START_UMIN1_CMD_09
|BLOCK_UMIN2_CMD_09
|START_UMIN2_CMD_09
|PO_UMIN1_CMD_09
|PO_UBLK_UMIN1_CMD_09
|PO_IBLK_UMIN1_CMD_09
|UMIN1_CMD_09
|PO_UMIN2_CMD_09
|PO_UBLK_UMIN2_CMD_09
|PO_IBLK_UMIN2_CMD_09
|UMIN2_CMD_09

),
UMIN_CMD_10 = (
BLOCK_UMIN1_CMD_10
|START_UMIN1_CMD_10
|BLOCK_UMIN2_CMD_10
|START_UMIN2_CMD_10
|PO_UMIN1_CMD_10
|PO_UBLK_UMIN1_CMD_10
|PO_IBLK_UMIN1_CMD_10
|UMIN1_CMD_10
|PO_UMIN2_CMD_10
|PO_UBLK_UMIN2_CMD_10
|PO_IBLK_UMIN2_CMD_10
|UMIN2_CMD_10


),
UMIN_CMD_11 = (
BLOCK_UMIN1_CMD_11
|START_UMIN1_CMD_11
|BLOCK_UMIN2_CMD_11
|START_UMIN2_CMD_11
|PO_UMIN1_CMD_11
|PO_UBLK_UMIN1_CMD_11
|PO_IBLK_UMIN1_CMD_11
|UMIN1_CMD_11
|PO_UMIN2_CMD_11
|PO_UBLK_UMIN2_CMD_11
|PO_IBLK_UMIN2_CMD_11
|UMIN2_CMD_11


),

UMIN_CMD_12 = 0,

};

enum UMAX_SIG_MASK{
	
IDX_U32_BLOCK_UMAX1  = ( RNG_BIG_BLOCK_UMAX1 ) >> 5,
IDX_U32_PO_UMAX1     = ( RNG_BIG_PO_UMAX1    ) >> 5,
IDX_U32_UMAX1        = ( RNG_BIG_UMAX1       ) >> 5,
IDX_U32_BLOCK_UMAX2  = ( RNG_BIG_BLOCK_UMAX2 ) >> 5,
IDX_U32_PO_UMAX2     = ( RNG_BIG_PO_UMAX2    ) >> 5,
IDX_U32_UMAX2        = ( RNG_BIG_UMAX2       ) >> 5,

MSK_U32_BLOCK_UMAX1  = (RNG_BIG_BLOCK_UMAX1 )&0x1f,
MSK_U32_PO_UMAX1     = (RNG_BIG_PO_UMAX1    )&0x1f,
MSK_U32_UMAX1        = (RNG_BIG_UMAX1       )&0x1f,
MSK_U32_BLOCK_UMAX2  = (RNG_BIG_BLOCK_UMAX2 )&0x1f,
MSK_U32_PO_UMAX2     = (RNG_BIG_PO_UMAX2    )&0x1f,
MSK_U32_UMAX2        = (RNG_BIG_UMAX2       )&0x1f,

BLOCK_UMAX1_CMD_00 = ((IDX_U32_BLOCK_UMAX1 ==  0)<< MSK_U32_BLOCK_UMAX1),
BLOCK_UMAX1_CMD_01 = ((IDX_U32_BLOCK_UMAX1 ==  1)<< MSK_U32_BLOCK_UMAX1),
BLOCK_UMAX1_CMD_02 = ((IDX_U32_BLOCK_UMAX1 ==  2)<< MSK_U32_BLOCK_UMAX1),
BLOCK_UMAX1_CMD_03 = ((IDX_U32_BLOCK_UMAX1 ==  3)<< MSK_U32_BLOCK_UMAX1),
BLOCK_UMAX1_CMD_04 = ((IDX_U32_BLOCK_UMAX1 ==  4)<< MSK_U32_BLOCK_UMAX1),
BLOCK_UMAX1_CMD_05 = ((IDX_U32_BLOCK_UMAX1 ==  5)<< MSK_U32_BLOCK_UMAX1),
BLOCK_UMAX1_CMD_06 = ((IDX_U32_BLOCK_UMAX1 ==  6)<< MSK_U32_BLOCK_UMAX1),
BLOCK_UMAX1_CMD_07 = ((IDX_U32_BLOCK_UMAX1 ==  7)<< MSK_U32_BLOCK_UMAX1),
BLOCK_UMAX1_CMD_08 = ((IDX_U32_BLOCK_UMAX1 ==  8)<< MSK_U32_BLOCK_UMAX1),
BLOCK_UMAX1_CMD_09 = ((IDX_U32_BLOCK_UMAX1 ==  9)<< MSK_U32_BLOCK_UMAX1),
BLOCK_UMAX1_CMD_10 = ((IDX_U32_BLOCK_UMAX1 == 10)<< MSK_U32_BLOCK_UMAX1),
BLOCK_UMAX1_CMD_11 = ((IDX_U32_BLOCK_UMAX1 == 11)<< MSK_U32_BLOCK_UMAX1),
                    
                    
PO_UMAX1_CMD_00 = ((IDX_U32_PO_UMAX1 ==  0)<< MSK_U32_PO_UMAX1),
PO_UMAX1_CMD_01 = ((IDX_U32_PO_UMAX1 ==  1)<< MSK_U32_PO_UMAX1),
PO_UMAX1_CMD_02 = ((IDX_U32_PO_UMAX1 ==  2)<< MSK_U32_PO_UMAX1),
PO_UMAX1_CMD_03 = ((IDX_U32_PO_UMAX1 ==  3)<< MSK_U32_PO_UMAX1),
PO_UMAX1_CMD_04 = ((IDX_U32_PO_UMAX1 ==  4)<< MSK_U32_PO_UMAX1),
PO_UMAX1_CMD_05 = ((IDX_U32_PO_UMAX1 ==  5)<< MSK_U32_PO_UMAX1),
PO_UMAX1_CMD_06 = ((IDX_U32_PO_UMAX1 ==  6)<< MSK_U32_PO_UMAX1),
PO_UMAX1_CMD_07 = ((IDX_U32_PO_UMAX1 ==  7)<< MSK_U32_PO_UMAX1),
PO_UMAX1_CMD_08 = ((IDX_U32_PO_UMAX1 ==  8)<< MSK_U32_PO_UMAX1),
PO_UMAX1_CMD_09 = ((IDX_U32_PO_UMAX1 ==  9)<< MSK_U32_PO_UMAX1),
PO_UMAX1_CMD_10 = ((IDX_U32_PO_UMAX1 == 10)<< MSK_U32_PO_UMAX1),
PO_UMAX1_CMD_11 = ((IDX_U32_PO_UMAX1 == 11)<< MSK_U32_PO_UMAX1),
                    
                    
UMAX1_CMD_00 = ((IDX_U32_UMAX1 ==  0)<< MSK_U32_UMAX1),
UMAX1_CMD_01 = ((IDX_U32_UMAX1 ==  1)<< MSK_U32_UMAX1),
UMAX1_CMD_02 = ((IDX_U32_UMAX1 ==  2)<< MSK_U32_UMAX1),
UMAX1_CMD_03 = ((IDX_U32_UMAX1 ==  3)<< MSK_U32_UMAX1),
UMAX1_CMD_04 = ((IDX_U32_UMAX1 ==  4)<< MSK_U32_UMAX1),
UMAX1_CMD_05 = ((IDX_U32_UMAX1 ==  5)<< MSK_U32_UMAX1),
UMAX1_CMD_06 = ((IDX_U32_UMAX1 ==  6)<< MSK_U32_UMAX1),
UMAX1_CMD_07 = ((IDX_U32_UMAX1 ==  7)<< MSK_U32_UMAX1),
UMAX1_CMD_08 = ((IDX_U32_UMAX1 ==  8)<< MSK_U32_UMAX1),
UMAX1_CMD_09 = ((IDX_U32_UMAX1 ==  9)<< MSK_U32_UMAX1),
UMAX1_CMD_10 = ((IDX_U32_UMAX1 == 10)<< MSK_U32_UMAX1),
UMAX1_CMD_11 = ((IDX_U32_UMAX1 == 11)<< MSK_U32_UMAX1),
                    
                    
BLOCK_UMAX2_CMD_00 = ((IDX_U32_BLOCK_UMAX2 ==  0)<< MSK_U32_BLOCK_UMAX2),
BLOCK_UMAX2_CMD_01 = ((IDX_U32_BLOCK_UMAX2 ==  1)<< MSK_U32_BLOCK_UMAX2),
BLOCK_UMAX2_CMD_02 = ((IDX_U32_BLOCK_UMAX2 ==  2)<< MSK_U32_BLOCK_UMAX2),
BLOCK_UMAX2_CMD_03 = ((IDX_U32_BLOCK_UMAX2 ==  3)<< MSK_U32_BLOCK_UMAX2),
BLOCK_UMAX2_CMD_04 = ((IDX_U32_BLOCK_UMAX2 ==  4)<< MSK_U32_BLOCK_UMAX2),
BLOCK_UMAX2_CMD_05 = ((IDX_U32_BLOCK_UMAX2 ==  5)<< MSK_U32_BLOCK_UMAX2),
BLOCK_UMAX2_CMD_06 = ((IDX_U32_BLOCK_UMAX2 ==  6)<< MSK_U32_BLOCK_UMAX2),
BLOCK_UMAX2_CMD_07 = ((IDX_U32_BLOCK_UMAX2 ==  7)<< MSK_U32_BLOCK_UMAX2),
BLOCK_UMAX2_CMD_08 = ((IDX_U32_BLOCK_UMAX2 ==  8)<< MSK_U32_BLOCK_UMAX2),
BLOCK_UMAX2_CMD_09 = ((IDX_U32_BLOCK_UMAX2 ==  9)<< MSK_U32_BLOCK_UMAX2),
BLOCK_UMAX2_CMD_10 = ((IDX_U32_BLOCK_UMAX2 == 10)<< MSK_U32_BLOCK_UMAX2),
BLOCK_UMAX2_CMD_11 = ((IDX_U32_BLOCK_UMAX2 == 11)<< MSK_U32_BLOCK_UMAX2),

PO_UMAX2_CMD_00 = ((IDX_U32_PO_UMAX2 ==  0)<< MSK_U32_PO_UMAX2),
PO_UMAX2_CMD_01 = ((IDX_U32_PO_UMAX2 ==  1)<< MSK_U32_PO_UMAX2),
PO_UMAX2_CMD_02 = ((IDX_U32_PO_UMAX2 ==  2)<< MSK_U32_PO_UMAX2),
PO_UMAX2_CMD_03 = ((IDX_U32_PO_UMAX2 ==  3)<< MSK_U32_PO_UMAX2),
PO_UMAX2_CMD_04 = ((IDX_U32_PO_UMAX2 ==  4)<< MSK_U32_PO_UMAX2),
PO_UMAX2_CMD_05 = ((IDX_U32_PO_UMAX2 ==  5)<< MSK_U32_PO_UMAX2),
PO_UMAX2_CMD_06 = ((IDX_U32_PO_UMAX2 ==  6)<< MSK_U32_PO_UMAX2),
PO_UMAX2_CMD_07 = ((IDX_U32_PO_UMAX2 ==  7)<< MSK_U32_PO_UMAX2),
PO_UMAX2_CMD_08 = ((IDX_U32_PO_UMAX2 ==  8)<< MSK_U32_PO_UMAX2),
PO_UMAX2_CMD_09 = ((IDX_U32_PO_UMAX2 ==  9)<< MSK_U32_PO_UMAX2),
PO_UMAX2_CMD_10 = ((IDX_U32_PO_UMAX2 == 10)<< MSK_U32_PO_UMAX2),
PO_UMAX2_CMD_11 = ((IDX_U32_PO_UMAX2 == 11)<< MSK_U32_PO_UMAX2),
                    
                    
UMAX2_CMD_00 = ((IDX_U32_UMAX2 ==  0)<< MSK_U32_UMAX2),
UMAX2_CMD_01 = ((IDX_U32_UMAX2 ==  1)<< MSK_U32_UMAX2),
UMAX2_CMD_02 = ((IDX_U32_UMAX2 ==  2)<< MSK_U32_UMAX2),
UMAX2_CMD_03 = ((IDX_U32_UMAX2 ==  3)<< MSK_U32_UMAX2),
UMAX2_CMD_04 = ((IDX_U32_UMAX2 ==  4)<< MSK_U32_UMAX2),
UMAX2_CMD_05 = ((IDX_U32_UMAX2 ==  5)<< MSK_U32_UMAX2),
UMAX2_CMD_06 = ((IDX_U32_UMAX2 ==  6)<< MSK_U32_UMAX2),
UMAX2_CMD_07 = ((IDX_U32_UMAX2 ==  7)<< MSK_U32_UMAX2),
UMAX2_CMD_08 = ((IDX_U32_UMAX2 ==  8)<< MSK_U32_UMAX2),
UMAX2_CMD_09 = ((IDX_U32_UMAX2 ==  9)<< MSK_U32_UMAX2),
UMAX2_CMD_10 = ((IDX_U32_UMAX2 == 10)<< MSK_U32_UMAX2),
UMAX2_CMD_11 = ((IDX_U32_UMAX2 == 11)<< MSK_U32_UMAX2),



UMAX_CMD_00 = (
BLOCK_UMAX1_CMD_00
|PO_UMAX1_CMD_00
|UMAX1_CMD_00
|BLOCK_UMAX2_CMD_00
|PO_UMAX2_CMD_00
|UMAX2_CMD_00

),
UMAX_CMD_01 = (
BLOCK_UMAX1_CMD_01
|PO_UMAX1_CMD_01
|UMAX1_CMD_01
|BLOCK_UMAX2_CMD_01
|PO_UMAX2_CMD_01
|UMAX2_CMD_01

),
UMAX_CMD_02 = (
BLOCK_UMAX1_CMD_02
|PO_UMAX1_CMD_02
|UMAX1_CMD_02
|BLOCK_UMAX2_CMD_02
|PO_UMAX2_CMD_02
|UMAX2_CMD_02


),
UMAX_CMD_03 = (
BLOCK_UMAX1_CMD_03
|PO_UMAX1_CMD_03
|UMAX1_CMD_03
|BLOCK_UMAX2_CMD_03
|PO_UMAX2_CMD_03
|UMAX2_CMD_03

),
UMAX_CMD_04 = (
BLOCK_UMAX1_CMD_04
|PO_UMAX1_CMD_04
|UMAX1_CMD_04
|BLOCK_UMAX2_CMD_04
|PO_UMAX2_CMD_04
|UMAX2_CMD_04
),
UMAX_CMD_05 = (
BLOCK_UMAX1_CMD_05
|PO_UMAX1_CMD_05
|UMAX1_CMD_05
|BLOCK_UMAX2_CMD_05
|PO_UMAX2_CMD_05
|UMAX2_CMD_05

),
UMAX_CMD_06 = (
BLOCK_UMAX1_CMD_06
|PO_UMAX1_CMD_06
|UMAX1_CMD_06
|BLOCK_UMAX2_CMD_06
|PO_UMAX2_CMD_06
|UMAX2_CMD_06

),
UMAX_CMD_07 = (
BLOCK_UMAX1_CMD_07
|PO_UMAX1_CMD_07
|UMAX1_CMD_07
|BLOCK_UMAX2_CMD_07
|PO_UMAX2_CMD_07
|UMAX2_CMD_07

),
UMAX_CMD_08 = (
BLOCK_UMAX1_CMD_08
|PO_UMAX1_CMD_08
|UMAX1_CMD_08
|BLOCK_UMAX2_CMD_08
|PO_UMAX2_CMD_08
|UMAX2_CMD_08

),
UMAX_CMD_09 = (
BLOCK_UMAX1_CMD_09
|PO_UMAX1_CMD_09
|UMAX1_CMD_09
|BLOCK_UMAX2_CMD_09
|PO_UMAX2_CMD_09
|UMAX2_CMD_09

),
UMAX_CMD_10 = (
BLOCK_UMAX1_CMD_10
|PO_UMAX1_CMD_10
|UMAX1_CMD_10
|BLOCK_UMAX2_CMD_10
|PO_UMAX2_CMD_10
|UMAX2_CMD_10

),
UMAX_CMD_11 = (
BLOCK_UMAX1_CMD_11
|PO_UMAX1_CMD_11
|UMAX1_CMD_11
|BLOCK_UMAX2_CMD_11
|PO_UMAX2_CMD_11
|UMAX2_CMD_11

),

UMAX_CMD_12 = 0,

};

enum ACHR_SIG_MASK{

IDX_U32_ACHR_CHAPV_VID_DV  = ( RNG_BIG_ACHR_CHAPV_VID_DV ) >> 5,
IDX_U32_BLOCK_ACHR1        = ( RNG_BIG_BLOCK_ACHR1       ) >> 5,
IDX_U32_BLOCK_ACHR2        = ( RNG_BIG_BLOCK_ACHR2       ) >> 5,
IDX_U32_RAZR_CHAPV         = ( RNG_BIG_RAZR_CHAPV        ) >> 5,
IDX_U32_VN_BLOCK_CHAPV     = ( RNG_BIG_VN_BLOCK_CHAPV    ) >> 5,
IDX_U32_PO_ACHR1           = ( RNG_BIG_PO_ACHR1          ) >> 5,
IDX_U32_PO_CHAPV1          = ( RNG_BIG_PO_CHAPV1         ) >> 5,
IDX_U32_ACHR_CHAPV1        = ( RNG_BIG_ACHR_CHAPV1       ) >> 5,
IDX_U32_PO_ACHR2           = ( RNG_BIG_PO_ACHR2          ) >> 5,
IDX_U32_PO_CHAPV2          = ( RNG_BIG_PO_CHAPV2         ) >> 5,
IDX_U32_ACHR_CHAPV2        = ( RNG_BIG_ACHR_CHAPV2       ) >> 5,


MSK_U32_ACHR_CHAPV_VID_DV  = ( RNG_BIG_ACHR_CHAPV_VID_DV )&0x1f,
MSK_U32_BLOCK_ACHR1        = ( RNG_BIG_BLOCK_ACHR1       )&0x1f,
MSK_U32_BLOCK_ACHR2        = ( RNG_BIG_BLOCK_ACHR2       )&0x1f,
MSK_U32_RAZR_CHAPV         = ( RNG_BIG_RAZR_CHAPV        )&0x1f,
MSK_U32_VN_BLOCK_CHAPV     = ( RNG_BIG_VN_BLOCK_CHAPV    )&0x1f,
MSK_U32_PO_ACHR1           = ( RNG_BIG_PO_ACHR1          )&0x1f,
MSK_U32_PO_CHAPV1          = ( RNG_BIG_PO_CHAPV1         )&0x1f,
MSK_U32_ACHR_CHAPV1        = ( RNG_BIG_ACHR_CHAPV1       )&0x1f,
MSK_U32_PO_ACHR2           = ( RNG_BIG_PO_ACHR2          )&0x1f,
MSK_U32_PO_CHAPV2          = ( RNG_BIG_PO_CHAPV2         )&0x1f,
MSK_U32_ACHR_CHAPV2        = ( RNG_BIG_ACHR_CHAPV2       )&0x1f,

ACHR_CHAPV_VID_DV_CMD_00 = ((IDX_U32_ACHR_CHAPV_VID_DV ==  0)<< MSK_U32_ACHR_CHAPV_VID_DV),
ACHR_CHAPV_VID_DV_CMD_01 = ((IDX_U32_ACHR_CHAPV_VID_DV ==  1)<< MSK_U32_ACHR_CHAPV_VID_DV),
ACHR_CHAPV_VID_DV_CMD_02 = ((IDX_U32_ACHR_CHAPV_VID_DV ==  2)<< MSK_U32_ACHR_CHAPV_VID_DV),
ACHR_CHAPV_VID_DV_CMD_03 = ((IDX_U32_ACHR_CHAPV_VID_DV ==  3)<< MSK_U32_ACHR_CHAPV_VID_DV),
ACHR_CHAPV_VID_DV_CMD_04 = ((IDX_U32_ACHR_CHAPV_VID_DV ==  4)<< MSK_U32_ACHR_CHAPV_VID_DV),
ACHR_CHAPV_VID_DV_CMD_05 = ((IDX_U32_ACHR_CHAPV_VID_DV ==  5)<< MSK_U32_ACHR_CHAPV_VID_DV),
ACHR_CHAPV_VID_DV_CMD_06 = ((IDX_U32_ACHR_CHAPV_VID_DV ==  6)<< MSK_U32_ACHR_CHAPV_VID_DV),
ACHR_CHAPV_VID_DV_CMD_07 = ((IDX_U32_ACHR_CHAPV_VID_DV ==  7)<< MSK_U32_ACHR_CHAPV_VID_DV),
ACHR_CHAPV_VID_DV_CMD_08 = ((IDX_U32_ACHR_CHAPV_VID_DV ==  8)<< MSK_U32_ACHR_CHAPV_VID_DV),
ACHR_CHAPV_VID_DV_CMD_09 = ((IDX_U32_ACHR_CHAPV_VID_DV ==  9)<< MSK_U32_ACHR_CHAPV_VID_DV),
ACHR_CHAPV_VID_DV_CMD_10 = ((IDX_U32_ACHR_CHAPV_VID_DV == 10)<< MSK_U32_ACHR_CHAPV_VID_DV),
ACHR_CHAPV_VID_DV_CMD_11 = ((IDX_U32_ACHR_CHAPV_VID_DV == 11)<< MSK_U32_ACHR_CHAPV_VID_DV),
                    
                    
BLOCK_ACHR1_CMD_00 = ((IDX_U32_BLOCK_ACHR1 ==  0)<< MSK_U32_BLOCK_ACHR1),
BLOCK_ACHR1_CMD_01 = ((IDX_U32_BLOCK_ACHR1 ==  1)<< MSK_U32_BLOCK_ACHR1),
BLOCK_ACHR1_CMD_02 = ((IDX_U32_BLOCK_ACHR1 ==  2)<< MSK_U32_BLOCK_ACHR1),
BLOCK_ACHR1_CMD_03 = ((IDX_U32_BLOCK_ACHR1 ==  3)<< MSK_U32_BLOCK_ACHR1),
BLOCK_ACHR1_CMD_04 = ((IDX_U32_BLOCK_ACHR1 ==  4)<< MSK_U32_BLOCK_ACHR1),
BLOCK_ACHR1_CMD_05 = ((IDX_U32_BLOCK_ACHR1 ==  5)<< MSK_U32_BLOCK_ACHR1),
BLOCK_ACHR1_CMD_06 = ((IDX_U32_BLOCK_ACHR1 ==  6)<< MSK_U32_BLOCK_ACHR1),
BLOCK_ACHR1_CMD_07 = ((IDX_U32_BLOCK_ACHR1 ==  7)<< MSK_U32_BLOCK_ACHR1),
BLOCK_ACHR1_CMD_08 = ((IDX_U32_BLOCK_ACHR1 ==  8)<< MSK_U32_BLOCK_ACHR1),
BLOCK_ACHR1_CMD_09 = ((IDX_U32_BLOCK_ACHR1 ==  9)<< MSK_U32_BLOCK_ACHR1),
BLOCK_ACHR1_CMD_10 = ((IDX_U32_BLOCK_ACHR1 == 10)<< MSK_U32_BLOCK_ACHR1),
BLOCK_ACHR1_CMD_11 = ((IDX_U32_BLOCK_ACHR1 == 11)<< MSK_U32_BLOCK_ACHR1),
                    
                    
BLOCK_ACHR2_CMD_00 = ((IDX_U32_BLOCK_ACHR2 ==  0)<< MSK_U32_BLOCK_ACHR2),
BLOCK_ACHR2_CMD_01 = ((IDX_U32_BLOCK_ACHR2 ==  1)<< MSK_U32_BLOCK_ACHR2),
BLOCK_ACHR2_CMD_02 = ((IDX_U32_BLOCK_ACHR2 ==  2)<< MSK_U32_BLOCK_ACHR2),
BLOCK_ACHR2_CMD_03 = ((IDX_U32_BLOCK_ACHR2 ==  3)<< MSK_U32_BLOCK_ACHR2),
BLOCK_ACHR2_CMD_04 = ((IDX_U32_BLOCK_ACHR2 ==  4)<< MSK_U32_BLOCK_ACHR2),
BLOCK_ACHR2_CMD_05 = ((IDX_U32_BLOCK_ACHR2 ==  5)<< MSK_U32_BLOCK_ACHR2),
BLOCK_ACHR2_CMD_06 = ((IDX_U32_BLOCK_ACHR2 ==  6)<< MSK_U32_BLOCK_ACHR2),
BLOCK_ACHR2_CMD_07 = ((IDX_U32_BLOCK_ACHR2 ==  7)<< MSK_U32_BLOCK_ACHR2),
BLOCK_ACHR2_CMD_08 = ((IDX_U32_BLOCK_ACHR2 ==  8)<< MSK_U32_BLOCK_ACHR2),
BLOCK_ACHR2_CMD_09 = ((IDX_U32_BLOCK_ACHR2 ==  9)<< MSK_U32_BLOCK_ACHR2),
BLOCK_ACHR2_CMD_10 = ((IDX_U32_BLOCK_ACHR2 == 10)<< MSK_U32_BLOCK_ACHR2),
BLOCK_ACHR2_CMD_11 = ((IDX_U32_BLOCK_ACHR2 == 11)<< MSK_U32_BLOCK_ACHR2),
                    
                    
RAZR_CHAPV_CMD_00 = ((IDX_U32_RAZR_CHAPV ==  0)<< MSK_U32_RAZR_CHAPV),
RAZR_CHAPV_CMD_01 = ((IDX_U32_RAZR_CHAPV ==  1)<< MSK_U32_RAZR_CHAPV),
RAZR_CHAPV_CMD_02 = ((IDX_U32_RAZR_CHAPV ==  2)<< MSK_U32_RAZR_CHAPV),
RAZR_CHAPV_CMD_03 = ((IDX_U32_RAZR_CHAPV ==  3)<< MSK_U32_RAZR_CHAPV),
RAZR_CHAPV_CMD_04 = ((IDX_U32_RAZR_CHAPV ==  4)<< MSK_U32_RAZR_CHAPV),
RAZR_CHAPV_CMD_05 = ((IDX_U32_RAZR_CHAPV ==  5)<< MSK_U32_RAZR_CHAPV),
RAZR_CHAPV_CMD_06 = ((IDX_U32_RAZR_CHAPV ==  6)<< MSK_U32_RAZR_CHAPV),
RAZR_CHAPV_CMD_07 = ((IDX_U32_RAZR_CHAPV ==  7)<< MSK_U32_RAZR_CHAPV),
RAZR_CHAPV_CMD_08 = ((IDX_U32_RAZR_CHAPV ==  8)<< MSK_U32_RAZR_CHAPV),
RAZR_CHAPV_CMD_09 = ((IDX_U32_RAZR_CHAPV ==  9)<< MSK_U32_RAZR_CHAPV),
RAZR_CHAPV_CMD_10 = ((IDX_U32_RAZR_CHAPV == 10)<< MSK_U32_RAZR_CHAPV),
RAZR_CHAPV_CMD_11 = ((IDX_U32_RAZR_CHAPV == 11)<< MSK_U32_RAZR_CHAPV),

VN_BLOCK_CHAPV_CMD_00 = ((IDX_U32_VN_BLOCK_CHAPV ==  0)<< MSK_U32_VN_BLOCK_CHAPV),
VN_BLOCK_CHAPV_CMD_01 = ((IDX_U32_VN_BLOCK_CHAPV ==  1)<< MSK_U32_VN_BLOCK_CHAPV),
VN_BLOCK_CHAPV_CMD_02 = ((IDX_U32_VN_BLOCK_CHAPV ==  2)<< MSK_U32_VN_BLOCK_CHAPV),
VN_BLOCK_CHAPV_CMD_03 = ((IDX_U32_VN_BLOCK_CHAPV ==  3)<< MSK_U32_VN_BLOCK_CHAPV),
VN_BLOCK_CHAPV_CMD_04 = ((IDX_U32_VN_BLOCK_CHAPV ==  4)<< MSK_U32_VN_BLOCK_CHAPV),
VN_BLOCK_CHAPV_CMD_05 = ((IDX_U32_VN_BLOCK_CHAPV ==  5)<< MSK_U32_VN_BLOCK_CHAPV),
VN_BLOCK_CHAPV_CMD_06 = ((IDX_U32_VN_BLOCK_CHAPV ==  6)<< MSK_U32_VN_BLOCK_CHAPV),
VN_BLOCK_CHAPV_CMD_07 = ((IDX_U32_VN_BLOCK_CHAPV ==  7)<< MSK_U32_VN_BLOCK_CHAPV),
VN_BLOCK_CHAPV_CMD_08 = ((IDX_U32_VN_BLOCK_CHAPV ==  8)<< MSK_U32_VN_BLOCK_CHAPV),
VN_BLOCK_CHAPV_CMD_09 = ((IDX_U32_VN_BLOCK_CHAPV ==  9)<< MSK_U32_VN_BLOCK_CHAPV),
VN_BLOCK_CHAPV_CMD_10 = ((IDX_U32_VN_BLOCK_CHAPV == 10)<< MSK_U32_VN_BLOCK_CHAPV),
VN_BLOCK_CHAPV_CMD_11 = ((IDX_U32_VN_BLOCK_CHAPV == 11)<< MSK_U32_VN_BLOCK_CHAPV),
                    
                    
PO_ACHR1_CMD_00 = ((IDX_U32_PO_ACHR1 ==  0)<< MSK_U32_PO_ACHR1),
PO_ACHR1_CMD_01 = ((IDX_U32_PO_ACHR1 ==  1)<< MSK_U32_PO_ACHR1),
PO_ACHR1_CMD_02 = ((IDX_U32_PO_ACHR1 ==  2)<< MSK_U32_PO_ACHR1),
PO_ACHR1_CMD_03 = ((IDX_U32_PO_ACHR1 ==  3)<< MSK_U32_PO_ACHR1),
PO_ACHR1_CMD_04 = ((IDX_U32_PO_ACHR1 ==  4)<< MSK_U32_PO_ACHR1),
PO_ACHR1_CMD_05 = ((IDX_U32_PO_ACHR1 ==  5)<< MSK_U32_PO_ACHR1),
PO_ACHR1_CMD_06 = ((IDX_U32_PO_ACHR1 ==  6)<< MSK_U32_PO_ACHR1),
PO_ACHR1_CMD_07 = ((IDX_U32_PO_ACHR1 ==  7)<< MSK_U32_PO_ACHR1),
PO_ACHR1_CMD_08 = ((IDX_U32_PO_ACHR1 ==  8)<< MSK_U32_PO_ACHR1),
PO_ACHR1_CMD_09 = ((IDX_U32_PO_ACHR1 ==  9)<< MSK_U32_PO_ACHR1),
PO_ACHR1_CMD_10 = ((IDX_U32_PO_ACHR1 == 10)<< MSK_U32_PO_ACHR1),
PO_ACHR1_CMD_11 = ((IDX_U32_PO_ACHR1 == 11)<< MSK_U32_PO_ACHR1),
                    
                    
PO_CHAPV1_CMD_00 = ((IDX_U32_PO_CHAPV1 ==  0)<< MSK_U32_PO_CHAPV1),
PO_CHAPV1_CMD_01 = ((IDX_U32_PO_CHAPV1 ==  1)<< MSK_U32_PO_CHAPV1),
PO_CHAPV1_CMD_02 = ((IDX_U32_PO_CHAPV1 ==  2)<< MSK_U32_PO_CHAPV1),
PO_CHAPV1_CMD_03 = ((IDX_U32_PO_CHAPV1 ==  3)<< MSK_U32_PO_CHAPV1),
PO_CHAPV1_CMD_04 = ((IDX_U32_PO_CHAPV1 ==  4)<< MSK_U32_PO_CHAPV1),
PO_CHAPV1_CMD_05 = ((IDX_U32_PO_CHAPV1 ==  5)<< MSK_U32_PO_CHAPV1),
PO_CHAPV1_CMD_06 = ((IDX_U32_PO_CHAPV1 ==  6)<< MSK_U32_PO_CHAPV1),
PO_CHAPV1_CMD_07 = ((IDX_U32_PO_CHAPV1 ==  7)<< MSK_U32_PO_CHAPV1),
PO_CHAPV1_CMD_08 = ((IDX_U32_PO_CHAPV1 ==  8)<< MSK_U32_PO_CHAPV1),
PO_CHAPV1_CMD_09 = ((IDX_U32_PO_CHAPV1 ==  9)<< MSK_U32_PO_CHAPV1),
PO_CHAPV1_CMD_10 = ((IDX_U32_PO_CHAPV1 == 10)<< MSK_U32_PO_CHAPV1),
PO_CHAPV1_CMD_11 = ((IDX_U32_PO_CHAPV1 == 11)<< MSK_U32_PO_CHAPV1),
                    
                    
ACHR_CHAPV1_CMD_00 = ((IDX_U32_ACHR_CHAPV1 ==  0)<< MSK_U32_ACHR_CHAPV1),
ACHR_CHAPV1_CMD_01 = ((IDX_U32_ACHR_CHAPV1 ==  1)<< MSK_U32_ACHR_CHAPV1),
ACHR_CHAPV1_CMD_02 = ((IDX_U32_ACHR_CHAPV1 ==  2)<< MSK_U32_ACHR_CHAPV1),
ACHR_CHAPV1_CMD_03 = ((IDX_U32_ACHR_CHAPV1 ==  3)<< MSK_U32_ACHR_CHAPV1),
ACHR_CHAPV1_CMD_04 = ((IDX_U32_ACHR_CHAPV1 ==  4)<< MSK_U32_ACHR_CHAPV1),
ACHR_CHAPV1_CMD_05 = ((IDX_U32_ACHR_CHAPV1 ==  5)<< MSK_U32_ACHR_CHAPV1),
ACHR_CHAPV1_CMD_06 = ((IDX_U32_ACHR_CHAPV1 ==  6)<< MSK_U32_ACHR_CHAPV1),
ACHR_CHAPV1_CMD_07 = ((IDX_U32_ACHR_CHAPV1 ==  7)<< MSK_U32_ACHR_CHAPV1),
ACHR_CHAPV1_CMD_08 = ((IDX_U32_ACHR_CHAPV1 ==  8)<< MSK_U32_ACHR_CHAPV1),
ACHR_CHAPV1_CMD_09 = ((IDX_U32_ACHR_CHAPV1 ==  9)<< MSK_U32_ACHR_CHAPV1),
ACHR_CHAPV1_CMD_10 = ((IDX_U32_ACHR_CHAPV1 == 10)<< MSK_U32_ACHR_CHAPV1),
ACHR_CHAPV1_CMD_11 = ((IDX_U32_ACHR_CHAPV1 == 11)<< MSK_U32_ACHR_CHAPV1),

PO_ACHR2_CMD_00 = ((IDX_U32_PO_ACHR2 ==  0)<< MSK_U32_PO_ACHR2),
PO_ACHR2_CMD_01 = ((IDX_U32_PO_ACHR2 ==  1)<< MSK_U32_PO_ACHR2),
PO_ACHR2_CMD_02 = ((IDX_U32_PO_ACHR2 ==  2)<< MSK_U32_PO_ACHR2),
PO_ACHR2_CMD_03 = ((IDX_U32_PO_ACHR2 ==  3)<< MSK_U32_PO_ACHR2),
PO_ACHR2_CMD_04 = ((IDX_U32_PO_ACHR2 ==  4)<< MSK_U32_PO_ACHR2),
PO_ACHR2_CMD_05 = ((IDX_U32_PO_ACHR2 ==  5)<< MSK_U32_PO_ACHR2),
PO_ACHR2_CMD_06 = ((IDX_U32_PO_ACHR2 ==  6)<< MSK_U32_PO_ACHR2),
PO_ACHR2_CMD_07 = ((IDX_U32_PO_ACHR2 ==  7)<< MSK_U32_PO_ACHR2),
PO_ACHR2_CMD_08 = ((IDX_U32_PO_ACHR2 ==  8)<< MSK_U32_PO_ACHR2),
PO_ACHR2_CMD_09 = ((IDX_U32_PO_ACHR2 ==  9)<< MSK_U32_PO_ACHR2),
PO_ACHR2_CMD_10 = ((IDX_U32_PO_ACHR2 == 10)<< MSK_U32_PO_ACHR2),
PO_ACHR2_CMD_11 = ((IDX_U32_PO_ACHR2 == 11)<< MSK_U32_PO_ACHR2),
                    
                    
PO_CHAPV2_CMD_00 = ((IDX_U32_PO_CHAPV2 ==  0)<< MSK_U32_PO_CHAPV2 ),
PO_CHAPV2_CMD_01 = ((IDX_U32_PO_CHAPV2 ==  1)<< MSK_U32_PO_CHAPV2 ),
PO_CHAPV2_CMD_02 = ((IDX_U32_PO_CHAPV2 ==  2)<< MSK_U32_PO_CHAPV2 ),
PO_CHAPV2_CMD_03 = ((IDX_U32_PO_CHAPV2 ==  3)<< MSK_U32_PO_CHAPV2 ),
PO_CHAPV2_CMD_04 = ((IDX_U32_PO_CHAPV2 ==  4)<< MSK_U32_PO_CHAPV2 ),
PO_CHAPV2_CMD_05 = ((IDX_U32_PO_CHAPV2 ==  5)<< MSK_U32_PO_CHAPV2 ),
PO_CHAPV2_CMD_06 = ((IDX_U32_PO_CHAPV2 ==  6)<< MSK_U32_PO_CHAPV2 ),
PO_CHAPV2_CMD_07 = ((IDX_U32_PO_CHAPV2 ==  7)<< MSK_U32_PO_CHAPV2 ),
PO_CHAPV2_CMD_08 = ((IDX_U32_PO_CHAPV2 ==  8)<< MSK_U32_PO_CHAPV2 ),
PO_CHAPV2_CMD_09 = ((IDX_U32_PO_CHAPV2 ==  9)<< MSK_U32_PO_CHAPV2 ),
PO_CHAPV2_CMD_10 = ((IDX_U32_PO_CHAPV2 == 10)<< MSK_U32_PO_CHAPV2 ),
PO_CHAPV2_CMD_11 = ((IDX_U32_PO_CHAPV2 == 11)<< MSK_U32_PO_CHAPV2 ),
                    
                    
ACHR_CHAPV2_CMD_00 = ((IDX_U32_ACHR_CHAPV2 ==  0)<< MSK_U32_ACHR_CHAPV2),
ACHR_CHAPV2_CMD_01 = ((IDX_U32_ACHR_CHAPV2 ==  1)<< MSK_U32_ACHR_CHAPV2),
ACHR_CHAPV2_CMD_02 = ((IDX_U32_ACHR_CHAPV2 ==  2)<< MSK_U32_ACHR_CHAPV2),
ACHR_CHAPV2_CMD_03 = ((IDX_U32_ACHR_CHAPV2 ==  3)<< MSK_U32_ACHR_CHAPV2),
ACHR_CHAPV2_CMD_04 = ((IDX_U32_ACHR_CHAPV2 ==  4)<< MSK_U32_ACHR_CHAPV2),
ACHR_CHAPV2_CMD_05 = ((IDX_U32_ACHR_CHAPV2 ==  5)<< MSK_U32_ACHR_CHAPV2),
ACHR_CHAPV2_CMD_06 = ((IDX_U32_ACHR_CHAPV2 ==  6)<< MSK_U32_ACHR_CHAPV2),
ACHR_CHAPV2_CMD_07 = ((IDX_U32_ACHR_CHAPV2 ==  7)<< MSK_U32_ACHR_CHAPV2),
ACHR_CHAPV2_CMD_08 = ((IDX_U32_ACHR_CHAPV2 ==  8)<< MSK_U32_ACHR_CHAPV2),
ACHR_CHAPV2_CMD_09 = ((IDX_U32_ACHR_CHAPV2 ==  9)<< MSK_U32_ACHR_CHAPV2),
ACHR_CHAPV2_CMD_10 = ((IDX_U32_ACHR_CHAPV2 == 10)<< MSK_U32_ACHR_CHAPV2),
ACHR_CHAPV2_CMD_11 = ((IDX_U32_ACHR_CHAPV2 == 11)<< MSK_U32_ACHR_CHAPV2),


ACHR_CHAPV_CMD_00 = (
ACHR_CHAPV_VID_DV_CMD_00
|BLOCK_ACHR1_CMD_00
|BLOCK_ACHR2_CMD_00
|RAZR_CHAPV_CMD_00
|VN_BLOCK_CHAPV_CMD_00
|PO_ACHR1_CMD_00
|PO_CHAPV1_CMD_00
|ACHR_CHAPV1_CMD_00
|PO_ACHR2_CMD_00
|PO_CHAPV2_CMD_00
|ACHR_CHAPV2_CMD_00

),
ACHR_CHAPV_CMD_01 = (
ACHR_CHAPV_VID_DV_CMD_01
|BLOCK_ACHR1_CMD_01
|BLOCK_ACHR2_CMD_01
|RAZR_CHAPV_CMD_01
|VN_BLOCK_CHAPV_CMD_01
|PO_ACHR1_CMD_01
|PO_CHAPV1_CMD_01
|ACHR_CHAPV1_CMD_01
|PO_ACHR2_CMD_01
|PO_CHAPV2_CMD_01
|ACHR_CHAPV2_CMD_01

),
ACHR_CHAPV_CMD_02 = (
ACHR_CHAPV_VID_DV_CMD_02
|BLOCK_ACHR1_CMD_02
|BLOCK_ACHR2_CMD_02
|RAZR_CHAPV_CMD_02
|VN_BLOCK_CHAPV_CMD_02
|PO_ACHR1_CMD_02
|PO_CHAPV1_CMD_02
|ACHR_CHAPV1_CMD_02
|PO_ACHR2_CMD_02
|PO_CHAPV2_CMD_02
|ACHR_CHAPV2_CMD_02

),
ACHR_CHAPV_CMD_03 = (
ACHR_CHAPV_VID_DV_CMD_03
|BLOCK_ACHR1_CMD_03
|BLOCK_ACHR2_CMD_03
|RAZR_CHAPV_CMD_03
|VN_BLOCK_CHAPV_CMD_03
|PO_ACHR1_CMD_03
|PO_CHAPV1_CMD_03
|ACHR_CHAPV1_CMD_03
|PO_ACHR2_CMD_03
|PO_CHAPV2_CMD_03
|ACHR_CHAPV2_CMD_03

),
ACHR_CHAPV_CMD_04 = (
ACHR_CHAPV_VID_DV_CMD_04
|BLOCK_ACHR1_CMD_04
|BLOCK_ACHR2_CMD_04
|RAZR_CHAPV_CMD_04
|VN_BLOCK_CHAPV_CMD_04
|PO_ACHR1_CMD_04
|PO_CHAPV1_CMD_04
|ACHR_CHAPV1_CMD_04
|PO_ACHR2_CMD_04
|PO_CHAPV2_CMD_04
|ACHR_CHAPV2_CMD_04

),
ACHR_CHAPV_CMD_05 = (
ACHR_CHAPV_VID_DV_CMD_05
|BLOCK_ACHR1_CMD_05
|BLOCK_ACHR2_CMD_05
|RAZR_CHAPV_CMD_05
|VN_BLOCK_CHAPV_CMD_05
|PO_ACHR1_CMD_05
|PO_CHAPV1_CMD_05
|ACHR_CHAPV1_CMD_05
|PO_ACHR2_CMD_05
|PO_CHAPV2_CMD_05
|ACHR_CHAPV2_CMD_05

),
ACHR_CHAPV_CMD_06 = (
ACHR_CHAPV_VID_DV_CMD_06
|BLOCK_ACHR1_CMD_06
|BLOCK_ACHR2_CMD_06
|RAZR_CHAPV_CMD_06
|VN_BLOCK_CHAPV_CMD_06
|PO_ACHR1_CMD_06
|PO_CHAPV1_CMD_06
|ACHR_CHAPV1_CMD_06
|PO_ACHR2_CMD_06
|PO_CHAPV2_CMD_06
|ACHR_CHAPV2_CMD_06

),
ACHR_CHAPV_CMD_07 = (
ACHR_CHAPV_VID_DV_CMD_07
|BLOCK_ACHR1_CMD_07
|BLOCK_ACHR2_CMD_07
|RAZR_CHAPV_CMD_07
|VN_BLOCK_CHAPV_CMD_07
|PO_ACHR1_CMD_07
|PO_CHAPV1_CMD_07
|ACHR_CHAPV1_CMD_07
|PO_ACHR2_CMD_07
|PO_CHAPV2_CMD_07
|ACHR_CHAPV2_CMD_07

),
ACHR_CHAPV_CMD_08 = (
ACHR_CHAPV_VID_DV_CMD_08
|BLOCK_ACHR1_CMD_08
|BLOCK_ACHR2_CMD_08
|RAZR_CHAPV_CMD_08
|VN_BLOCK_CHAPV_CMD_08
|PO_ACHR1_CMD_08
|PO_CHAPV1_CMD_08
|ACHR_CHAPV1_CMD_08
|PO_ACHR2_CMD_08
|PO_CHAPV2_CMD_08
|ACHR_CHAPV2_CMD_08

),
ACHR_CHAPV_CMD_09 = (
ACHR_CHAPV_VID_DV_CMD_09
|BLOCK_ACHR1_CMD_09
|BLOCK_ACHR2_CMD_09
|RAZR_CHAPV_CMD_09
|VN_BLOCK_CHAPV_CMD_09
|PO_ACHR1_CMD_09
|PO_CHAPV1_CMD_09
|ACHR_CHAPV1_CMD_09
|PO_ACHR2_CMD_09
|PO_CHAPV2_CMD_09
|ACHR_CHAPV2_CMD_09



),
ACHR_CHAPV_CMD_10 = (
ACHR_CHAPV_VID_DV_CMD_10
|BLOCK_ACHR1_CMD_10
|BLOCK_ACHR2_CMD_10
|RAZR_CHAPV_CMD_10
|VN_BLOCK_CHAPV_CMD_10
|PO_ACHR1_CMD_10
|PO_CHAPV1_CMD_10
|ACHR_CHAPV1_CMD_10
|PO_ACHR2_CMD_10
|PO_CHAPV2_CMD_10
|ACHR_CHAPV2_CMD_10
),
ACHR_CHAPV_CMD_11 = (
ACHR_CHAPV_VID_DV_CMD_11
|BLOCK_ACHR1_CMD_11
|BLOCK_ACHR2_CMD_11
|RAZR_CHAPV_CMD_11
|VN_BLOCK_CHAPV_CMD_11
|PO_ACHR1_CMD_11
|PO_CHAPV1_CMD_11
|ACHR_CHAPV1_CMD_11
|PO_ACHR2_CMD_11
|PO_CHAPV2_CMD_11
|ACHR_CHAPV2_CMD_11
),

ACHR_CHAPV_CMD_12 = 0,
};
enum UROV_SIG_MASK{

IDX_U32_PUSK_UROV_VID_DV = ( RNG_BIG_PUSK_UROV_VID_DV ) >> 5,
IDX_U32_PO_UROV          = ( RNG_BIG_PO_UROV          ) >> 5,
IDX_U32_UROV1            = ( RNG_BIG_UROV1            ) >> 5,
IDX_U32_UROV2            = ( RNG_BIG_UROV2            ) >> 5,

MSK_U32_PUSK_UROV_VID_DV  = ( RNG_BIG_PUSK_UROV_VID_DV )&0x1f,
MSK_U32_PO_UROV           = ( RNG_BIG_PO_UROV          )&0x1f,
MSK_U32_UROV1             = ( RNG_BIG_UROV1            )&0x1f,
MSK_U32_UROV2             = ( RNG_BIG_UROV2            )&0x1f,


PUSK_UROV_VID_DV_CMD_00 = ((IDX_U32_PUSK_UROV_VID_DV ==  0)<< MSK_U32_PUSK_UROV_VID_DV),
PUSK_UROV_VID_DV_CMD_01 = ((IDX_U32_PUSK_UROV_VID_DV ==  1)<< MSK_U32_PUSK_UROV_VID_DV),
PUSK_UROV_VID_DV_CMD_02 = ((IDX_U32_PUSK_UROV_VID_DV ==  2)<< MSK_U32_PUSK_UROV_VID_DV),
PUSK_UROV_VID_DV_CMD_03 = ((IDX_U32_PUSK_UROV_VID_DV ==  3)<< MSK_U32_PUSK_UROV_VID_DV),
PUSK_UROV_VID_DV_CMD_04 = ((IDX_U32_PUSK_UROV_VID_DV ==  4)<< MSK_U32_PUSK_UROV_VID_DV),
PUSK_UROV_VID_DV_CMD_05 = ((IDX_U32_PUSK_UROV_VID_DV ==  5)<< MSK_U32_PUSK_UROV_VID_DV),
PUSK_UROV_VID_DV_CMD_06 = ((IDX_U32_PUSK_UROV_VID_DV ==  6)<< MSK_U32_PUSK_UROV_VID_DV),
PUSK_UROV_VID_DV_CMD_07 = ((IDX_U32_PUSK_UROV_VID_DV ==  7)<< MSK_U32_PUSK_UROV_VID_DV),
PUSK_UROV_VID_DV_CMD_08 = ((IDX_U32_PUSK_UROV_VID_DV ==  8)<< MSK_U32_PUSK_UROV_VID_DV),
PUSK_UROV_VID_DV_CMD_09 = ((IDX_U32_PUSK_UROV_VID_DV ==  9)<< MSK_U32_PUSK_UROV_VID_DV),
PUSK_UROV_VID_DV_CMD_10 = ((IDX_U32_PUSK_UROV_VID_DV == 10)<< MSK_U32_PUSK_UROV_VID_DV),
PUSK_UROV_VID_DV_CMD_11 = ((IDX_U32_PUSK_UROV_VID_DV == 11)<< MSK_U32_PUSK_UROV_VID_DV),
                    
                    
PO_UROV_CMD_00 = ((IDX_U32_PO_UROV ==  0)<< MSK_U32_PO_UROV),
PO_UROV_CMD_01 = ((IDX_U32_PO_UROV ==  1)<< MSK_U32_PO_UROV),
PO_UROV_CMD_02 = ((IDX_U32_PO_UROV ==  2)<< MSK_U32_PO_UROV),
PO_UROV_CMD_03 = ((IDX_U32_PO_UROV ==  3)<< MSK_U32_PO_UROV),
PO_UROV_CMD_04 = ((IDX_U32_PO_UROV ==  4)<< MSK_U32_PO_UROV),
PO_UROV_CMD_05 = ((IDX_U32_PO_UROV ==  5)<< MSK_U32_PO_UROV),
PO_UROV_CMD_06 = ((IDX_U32_PO_UROV ==  6)<< MSK_U32_PO_UROV),
PO_UROV_CMD_07 = ((IDX_U32_PO_UROV ==  7)<< MSK_U32_PO_UROV),
PO_UROV_CMD_08 = ((IDX_U32_PO_UROV ==  8)<< MSK_U32_PO_UROV),
PO_UROV_CMD_09 = ((IDX_U32_PO_UROV ==  9)<< MSK_U32_PO_UROV),
PO_UROV_CMD_10 = ((IDX_U32_PO_UROV == 10)<< MSK_U32_PO_UROV),
PO_UROV_CMD_11 = ((IDX_U32_PO_UROV == 11)<< MSK_U32_PO_UROV),
                    
                    
UROV1_CMD_00 = ((IDX_U32_UROV1 ==  0)<< MSK_U32_UROV1),
UROV1_CMD_01 = ((IDX_U32_UROV1 ==  1)<< MSK_U32_UROV1),
UROV1_CMD_02 = ((IDX_U32_UROV1 ==  2)<< MSK_U32_UROV1),
UROV1_CMD_03 = ((IDX_U32_UROV1 ==  3)<< MSK_U32_UROV1),
UROV1_CMD_04 = ((IDX_U32_UROV1 ==  4)<< MSK_U32_UROV1),
UROV1_CMD_05 = ((IDX_U32_UROV1 ==  5)<< MSK_U32_UROV1),
UROV1_CMD_06 = ((IDX_U32_UROV1 ==  6)<< MSK_U32_UROV1),
UROV1_CMD_07 = ((IDX_U32_UROV1 ==  7)<< MSK_U32_UROV1),
UROV1_CMD_08 = ((IDX_U32_UROV1 ==  8)<< MSK_U32_UROV1),
UROV1_CMD_09 = ((IDX_U32_UROV1 ==  9)<< MSK_U32_UROV1),
UROV1_CMD_10 = ((IDX_U32_UROV1 == 10)<< MSK_U32_UROV1),
UROV1_CMD_11 = ((IDX_U32_UROV1 == 11)<< MSK_U32_UROV1),
                    
                    
UROV2_CMD_00 = ((IDX_U32_UROV2 ==  0)<< MSK_U32_UROV2),
UROV2_CMD_01 = ((IDX_U32_UROV2 ==  1)<< MSK_U32_UROV2),
UROV2_CMD_02 = ((IDX_U32_UROV2 ==  2)<< MSK_U32_UROV2),
UROV2_CMD_03 = ((IDX_U32_UROV2 ==  3)<< MSK_U32_UROV2),
UROV2_CMD_04 = ((IDX_U32_UROV2 ==  4)<< MSK_U32_UROV2),
UROV2_CMD_05 = ((IDX_U32_UROV2 ==  5)<< MSK_U32_UROV2),
UROV2_CMD_06 = ((IDX_U32_UROV2 ==  6)<< MSK_U32_UROV2),
UROV2_CMD_07 = ((IDX_U32_UROV2 ==  7)<< MSK_U32_UROV2),
UROV2_CMD_08 = ((IDX_U32_UROV2 ==  8)<< MSK_U32_UROV2),
UROV2_CMD_09 = ((IDX_U32_UROV2 ==  9)<< MSK_U32_UROV2),
UROV2_CMD_10 = ((IDX_U32_UROV2 == 10)<< MSK_U32_UROV2),
UROV2_CMD_11 = ((IDX_U32_UROV2 == 11)<< MSK_U32_UROV2),

UROV_CMD_00 = (
PUSK_UROV_VID_DV_CMD_00
|PO_UROV_CMD_00
|UROV1_CMD_00
|UROV2_CMD_00

),
UROV_CMD_01 = (
PUSK_UROV_VID_DV_CMD_01
|PO_UROV_CMD_01
|UROV1_CMD_01
|UROV2_CMD_01


),
UROV_CMD_02 = (
PUSK_UROV_VID_DV_CMD_02
|PO_UROV_CMD_02
|UROV1_CMD_02
|UROV2_CMD_02


),
UROV_CMD_03 = (
PUSK_UROV_VID_DV_CMD_03
|PO_UROV_CMD_03
|UROV1_CMD_03
|UROV2_CMD_03


),
UROV_CMD_04 = (
PUSK_UROV_VID_DV_CMD_04
|PO_UROV_CMD_04
|UROV1_CMD_04
|UROV2_CMD_04


),
UROV_CMD_05 = (
PUSK_UROV_VID_DV_CMD_05
|PO_UROV_CMD_05
|UROV1_CMD_05
|UROV2_CMD_05


),
UROV_CMD_06 = (
PUSK_UROV_VID_DV_CMD_06
|PO_UROV_CMD_06
|UROV1_CMD_06
|UROV2_CMD_06


),
UROV_CMD_07 = (
PUSK_UROV_VID_DV_CMD_07
|PO_UROV_CMD_07
|UROV1_CMD_07
|UROV2_CMD_07


),
UROV_CMD_08 = (
PUSK_UROV_VID_DV_CMD_08
|PO_UROV_CMD_08
|UROV1_CMD_08
|UROV2_CMD_08


),
UROV_CMD_09 = (
PUSK_UROV_VID_DV_CMD_09
|PO_UROV_CMD_09
|UROV1_CMD_09
|UROV2_CMD_09


),
UROV_CMD_10 = (
PUSK_UROV_VID_DV_CMD_10
|PO_UROV_CMD_10
|UROV1_CMD_10
|UROV2_CMD_10


),
UROV_CMD_11 = (
PUSK_UROV_VID_DV_CMD_11
|PO_UROV_CMD_11
|UROV1_CMD_11
|UROV2_CMD_11

),

UROV_CMD_12 = 0,



};

enum APV_SIG_MASK{
//RNG_BIG_STAT_BLK_APV,
//RNG_BIG_APV1,
//RNG_BIG_APV2,
//RNG_BIG_APV3,
//RNG_BIG_APV4,
//RNG_BIG_APV_WORK,

RNG_BIG_STAT_BLK_APV_IDX_U32 = (RNG_BIG_STAT_BLK_APV )>>5,
RNG_BIG_STAT_BLK_APV_U32_MSK =  RNG_BIG_STAT_BLK_APV&0x1f,

STAT_BLK_APV_CMD_00 = ((RNG_BIG_STAT_BLK_APV_IDX_U32==  0)<< RNG_BIG_STAT_BLK_APV_U32_MSK),
STAT_BLK_APV_CMD_01 = ((RNG_BIG_STAT_BLK_APV_IDX_U32==  1)<< RNG_BIG_STAT_BLK_APV_U32_MSK),
STAT_BLK_APV_CMD_02 = ((RNG_BIG_STAT_BLK_APV_IDX_U32==  2)<< RNG_BIG_STAT_BLK_APV_U32_MSK),
STAT_BLK_APV_CMD_03 = ((RNG_BIG_STAT_BLK_APV_IDX_U32==  3)<< RNG_BIG_STAT_BLK_APV_U32_MSK),
STAT_BLK_APV_CMD_04 = ((RNG_BIG_STAT_BLK_APV_IDX_U32==  4)<< RNG_BIG_STAT_BLK_APV_U32_MSK),
STAT_BLK_APV_CMD_05 = ((RNG_BIG_STAT_BLK_APV_IDX_U32==  5)<< RNG_BIG_STAT_BLK_APV_U32_MSK),
STAT_BLK_APV_CMD_06 = ((RNG_BIG_STAT_BLK_APV_IDX_U32==  6)<< RNG_BIG_STAT_BLK_APV_U32_MSK),
STAT_BLK_APV_CMD_07 = ((RNG_BIG_STAT_BLK_APV_IDX_U32==  7)<< RNG_BIG_STAT_BLK_APV_U32_MSK),
STAT_BLK_APV_CMD_08 = ((RNG_BIG_STAT_BLK_APV_IDX_U32==  8)<< RNG_BIG_STAT_BLK_APV_U32_MSK),
STAT_BLK_APV_CMD_09 = ((RNG_BIG_STAT_BLK_APV_IDX_U32==  9)<< RNG_BIG_STAT_BLK_APV_U32_MSK),
STAT_BLK_APV_CMD_10 = ((RNG_BIG_STAT_BLK_APV_IDX_U32== 10)<< RNG_BIG_STAT_BLK_APV_U32_MSK),
STAT_BLK_APV_CMD_11 = ((RNG_BIG_STAT_BLK_APV_IDX_U32== 11)<< RNG_BIG_STAT_BLK_APV_U32_MSK),
STAT_BLK_APV_CMD_12 = ((RNG_BIG_STAT_BLK_APV_IDX_U32== 12)<< RNG_BIG_STAT_BLK_APV_U32_MSK),


RNG_BIG_APV1_IDX_U32 = (RNG_BIG_APV1 )>>5,
RNG_BIG_APV1_U32_MSK =  RNG_BIG_APV1&0x1f,

APV1_CMD_00 = ((RNG_BIG_APV1_IDX_U32==  0)<< RNG_BIG_APV1_U32_MSK),
APV1_CMD_01 = ((RNG_BIG_APV1_IDX_U32==  1)<< RNG_BIG_APV1_U32_MSK),
APV1_CMD_02 = ((RNG_BIG_APV1_IDX_U32==  2)<< RNG_BIG_APV1_U32_MSK),
APV1_CMD_03 = ((RNG_BIG_APV1_IDX_U32==  3)<< RNG_BIG_APV1_U32_MSK),
APV1_CMD_04 = ((RNG_BIG_APV1_IDX_U32==  4)<< RNG_BIG_APV1_U32_MSK),
APV1_CMD_05 = ((RNG_BIG_APV1_IDX_U32==  5)<< RNG_BIG_APV1_U32_MSK),
APV1_CMD_06 = ((RNG_BIG_APV1_IDX_U32==  6)<< RNG_BIG_APV1_U32_MSK),
APV1_CMD_07 = ((RNG_BIG_APV1_IDX_U32==  7)<< RNG_BIG_APV1_U32_MSK),
APV1_CMD_08 = ((RNG_BIG_APV1_IDX_U32==  8)<< RNG_BIG_APV1_U32_MSK),
APV1_CMD_09 = ((RNG_BIG_APV1_IDX_U32==  9)<< RNG_BIG_APV1_U32_MSK),
APV1_CMD_10 = ((RNG_BIG_APV1_IDX_U32== 10)<< RNG_BIG_APV1_U32_MSK),
APV1_CMD_11 = ((RNG_BIG_APV1_IDX_U32== 11)<< RNG_BIG_APV1_U32_MSK),
APV1_CMD_12 = ((RNG_BIG_APV1_IDX_U32== 12)<< RNG_BIG_APV1_U32_MSK),

RNG_BIG_APV2_IDX_U32 = (RNG_BIG_APV2 )>>5,
RNG_BIG_APV2_U32_MSK =  RNG_BIG_APV2&0x1f,

APV2_CMD_00 = ((RNG_BIG_APV2_IDX_U32==  0)<< RNG_BIG_APV2_U32_MSK),
APV2_CMD_01 = ((RNG_BIG_APV2_IDX_U32==  1)<< RNG_BIG_APV2_U32_MSK),
APV2_CMD_02 = ((RNG_BIG_APV2_IDX_U32==  2)<< RNG_BIG_APV2_U32_MSK),
APV2_CMD_03 = ((RNG_BIG_APV2_IDX_U32==  3)<< RNG_BIG_APV2_U32_MSK),
APV2_CMD_04 = ((RNG_BIG_APV2_IDX_U32==  4)<< RNG_BIG_APV2_U32_MSK),
APV2_CMD_05 = ((RNG_BIG_APV2_IDX_U32==  5)<< RNG_BIG_APV2_U32_MSK),
APV2_CMD_06 = ((RNG_BIG_APV2_IDX_U32==  6)<< RNG_BIG_APV2_U32_MSK),
APV2_CMD_07 = ((RNG_BIG_APV2_IDX_U32==  7)<< RNG_BIG_APV2_U32_MSK),
APV2_CMD_08 = ((RNG_BIG_APV2_IDX_U32==  8)<< RNG_BIG_APV2_U32_MSK),
APV2_CMD_09 = ((RNG_BIG_APV2_IDX_U32==  9)<< RNG_BIG_APV2_U32_MSK),
APV2_CMD_10 = ((RNG_BIG_APV2_IDX_U32== 10)<< RNG_BIG_APV2_U32_MSK),
APV2_CMD_11 = ((RNG_BIG_APV2_IDX_U32== 11)<< RNG_BIG_APV2_U32_MSK),
APV2_CMD_12 = ((RNG_BIG_APV2_IDX_U32== 12)<< RNG_BIG_APV2_U32_MSK),

RNG_BIG_APV3_IDX_U32 = (RNG_BIG_APV3 )>>5,
RNG_BIG_APV3_U32_MSK =  RNG_BIG_APV3&0x1f,

APV3_CMD_00 = ((RNG_BIG_APV3_IDX_U32==  0)<< RNG_BIG_APV3_U32_MSK),
APV3_CMD_01 = ((RNG_BIG_APV3_IDX_U32==  1)<< RNG_BIG_APV3_U32_MSK),
APV3_CMD_02 = ((RNG_BIG_APV3_IDX_U32==  2)<< RNG_BIG_APV3_U32_MSK),
APV3_CMD_03 = ((RNG_BIG_APV3_IDX_U32==  3)<< RNG_BIG_APV3_U32_MSK),
APV3_CMD_04 = ((RNG_BIG_APV3_IDX_U32==  4)<< RNG_BIG_APV3_U32_MSK),
APV3_CMD_05 = ((RNG_BIG_APV3_IDX_U32==  5)<< RNG_BIG_APV3_U32_MSK),
APV3_CMD_06 = ((RNG_BIG_APV3_IDX_U32==  6)<< RNG_BIG_APV3_U32_MSK),
APV3_CMD_07 = ((RNG_BIG_APV3_IDX_U32==  7)<< RNG_BIG_APV3_U32_MSK),
APV3_CMD_08 = ((RNG_BIG_APV3_IDX_U32==  8)<< RNG_BIG_APV3_U32_MSK),
APV3_CMD_09 = ((RNG_BIG_APV3_IDX_U32==  9)<< RNG_BIG_APV3_U32_MSK),
APV3_CMD_10 = ((RNG_BIG_APV3_IDX_U32== 10)<< RNG_BIG_APV3_U32_MSK),
APV3_CMD_11 = ((RNG_BIG_APV3_IDX_U32== 11)<< RNG_BIG_APV3_U32_MSK),
APV3_CMD_12 = ((RNG_BIG_APV3_IDX_U32== 12)<< RNG_BIG_APV3_U32_MSK),

RNG_BIG_APV4_IDX_U32 = (RNG_BIG_APV4 )>>5,
RNG_BIG_APV4_U32_MSK =  RNG_BIG_APV4&0x1f,

APV4_CMD_00 = ((RNG_BIG_APV4_IDX_U32==  0)<< RNG_BIG_APV4_U32_MSK),
APV4_CMD_01 = ((RNG_BIG_APV4_IDX_U32==  1)<< RNG_BIG_APV4_U32_MSK),
APV4_CMD_02 = ((RNG_BIG_APV4_IDX_U32==  2)<< RNG_BIG_APV4_U32_MSK),
APV4_CMD_03 = ((RNG_BIG_APV4_IDX_U32==  3)<< RNG_BIG_APV4_U32_MSK),
APV4_CMD_04 = ((RNG_BIG_APV4_IDX_U32==  4)<< RNG_BIG_APV4_U32_MSK),
APV4_CMD_05 = ((RNG_BIG_APV4_IDX_U32==  5)<< RNG_BIG_APV4_U32_MSK),
APV4_CMD_06 = ((RNG_BIG_APV4_IDX_U32==  6)<< RNG_BIG_APV4_U32_MSK),
APV4_CMD_07 = ((RNG_BIG_APV4_IDX_U32==  7)<< RNG_BIG_APV4_U32_MSK),
APV4_CMD_08 = ((RNG_BIG_APV4_IDX_U32==  8)<< RNG_BIG_APV4_U32_MSK),
APV4_CMD_09 = ((RNG_BIG_APV4_IDX_U32==  9)<< RNG_BIG_APV4_U32_MSK),
APV4_CMD_10 = ((RNG_BIG_APV4_IDX_U32== 10)<< RNG_BIG_APV4_U32_MSK),
APV4_CMD_11 = ((RNG_BIG_APV4_IDX_U32== 11)<< RNG_BIG_APV4_U32_MSK),
APV4_CMD_12 = ((RNG_BIG_APV4_IDX_U32== 12)<< RNG_BIG_APV4_U32_MSK),

RNG_BIG_APV_WORK_IDX_U32 = (RNG_BIG_APV_WORK )>>5,
RNG_BIG_APV_WORK_U32_MSK =  RNG_BIG_APV_WORK&0x1f,

APV_WORK_CMD_00 = ((RNG_BIG_APV_WORK_IDX_U32==  0)<< RNG_BIG_APV_WORK_U32_MSK),
APV_WORK_CMD_01 = ((RNG_BIG_APV_WORK_IDX_U32==  1)<< RNG_BIG_APV_WORK_U32_MSK),
APV_WORK_CMD_02 = ((RNG_BIG_APV_WORK_IDX_U32==  2)<< RNG_BIG_APV_WORK_U32_MSK),
APV_WORK_CMD_03 = ((RNG_BIG_APV_WORK_IDX_U32==  3)<< RNG_BIG_APV_WORK_U32_MSK),
APV_WORK_CMD_04 = ((RNG_BIG_APV_WORK_IDX_U32==  4)<< RNG_BIG_APV_WORK_U32_MSK),
APV_WORK_CMD_05 = ((RNG_BIG_APV_WORK_IDX_U32==  5)<< RNG_BIG_APV_WORK_U32_MSK),
APV_WORK_CMD_06 = ((RNG_BIG_APV_WORK_IDX_U32==  6)<< RNG_BIG_APV_WORK_U32_MSK),
APV_WORK_CMD_07 = ((RNG_BIG_APV_WORK_IDX_U32==  7)<< RNG_BIG_APV_WORK_U32_MSK),
APV_WORK_CMD_08 = ((RNG_BIG_APV_WORK_IDX_U32==  8)<< RNG_BIG_APV_WORK_U32_MSK),
APV_WORK_CMD_09 = ((RNG_BIG_APV_WORK_IDX_U32==  9)<< RNG_BIG_APV_WORK_U32_MSK),
APV_WORK_CMD_10 = ((RNG_BIG_APV_WORK_IDX_U32== 10)<< RNG_BIG_APV_WORK_U32_MSK),
APV_WORK_CMD_11 = ((RNG_BIG_APV_WORK_IDX_U32== 11)<< RNG_BIG_APV_WORK_U32_MSK),
APV_WORK_CMD_12 = ((RNG_BIG_APV_WORK_IDX_U32== 12)<< RNG_BIG_APV_WORK_U32_MSK),

APV_CMD_00 =  STAT_BLK_APV_CMD_00 | APV1_CMD_00 | APV2_CMD_00 | APV3_CMD_00 | APV4_CMD_00 | APV_WORK_CMD_00,
APV_CMD_01 =  STAT_BLK_APV_CMD_01 | APV1_CMD_01 | APV2_CMD_01 | APV3_CMD_01 | APV4_CMD_01 | APV_WORK_CMD_01,
APV_CMD_02 =  STAT_BLK_APV_CMD_02 | APV1_CMD_02 | APV2_CMD_02 | APV3_CMD_02 | APV4_CMD_02 | APV_WORK_CMD_02,
APV_CMD_03 =  STAT_BLK_APV_CMD_03 | APV1_CMD_03 | APV2_CMD_03 | APV3_CMD_03 | APV4_CMD_03 | APV_WORK_CMD_03,
APV_CMD_04 =  STAT_BLK_APV_CMD_04 | APV1_CMD_04 | APV2_CMD_04 | APV3_CMD_04 | APV4_CMD_04 | APV_WORK_CMD_04,
APV_CMD_05 =  STAT_BLK_APV_CMD_05 | APV1_CMD_05 | APV2_CMD_05 | APV3_CMD_05 | APV4_CMD_05 | APV_WORK_CMD_05,
APV_CMD_06 =  STAT_BLK_APV_CMD_06 | APV1_CMD_06 | APV2_CMD_06 | APV3_CMD_06 | APV4_CMD_06 | APV_WORK_CMD_06,
APV_CMD_07 =  STAT_BLK_APV_CMD_07 | APV1_CMD_07 | APV2_CMD_07 | APV3_CMD_07 | APV4_CMD_07 | APV_WORK_CMD_07,
APV_CMD_08 =  STAT_BLK_APV_CMD_08 | APV1_CMD_08 | APV2_CMD_08 | APV3_CMD_08 | APV4_CMD_08 | APV_WORK_CMD_08,
APV_CMD_09 =  STAT_BLK_APV_CMD_09 | APV1_CMD_09 | APV2_CMD_09 | APV3_CMD_09 | APV4_CMD_09 | APV_WORK_CMD_09,
APV_CMD_10 =  STAT_BLK_APV_CMD_10 | APV1_CMD_10 | APV2_CMD_10 | APV3_CMD_10 | APV4_CMD_10 | APV_WORK_CMD_10,
APV_CMD_11 =  STAT_BLK_APV_CMD_11 | APV1_CMD_11 | APV2_CMD_11 | APV3_CMD_11 | APV4_CMD_11 | APV_WORK_CMD_11,
APV_CMD_12 =  STAT_BLK_APV_CMD_12 | APV1_CMD_12 | APV2_CMD_12 | APV3_CMD_12 | APV4_CMD_12 | APV_WORK_CMD_12,

//N_BG_REMAINDER   = ((TOTAL_SIGNAL_FOR_RNG_BIG&0x1f)!= 0),
//
//N_BG   =(  ((TOTAL_SIGNAL_FOR_RNG_BIG>>5)+(N_BG_REMAINDER))  ),
//
//TOTAL_MTZ_STUB_SIGNAL_FOR_RNG_BIG = 0
//CMDF_IDX_U32        ((START_OFFSET_DI_OUT_CMDF_ONB       )>>5)//00.
};


enum ZDZ_SIG_MASK{

IDX_U32_BLOCK_ZDZ           = ( RNG_BIG_BLOCK_ZDZ           )>>5,
IDX_U32_PUSK_ZDZ_VID_DV     = ( RNG_BIG_PUSK_ZDZ_VID_DV     )>>5,
IDX_U32_LIGHT_ZDZ_FROM_DV   = ( RNG_BIG_LIGHT_ZDZ_FROM_DV   )>>5,
IDX_U32_LIGHT_ZDZ_FROM_OVD1 = ( RNG_BIG_LIGHT_ZDZ_FROM_OVD1 )>>5,
IDX_U32_LIGHT_ZDZ_FROM_OVD2 = ( RNG_BIG_LIGHT_ZDZ_FROM_OVD2 )>>5,
IDX_U32_LIGHT_ZDZ_FROM_OVD3 = ( RNG_BIG_LIGHT_ZDZ_FROM_OVD3 )>>5,
IDX_U32_PO_ZDZ              = ( RNG_BIG_PO_ZDZ              )>>5,
IDX_U32_ZDZ                 = ( RNG_BIG_ZDZ                 )>>5,

MSK_U32_BLOCK_ZDZ           = ( RNG_BIG_BLOCK_ZDZ           ) &0x1f,
MSK_U32_PUSK_ZDZ_VID_DV     = ( RNG_BIG_PUSK_ZDZ_VID_DV     ) &0x1f,
MSK_U32_LIGHT_ZDZ_FROM_DV   = ( RNG_BIG_LIGHT_ZDZ_FROM_DV   ) &0x1f,
MSK_U32_LIGHT_ZDZ_FROM_OVD1 = ( RNG_BIG_LIGHT_ZDZ_FROM_OVD1 ) &0x1f,
MSK_U32_LIGHT_ZDZ_FROM_OVD2 = ( RNG_BIG_LIGHT_ZDZ_FROM_OVD2 ) &0x1f,
MSK_U32_LIGHT_ZDZ_FROM_OVD3 = ( RNG_BIG_LIGHT_ZDZ_FROM_OVD3 ) &0x1f,
MSK_U32_PO_ZDZ              = ( RNG_BIG_PO_ZDZ              ) &0x1f,
MSK_U32_ZDZ                 = ( RNG_BIG_ZDZ                 ) &0x1f,

BLOCK_ZDZ_CMD_00 = ((IDX_U32_BLOCK_ZDZ ==  0)<< MSK_U32_BLOCK_ZDZ),
BLOCK_ZDZ_CMD_01 = ((IDX_U32_BLOCK_ZDZ ==  1)<< MSK_U32_BLOCK_ZDZ),
BLOCK_ZDZ_CMD_02 = ((IDX_U32_BLOCK_ZDZ ==  2)<< MSK_U32_BLOCK_ZDZ),
BLOCK_ZDZ_CMD_03 = ((IDX_U32_BLOCK_ZDZ ==  3)<< MSK_U32_BLOCK_ZDZ),
BLOCK_ZDZ_CMD_04 = ((IDX_U32_BLOCK_ZDZ ==  4)<< MSK_U32_BLOCK_ZDZ),
BLOCK_ZDZ_CMD_05 = ((IDX_U32_BLOCK_ZDZ ==  5)<< MSK_U32_BLOCK_ZDZ),
BLOCK_ZDZ_CMD_06 = ((IDX_U32_BLOCK_ZDZ ==  6)<< MSK_U32_BLOCK_ZDZ),
BLOCK_ZDZ_CMD_07 = ((IDX_U32_BLOCK_ZDZ ==  7)<< MSK_U32_BLOCK_ZDZ),
BLOCK_ZDZ_CMD_08 = ((IDX_U32_BLOCK_ZDZ ==  8)<< MSK_U32_BLOCK_ZDZ),
BLOCK_ZDZ_CMD_09 = ((IDX_U32_BLOCK_ZDZ ==  9)<< MSK_U32_BLOCK_ZDZ),
BLOCK_ZDZ_CMD_10 = ((IDX_U32_BLOCK_ZDZ == 10)<< MSK_U32_BLOCK_ZDZ),
BLOCK_ZDZ_CMD_11 = ((IDX_U32_BLOCK_ZDZ == 11)<< MSK_U32_BLOCK_ZDZ),
BLOCK_ZDZ_CMD_12 = ((IDX_U32_BLOCK_ZDZ == 12)<< MSK_U32_BLOCK_ZDZ),
					
PUSK_ZDZ_VID_DV_CMD_00 = ((IDX_U32_PUSK_ZDZ_VID_DV ==  0)<< MSK_U32_PUSK_ZDZ_VID_DV),
PUSK_ZDZ_VID_DV_CMD_01 = ((IDX_U32_PUSK_ZDZ_VID_DV ==  1)<< MSK_U32_PUSK_ZDZ_VID_DV),
PUSK_ZDZ_VID_DV_CMD_02 = ((IDX_U32_PUSK_ZDZ_VID_DV ==  2)<< MSK_U32_PUSK_ZDZ_VID_DV),
PUSK_ZDZ_VID_DV_CMD_03 = ((IDX_U32_PUSK_ZDZ_VID_DV ==  3)<< MSK_U32_PUSK_ZDZ_VID_DV),
PUSK_ZDZ_VID_DV_CMD_04 = ((IDX_U32_PUSK_ZDZ_VID_DV ==  4)<< MSK_U32_PUSK_ZDZ_VID_DV),
PUSK_ZDZ_VID_DV_CMD_05 = ((IDX_U32_PUSK_ZDZ_VID_DV ==  5)<< MSK_U32_PUSK_ZDZ_VID_DV),
PUSK_ZDZ_VID_DV_CMD_06 = ((IDX_U32_PUSK_ZDZ_VID_DV ==  6)<< MSK_U32_PUSK_ZDZ_VID_DV),
PUSK_ZDZ_VID_DV_CMD_07 = ((IDX_U32_PUSK_ZDZ_VID_DV ==  7)<< MSK_U32_PUSK_ZDZ_VID_DV),
PUSK_ZDZ_VID_DV_CMD_08 = ((IDX_U32_PUSK_ZDZ_VID_DV ==  8)<< MSK_U32_PUSK_ZDZ_VID_DV),
PUSK_ZDZ_VID_DV_CMD_09 = ((IDX_U32_PUSK_ZDZ_VID_DV ==  9)<< MSK_U32_PUSK_ZDZ_VID_DV),
PUSK_ZDZ_VID_DV_CMD_10 = ((IDX_U32_PUSK_ZDZ_VID_DV == 10)<< MSK_U32_PUSK_ZDZ_VID_DV),
PUSK_ZDZ_VID_DV_CMD_11 = ((IDX_U32_PUSK_ZDZ_VID_DV == 11)<< MSK_U32_PUSK_ZDZ_VID_DV),
PUSK_ZDZ_VID_DV_CMD_12 = ((IDX_U32_PUSK_ZDZ_VID_DV == 12)<< MSK_U32_PUSK_ZDZ_VID_DV),
					
LIGHT_ZDZ_FROM_DV_CMD_00 = ((IDX_U32_LIGHT_ZDZ_FROM_DV ==  0)<< MSK_U32_LIGHT_ZDZ_FROM_DV),
LIGHT_ZDZ_FROM_DV_CMD_01 = ((IDX_U32_LIGHT_ZDZ_FROM_DV ==  1)<< MSK_U32_LIGHT_ZDZ_FROM_DV),
LIGHT_ZDZ_FROM_DV_CMD_02 = ((IDX_U32_LIGHT_ZDZ_FROM_DV ==  2)<< MSK_U32_LIGHT_ZDZ_FROM_DV),
LIGHT_ZDZ_FROM_DV_CMD_03 = ((IDX_U32_LIGHT_ZDZ_FROM_DV ==  3)<< MSK_U32_LIGHT_ZDZ_FROM_DV),
LIGHT_ZDZ_FROM_DV_CMD_04 = ((IDX_U32_LIGHT_ZDZ_FROM_DV ==  4)<< MSK_U32_LIGHT_ZDZ_FROM_DV),
LIGHT_ZDZ_FROM_DV_CMD_05 = ((IDX_U32_LIGHT_ZDZ_FROM_DV ==  5)<< MSK_U32_LIGHT_ZDZ_FROM_DV),
LIGHT_ZDZ_FROM_DV_CMD_06 = ((IDX_U32_LIGHT_ZDZ_FROM_DV ==  6)<< MSK_U32_LIGHT_ZDZ_FROM_DV),
LIGHT_ZDZ_FROM_DV_CMD_07 = ((IDX_U32_LIGHT_ZDZ_FROM_DV ==  7)<< MSK_U32_LIGHT_ZDZ_FROM_DV),
LIGHT_ZDZ_FROM_DV_CMD_08 = ((IDX_U32_LIGHT_ZDZ_FROM_DV ==  8)<< MSK_U32_LIGHT_ZDZ_FROM_DV),
LIGHT_ZDZ_FROM_DV_CMD_09 = ((IDX_U32_LIGHT_ZDZ_FROM_DV ==  9)<< MSK_U32_LIGHT_ZDZ_FROM_DV),
LIGHT_ZDZ_FROM_DV_CMD_10 = ((IDX_U32_LIGHT_ZDZ_FROM_DV == 10)<< MSK_U32_LIGHT_ZDZ_FROM_DV),
LIGHT_ZDZ_FROM_DV_CMD_11 = ((IDX_U32_LIGHT_ZDZ_FROM_DV == 11)<< MSK_U32_LIGHT_ZDZ_FROM_DV),
LIGHT_ZDZ_FROM_DV_CMD_12 = ((IDX_U32_LIGHT_ZDZ_FROM_DV == 12)<< MSK_U32_LIGHT_ZDZ_FROM_DV),
					
LIGHT_ZDZ_FROM_OVD1_CMD_00 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD1 ==  0)<< MSK_U32_LIGHT_ZDZ_FROM_OVD1),
LIGHT_ZDZ_FROM_OVD1_CMD_01 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD1 ==  1)<< MSK_U32_LIGHT_ZDZ_FROM_OVD1),
LIGHT_ZDZ_FROM_OVD1_CMD_02 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD1 ==  2)<< MSK_U32_LIGHT_ZDZ_FROM_OVD1),
LIGHT_ZDZ_FROM_OVD1_CMD_03 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD1 ==  3)<< MSK_U32_LIGHT_ZDZ_FROM_OVD1),
LIGHT_ZDZ_FROM_OVD1_CMD_04 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD1 ==  4)<< MSK_U32_LIGHT_ZDZ_FROM_OVD1),
LIGHT_ZDZ_FROM_OVD1_CMD_05 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD1 ==  5)<< MSK_U32_LIGHT_ZDZ_FROM_OVD1),
LIGHT_ZDZ_FROM_OVD1_CMD_06 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD1 ==  6)<< MSK_U32_LIGHT_ZDZ_FROM_OVD1),
LIGHT_ZDZ_FROM_OVD1_CMD_07 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD1 ==  7)<< MSK_U32_LIGHT_ZDZ_FROM_OVD1),
LIGHT_ZDZ_FROM_OVD1_CMD_08 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD1 ==  8)<< MSK_U32_LIGHT_ZDZ_FROM_OVD1),
LIGHT_ZDZ_FROM_OVD1_CMD_09 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD1 ==  9)<< MSK_U32_LIGHT_ZDZ_FROM_OVD1),
LIGHT_ZDZ_FROM_OVD1_CMD_10 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD1 == 10)<< MSK_U32_LIGHT_ZDZ_FROM_OVD1),
LIGHT_ZDZ_FROM_OVD1_CMD_11 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD1 == 11)<< MSK_U32_LIGHT_ZDZ_FROM_OVD1),
LIGHT_ZDZ_FROM_OVD1_CMD_12 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD1 == 12)<< MSK_U32_LIGHT_ZDZ_FROM_OVD1),


LIGHT_ZDZ_FROM_OVD2_CMD_00 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD2 ==  0)<< MSK_U32_LIGHT_ZDZ_FROM_OVD2),
LIGHT_ZDZ_FROM_OVD2_CMD_01 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD2 ==  1)<< MSK_U32_LIGHT_ZDZ_FROM_OVD2),
LIGHT_ZDZ_FROM_OVD2_CMD_02 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD2 ==  2)<< MSK_U32_LIGHT_ZDZ_FROM_OVD2),
LIGHT_ZDZ_FROM_OVD2_CMD_03 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD2 ==  3)<< MSK_U32_LIGHT_ZDZ_FROM_OVD2),
LIGHT_ZDZ_FROM_OVD2_CMD_04 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD2 ==  4)<< MSK_U32_LIGHT_ZDZ_FROM_OVD2),
LIGHT_ZDZ_FROM_OVD2_CMD_05 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD2 ==  5)<< MSK_U32_LIGHT_ZDZ_FROM_OVD2),
LIGHT_ZDZ_FROM_OVD2_CMD_06 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD2 ==  6)<< MSK_U32_LIGHT_ZDZ_FROM_OVD2),
LIGHT_ZDZ_FROM_OVD2_CMD_07 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD2 ==  7)<< MSK_U32_LIGHT_ZDZ_FROM_OVD2),
LIGHT_ZDZ_FROM_OVD2_CMD_08 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD2 ==  8)<< MSK_U32_LIGHT_ZDZ_FROM_OVD2),
LIGHT_ZDZ_FROM_OVD2_CMD_09 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD2 ==  9)<< MSK_U32_LIGHT_ZDZ_FROM_OVD2),
LIGHT_ZDZ_FROM_OVD2_CMD_10 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD2 == 10)<< MSK_U32_LIGHT_ZDZ_FROM_OVD2),
LIGHT_ZDZ_FROM_OVD2_CMD_11 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD2 == 11)<< MSK_U32_LIGHT_ZDZ_FROM_OVD2),
LIGHT_ZDZ_FROM_OVD2_CMD_12 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD2 == 12)<< MSK_U32_LIGHT_ZDZ_FROM_OVD2),
					
LIGHT_ZDZ_FROM_OVD3_CMD_00 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD3 ==  0)<< MSK_U32_LIGHT_ZDZ_FROM_OVD3),
LIGHT_ZDZ_FROM_OVD3_CMD_01 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD3 ==  1)<< MSK_U32_LIGHT_ZDZ_FROM_OVD3),
LIGHT_ZDZ_FROM_OVD3_CMD_02 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD3 ==  2)<< MSK_U32_LIGHT_ZDZ_FROM_OVD3),
LIGHT_ZDZ_FROM_OVD3_CMD_03 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD3 ==  3)<< MSK_U32_LIGHT_ZDZ_FROM_OVD3),
LIGHT_ZDZ_FROM_OVD3_CMD_04 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD3 ==  4)<< MSK_U32_LIGHT_ZDZ_FROM_OVD3),
LIGHT_ZDZ_FROM_OVD3_CMD_05 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD3 ==  5)<< MSK_U32_LIGHT_ZDZ_FROM_OVD3),
LIGHT_ZDZ_FROM_OVD3_CMD_06 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD3 ==  6)<< MSK_U32_LIGHT_ZDZ_FROM_OVD3),
LIGHT_ZDZ_FROM_OVD3_CMD_07 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD3 ==  7)<< MSK_U32_LIGHT_ZDZ_FROM_OVD3),
LIGHT_ZDZ_FROM_OVD3_CMD_08 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD3 ==  8)<< MSK_U32_LIGHT_ZDZ_FROM_OVD3),
LIGHT_ZDZ_FROM_OVD3_CMD_09 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD3 ==  9)<< MSK_U32_LIGHT_ZDZ_FROM_OVD3),
LIGHT_ZDZ_FROM_OVD3_CMD_10 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD3 == 10)<< MSK_U32_LIGHT_ZDZ_FROM_OVD3),
LIGHT_ZDZ_FROM_OVD3_CMD_11 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD3 == 11)<< MSK_U32_LIGHT_ZDZ_FROM_OVD3),
LIGHT_ZDZ_FROM_OVD3_CMD_12 = ((IDX_U32_LIGHT_ZDZ_FROM_OVD3 == 12)<< MSK_U32_LIGHT_ZDZ_FROM_OVD3),
					
PO_ZDZ_CMD_00 = ((IDX_U32_PO_ZDZ ==  0)<< MSK_U32_PO_ZDZ),
PO_ZDZ_CMD_01 = ((IDX_U32_PO_ZDZ ==  1)<< MSK_U32_PO_ZDZ),
PO_ZDZ_CMD_02 = ((IDX_U32_PO_ZDZ ==  2)<< MSK_U32_PO_ZDZ),
PO_ZDZ_CMD_03 = ((IDX_U32_PO_ZDZ ==  3)<< MSK_U32_PO_ZDZ),
PO_ZDZ_CMD_04 = ((IDX_U32_PO_ZDZ ==  4)<< MSK_U32_PO_ZDZ),
PO_ZDZ_CMD_05 = ((IDX_U32_PO_ZDZ ==  5)<< MSK_U32_PO_ZDZ),
PO_ZDZ_CMD_06 = ((IDX_U32_PO_ZDZ ==  6)<< MSK_U32_PO_ZDZ),
PO_ZDZ_CMD_07 = ((IDX_U32_PO_ZDZ ==  7)<< MSK_U32_PO_ZDZ),
PO_ZDZ_CMD_08 = ((IDX_U32_PO_ZDZ ==  8)<< MSK_U32_PO_ZDZ),
PO_ZDZ_CMD_09 = ((IDX_U32_PO_ZDZ ==  9)<< MSK_U32_PO_ZDZ),
PO_ZDZ_CMD_10 = ((IDX_U32_PO_ZDZ == 10)<< MSK_U32_PO_ZDZ),
PO_ZDZ_CMD_11 = ((IDX_U32_PO_ZDZ == 11)<< MSK_U32_PO_ZDZ),
PO_ZDZ_CMD_12 = ((IDX_U32_PO_ZDZ == 12)<< MSK_U32_PO_ZDZ),
					
ZDZ_CMD_00 = ((IDX_U32_ZDZ ==  0)<< MSK_U32_ZDZ),
ZDZ_CMD_01 = ((IDX_U32_ZDZ ==  1)<< MSK_U32_ZDZ),
ZDZ_CMD_02 = ((IDX_U32_ZDZ ==  2)<< MSK_U32_ZDZ),
ZDZ_CMD_03 = ((IDX_U32_ZDZ ==  3)<< MSK_U32_ZDZ),
ZDZ_CMD_04 = ((IDX_U32_ZDZ ==  4)<< MSK_U32_ZDZ),
ZDZ_CMD_05 = ((IDX_U32_ZDZ ==  5)<< MSK_U32_ZDZ),
ZDZ_CMD_06 = ((IDX_U32_ZDZ ==  6)<< MSK_U32_ZDZ),
ZDZ_CMD_07 = ((IDX_U32_ZDZ ==  7)<< MSK_U32_ZDZ),
ZDZ_CMD_08 = ((IDX_U32_ZDZ ==  8)<< MSK_U32_ZDZ),
ZDZ_CMD_09 = ((IDX_U32_ZDZ ==  9)<< MSK_U32_ZDZ),
ZDZ_CMD_10 = ((IDX_U32_ZDZ == 10)<< MSK_U32_ZDZ),
ZDZ_CMD_11 = ((IDX_U32_ZDZ == 11)<< MSK_U32_ZDZ),
ZDZ_CMD_12 = ((IDX_U32_ZDZ == 12)<< MSK_U32_ZDZ),


ZDZS_CMD_00 = ( 
BLOCK_ZDZ_CMD_00
|PUSK_ZDZ_VID_DV_CMD_00
|LIGHT_ZDZ_FROM_DV_CMD_00
|LIGHT_ZDZ_FROM_OVD1_CMD_00
|LIGHT_ZDZ_FROM_OVD2_CMD_00
|LIGHT_ZDZ_FROM_OVD3_CMD_00
|PO_ZDZ_CMD_00
|ZDZ_CMD_00
),

ZDZS_CMD_01 = ( 
BLOCK_ZDZ_CMD_01
|PUSK_ZDZ_VID_DV_CMD_01
|LIGHT_ZDZ_FROM_DV_CMD_01
|LIGHT_ZDZ_FROM_OVD1_CMD_01
|LIGHT_ZDZ_FROM_OVD2_CMD_01
|LIGHT_ZDZ_FROM_OVD3_CMD_01
|PO_ZDZ_CMD_01
|ZDZ_CMD_01
),

ZDZS_CMD_02 = ( 
BLOCK_ZDZ_CMD_02
|PUSK_ZDZ_VID_DV_CMD_02
|LIGHT_ZDZ_FROM_DV_CMD_02
|LIGHT_ZDZ_FROM_OVD1_CMD_02
|LIGHT_ZDZ_FROM_OVD2_CMD_02
|LIGHT_ZDZ_FROM_OVD3_CMD_02
|PO_ZDZ_CMD_02
|ZDZ_CMD_02
),

ZDZS_CMD_03 = ( 
BLOCK_ZDZ_CMD_03
|PUSK_ZDZ_VID_DV_CMD_03
|LIGHT_ZDZ_FROM_DV_CMD_03
|LIGHT_ZDZ_FROM_OVD1_CMD_03
|LIGHT_ZDZ_FROM_OVD2_CMD_03
|LIGHT_ZDZ_FROM_OVD3_CMD_03
|PO_ZDZ_CMD_03
|ZDZ_CMD_03

),

ZDZS_CMD_04 = ( 
BLOCK_ZDZ_CMD_04
|PUSK_ZDZ_VID_DV_CMD_04
|LIGHT_ZDZ_FROM_DV_CMD_04
|LIGHT_ZDZ_FROM_OVD1_CMD_04
|LIGHT_ZDZ_FROM_OVD2_CMD_04
|LIGHT_ZDZ_FROM_OVD3_CMD_04
|PO_ZDZ_CMD_04
|ZDZ_CMD_04
),

ZDZS_CMD_05 = ( 
BLOCK_ZDZ_CMD_05
|PUSK_ZDZ_VID_DV_CMD_05
|LIGHT_ZDZ_FROM_DV_CMD_05
|LIGHT_ZDZ_FROM_OVD1_CMD_05
|LIGHT_ZDZ_FROM_OVD2_CMD_05
|LIGHT_ZDZ_FROM_OVD3_CMD_05
|PO_ZDZ_CMD_05
|ZDZ_CMD_05
),

ZDZS_CMD_06 = ( 
BLOCK_ZDZ_CMD_06
|PUSK_ZDZ_VID_DV_CMD_06
|LIGHT_ZDZ_FROM_DV_CMD_06
|LIGHT_ZDZ_FROM_OVD1_CMD_06
|LIGHT_ZDZ_FROM_OVD2_CMD_06
|LIGHT_ZDZ_FROM_OVD3_CMD_06
|PO_ZDZ_CMD_06
|ZDZ_CMD_06

),

ZDZS_CMD_07 = ( 
BLOCK_ZDZ_CMD_07
|PUSK_ZDZ_VID_DV_CMD_07
|LIGHT_ZDZ_FROM_DV_CMD_07
|LIGHT_ZDZ_FROM_OVD1_CMD_07
|LIGHT_ZDZ_FROM_OVD2_CMD_07
|LIGHT_ZDZ_FROM_OVD3_CMD_07
|PO_ZDZ_CMD_07
|ZDZ_CMD_07
),

ZDZS_CMD_08 = ( 
BLOCK_ZDZ_CMD_08
|PUSK_ZDZ_VID_DV_CMD_08
|LIGHT_ZDZ_FROM_DV_CMD_08
|LIGHT_ZDZ_FROM_OVD1_CMD_08
|LIGHT_ZDZ_FROM_OVD2_CMD_08
|LIGHT_ZDZ_FROM_OVD3_CMD_08
|PO_ZDZ_CMD_08
|ZDZ_CMD_08

),

ZDZS_CMD_09 = (
BLOCK_ZDZ_CMD_09
|PUSK_ZDZ_VID_DV_CMD_09
|LIGHT_ZDZ_FROM_DV_CMD_09
|LIGHT_ZDZ_FROM_OVD1_CMD_09
|LIGHT_ZDZ_FROM_OVD2_CMD_09
|LIGHT_ZDZ_FROM_OVD3_CMD_09
|PO_ZDZ_CMD_09
|ZDZ_CMD_09

 ),

ZDZS_CMD_10 = ( 
BLOCK_ZDZ_CMD_10
|PUSK_ZDZ_VID_DV_CMD_10
|LIGHT_ZDZ_FROM_DV_CMD_10
|LIGHT_ZDZ_FROM_OVD1_CMD_10
|LIGHT_ZDZ_FROM_OVD2_CMD_10
|LIGHT_ZDZ_FROM_OVD3_CMD_10
|PO_ZDZ_CMD_10
|ZDZ_CMD_10

),

ZDZS_CMD_11 = ( 
BLOCK_ZDZ_CMD_11
|PUSK_ZDZ_VID_DV_CMD_11
|LIGHT_ZDZ_FROM_DV_CMD_11
|LIGHT_ZDZ_FROM_OVD1_CMD_11
|LIGHT_ZDZ_FROM_OVD2_CMD_11
|LIGHT_ZDZ_FROM_OVD3_CMD_11
|PO_ZDZ_CMD_11
|ZDZ_CMD_11

),

ZDZS_CMD_12 = ( 
BLOCK_ZDZ_CMD_12
|PUSK_ZDZ_VID_DV_CMD_12
|LIGHT_ZDZ_FROM_DV_CMD_12
|LIGHT_ZDZ_FROM_OVD1_CMD_12
|LIGHT_ZDZ_FROM_OVD2_CMD_12
|LIGHT_ZDZ_FROM_OVD3_CMD_12
|PO_ZDZ_CMD_12
|ZDZ_CMD_12

),



};
enum UP_SIG_MASK{

IDX_U32_BLOCK_UP1   = (RNG_BIG_BLOCK_UP1  + 3*0 ) >> 5,
IDX_U32_PO_UP1      = (RNG_BIG_PO_UP1     + 3*0 ) >> 5,
IDX_U32_UP1         = (RNG_BIG_UP1        + 3*0 ) >> 5,
IDX_U32_BLOCK_UP2   = (RNG_BIG_BLOCK_UP1  + 3*1 ) >> 5,  
IDX_U32_PO_UP2      = (RNG_BIG_PO_UP1     + 3*1 ) >> 5,
IDX_U32_UP2         = (RNG_BIG_UP1        + 3*1 ) >> 5,
IDX_U32_BLOCK_UP3   = (RNG_BIG_BLOCK_UP1  + 3*2 ) >> 5,  
IDX_U32_PO_UP3      = (RNG_BIG_PO_UP1     + 3*2 ) >> 5,
IDX_U32_UP3         = (RNG_BIG_UP1        + 3*2 ) >> 5,
IDX_U32_BLOCK_UP4   = (RNG_BIG_BLOCK_UP1  + 3*3 ) >> 5,  
IDX_U32_PO_UP4      = (RNG_BIG_PO_UP1     + 3*3 ) >> 5,
IDX_U32_UP4         = (RNG_BIG_UP1        + 3*3 ) >> 5,
IDX_U32_BLOCK_UP5   = (RNG_BIG_BLOCK_UP1  + 3*4 ) >> 5,  
IDX_U32_PO_UP5      = (RNG_BIG_PO_UP1     + 3*4 ) >> 5,
IDX_U32_UP5         = (RNG_BIG_UP1        + 3*4 ) >> 5,
IDX_U32_BLOCK_UP6   = (RNG_BIG_BLOCK_UP1  + 3*5 ) >> 5,  
IDX_U32_PO_UP6      = (RNG_BIG_PO_UP1     + 3*5 ) >> 5,
IDX_U32_UP6         = (RNG_BIG_UP1        + 3*5 ) >> 5,
IDX_U32_BLOCK_UP7   = (RNG_BIG_BLOCK_UP1  + 3*6 ) >> 5,  
IDX_U32_PO_UP7      = (RNG_BIG_PO_UP1     + 3*6 ) >> 5,
IDX_U32_UP7         = (RNG_BIG_UP1        + 3*6 ) >> 5,
IDX_U32_BLOCK_UP8   = (RNG_BIG_BLOCK_UP1  + 3*7 ) >> 5,  
IDX_U32_PO_UP8      = (RNG_BIG_PO_UP1     + 3*7 ) >> 5,
IDX_U32_UP8         = (RNG_BIG_UP1        + 3*7 ) >> 5,

MSK_U32_BLOCK_UP1   = ( RNG_BIG_BLOCK_UP1  + 3*0 )&0x1f,
MSK_U32_PO_UP1      = ( RNG_BIG_PO_UP1     + 3*0 )&0x1f,
MSK_U32_UP1         = ( RNG_BIG_UP1        + 3*0 )&0x1f,
MSK_U32_BLOCK_UP2   = ( RNG_BIG_BLOCK_UP1  + 3*1 )&0x1f,  
MSK_U32_PO_UP2      = ( RNG_BIG_PO_UP1     + 3*1 )&0x1f,
MSK_U32_UP2         = ( RNG_BIG_UP1        + 3*1 )&0x1f,
MSK_U32_BLOCK_UP3   = ( RNG_BIG_BLOCK_UP1  + 3*2 )&0x1f,  
MSK_U32_PO_UP3      = ( RNG_BIG_PO_UP1     + 3*2 )&0x1f,
MSK_U32_UP3         = ( RNG_BIG_UP1        + 3*2 )&0x1f,
MSK_U32_BLOCK_UP4   = ( RNG_BIG_BLOCK_UP1  + 3*3 )&0x1f,  
MSK_U32_PO_UP4      = ( RNG_BIG_PO_UP1     + 3*3 )&0x1f,
MSK_U32_UP4         = ( RNG_BIG_UP1        + 3*3 )&0x1f,
MSK_U32_BLOCK_UP5   = ( RNG_BIG_BLOCK_UP1  + 3*4 )&0x1f,  
MSK_U32_PO_UP5      = ( RNG_BIG_PO_UP1     + 3*4 )&0x1f,
MSK_U32_UP5         = ( RNG_BIG_UP1        + 3*4 )&0x1f,
MSK_U32_BLOCK_UP6   = ( RNG_BIG_BLOCK_UP1  + 3*5 )&0x1f,  
MSK_U32_PO_UP6      = ( RNG_BIG_PO_UP1     + 3*5 )&0x1f,
MSK_U32_UP6         = ( RNG_BIG_UP1        + 3*5 )&0x1f,
MSK_U32_BLOCK_UP7   = ( RNG_BIG_BLOCK_UP1  + 3*6 )&0x1f,  
MSK_U32_PO_UP7      = ( RNG_BIG_PO_UP1     + 3*6 )&0x1f,
MSK_U32_UP7         = ( RNG_BIG_UP1        + 3*6 )&0x1f,
MSK_U32_BLOCK_UP8   = ( RNG_BIG_BLOCK_UP1  + 3*7 )&0x1f,  
MSK_U32_PO_UP8      = ( RNG_BIG_PO_UP1     + 3*7 )&0x1f,
MSK_U32_UP8         = ( RNG_BIG_UP1        + 3*7 )&0x1f,


    
BLOCK_UP1_CMD_00 = ((IDX_U32_BLOCK_UP1 ==  0)<< MSK_U32_BLOCK_UP1),
BLOCK_UP1_CMD_01 = ((IDX_U32_BLOCK_UP1 ==  1)<< MSK_U32_BLOCK_UP1),
BLOCK_UP1_CMD_02 = ((IDX_U32_BLOCK_UP1 ==  2)<< MSK_U32_BLOCK_UP1),
BLOCK_UP1_CMD_03 = ((IDX_U32_BLOCK_UP1 ==  3)<< MSK_U32_BLOCK_UP1),
BLOCK_UP1_CMD_04 = ((IDX_U32_BLOCK_UP1 ==  4)<< MSK_U32_BLOCK_UP1),
BLOCK_UP1_CMD_05 = ((IDX_U32_BLOCK_UP1 ==  5)<< MSK_U32_BLOCK_UP1),
BLOCK_UP1_CMD_06 = ((IDX_U32_BLOCK_UP1 ==  6)<< MSK_U32_BLOCK_UP1),
BLOCK_UP1_CMD_07 = ((IDX_U32_BLOCK_UP1 ==  7)<< MSK_U32_BLOCK_UP1),
BLOCK_UP1_CMD_08 = ((IDX_U32_BLOCK_UP1 ==  8)<< MSK_U32_BLOCK_UP1),
BLOCK_UP1_CMD_09 = ((IDX_U32_BLOCK_UP1 ==  9)<< MSK_U32_BLOCK_UP1),
BLOCK_UP1_CMD_10 = ((IDX_U32_BLOCK_UP1 == 10)<< MSK_U32_BLOCK_UP1),
BLOCK_UP1_CMD_11 = ((IDX_U32_BLOCK_UP1 == 11)<< MSK_U32_BLOCK_UP1),
BLOCK_UP1_CMD_12 = ((IDX_U32_BLOCK_UP1 == 12)<< MSK_U32_BLOCK_UP1),
					
PO_UP1_CMD_00 = ((IDX_U32_PO_UP1 ==  0)<< MSK_U32_PO_UP1),
PO_UP1_CMD_01 = ((IDX_U32_PO_UP1 ==  1)<< MSK_U32_PO_UP1),
PO_UP1_CMD_02 = ((IDX_U32_PO_UP1 ==  2)<< MSK_U32_PO_UP1),
PO_UP1_CMD_03 = ((IDX_U32_PO_UP1 ==  3)<< MSK_U32_PO_UP1),
PO_UP1_CMD_04 = ((IDX_U32_PO_UP1 ==  4)<< MSK_U32_PO_UP1),
PO_UP1_CMD_05 = ((IDX_U32_PO_UP1 ==  5)<< MSK_U32_PO_UP1),
PO_UP1_CMD_06 = ((IDX_U32_PO_UP1 ==  6)<< MSK_U32_PO_UP1),
PO_UP1_CMD_07 = ((IDX_U32_PO_UP1 ==  7)<< MSK_U32_PO_UP1),
PO_UP1_CMD_08 = ((IDX_U32_PO_UP1 ==  8)<< MSK_U32_PO_UP1),
PO_UP1_CMD_09 = ((IDX_U32_PO_UP1 ==  9)<< MSK_U32_PO_UP1),
PO_UP1_CMD_10 = ((IDX_U32_PO_UP1 == 10)<< MSK_U32_PO_UP1),
PO_UP1_CMD_11 = ((IDX_U32_PO_UP1 == 11)<< MSK_U32_PO_UP1),
PO_UP1_CMD_12 = ((IDX_U32_PO_UP1 == 12)<< MSK_U32_PO_UP1),
					
UP1_CMD_00 = ((IDX_U32_UP1 ==  0)<< MSK_U32_UP1),
UP1_CMD_01 = ((IDX_U32_UP1 ==  1)<< MSK_U32_UP1),
UP1_CMD_02 = ((IDX_U32_UP1 ==  2)<< MSK_U32_UP1),
UP1_CMD_03 = ((IDX_U32_UP1 ==  3)<< MSK_U32_UP1),
UP1_CMD_04 = ((IDX_U32_UP1 ==  4)<< MSK_U32_UP1),
UP1_CMD_05 = ((IDX_U32_UP1 ==  5)<< MSK_U32_UP1),
UP1_CMD_06 = ((IDX_U32_UP1 ==  6)<< MSK_U32_UP1),
UP1_CMD_07 = ((IDX_U32_UP1 ==  7)<< MSK_U32_UP1),
UP1_CMD_08 = ((IDX_U32_UP1 ==  8)<< MSK_U32_UP1),
UP1_CMD_09 = ((IDX_U32_UP1 ==  9)<< MSK_U32_UP1),
UP1_CMD_10 = ((IDX_U32_UP1 == 10)<< MSK_U32_UP1),
UP1_CMD_11 = ((IDX_U32_UP1 == 11)<< MSK_U32_UP1),
UP1_CMD_12 = ((IDX_U32_UP1 == 12)<< MSK_U32_UP1),
					
BLOCK_UP2_CMD_00 = ((IDX_U32_BLOCK_UP2 ==  0)<< MSK_U32_BLOCK_UP2),
BLOCK_UP2_CMD_01 = ((IDX_U32_BLOCK_UP2 ==  1)<< MSK_U32_BLOCK_UP2),
BLOCK_UP2_CMD_02 = ((IDX_U32_BLOCK_UP2 ==  2)<< MSK_U32_BLOCK_UP2),
BLOCK_UP2_CMD_03 = ((IDX_U32_BLOCK_UP2 ==  3)<< MSK_U32_BLOCK_UP2),
BLOCK_UP2_CMD_04 = ((IDX_U32_BLOCK_UP2 ==  4)<< MSK_U32_BLOCK_UP2),
BLOCK_UP2_CMD_05 = ((IDX_U32_BLOCK_UP2 ==  5)<< MSK_U32_BLOCK_UP2),
BLOCK_UP2_CMD_06 = ((IDX_U32_BLOCK_UP2 ==  6)<< MSK_U32_BLOCK_UP2),
BLOCK_UP2_CMD_07 = ((IDX_U32_BLOCK_UP2 ==  7)<< MSK_U32_BLOCK_UP2),
BLOCK_UP2_CMD_08 = ((IDX_U32_BLOCK_UP2 ==  8)<< MSK_U32_BLOCK_UP2),
BLOCK_UP2_CMD_09 = ((IDX_U32_BLOCK_UP2 ==  9)<< MSK_U32_BLOCK_UP2),
BLOCK_UP2_CMD_10 = ((IDX_U32_BLOCK_UP2 == 10)<< MSK_U32_BLOCK_UP2),
BLOCK_UP2_CMD_11 = ((IDX_U32_BLOCK_UP2 == 11)<< MSK_U32_BLOCK_UP2),
BLOCK_UP2_CMD_12 = ((IDX_U32_BLOCK_UP2 == 12)<< MSK_U32_BLOCK_UP2),



PO_UP2_CMD_00 = ((IDX_U32_PO_UP2 ==  0)<< MSK_U32_PO_UP2),
PO_UP2_CMD_01 = ((IDX_U32_PO_UP2 ==  1)<< MSK_U32_PO_UP2),
PO_UP2_CMD_02 = ((IDX_U32_PO_UP2 ==  2)<< MSK_U32_PO_UP2),
PO_UP2_CMD_03 = ((IDX_U32_PO_UP2 ==  3)<< MSK_U32_PO_UP2),
PO_UP2_CMD_04 = ((IDX_U32_PO_UP2 ==  4)<< MSK_U32_PO_UP2),
PO_UP2_CMD_05 = ((IDX_U32_PO_UP2 ==  5)<< MSK_U32_PO_UP2),
PO_UP2_CMD_06 = ((IDX_U32_PO_UP2 ==  6)<< MSK_U32_PO_UP2),
PO_UP2_CMD_07 = ((IDX_U32_PO_UP2 ==  7)<< MSK_U32_PO_UP2),
PO_UP2_CMD_08 = ((IDX_U32_PO_UP2 ==  8)<< MSK_U32_PO_UP2),
PO_UP2_CMD_09 = ((IDX_U32_PO_UP2 ==  9)<< MSK_U32_PO_UP2),
PO_UP2_CMD_10 = ((IDX_U32_PO_UP2 == 10)<< MSK_U32_PO_UP2),
PO_UP2_CMD_11 = ((IDX_U32_PO_UP2 == 11)<< MSK_U32_PO_UP2),
PO_UP2_CMD_12 = ((IDX_U32_PO_UP2 == 12)<< MSK_U32_PO_UP2),
					
UP2_CMD_00 = ((IDX_U32_UP2 ==  0)<< MSK_U32_UP2),
UP2_CMD_01 = ((IDX_U32_UP2 ==  1)<< MSK_U32_UP2),
UP2_CMD_02 = ((IDX_U32_UP2 ==  2)<< MSK_U32_UP2),
UP2_CMD_03 = ((IDX_U32_UP2 ==  3)<< MSK_U32_UP2),
UP2_CMD_04 = ((IDX_U32_UP2 ==  4)<< MSK_U32_UP2),
UP2_CMD_05 = ((IDX_U32_UP2 ==  5)<< MSK_U32_UP2),
UP2_CMD_06 = ((IDX_U32_UP2 ==  6)<< MSK_U32_UP2),
UP2_CMD_07 = ((IDX_U32_UP2 ==  7)<< MSK_U32_UP2),
UP2_CMD_08 = ((IDX_U32_UP2 ==  8)<< MSK_U32_UP2),
UP2_CMD_09 = ((IDX_U32_UP2 ==  9)<< MSK_U32_UP2),
UP2_CMD_10 = ((IDX_U32_UP2 == 10)<< MSK_U32_UP2),
UP2_CMD_11 = ((IDX_U32_UP2 == 11)<< MSK_U32_UP2),
UP2_CMD_12 = ((IDX_U32_UP2 == 12)<< MSK_U32_UP2),
					
BLOCK_UP3_CMD_00 = ((IDX_U32_BLOCK_UP3 ==  0)<< MSK_U32_BLOCK_UP3),
BLOCK_UP3_CMD_01 = ((IDX_U32_BLOCK_UP3 ==  1)<< MSK_U32_BLOCK_UP3),
BLOCK_UP3_CMD_02 = ((IDX_U32_BLOCK_UP3 ==  2)<< MSK_U32_BLOCK_UP3),
BLOCK_UP3_CMD_03 = ((IDX_U32_BLOCK_UP3 ==  3)<< MSK_U32_BLOCK_UP3),
BLOCK_UP3_CMD_04 = ((IDX_U32_BLOCK_UP3 ==  4)<< MSK_U32_BLOCK_UP3),
BLOCK_UP3_CMD_05 = ((IDX_U32_BLOCK_UP3 ==  5)<< MSK_U32_BLOCK_UP3),
BLOCK_UP3_CMD_06 = ((IDX_U32_BLOCK_UP3 ==  6)<< MSK_U32_BLOCK_UP3),
BLOCK_UP3_CMD_07 = ((IDX_U32_BLOCK_UP3 ==  7)<< MSK_U32_BLOCK_UP3),
BLOCK_UP3_CMD_08 = ((IDX_U32_BLOCK_UP3 ==  8)<< MSK_U32_BLOCK_UP3),
BLOCK_UP3_CMD_09 = ((IDX_U32_BLOCK_UP3 ==  9)<< MSK_U32_BLOCK_UP3),
BLOCK_UP3_CMD_10 = ((IDX_U32_BLOCK_UP3 == 10)<< MSK_U32_BLOCK_UP3),
BLOCK_UP3_CMD_11 = ((IDX_U32_BLOCK_UP3 == 11)<< MSK_U32_BLOCK_UP3),
BLOCK_UP3_CMD_12 = ((IDX_U32_BLOCK_UP3 == 12)<< MSK_U32_BLOCK_UP3),
					
PO_UP3_CMD_00 = ((IDX_U32_PO_UP3 ==  0)<< MSK_U32_PO_UP3),
PO_UP3_CMD_01 = ((IDX_U32_PO_UP3 ==  1)<< MSK_U32_PO_UP3),
PO_UP3_CMD_02 = ((IDX_U32_PO_UP3 ==  2)<< MSK_U32_PO_UP3),
PO_UP3_CMD_03 = ((IDX_U32_PO_UP3 ==  3)<< MSK_U32_PO_UP3),
PO_UP3_CMD_04 = ((IDX_U32_PO_UP3 ==  4)<< MSK_U32_PO_UP3),
PO_UP3_CMD_05 = ((IDX_U32_PO_UP3 ==  5)<< MSK_U32_PO_UP3),
PO_UP3_CMD_06 = ((IDX_U32_PO_UP3 ==  6)<< MSK_U32_PO_UP3),
PO_UP3_CMD_07 = ((IDX_U32_PO_UP3 ==  7)<< MSK_U32_PO_UP3),
PO_UP3_CMD_08 = ((IDX_U32_PO_UP3 ==  8)<< MSK_U32_PO_UP3),
PO_UP3_CMD_09 = ((IDX_U32_PO_UP3 ==  9)<< MSK_U32_PO_UP3),
PO_UP3_CMD_10 = ((IDX_U32_PO_UP3 == 10)<< MSK_U32_PO_UP3),
PO_UP3_CMD_11 = ((IDX_U32_PO_UP3 == 11)<< MSK_U32_PO_UP3),
PO_UP3_CMD_12 = ((IDX_U32_PO_UP3 == 12)<< MSK_U32_PO_UP3),


UP3_CMD_00 = ((IDX_U32_UP3 ==  0)<< MSK_U32_UP3),
UP3_CMD_01 = ((IDX_U32_UP3 ==  1)<< MSK_U32_UP3),
UP3_CMD_02 = ((IDX_U32_UP3 ==  2)<< MSK_U32_UP3),
UP3_CMD_03 = ((IDX_U32_UP3 ==  3)<< MSK_U32_UP3),
UP3_CMD_04 = ((IDX_U32_UP3 ==  4)<< MSK_U32_UP3),
UP3_CMD_05 = ((IDX_U32_UP3 ==  5)<< MSK_U32_UP3),
UP3_CMD_06 = ((IDX_U32_UP3 ==  6)<< MSK_U32_UP3),
UP3_CMD_07 = ((IDX_U32_UP3 ==  7)<< MSK_U32_UP3),
UP3_CMD_08 = ((IDX_U32_UP3 ==  8)<< MSK_U32_UP3),
UP3_CMD_09 = ((IDX_U32_UP3 ==  9)<< MSK_U32_UP3),
UP3_CMD_10 = ((IDX_U32_UP3 == 10)<< MSK_U32_UP3),
UP3_CMD_11 = ((IDX_U32_UP3 == 11)<< MSK_U32_UP3),
UP3_CMD_12 = ((IDX_U32_UP3 == 12)<< MSK_U32_UP3),
					
BLOCK_UP4_CMD_00 = ((IDX_U32_BLOCK_UP4 ==  0)<< MSK_U32_BLOCK_UP4),
BLOCK_UP4_CMD_01 = ((IDX_U32_BLOCK_UP4 ==  1)<< MSK_U32_BLOCK_UP4),
BLOCK_UP4_CMD_02 = ((IDX_U32_BLOCK_UP4 ==  2)<< MSK_U32_BLOCK_UP4),
BLOCK_UP4_CMD_03 = ((IDX_U32_BLOCK_UP4 ==  3)<< MSK_U32_BLOCK_UP4),
BLOCK_UP4_CMD_04 = ((IDX_U32_BLOCK_UP4 ==  4)<< MSK_U32_BLOCK_UP4),
BLOCK_UP4_CMD_05 = ((IDX_U32_BLOCK_UP4 ==  5)<< MSK_U32_BLOCK_UP4),
BLOCK_UP4_CMD_06 = ((IDX_U32_BLOCK_UP4 ==  6)<< MSK_U32_BLOCK_UP4),
BLOCK_UP4_CMD_07 = ((IDX_U32_BLOCK_UP4 ==  7)<< MSK_U32_BLOCK_UP4),
BLOCK_UP4_CMD_08 = ((IDX_U32_BLOCK_UP4 ==  8)<< MSK_U32_BLOCK_UP4),
BLOCK_UP4_CMD_09 = ((IDX_U32_BLOCK_UP4 ==  9)<< MSK_U32_BLOCK_UP4),
BLOCK_UP4_CMD_10 = ((IDX_U32_BLOCK_UP4 == 10)<< MSK_U32_BLOCK_UP4),
BLOCK_UP4_CMD_11 = ((IDX_U32_BLOCK_UP4 == 11)<< MSK_U32_BLOCK_UP4),
BLOCK_UP4_CMD_12 = ((IDX_U32_BLOCK_UP4 == 12)<< MSK_U32_BLOCK_UP4),
					
PO_UP4_CMD_00 = ((IDX_U32_PO_UP4 ==  0)<< MSK_U32_PO_UP4),
PO_UP4_CMD_01 = ((IDX_U32_PO_UP4 ==  1)<< MSK_U32_PO_UP4),
PO_UP4_CMD_02 = ((IDX_U32_PO_UP4 ==  2)<< MSK_U32_PO_UP4),
PO_UP4_CMD_03 = ((IDX_U32_PO_UP4 ==  3)<< MSK_U32_PO_UP4),
PO_UP4_CMD_04 = ((IDX_U32_PO_UP4 ==  4)<< MSK_U32_PO_UP4),
PO_UP4_CMD_05 = ((IDX_U32_PO_UP4 ==  5)<< MSK_U32_PO_UP4),
PO_UP4_CMD_06 = ((IDX_U32_PO_UP4 ==  6)<< MSK_U32_PO_UP4),
PO_UP4_CMD_07 = ((IDX_U32_PO_UP4 ==  7)<< MSK_U32_PO_UP4),
PO_UP4_CMD_08 = ((IDX_U32_PO_UP4 ==  8)<< MSK_U32_PO_UP4),
PO_UP4_CMD_09 = ((IDX_U32_PO_UP4 ==  9)<< MSK_U32_PO_UP4),
PO_UP4_CMD_10 = ((IDX_U32_PO_UP4 == 10)<< MSK_U32_PO_UP4),
PO_UP4_CMD_11 = ((IDX_U32_PO_UP4 == 11)<< MSK_U32_PO_UP4),
PO_UP4_CMD_12 = ((IDX_U32_PO_UP4 == 12)<< MSK_U32_PO_UP4),
					
UP4_CMD_00 = ((IDX_U32_UP4 ==  0)<< MSK_U32_UP4),
UP4_CMD_01 = ((IDX_U32_UP4 ==  1)<< MSK_U32_UP4),
UP4_CMD_02 = ((IDX_U32_UP4 ==  2)<< MSK_U32_UP4),
UP4_CMD_03 = ((IDX_U32_UP4 ==  3)<< MSK_U32_UP4),
UP4_CMD_04 = ((IDX_U32_UP4 ==  4)<< MSK_U32_UP4),
UP4_CMD_05 = ((IDX_U32_UP4 ==  5)<< MSK_U32_UP4),
UP4_CMD_06 = ((IDX_U32_UP4 ==  6)<< MSK_U32_UP4),
UP4_CMD_07 = ((IDX_U32_UP4 ==  7)<< MSK_U32_UP4),
UP4_CMD_08 = ((IDX_U32_UP4 ==  8)<< MSK_U32_UP4),
UP4_CMD_09 = ((IDX_U32_UP4 ==  9)<< MSK_U32_UP4),
UP4_CMD_10 = ((IDX_U32_UP4 == 10)<< MSK_U32_UP4),
UP4_CMD_11 = ((IDX_U32_UP4 == 11)<< MSK_U32_UP4),
UP4_CMD_12 = ((IDX_U32_UP4 == 12)<< MSK_U32_UP4),



BLOCK_UP5_CMD_00 = ((IDX_U32_BLOCK_UP5 ==  0)<< MSK_U32_BLOCK_UP5),
BLOCK_UP5_CMD_01 = ((IDX_U32_BLOCK_UP5 ==  1)<< MSK_U32_BLOCK_UP5),
BLOCK_UP5_CMD_02 = ((IDX_U32_BLOCK_UP5 ==  2)<< MSK_U32_BLOCK_UP5),
BLOCK_UP5_CMD_03 = ((IDX_U32_BLOCK_UP5 ==  3)<< MSK_U32_BLOCK_UP5),
BLOCK_UP5_CMD_04 = ((IDX_U32_BLOCK_UP5 ==  4)<< MSK_U32_BLOCK_UP5),
BLOCK_UP5_CMD_05 = ((IDX_U32_BLOCK_UP5 ==  5)<< MSK_U32_BLOCK_UP5),
BLOCK_UP5_CMD_06 = ((IDX_U32_BLOCK_UP5 ==  6)<< MSK_U32_BLOCK_UP5),
BLOCK_UP5_CMD_07 = ((IDX_U32_BLOCK_UP5 ==  7)<< MSK_U32_BLOCK_UP5),
BLOCK_UP5_CMD_08 = ((IDX_U32_BLOCK_UP5 ==  8)<< MSK_U32_BLOCK_UP5),
BLOCK_UP5_CMD_09 = ((IDX_U32_BLOCK_UP5 ==  9)<< MSK_U32_BLOCK_UP5),
BLOCK_UP5_CMD_10 = ((IDX_U32_BLOCK_UP5 == 10)<< MSK_U32_BLOCK_UP5),
BLOCK_UP5_CMD_11 = ((IDX_U32_BLOCK_UP5 == 11)<< MSK_U32_BLOCK_UP5),
BLOCK_UP5_CMD_12 = ((IDX_U32_BLOCK_UP5 == 12)<< MSK_U32_BLOCK_UP5),
					
PO_UP5_CMD_00 = ((IDX_U32_PO_UP5 ==  0)<< MSK_U32_PO_UP5),
PO_UP5_CMD_01 = ((IDX_U32_PO_UP5 ==  1)<< MSK_U32_PO_UP5),
PO_UP5_CMD_02 = ((IDX_U32_PO_UP5 ==  2)<< MSK_U32_PO_UP5),
PO_UP5_CMD_03 = ((IDX_U32_PO_UP5 ==  3)<< MSK_U32_PO_UP5),
PO_UP5_CMD_04 = ((IDX_U32_PO_UP5 ==  4)<< MSK_U32_PO_UP5),
PO_UP5_CMD_05 = ((IDX_U32_PO_UP5 ==  5)<< MSK_U32_PO_UP5),
PO_UP5_CMD_06 = ((IDX_U32_PO_UP5 ==  6)<< MSK_U32_PO_UP5),
PO_UP5_CMD_07 = ((IDX_U32_PO_UP5 ==  7)<< MSK_U32_PO_UP5),
PO_UP5_CMD_08 = ((IDX_U32_PO_UP5 ==  8)<< MSK_U32_PO_UP5),
PO_UP5_CMD_09 = ((IDX_U32_PO_UP5 ==  9)<< MSK_U32_PO_UP5),
PO_UP5_CMD_10 = ((IDX_U32_PO_UP5 == 10)<< MSK_U32_PO_UP5),
PO_UP5_CMD_11 = ((IDX_U32_PO_UP5 == 11)<< MSK_U32_PO_UP5),
PO_UP5_CMD_12 = ((IDX_U32_PO_UP5 == 12)<< MSK_U32_PO_UP5),
					
UP5_CMD_00 = ((IDX_U32_UP5 ==  0)<< MSK_U32_UP5),
UP5_CMD_01 = ((IDX_U32_UP5 ==  1)<< MSK_U32_UP5),
UP5_CMD_02 = ((IDX_U32_UP5 ==  2)<< MSK_U32_UP5),
UP5_CMD_03 = ((IDX_U32_UP5 ==  3)<< MSK_U32_UP5),
UP5_CMD_04 = ((IDX_U32_UP5 ==  4)<< MSK_U32_UP5),
UP5_CMD_05 = ((IDX_U32_UP5 ==  5)<< MSK_U32_UP5),
UP5_CMD_06 = ((IDX_U32_UP5 ==  6)<< MSK_U32_UP5),
UP5_CMD_07 = ((IDX_U32_UP5 ==  7)<< MSK_U32_UP5),
UP5_CMD_08 = ((IDX_U32_UP5 ==  8)<< MSK_U32_UP5),
UP5_CMD_09 = ((IDX_U32_UP5 ==  9)<< MSK_U32_UP5),
UP5_CMD_10 = ((IDX_U32_UP5 == 10)<< MSK_U32_UP5),
UP5_CMD_11 = ((IDX_U32_UP5 == 11)<< MSK_U32_UP5),
UP5_CMD_12 = ((IDX_U32_UP5 == 12)<< MSK_U32_UP5),
					
BLOCK_UP6_CMD_00 = ((IDX_U32_BLOCK_UP6 ==  0)<< MSK_U32_BLOCK_UP6),
BLOCK_UP6_CMD_01 = ((IDX_U32_BLOCK_UP6 ==  1)<< MSK_U32_BLOCK_UP6),
BLOCK_UP6_CMD_02 = ((IDX_U32_BLOCK_UP6 ==  2)<< MSK_U32_BLOCK_UP6),
BLOCK_UP6_CMD_03 = ((IDX_U32_BLOCK_UP6 ==  3)<< MSK_U32_BLOCK_UP6),
BLOCK_UP6_CMD_04 = ((IDX_U32_BLOCK_UP6 ==  4)<< MSK_U32_BLOCK_UP6),
BLOCK_UP6_CMD_05 = ((IDX_U32_BLOCK_UP6 ==  5)<< MSK_U32_BLOCK_UP6),
BLOCK_UP6_CMD_06 = ((IDX_U32_BLOCK_UP6 ==  6)<< MSK_U32_BLOCK_UP6),
BLOCK_UP6_CMD_07 = ((IDX_U32_BLOCK_UP6 ==  7)<< MSK_U32_BLOCK_UP6),
BLOCK_UP6_CMD_08 = ((IDX_U32_BLOCK_UP6 ==  8)<< MSK_U32_BLOCK_UP6),
BLOCK_UP6_CMD_09 = ((IDX_U32_BLOCK_UP6 ==  9)<< MSK_U32_BLOCK_UP6),
BLOCK_UP6_CMD_10 = ((IDX_U32_BLOCK_UP6 == 10)<< MSK_U32_BLOCK_UP6),
BLOCK_UP6_CMD_11 = ((IDX_U32_BLOCK_UP6 == 11)<< MSK_U32_BLOCK_UP6),
BLOCK_UP6_CMD_12 = ((IDX_U32_BLOCK_UP6 == 12)<< MSK_U32_BLOCK_UP6),


PO_UP6_CMD_00 = ((IDX_U32_PO_UP6 ==  0)<< MSK_U32_PO_UP6),
PO_UP6_CMD_01 = ((IDX_U32_PO_UP6 ==  1)<< MSK_U32_PO_UP6),
PO_UP6_CMD_02 = ((IDX_U32_PO_UP6 ==  2)<< MSK_U32_PO_UP6),
PO_UP6_CMD_03 = ((IDX_U32_PO_UP6 ==  3)<< MSK_U32_PO_UP6),
PO_UP6_CMD_04 = ((IDX_U32_PO_UP6 ==  4)<< MSK_U32_PO_UP6),
PO_UP6_CMD_05 = ((IDX_U32_PO_UP6 ==  5)<< MSK_U32_PO_UP6),
PO_UP6_CMD_06 = ((IDX_U32_PO_UP6 ==  6)<< MSK_U32_PO_UP6),
PO_UP6_CMD_07 = ((IDX_U32_PO_UP6 ==  7)<< MSK_U32_PO_UP6),
PO_UP6_CMD_08 = ((IDX_U32_PO_UP6 ==  8)<< MSK_U32_PO_UP6),
PO_UP6_CMD_09 = ((IDX_U32_PO_UP6 ==  9)<< MSK_U32_PO_UP6),
PO_UP6_CMD_10 = ((IDX_U32_PO_UP6 == 10)<< MSK_U32_PO_UP6),
PO_UP6_CMD_11 = ((IDX_U32_PO_UP6 == 11)<< MSK_U32_PO_UP6),
PO_UP6_CMD_12 = ((IDX_U32_PO_UP6 == 12)<< MSK_U32_PO_UP6),
					
UP6_CMD_00 = ((IDX_U32_UP6 ==  0)<< MSK_U32_UP6),
UP6_CMD_01 = ((IDX_U32_UP6 ==  1)<< MSK_U32_UP6),
UP6_CMD_02 = ((IDX_U32_UP6 ==  2)<< MSK_U32_UP6),
UP6_CMD_03 = ((IDX_U32_UP6 ==  3)<< MSK_U32_UP6),
UP6_CMD_04 = ((IDX_U32_UP6 ==  4)<< MSK_U32_UP6),
UP6_CMD_05 = ((IDX_U32_UP6 ==  5)<< MSK_U32_UP6),
UP6_CMD_06 = ((IDX_U32_UP6 ==  6)<< MSK_U32_UP6),
UP6_CMD_07 = ((IDX_U32_UP6 ==  7)<< MSK_U32_UP6),
UP6_CMD_08 = ((IDX_U32_UP6 ==  8)<< MSK_U32_UP6),
UP6_CMD_09 = ((IDX_U32_UP6 ==  9)<< MSK_U32_UP6),
UP6_CMD_10 = ((IDX_U32_UP6 == 10)<< MSK_U32_UP6),
UP6_CMD_11 = ((IDX_U32_UP6 == 11)<< MSK_U32_UP6),
UP6_CMD_12 = ((IDX_U32_UP6 == 12)<< MSK_U32_UP6),
					
BLOCK_UP7_CMD_00 = ((IDX_U32_BLOCK_UP7 ==  0)<< MSK_U32_BLOCK_UP7),
BLOCK_UP7_CMD_01 = ((IDX_U32_BLOCK_UP7 ==  1)<< MSK_U32_BLOCK_UP7),
BLOCK_UP7_CMD_02 = ((IDX_U32_BLOCK_UP7 ==  2)<< MSK_U32_BLOCK_UP7),
BLOCK_UP7_CMD_03 = ((IDX_U32_BLOCK_UP7 ==  3)<< MSK_U32_BLOCK_UP7),
BLOCK_UP7_CMD_04 = ((IDX_U32_BLOCK_UP7 ==  4)<< MSK_U32_BLOCK_UP7),
BLOCK_UP7_CMD_05 = ((IDX_U32_BLOCK_UP7 ==  5)<< MSK_U32_BLOCK_UP7),
BLOCK_UP7_CMD_06 = ((IDX_U32_BLOCK_UP7 ==  6)<< MSK_U32_BLOCK_UP7),
BLOCK_UP7_CMD_07 = ((IDX_U32_BLOCK_UP7 ==  7)<< MSK_U32_BLOCK_UP7),
BLOCK_UP7_CMD_08 = ((IDX_U32_BLOCK_UP7 ==  8)<< MSK_U32_BLOCK_UP7),
BLOCK_UP7_CMD_09 = ((IDX_U32_BLOCK_UP7 ==  9)<< MSK_U32_BLOCK_UP7),
BLOCK_UP7_CMD_10 = ((IDX_U32_BLOCK_UP7 == 10)<< MSK_U32_BLOCK_UP7),
BLOCK_UP7_CMD_11 = ((IDX_U32_BLOCK_UP7 == 11)<< MSK_U32_BLOCK_UP7),
BLOCK_UP7_CMD_12 = ((IDX_U32_BLOCK_UP7 == 12)<< MSK_U32_BLOCK_UP7),
					
PO_UP7_CMD_00 = ((IDX_U32_PO_UP7 ==  0)<< MSK_U32_PO_UP7),
PO_UP7_CMD_01 = ((IDX_U32_PO_UP7 ==  1)<< MSK_U32_PO_UP7),
PO_UP7_CMD_02 = ((IDX_U32_PO_UP7 ==  2)<< MSK_U32_PO_UP7),
PO_UP7_CMD_03 = ((IDX_U32_PO_UP7 ==  3)<< MSK_U32_PO_UP7),
PO_UP7_CMD_04 = ((IDX_U32_PO_UP7 ==  4)<< MSK_U32_PO_UP7),
PO_UP7_CMD_05 = ((IDX_U32_PO_UP7 ==  5)<< MSK_U32_PO_UP7),
PO_UP7_CMD_06 = ((IDX_U32_PO_UP7 ==  6)<< MSK_U32_PO_UP7),
PO_UP7_CMD_07 = ((IDX_U32_PO_UP7 ==  7)<< MSK_U32_PO_UP7),
PO_UP7_CMD_08 = ((IDX_U32_PO_UP7 ==  8)<< MSK_U32_PO_UP7),
PO_UP7_CMD_09 = ((IDX_U32_PO_UP7 ==  9)<< MSK_U32_PO_UP7),
PO_UP7_CMD_10 = ((IDX_U32_PO_UP7 == 10)<< MSK_U32_PO_UP7),
PO_UP7_CMD_11 = ((IDX_U32_PO_UP7 == 11)<< MSK_U32_PO_UP7),
PO_UP7_CMD_12 = ((IDX_U32_PO_UP7 == 12)<< MSK_U32_PO_UP7),



UP7_CMD_00 = ((IDX_U32_UP7 ==  0)<< MSK_U32_UP7),
UP7_CMD_01 = ((IDX_U32_UP7 ==  1)<< MSK_U32_UP7),
UP7_CMD_02 = ((IDX_U32_UP7 ==  2)<< MSK_U32_UP7),
UP7_CMD_03 = ((IDX_U32_UP7 ==  3)<< MSK_U32_UP7),
UP7_CMD_04 = ((IDX_U32_UP7 ==  4)<< MSK_U32_UP7),
UP7_CMD_05 = ((IDX_U32_UP7 ==  5)<< MSK_U32_UP7),
UP7_CMD_06 = ((IDX_U32_UP7 ==  6)<< MSK_U32_UP7),
UP7_CMD_07 = ((IDX_U32_UP7 ==  7)<< MSK_U32_UP7),
UP7_CMD_08 = ((IDX_U32_UP7 ==  8)<< MSK_U32_UP7),
UP7_CMD_09 = ((IDX_U32_UP7 ==  9)<< MSK_U32_UP7),
UP7_CMD_10 = ((IDX_U32_UP7 == 10)<< MSK_U32_UP7),
UP7_CMD_11 = ((IDX_U32_UP7 == 11)<< MSK_U32_UP7),
UP7_CMD_12 = ((IDX_U32_UP7 == 12)<< MSK_U32_UP7),
					
BLOCK_UP8_CMD_00 = ((IDX_U32_BLOCK_UP8 ==  0)<< MSK_U32_BLOCK_UP8),
BLOCK_UP8_CMD_01 = ((IDX_U32_BLOCK_UP8 ==  1)<< MSK_U32_BLOCK_UP8),
BLOCK_UP8_CMD_02 = ((IDX_U32_BLOCK_UP8 ==  2)<< MSK_U32_BLOCK_UP8),
BLOCK_UP8_CMD_03 = ((IDX_U32_BLOCK_UP8 ==  3)<< MSK_U32_BLOCK_UP8),
BLOCK_UP8_CMD_04 = ((IDX_U32_BLOCK_UP8 ==  4)<< MSK_U32_BLOCK_UP8),
BLOCK_UP8_CMD_05 = ((IDX_U32_BLOCK_UP8 ==  5)<< MSK_U32_BLOCK_UP8),
BLOCK_UP8_CMD_06 = ((IDX_U32_BLOCK_UP8 ==  6)<< MSK_U32_BLOCK_UP8),
BLOCK_UP8_CMD_07 = ((IDX_U32_BLOCK_UP8 ==  7)<< MSK_U32_BLOCK_UP8),
BLOCK_UP8_CMD_08 = ((IDX_U32_BLOCK_UP8 ==  8)<< MSK_U32_BLOCK_UP8),
BLOCK_UP8_CMD_09 = ((IDX_U32_BLOCK_UP8 ==  9)<< MSK_U32_BLOCK_UP8),
BLOCK_UP8_CMD_10 = ((IDX_U32_BLOCK_UP8 == 10)<< MSK_U32_BLOCK_UP8),
BLOCK_UP8_CMD_11 = ((IDX_U32_BLOCK_UP8 == 11)<< MSK_U32_BLOCK_UP8),
BLOCK_UP8_CMD_12 = ((IDX_U32_BLOCK_UP8 == 12)<< MSK_U32_BLOCK_UP8),
					
PO_UP8_CMD_00 = ((IDX_U32_PO_UP8 ==  0)<< MSK_U32_PO_UP8),
PO_UP8_CMD_01 = ((IDX_U32_PO_UP8 ==  1)<< MSK_U32_PO_UP8),
PO_UP8_CMD_02 = ((IDX_U32_PO_UP8 ==  2)<< MSK_U32_PO_UP8),
PO_UP8_CMD_03 = ((IDX_U32_PO_UP8 ==  3)<< MSK_U32_PO_UP8),
PO_UP8_CMD_04 = ((IDX_U32_PO_UP8 ==  4)<< MSK_U32_PO_UP8),
PO_UP8_CMD_05 = ((IDX_U32_PO_UP8 ==  5)<< MSK_U32_PO_UP8),
PO_UP8_CMD_06 = ((IDX_U32_PO_UP8 ==  6)<< MSK_U32_PO_UP8),
PO_UP8_CMD_07 = ((IDX_U32_PO_UP8 ==  7)<< MSK_U32_PO_UP8),
PO_UP8_CMD_08 = ((IDX_U32_PO_UP8 ==  8)<< MSK_U32_PO_UP8),
PO_UP8_CMD_09 = ((IDX_U32_PO_UP8 ==  9)<< MSK_U32_PO_UP8),
PO_UP8_CMD_10 = ((IDX_U32_PO_UP8 == 10)<< MSK_U32_PO_UP8),
PO_UP8_CMD_11 = ((IDX_U32_PO_UP8 == 11)<< MSK_U32_PO_UP8),
PO_UP8_CMD_12 = ((IDX_U32_PO_UP8 == 12)<< MSK_U32_PO_UP8),
					
UP8_CMD_00 = ((IDX_U32_UP8 ==  0)<< MSK_U32_UP8),
UP8_CMD_01 = ((IDX_U32_UP8 ==  1)<< MSK_U32_UP8),
UP8_CMD_02 = ((IDX_U32_UP8 ==  2)<< MSK_U32_UP8),
UP8_CMD_03 = ((IDX_U32_UP8 ==  3)<< MSK_U32_UP8),
UP8_CMD_04 = ((IDX_U32_UP8 ==  4)<< MSK_U32_UP8),
UP8_CMD_05 = ((IDX_U32_UP8 ==  5)<< MSK_U32_UP8),
UP8_CMD_06 = ((IDX_U32_UP8 ==  6)<< MSK_U32_UP8),
UP8_CMD_07 = ((IDX_U32_UP8 ==  7)<< MSK_U32_UP8),
UP8_CMD_08 = ((IDX_U32_UP8 ==  8)<< MSK_U32_UP8),
UP8_CMD_09 = ((IDX_U32_UP8 ==  9)<< MSK_U32_UP8),
UP8_CMD_10 = ((IDX_U32_UP8 == 10)<< MSK_U32_UP8),
UP8_CMD_11 = ((IDX_U32_UP8 == 11)<< MSK_U32_UP8),
UP8_CMD_12 = ((IDX_U32_UP8 == 12)<< MSK_U32_UP8),


UP_CMD_00 = (

BLOCK_UP1_CMD_00
|PO_UP1_CMD_00
|UP1_CMD_00
|BLOCK_UP2_CMD_00
|PO_UP2_CMD_00
|UP2_CMD_00
|BLOCK_UP3_CMD_00
|PO_UP3_CMD_00
|UP3_CMD_00
|BLOCK_UP4_CMD_00
|PO_UP4_CMD_00
|UP4_CMD_00
|BLOCK_UP5_CMD_00
|PO_UP5_CMD_00
|UP5_CMD_00
|BLOCK_UP6_CMD_00
|PO_UP6_CMD_00
|UP6_CMD_00
|BLOCK_UP7_CMD_00
|PO_UP7_CMD_00
),
UP_CMD_01 = (

BLOCK_UP1_CMD_01
|PO_UP1_CMD_01
|UP1_CMD_01
|BLOCK_UP2_CMD_01
|PO_UP2_CMD_01
|UP2_CMD_01
|BLOCK_UP3_CMD_01
|PO_UP3_CMD_01
|UP3_CMD_01
|BLOCK_UP4_CMD_01
|PO_UP4_CMD_01
|UP4_CMD_01
|BLOCK_UP5_CMD_01
|PO_UP5_CMD_01
|UP5_CMD_01
|BLOCK_UP6_CMD_01
|PO_UP6_CMD_01
|UP6_CMD_01
|BLOCK_UP7_CMD_01
|PO_UP7_CMD_01
),
UP_CMD_02 = (

BLOCK_UP1_CMD_02
|PO_UP1_CMD_02
|UP1_CMD_02
|BLOCK_UP2_CMD_02
|PO_UP2_CMD_02
|UP2_CMD_02
|BLOCK_UP3_CMD_02
|PO_UP3_CMD_02
|UP3_CMD_02
|BLOCK_UP4_CMD_02
|PO_UP4_CMD_02
|UP4_CMD_02
|BLOCK_UP5_CMD_02
|PO_UP5_CMD_02
|UP5_CMD_02
|BLOCK_UP6_CMD_02
|PO_UP6_CMD_02
|UP6_CMD_02
|BLOCK_UP7_CMD_02
|PO_UP7_CMD_02
),
UP_CMD_03 = (
BLOCK_UP1_CMD_03
|PO_UP1_CMD_03
|UP1_CMD_03
|BLOCK_UP2_CMD_03
|PO_UP2_CMD_03
|UP2_CMD_03
|BLOCK_UP3_CMD_03
|PO_UP3_CMD_03
|UP3_CMD_03
|BLOCK_UP4_CMD_03
|PO_UP4_CMD_03
|UP4_CMD_03
|BLOCK_UP5_CMD_03
|PO_UP5_CMD_03
|UP5_CMD_03
|BLOCK_UP6_CMD_03
|PO_UP6_CMD_03
|UP6_CMD_03
|BLOCK_UP7_CMD_03
|PO_UP7_CMD_03
),
UP_CMD_04 = (

BLOCK_UP1_CMD_04
|PO_UP1_CMD_04
|UP1_CMD_04
|BLOCK_UP2_CMD_04
|PO_UP2_CMD_04
|UP2_CMD_04
|BLOCK_UP3_CMD_04
|PO_UP3_CMD_04
|UP3_CMD_04
|BLOCK_UP4_CMD_04
|PO_UP4_CMD_04
|UP4_CMD_04
|BLOCK_UP5_CMD_04
|PO_UP5_CMD_04
|UP5_CMD_04
|BLOCK_UP6_CMD_04
|PO_UP6_CMD_04
|UP6_CMD_04
|BLOCK_UP7_CMD_04
|PO_UP7_CMD_04
),

UP_CMD_05 = (

BLOCK_UP1_CMD_05
|PO_UP1_CMD_05
|UP1_CMD_05
|BLOCK_UP2_CMD_05
|PO_UP2_CMD_05
|UP2_CMD_05
|BLOCK_UP3_CMD_05
|PO_UP3_CMD_05
|UP3_CMD_05
|BLOCK_UP4_CMD_05
|PO_UP4_CMD_05
|UP4_CMD_05
|BLOCK_UP5_CMD_05
|PO_UP5_CMD_05
|UP5_CMD_05
|BLOCK_UP6_CMD_05
|PO_UP6_CMD_05
|UP6_CMD_05
|BLOCK_UP7_CMD_05
|PO_UP7_CMD_05
 ),

UP_CMD_06 = (

BLOCK_UP1_CMD_06
|PO_UP1_CMD_06
|UP1_CMD_06
|BLOCK_UP2_CMD_06
|PO_UP2_CMD_06
|UP2_CMD_06
|BLOCK_UP3_CMD_06
|PO_UP3_CMD_06
|UP3_CMD_06
|BLOCK_UP4_CMD_06
|PO_UP4_CMD_06
|UP4_CMD_06
|BLOCK_UP5_CMD_06
|PO_UP5_CMD_06
|UP5_CMD_06
|BLOCK_UP6_CMD_06
|PO_UP6_CMD_06
|UP6_CMD_06
|BLOCK_UP7_CMD_06
|PO_UP7_CMD_06
 ),

UP_CMD_07 = (

BLOCK_UP1_CMD_07
|PO_UP1_CMD_07
|UP1_CMD_07
|BLOCK_UP2_CMD_07
|PO_UP2_CMD_07
|UP2_CMD_07
|BLOCK_UP3_CMD_07
|PO_UP3_CMD_07
|UP3_CMD_07
|BLOCK_UP4_CMD_07
|PO_UP4_CMD_07
|UP4_CMD_07
|BLOCK_UP5_CMD_07
|PO_UP5_CMD_07
|UP5_CMD_07
|BLOCK_UP6_CMD_07
|PO_UP6_CMD_07
|UP6_CMD_07
|BLOCK_UP7_CMD_07
|PO_UP7_CMD_07
 ),

UP_CMD_08 = ( 

BLOCK_UP1_CMD_08
|PO_UP1_CMD_08
|UP1_CMD_08
|BLOCK_UP2_CMD_08
|PO_UP2_CMD_08
|UP2_CMD_08
|BLOCK_UP3_CMD_08
|PO_UP3_CMD_08
|UP3_CMD_08
|BLOCK_UP4_CMD_08
|PO_UP4_CMD_08
|UP4_CMD_08
|BLOCK_UP5_CMD_08
|PO_UP5_CMD_08
|UP5_CMD_08
|BLOCK_UP6_CMD_08
|PO_UP6_CMD_08
|UP6_CMD_08
|BLOCK_UP7_CMD_08
|PO_UP7_CMD_08
),

UP_CMD_09 = ( 

BLOCK_UP1_CMD_09
|PO_UP1_CMD_09
|UP1_CMD_09
|BLOCK_UP2_CMD_09
|PO_UP2_CMD_09
|UP2_CMD_09
|BLOCK_UP3_CMD_09
|PO_UP3_CMD_09
|UP3_CMD_09
|BLOCK_UP4_CMD_09
|PO_UP4_CMD_09
|UP4_CMD_09
|BLOCK_UP5_CMD_09
|PO_UP5_CMD_09
|UP5_CMD_09
|BLOCK_UP6_CMD_09
|PO_UP6_CMD_09
|UP6_CMD_09
|BLOCK_UP7_CMD_09
|PO_UP7_CMD_09
),

UP_CMD_10 = (

BLOCK_UP1_CMD_10
|PO_UP1_CMD_10
|UP1_CMD_10
|BLOCK_UP2_CMD_10
|PO_UP2_CMD_10
|UP2_CMD_10
|BLOCK_UP3_CMD_10
|PO_UP3_CMD_10
|UP3_CMD_10
|BLOCK_UP4_CMD_10
|PO_UP4_CMD_10
|UP4_CMD_10
|BLOCK_UP5_CMD_10
|PO_UP5_CMD_10
|UP5_CMD_10
|BLOCK_UP6_CMD_10
|PO_UP6_CMD_10
|UP6_CMD_10
|BLOCK_UP7_CMD_10
|PO_UP7_CMD_10
 ),

UP_CMD_11 = (

BLOCK_UP1_CMD_11
|PO_UP1_CMD_11
|UP1_CMD_11
|BLOCK_UP2_CMD_11
|PO_UP2_CMD_11
|UP2_CMD_11
|BLOCK_UP3_CMD_11
|PO_UP3_CMD_11
|UP3_CMD_11
|BLOCK_UP4_CMD_11
|PO_UP4_CMD_11
|UP4_CMD_11
|BLOCK_UP5_CMD_11
|PO_UP5_CMD_11
|UP5_CMD_11
|BLOCK_UP6_CMD_11
|PO_UP6_CMD_11
|UP6_CMD_11
|BLOCK_UP7_CMD_11
|PO_UP7_CMD_11
 ),

UP_CMD_12 = ( 

BLOCK_UP1_CMD_12
|PO_UP1_CMD_12
|UP1_CMD_12
|BLOCK_UP2_CMD_12
|PO_UP2_CMD_12
|UP2_CMD_12
|BLOCK_UP3_CMD_12
|PO_UP3_CMD_12
|UP3_CMD_12
|BLOCK_UP4_CMD_12
|PO_UP4_CMD_12
|UP4_CMD_12
|BLOCK_UP5_CMD_12
|PO_UP5_CMD_12
|UP5_CMD_12
|BLOCK_UP6_CMD_12
|PO_UP6_CMD_12
|UP6_CMD_12
|BLOCK_UP7_CMD_12
|PO_UP7_CMD_12
),










};

enum TRIGGER_SIG_MASK{

IDX_U32_DT1_OUT_TSM = ( RNG_BIG_DT1_OUT ) >>5,
IDX_U32_DT2_OUT_TSM = ( RNG_BIG_DT2_OUT ) >>5,
IDX_U32_DT3_OUT_TSM = ( RNG_BIG_DT3_OUT ) >>5,
IDX_U32_DT4_OUT_TSM = ( RNG_BIG_DT4_OUT ) >>5,


MSK_U32_DT1_OUT_TSM = ( RNG_BIG_DT1_OUT )&0x1f,
MSK_U32_DT2_OUT_TSM = ( RNG_BIG_DT2_OUT )&0x1f,
MSK_U32_DT3_OUT_TSM = ( RNG_BIG_DT3_OUT )&0x1f,
MSK_U32_DT4_OUT_TSM = ( RNG_BIG_DT4_OUT )&0x1f,

DT1_OUT_TSM_CMD_00 = ((IDX_U32_DT1_OUT_TSM ==  0)<< MSK_U32_DT1_OUT_TSM),
DT1_OUT_TSM_CMD_01 = ((IDX_U32_DT1_OUT_TSM ==  1)<< MSK_U32_DT1_OUT_TSM),
DT1_OUT_TSM_CMD_02 = ((IDX_U32_DT1_OUT_TSM ==  2)<< MSK_U32_DT1_OUT_TSM),
DT1_OUT_TSM_CMD_03 = ((IDX_U32_DT1_OUT_TSM ==  3)<< MSK_U32_DT1_OUT_TSM),
DT1_OUT_TSM_CMD_04 = ((IDX_U32_DT1_OUT_TSM ==  4)<< MSK_U32_DT1_OUT_TSM),
DT1_OUT_TSM_CMD_05 = ((IDX_U32_DT1_OUT_TSM ==  5)<< MSK_U32_DT1_OUT_TSM),
DT1_OUT_TSM_CMD_06 = ((IDX_U32_DT1_OUT_TSM ==  6)<< MSK_U32_DT1_OUT_TSM),
DT1_OUT_TSM_CMD_07 = ((IDX_U32_DT1_OUT_TSM ==  7)<< MSK_U32_DT1_OUT_TSM),
DT1_OUT_TSM_CMD_08 = ((IDX_U32_DT1_OUT_TSM ==  8)<< MSK_U32_DT1_OUT_TSM),
DT1_OUT_TSM_CMD_09 = ((IDX_U32_DT1_OUT_TSM ==  9)<< MSK_U32_DT1_OUT_TSM),
DT1_OUT_TSM_CMD_10 = ((IDX_U32_DT1_OUT_TSM == 10)<< MSK_U32_DT1_OUT_TSM),
DT1_OUT_TSM_CMD_11 = ((IDX_U32_DT1_OUT_TSM == 11)<< MSK_U32_DT1_OUT_TSM),
DT1_OUT_TSM_CMD_12 = ((IDX_U32_DT1_OUT_TSM == 12)<< MSK_U32_DT1_OUT_TSM),
                    
DT2_OUT_TSM_CMD_00 = ((IDX_U32_DT2_OUT_TSM ==  0)<< MSK_U32_DT2_OUT_TSM),
DT2_OUT_TSM_CMD_01 = ((IDX_U32_DT2_OUT_TSM ==  1)<< MSK_U32_DT2_OUT_TSM),
DT2_OUT_TSM_CMD_02 = ((IDX_U32_DT2_OUT_TSM ==  2)<< MSK_U32_DT2_OUT_TSM),
DT2_OUT_TSM_CMD_03 = ((IDX_U32_DT2_OUT_TSM ==  3)<< MSK_U32_DT2_OUT_TSM),
DT2_OUT_TSM_CMD_04 = ((IDX_U32_DT2_OUT_TSM ==  4)<< MSK_U32_DT2_OUT_TSM),
DT2_OUT_TSM_CMD_05 = ((IDX_U32_DT2_OUT_TSM ==  5)<< MSK_U32_DT2_OUT_TSM),
DT2_OUT_TSM_CMD_06 = ((IDX_U32_DT2_OUT_TSM ==  6)<< MSK_U32_DT2_OUT_TSM),
DT2_OUT_TSM_CMD_07 = ((IDX_U32_DT2_OUT_TSM ==  7)<< MSK_U32_DT2_OUT_TSM),
DT2_OUT_TSM_CMD_08 = ((IDX_U32_DT2_OUT_TSM ==  8)<< MSK_U32_DT2_OUT_TSM),
DT2_OUT_TSM_CMD_09 = ((IDX_U32_DT2_OUT_TSM ==  9)<< MSK_U32_DT2_OUT_TSM),
DT2_OUT_TSM_CMD_10 = ((IDX_U32_DT2_OUT_TSM == 10)<< MSK_U32_DT2_OUT_TSM),
DT2_OUT_TSM_CMD_11 = ((IDX_U32_DT2_OUT_TSM == 11)<< MSK_U32_DT2_OUT_TSM),
DT2_OUT_TSM_CMD_12 = ((IDX_U32_DT2_OUT_TSM == 12)<< MSK_U32_DT2_OUT_TSM),
                    
DT3_OUT_TSM_CMD_00 = ((IDX_U32_DT3_OUT_TSM ==  0)<< MSK_U32_DT3_OUT_TSM),
DT3_OUT_TSM_CMD_01 = ((IDX_U32_DT3_OUT_TSM ==  1)<< MSK_U32_DT3_OUT_TSM),
DT3_OUT_TSM_CMD_02 = ((IDX_U32_DT3_OUT_TSM ==  2)<< MSK_U32_DT3_OUT_TSM),
DT3_OUT_TSM_CMD_03 = ((IDX_U32_DT3_OUT_TSM ==  3)<< MSK_U32_DT3_OUT_TSM),
DT3_OUT_TSM_CMD_04 = ((IDX_U32_DT3_OUT_TSM ==  4)<< MSK_U32_DT3_OUT_TSM),
DT3_OUT_TSM_CMD_05 = ((IDX_U32_DT3_OUT_TSM ==  5)<< MSK_U32_DT3_OUT_TSM),
DT3_OUT_TSM_CMD_06 = ((IDX_U32_DT3_OUT_TSM ==  6)<< MSK_U32_DT3_OUT_TSM),
DT3_OUT_TSM_CMD_07 = ((IDX_U32_DT3_OUT_TSM ==  7)<< MSK_U32_DT3_OUT_TSM),
DT3_OUT_TSM_CMD_08 = ((IDX_U32_DT3_OUT_TSM ==  8)<< MSK_U32_DT3_OUT_TSM),
DT3_OUT_TSM_CMD_09 = ((IDX_U32_DT3_OUT_TSM ==  9)<< MSK_U32_DT3_OUT_TSM),
DT3_OUT_TSM_CMD_10 = ((IDX_U32_DT3_OUT_TSM == 10)<< MSK_U32_DT3_OUT_TSM),
DT3_OUT_TSM_CMD_11 = ((IDX_U32_DT3_OUT_TSM == 11)<< MSK_U32_DT3_OUT_TSM),
DT3_OUT_TSM_CMD_12 = ((IDX_U32_DT3_OUT_TSM == 12)<< MSK_U32_DT3_OUT_TSM),
                    
DT4_OUT_TSM_CMD_00 = ((IDX_U32_DT4_OUT_TSM ==  0)<< MSK_U32_DT4_OUT_TSM),
DT4_OUT_TSM_CMD_01 = ((IDX_U32_DT4_OUT_TSM ==  1)<< MSK_U32_DT4_OUT_TSM),
DT4_OUT_TSM_CMD_02 = ((IDX_U32_DT4_OUT_TSM ==  2)<< MSK_U32_DT4_OUT_TSM),
DT4_OUT_TSM_CMD_03 = ((IDX_U32_DT4_OUT_TSM ==  3)<< MSK_U32_DT4_OUT_TSM),
DT4_OUT_TSM_CMD_04 = ((IDX_U32_DT4_OUT_TSM ==  4)<< MSK_U32_DT4_OUT_TSM),
DT4_OUT_TSM_CMD_05 = ((IDX_U32_DT4_OUT_TSM ==  5)<< MSK_U32_DT4_OUT_TSM),
DT4_OUT_TSM_CMD_06 = ((IDX_U32_DT4_OUT_TSM ==  6)<< MSK_U32_DT4_OUT_TSM),
DT4_OUT_TSM_CMD_07 = ((IDX_U32_DT4_OUT_TSM ==  7)<< MSK_U32_DT4_OUT_TSM),
DT4_OUT_TSM_CMD_08 = ((IDX_U32_DT4_OUT_TSM ==  8)<< MSK_U32_DT4_OUT_TSM),
DT4_OUT_TSM_CMD_09 = ((IDX_U32_DT4_OUT_TSM ==  9)<< MSK_U32_DT4_OUT_TSM),
DT4_OUT_TSM_CMD_10 = ((IDX_U32_DT4_OUT_TSM == 10)<< MSK_U32_DT4_OUT_TSM),
DT4_OUT_TSM_CMD_11 = ((IDX_U32_DT4_OUT_TSM == 11)<< MSK_U32_DT4_OUT_TSM),
DT4_OUT_TSM_CMD_12 = ((IDX_U32_DT4_OUT_TSM == 12)<< MSK_U32_DT4_OUT_TSM),
TRGO_CMD_00 = (
DT1_OUT_TSM_CMD_00
|DT2_OUT_TSM_CMD_00
|DT3_OUT_TSM_CMD_00
|DT4_OUT_TSM_CMD_00
    ),
TRGO_CMD_01 = (
DT1_OUT_TSM_CMD_01
|DT2_OUT_TSM_CMD_01
|DT3_OUT_TSM_CMD_01
|DT4_OUT_TSM_CMD_01
    ),
TRGO_CMD_02 = (
DT1_OUT_TSM_CMD_02
|DT2_OUT_TSM_CMD_02
|DT3_OUT_TSM_CMD_02
|DT4_OUT_TSM_CMD_02
    ),
TRGO_CMD_03 = (
DT1_OUT_TSM_CMD_03
|DT2_OUT_TSM_CMD_03
|DT3_OUT_TSM_CMD_03
|DT4_OUT_TSM_CMD_03
    ),
TRGO_CMD_04 = (
DT1_OUT_TSM_CMD_04
|DT2_OUT_TSM_CMD_04
|DT3_OUT_TSM_CMD_04
|DT4_OUT_TSM_CMD_04
    ),
TRGO_CMD_05 = (
DT1_OUT_TSM_CMD_05
|DT2_OUT_TSM_CMD_05
|DT3_OUT_TSM_CMD_05
|DT4_OUT_TSM_CMD_05
    ),
TRGO_CMD_06 = (
DT1_OUT_TSM_CMD_06
|DT2_OUT_TSM_CMD_06
|DT3_OUT_TSM_CMD_06
|DT4_OUT_TSM_CMD_06
    ),
TRGO_CMD_07 = (
DT1_OUT_TSM_CMD_07
|DT2_OUT_TSM_CMD_07
|DT3_OUT_TSM_CMD_07
|DT4_OUT_TSM_CMD_07
    ),
TRGO_CMD_08 = (
DT1_OUT_TSM_CMD_08
|DT2_OUT_TSM_CMD_08
|DT3_OUT_TSM_CMD_08
|DT4_OUT_TSM_CMD_08
    ),
TRGO_CMD_09 = (
DT1_OUT_TSM_CMD_09
|DT2_OUT_TSM_CMD_09
|DT3_OUT_TSM_CMD_09
|DT4_OUT_TSM_CMD_09
    ),
TRGO_CMD_10 = (
DT1_OUT_TSM_CMD_10
|DT2_OUT_TSM_CMD_10
|DT3_OUT_TSM_CMD_10
|DT4_OUT_TSM_CMD_10
    ),
TRGO_CMD_11 = (
DT1_OUT_TSM_CMD_11
|DT2_OUT_TSM_CMD_11
|DT3_OUT_TSM_CMD_11
|DT4_OUT_TSM_CMD_11
    ),
TRGO_CMD_12 = (
DT1_OUT_TSM_CMD_12
|DT2_OUT_TSM_CMD_12
|DT3_OUT_TSM_CMD_12
|DT4_OUT_TSM_CMD_12
    ),


};

enum INFO_SIG_MASK{
IDX_U32_INFO_STATE_VVO          = ( RNG_BIG_STATE_VVO          ) >>5,
IDX_U32_INFO_DEFECT             = ( RNG_BIG_DEFECT             ) >>5,
IDX_U32_INFO_AVAR_DEFECT        = ( RNG_BIG_AVAR_DEFECT        ) >>5,
IDX_U32_INFO_WORK_A_REJESTRATOR = ( RNG_BIG_WORK_A_REJESTRATOR ) >>5,
IDX_U32_INFO_WORK_D_REJESTRATOR = ( RNG_BIG_WORK_D_REJESTRATOR ) >>5,

MSK_U32_INFO_STATE_VVO          = ( RNG_BIG_STATE_VVO          )&0x1f,
MSK_U32_INFO_DEFECT             = ( RNG_BIG_DEFECT             )&0x1f,
MSK_U32_INFO_AVAR_DEFECT        = ( RNG_BIG_AVAR_DEFECT        )&0x1f,
MSK_U32_INFO_WORK_A_REJESTRATOR = ( RNG_BIG_WORK_A_REJESTRATOR )&0x1f,
MSK_U32_INFO_WORK_D_REJESTRATOR = ( RNG_BIG_WORK_D_REJESTRATOR )&0x1f,

INFO_STATE_VVO_CMD_00 = ((IDX_U32_INFO_STATE_VVO ==  0)<< MSK_U32_INFO_STATE_VVO),
INFO_STATE_VVO_CMD_01 = ((IDX_U32_INFO_STATE_VVO ==  1)<< MSK_U32_INFO_STATE_VVO),
INFO_STATE_VVO_CMD_02 = ((IDX_U32_INFO_STATE_VVO ==  2)<< MSK_U32_INFO_STATE_VVO),
INFO_STATE_VVO_CMD_03 = ((IDX_U32_INFO_STATE_VVO ==  3)<< MSK_U32_INFO_STATE_VVO),
INFO_STATE_VVO_CMD_04 = ((IDX_U32_INFO_STATE_VVO ==  4)<< MSK_U32_INFO_STATE_VVO),
INFO_STATE_VVO_CMD_05 = ((IDX_U32_INFO_STATE_VVO ==  5)<< MSK_U32_INFO_STATE_VVO),
INFO_STATE_VVO_CMD_06 = ((IDX_U32_INFO_STATE_VVO ==  6)<< MSK_U32_INFO_STATE_VVO),
INFO_STATE_VVO_CMD_07 = ((IDX_U32_INFO_STATE_VVO ==  7)<< MSK_U32_INFO_STATE_VVO),
INFO_STATE_VVO_CMD_08 = ((IDX_U32_INFO_STATE_VVO ==  8)<< MSK_U32_INFO_STATE_VVO),
INFO_STATE_VVO_CMD_09 = ((IDX_U32_INFO_STATE_VVO ==  9)<< MSK_U32_INFO_STATE_VVO),
INFO_STATE_VVO_CMD_10 = ((IDX_U32_INFO_STATE_VVO == 10)<< MSK_U32_INFO_STATE_VVO),
INFO_STATE_VVO_CMD_11 = ((IDX_U32_INFO_STATE_VVO == 11)<< MSK_U32_INFO_STATE_VVO),
INFO_STATE_VVO_CMD_12 = ((IDX_U32_INFO_STATE_VVO == 12)<< MSK_U32_INFO_STATE_VVO),
                    
INFO_DEFECT_CMD_00 = ((IDX_U32_INFO_DEFECT ==  0)<< MSK_U32_INFO_DEFECT),
INFO_DEFECT_CMD_01 = ((IDX_U32_INFO_DEFECT ==  1)<< MSK_U32_INFO_DEFECT),
INFO_DEFECT_CMD_02 = ((IDX_U32_INFO_DEFECT ==  2)<< MSK_U32_INFO_DEFECT),
INFO_DEFECT_CMD_03 = ((IDX_U32_INFO_DEFECT ==  3)<< MSK_U32_INFO_DEFECT),
INFO_DEFECT_CMD_04 = ((IDX_U32_INFO_DEFECT ==  4)<< MSK_U32_INFO_DEFECT),
INFO_DEFECT_CMD_05 = ((IDX_U32_INFO_DEFECT ==  5)<< MSK_U32_INFO_DEFECT),
INFO_DEFECT_CMD_06 = ((IDX_U32_INFO_DEFECT ==  6)<< MSK_U32_INFO_DEFECT),
INFO_DEFECT_CMD_07 = ((IDX_U32_INFO_DEFECT ==  7)<< MSK_U32_INFO_DEFECT),
INFO_DEFECT_CMD_08 = ((IDX_U32_INFO_DEFECT ==  8)<< MSK_U32_INFO_DEFECT),
INFO_DEFECT_CMD_09 = ((IDX_U32_INFO_DEFECT ==  9)<< MSK_U32_INFO_DEFECT),
INFO_DEFECT_CMD_10 = ((IDX_U32_INFO_DEFECT == 10)<< MSK_U32_INFO_DEFECT),
INFO_DEFECT_CMD_11 = ((IDX_U32_INFO_DEFECT == 11)<< MSK_U32_INFO_DEFECT),
INFO_DEFECT_CMD_12 = ((IDX_U32_INFO_DEFECT == 12)<< MSK_U32_INFO_DEFECT),
                    
INFO_AVAR_DEFECT_CMD_00 = ((IDX_U32_INFO_AVAR_DEFECT ==  0)<< MSK_U32_INFO_AVAR_DEFECT),
INFO_AVAR_DEFECT_CMD_01 = ((IDX_U32_INFO_AVAR_DEFECT ==  1)<< MSK_U32_INFO_AVAR_DEFECT),
INFO_AVAR_DEFECT_CMD_02 = ((IDX_U32_INFO_AVAR_DEFECT ==  2)<< MSK_U32_INFO_AVAR_DEFECT),
INFO_AVAR_DEFECT_CMD_03 = ((IDX_U32_INFO_AVAR_DEFECT ==  3)<< MSK_U32_INFO_AVAR_DEFECT),
INFO_AVAR_DEFECT_CMD_04 = ((IDX_U32_INFO_AVAR_DEFECT ==  4)<< MSK_U32_INFO_AVAR_DEFECT),
INFO_AVAR_DEFECT_CMD_05 = ((IDX_U32_INFO_AVAR_DEFECT ==  5)<< MSK_U32_INFO_AVAR_DEFECT),
INFO_AVAR_DEFECT_CMD_06 = ((IDX_U32_INFO_AVAR_DEFECT ==  6)<< MSK_U32_INFO_AVAR_DEFECT),
INFO_AVAR_DEFECT_CMD_07 = ((IDX_U32_INFO_AVAR_DEFECT ==  7)<< MSK_U32_INFO_AVAR_DEFECT),
INFO_AVAR_DEFECT_CMD_08 = ((IDX_U32_INFO_AVAR_DEFECT ==  8)<< MSK_U32_INFO_AVAR_DEFECT),
INFO_AVAR_DEFECT_CMD_09 = ((IDX_U32_INFO_AVAR_DEFECT ==  9)<< MSK_U32_INFO_AVAR_DEFECT),
INFO_AVAR_DEFECT_CMD_10 = ((IDX_U32_INFO_AVAR_DEFECT == 10)<< MSK_U32_INFO_AVAR_DEFECT),
INFO_AVAR_DEFECT_CMD_11 = ((IDX_U32_INFO_AVAR_DEFECT == 11)<< MSK_U32_INFO_AVAR_DEFECT),
INFO_AVAR_DEFECT_CMD_12 = ((IDX_U32_INFO_AVAR_DEFECT == 12)<< MSK_U32_INFO_AVAR_DEFECT),
                    
INFO_WORK_A_REJESTRATOR_CMD_00 = ((IDX_U32_INFO_WORK_A_REJESTRATOR ==  0)<< MSK_U32_INFO_WORK_A_REJESTRATOR),
INFO_WORK_A_REJESTRATOR_CMD_01 = ((IDX_U32_INFO_WORK_A_REJESTRATOR ==  1)<< MSK_U32_INFO_WORK_A_REJESTRATOR),
INFO_WORK_A_REJESTRATOR_CMD_02 = ((IDX_U32_INFO_WORK_A_REJESTRATOR ==  2)<< MSK_U32_INFO_WORK_A_REJESTRATOR),
INFO_WORK_A_REJESTRATOR_CMD_03 = ((IDX_U32_INFO_WORK_A_REJESTRATOR ==  3)<< MSK_U32_INFO_WORK_A_REJESTRATOR),
INFO_WORK_A_REJESTRATOR_CMD_04 = ((IDX_U32_INFO_WORK_A_REJESTRATOR ==  4)<< MSK_U32_INFO_WORK_A_REJESTRATOR),
INFO_WORK_A_REJESTRATOR_CMD_05 = ((IDX_U32_INFO_WORK_A_REJESTRATOR ==  5)<< MSK_U32_INFO_WORK_A_REJESTRATOR),
INFO_WORK_A_REJESTRATOR_CMD_06 = ((IDX_U32_INFO_WORK_A_REJESTRATOR ==  6)<< MSK_U32_INFO_WORK_A_REJESTRATOR),
INFO_WORK_A_REJESTRATOR_CMD_07 = ((IDX_U32_INFO_WORK_A_REJESTRATOR ==  7)<< MSK_U32_INFO_WORK_A_REJESTRATOR),
INFO_WORK_A_REJESTRATOR_CMD_08 = ((IDX_U32_INFO_WORK_A_REJESTRATOR ==  8)<< MSK_U32_INFO_WORK_A_REJESTRATOR),
INFO_WORK_A_REJESTRATOR_CMD_09 = ((IDX_U32_INFO_WORK_A_REJESTRATOR ==  9)<< MSK_U32_INFO_WORK_A_REJESTRATOR),
INFO_WORK_A_REJESTRATOR_CMD_10 = ((IDX_U32_INFO_WORK_A_REJESTRATOR == 10)<< MSK_U32_INFO_WORK_A_REJESTRATOR),
INFO_WORK_A_REJESTRATOR_CMD_11 = ((IDX_U32_INFO_WORK_A_REJESTRATOR == 11)<< MSK_U32_INFO_WORK_A_REJESTRATOR),
INFO_WORK_A_REJESTRATOR_CMD_12 = ((IDX_U32_INFO_WORK_A_REJESTRATOR == 12)<< MSK_U32_INFO_WORK_A_REJESTRATOR),

INFO_WORK_D_REJESTRATOR_CMD_00 = ((IDX_U32_INFO_WORK_D_REJESTRATOR ==  0)<< MSK_U32_INFO_WORK_D_REJESTRATOR),
INFO_WORK_D_REJESTRATOR_CMD_01 = ((IDX_U32_INFO_WORK_D_REJESTRATOR ==  1)<< MSK_U32_INFO_WORK_D_REJESTRATOR),
INFO_WORK_D_REJESTRATOR_CMD_02 = ((IDX_U32_INFO_WORK_D_REJESTRATOR ==  2)<< MSK_U32_INFO_WORK_D_REJESTRATOR),
INFO_WORK_D_REJESTRATOR_CMD_03 = ((IDX_U32_INFO_WORK_D_REJESTRATOR ==  3)<< MSK_U32_INFO_WORK_D_REJESTRATOR),
INFO_WORK_D_REJESTRATOR_CMD_04 = ((IDX_U32_INFO_WORK_D_REJESTRATOR ==  4)<< MSK_U32_INFO_WORK_D_REJESTRATOR),
INFO_WORK_D_REJESTRATOR_CMD_05 = ((IDX_U32_INFO_WORK_D_REJESTRATOR ==  5)<< MSK_U32_INFO_WORK_D_REJESTRATOR),
INFO_WORK_D_REJESTRATOR_CMD_06 = ((IDX_U32_INFO_WORK_D_REJESTRATOR ==  6)<< MSK_U32_INFO_WORK_D_REJESTRATOR),
INFO_WORK_D_REJESTRATOR_CMD_07 = ((IDX_U32_INFO_WORK_D_REJESTRATOR ==  7)<< MSK_U32_INFO_WORK_D_REJESTRATOR),
INFO_WORK_D_REJESTRATOR_CMD_08 = ((IDX_U32_INFO_WORK_D_REJESTRATOR ==  8)<< MSK_U32_INFO_WORK_D_REJESTRATOR),
INFO_WORK_D_REJESTRATOR_CMD_09 = ((IDX_U32_INFO_WORK_D_REJESTRATOR ==  9)<< MSK_U32_INFO_WORK_D_REJESTRATOR),
INFO_WORK_D_REJESTRATOR_CMD_10 = ((IDX_U32_INFO_WORK_D_REJESTRATOR == 10)<< MSK_U32_INFO_WORK_D_REJESTRATOR),
INFO_WORK_D_REJESTRATOR_CMD_11 = ((IDX_U32_INFO_WORK_D_REJESTRATOR == 11)<< MSK_U32_INFO_WORK_D_REJESTRATOR),
INFO_WORK_D_REJESTRATOR_CMD_12 = ((IDX_U32_INFO_WORK_D_REJESTRATOR == 12)<< MSK_U32_INFO_WORK_D_REJESTRATOR),

INFO_CMD_00 = (
INFO_STATE_VVO_CMD_00
|INFO_DEFECT_CMD_00
|INFO_AVAR_DEFECT_CMD_00
|INFO_WORK_A_REJESTRATOR_CMD_00
|INFO_WORK_D_REJESTRATOR_CMD_00
    ),
INFO_CMD_01 = (
INFO_STATE_VVO_CMD_01
|INFO_DEFECT_CMD_01
|INFO_AVAR_DEFECT_CMD_01
|INFO_WORK_A_REJESTRATOR_CMD_01
|INFO_WORK_D_REJESTRATOR_CMD_01

    ),
INFO_CMD_02 = (
INFO_STATE_VVO_CMD_02
|INFO_DEFECT_CMD_02
|INFO_AVAR_DEFECT_CMD_02
|INFO_WORK_A_REJESTRATOR_CMD_02
|INFO_WORK_D_REJESTRATOR_CMD_02

    ),
INFO_CMD_03 = (
INFO_STATE_VVO_CMD_03
|INFO_DEFECT_CMD_03
|INFO_AVAR_DEFECT_CMD_03
|INFO_WORK_A_REJESTRATOR_CMD_03
|INFO_WORK_D_REJESTRATOR_CMD_03

    ),
INFO_CMD_04 = (
INFO_STATE_VVO_CMD_04
|INFO_DEFECT_CMD_04
|INFO_AVAR_DEFECT_CMD_04
|INFO_WORK_A_REJESTRATOR_CMD_04
|INFO_WORK_D_REJESTRATOR_CMD_04

    ),
INFO_CMD_05 = (
INFO_STATE_VVO_CMD_05
|INFO_DEFECT_CMD_05
|INFO_AVAR_DEFECT_CMD_05
|INFO_WORK_A_REJESTRATOR_CMD_05
|INFO_WORK_D_REJESTRATOR_CMD_05

    ),
INFO_CMD_06 = (
INFO_STATE_VVO_CMD_06
|INFO_DEFECT_CMD_06
|INFO_AVAR_DEFECT_CMD_06
|INFO_WORK_A_REJESTRATOR_CMD_06
|INFO_WORK_D_REJESTRATOR_CMD_06

    ),
INFO_CMD_07 = (
INFO_STATE_VVO_CMD_07
|INFO_DEFECT_CMD_07
|INFO_AVAR_DEFECT_CMD_07
|INFO_WORK_A_REJESTRATOR_CMD_07
|INFO_WORK_D_REJESTRATOR_CMD_07

    ),
INFO_CMD_08 = (
INFO_STATE_VVO_CMD_08
|INFO_DEFECT_CMD_08
|INFO_AVAR_DEFECT_CMD_08
|INFO_WORK_A_REJESTRATOR_CMD_08
|INFO_WORK_D_REJESTRATOR_CMD_08

    ),
INFO_CMD_09 = (
INFO_STATE_VVO_CMD_09
|INFO_DEFECT_CMD_09
|INFO_AVAR_DEFECT_CMD_09
|INFO_WORK_A_REJESTRATOR_CMD_09
|INFO_WORK_D_REJESTRATOR_CMD_09
    ),
INFO_CMD_10 = (
INFO_STATE_VVO_CMD_10
|INFO_DEFECT_CMD_10
|INFO_AVAR_DEFECT_CMD_10
|INFO_WORK_A_REJESTRATOR_CMD_10
|INFO_WORK_D_REJESTRATOR_CMD_10

    ),
INFO_CMD_11 = (
INFO_STATE_VVO_CMD_11
|INFO_DEFECT_CMD_11
|INFO_AVAR_DEFECT_CMD_11
|INFO_WORK_A_REJESTRATOR_CMD_11
|INFO_WORK_D_REJESTRATOR_CMD_11

    ),
INFO_CMD_12 = (
INFO_STATE_VVO_CMD_12
|INFO_DEFECT_CMD_12
|INFO_AVAR_DEFECT_CMD_12
|INFO_WORK_A_REJESTRATOR_CMD_12
|INFO_WORK_D_REJESTRATOR_CMD_12

    ),




};







#endif
