 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct  2 21:07:32 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: reg_file_unit/RegFile_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[1][7]/CK (DFFRHQX8M)          0.00       0.00 r
  reg_file_unit/RegFile_reg[1][7]/Q (DFFRHQX8M)           0.38       0.38 r
  reg_file_unit/REG1[7] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.38 r
  alu_unit/B[7] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.38 r
  alu_unit/div_62/b[7] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1)
                                                          0.00       0.38 r
  alu_unit/div_62/U2/Y (INVX10M)                          0.07       0.45 f
  alu_unit/div_62/U42/Y (NAND2BX8M)                       0.08       0.53 r
  alu_unit/div_62/U38/Y (INVX6M)                          0.05       0.58 f
  alu_unit/div_62/U37/Y (CLKNAND2X8M)                     0.06       0.63 r
  alu_unit/div_62/U46/Y (INVX4M)                          0.04       0.68 f
  alu_unit/div_62/U15/Y (NAND2X6M)                        0.07       0.75 r
  alu_unit/div_62/U34/Y (INVX6M)                          0.05       0.80 f
  alu_unit/div_62/U59/Y (NAND2BX4M)                       0.07       0.88 r
  alu_unit/div_62/U23/Y (CLKINVX8M)                       0.06       0.94 f
  alu_unit/div_62/U5/Y (MXI2X6M)                          0.12       1.06 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.23       1.29 f
  alu_unit/div_62/U52/Y (NAND2X4M)                        0.07       1.37 r
  alu_unit/div_62/U14/Y (INVX6M)                          0.05       1.42 f
  alu_unit/div_62/U31/Y (MXI2X3M)                         0.16       1.57 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.41       1.98 r
  alu_unit/div_62/U32/Y (INVX4M)                          0.05       2.03 f
  alu_unit/div_62/U9/Y (NOR2X6M)                          0.11       2.14 r
  alu_unit/div_62/U8/Y (MXI2X6M)                          0.14       2.28 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.40       2.68 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.16       2.84 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.16       3.00 r
  alu_unit/div_62/U64/Y (INVX3M)                          0.04       3.04 f
  alu_unit/div_62/U45/Y (OR2X6M)                          0.17       3.22 f
  alu_unit/div_62/U40/Y (MXI2X6M)                         0.13       3.34 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.36       3.70 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.22       3.92 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.14 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.36 f
  alu_unit/div_62/U41/Y (CLKINVX6M)                       0.06       4.42 r
  alu_unit/div_62/U17/Y (NOR2X6M)                         0.04       4.46 f
  alu_unit/div_62/U47/Y (MXI2X6M)                         0.13       4.60 f
  alu_unit/div_62/U1/Y (INVX5M)                           0.08       4.68 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.37       5.04 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.16       5.21 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.16       5.37 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.15       5.52 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.17       5.69 r
  alu_unit/div_62/U16/Y (CLKINVX4M)                       0.07       5.77 f
  alu_unit/div_62/U22/Y (NOR2X5M)                         0.15       5.92 r
  alu_unit/div_62/U43/Y (MXI2X6M)                         0.13       6.05 r
  alu_unit/div_62/U39/Y (INVX4M)                          0.07       6.11 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.34       6.45 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.68 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       6.90 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.12 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.34 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.23       7.56 f
  alu_unit/div_62/U109/Y (NOR2BX8M)                       0.13       7.69 f
  alu_unit/div_62/U108/Y (MXI2X6M)                        0.13       7.82 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.35       8.17 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       8.39 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.62 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.22       8.84 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX4M)
                                                          0.22       9.06 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.22       9.28 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.21       9.49 f
  alu_unit/div_62/quotient[0] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1)
                                                          0.00       9.49 f
  alu_unit/U29/Y (NOR2X3M)                                0.09       9.58 r
  alu_unit/U34/Y (AOI211X2M)                              0.08       9.66 f
  alu_unit/ALU_OUT_reg[0]/D (DFFRQX1M)                    0.00       9.66 f
  data arrival time                                                  9.66

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu_unit/ALU_OUT_reg[0]/CK (DFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: reg_file_unit/RegFile_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[1][7]/CK (DFFRHQX8M)          0.00       0.00 r
  reg_file_unit/RegFile_reg[1][7]/Q (DFFRHQX8M)           0.38       0.38 r
  reg_file_unit/REG1[7] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.38 r
  alu_unit/B[7] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.38 r
  alu_unit/div_62/b[7] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1)
                                                          0.00       0.38 r
  alu_unit/div_62/U2/Y (INVX10M)                          0.07       0.45 f
  alu_unit/div_62/U42/Y (NAND2BX8M)                       0.08       0.53 r
  alu_unit/div_62/U38/Y (INVX6M)                          0.05       0.58 f
  alu_unit/div_62/U37/Y (CLKNAND2X8M)                     0.06       0.63 r
  alu_unit/div_62/U46/Y (INVX4M)                          0.04       0.68 f
  alu_unit/div_62/U15/Y (NAND2X6M)                        0.07       0.75 r
  alu_unit/div_62/U34/Y (INVX6M)                          0.05       0.80 f
  alu_unit/div_62/U59/Y (NAND2BX4M)                       0.07       0.88 r
  alu_unit/div_62/U23/Y (CLKINVX8M)                       0.06       0.94 f
  alu_unit/div_62/U5/Y (MXI2X6M)                          0.12       1.06 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.23       1.29 f
  alu_unit/div_62/U52/Y (NAND2X4M)                        0.07       1.37 r
  alu_unit/div_62/U14/Y (INVX6M)                          0.05       1.42 f
  alu_unit/div_62/U31/Y (MXI2X3M)                         0.16       1.57 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.41       1.98 r
  alu_unit/div_62/U32/Y (INVX4M)                          0.05       2.03 f
  alu_unit/div_62/U9/Y (NOR2X6M)                          0.11       2.14 r
  alu_unit/div_62/U8/Y (MXI2X6M)                          0.14       2.28 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.40       2.68 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.16       2.84 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.16       3.00 r
  alu_unit/div_62/U64/Y (INVX3M)                          0.04       3.04 f
  alu_unit/div_62/U45/Y (OR2X6M)                          0.17       3.22 f
  alu_unit/div_62/U40/Y (MXI2X6M)                         0.13       3.34 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.36       3.70 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.22       3.92 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.14 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.36 f
  alu_unit/div_62/U41/Y (CLKINVX6M)                       0.06       4.42 r
  alu_unit/div_62/U17/Y (NOR2X6M)                         0.04       4.46 f
  alu_unit/div_62/U47/Y (MXI2X6M)                         0.13       4.60 f
  alu_unit/div_62/U1/Y (INVX5M)                           0.08       4.68 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.37       5.04 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.16       5.21 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.16       5.37 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.15       5.52 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.17       5.69 r
  alu_unit/div_62/U16/Y (CLKINVX4M)                       0.07       5.77 f
  alu_unit/div_62/U22/Y (NOR2X5M)                         0.15       5.92 r
  alu_unit/div_62/U43/Y (MXI2X6M)                         0.13       6.05 r
  alu_unit/div_62/U39/Y (INVX4M)                          0.07       6.11 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.34       6.45 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.68 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       6.90 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.12 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.34 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.23       7.56 f
  alu_unit/div_62/U107/Y (NAND2BX2M)                      0.09       7.65 r
  alu_unit/div_62/U19/Y (INVX2M)                          0.09       7.74 f
  alu_unit/div_62/quotient[1] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1)
                                                          0.00       7.74 f
  alu_unit/U119/Y (OAI2BB1XLM)                            0.23       7.97 f
  alu_unit/U72/Y (AOI21X2M)                               0.14       8.11 r
  alu_unit/U69/Y (AOI31X2M)                               0.11       8.22 f
  alu_unit/ALU_OUT_reg[1]/D (DFFRQX2M)                    0.00       8.22 f
  data arrival time                                                  8.22

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu_unit/ALU_OUT_reg[1]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -8.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: reg_file_unit/RegFile_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[1][7]/CK (DFFRHQX8M)          0.00       0.00 r
  reg_file_unit/RegFile_reg[1][7]/Q (DFFRHQX8M)           0.38       0.38 r
  reg_file_unit/REG1[7] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.38 r
  alu_unit/B[7] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.38 r
  alu_unit/div_62/b[7] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1)
                                                          0.00       0.38 r
  alu_unit/div_62/U2/Y (INVX10M)                          0.07       0.45 f
  alu_unit/div_62/U42/Y (NAND2BX8M)                       0.08       0.53 r
  alu_unit/div_62/U38/Y (INVX6M)                          0.05       0.58 f
  alu_unit/div_62/U37/Y (CLKNAND2X8M)                     0.06       0.63 r
  alu_unit/div_62/U46/Y (INVX4M)                          0.04       0.68 f
  alu_unit/div_62/U15/Y (NAND2X6M)                        0.07       0.75 r
  alu_unit/div_62/U34/Y (INVX6M)                          0.05       0.80 f
  alu_unit/div_62/U59/Y (NAND2BX4M)                       0.07       0.88 r
  alu_unit/div_62/U23/Y (CLKINVX8M)                       0.06       0.94 f
  alu_unit/div_62/U5/Y (MXI2X6M)                          0.12       1.06 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.23       1.29 f
  alu_unit/div_62/U52/Y (NAND2X4M)                        0.07       1.37 r
  alu_unit/div_62/U14/Y (INVX6M)                          0.05       1.42 f
  alu_unit/div_62/U31/Y (MXI2X3M)                         0.16       1.57 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.41       1.98 r
  alu_unit/div_62/U32/Y (INVX4M)                          0.05       2.03 f
  alu_unit/div_62/U9/Y (NOR2X6M)                          0.11       2.14 r
  alu_unit/div_62/U8/Y (MXI2X6M)                          0.14       2.28 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.40       2.68 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.16       2.84 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.16       3.00 r
  alu_unit/div_62/U64/Y (INVX3M)                          0.04       3.04 f
  alu_unit/div_62/U45/Y (OR2X6M)                          0.17       3.22 f
  alu_unit/div_62/U40/Y (MXI2X6M)                         0.13       3.34 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.36       3.70 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.22       3.92 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.14 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.36 f
  alu_unit/div_62/U41/Y (CLKINVX6M)                       0.06       4.42 r
  alu_unit/div_62/U17/Y (NOR2X6M)                         0.04       4.46 f
  alu_unit/div_62/U47/Y (MXI2X6M)                         0.13       4.60 f
  alu_unit/div_62/U1/Y (INVX5M)                           0.08       4.68 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.37       5.04 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.16       5.21 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.16       5.37 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.15       5.52 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.17       5.69 r
  alu_unit/div_62/U16/Y (CLKINVX4M)                       0.07       5.77 f
  alu_unit/div_62/U36/Y (NAND2BX2M)                       0.18       5.94 f
  alu_unit/div_62/U12/Y (INVX4M)                          0.11       6.05 r
  alu_unit/div_62/quotient[2] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1)
                                                          0.00       6.05 r
  alu_unit/U76/Y (AOI22XLM)                               0.16       6.21 f
  alu_unit/U73/Y (AOI31X2M)                               0.15       6.36 r
  alu_unit/ALU_OUT_reg[2]/D (DFFRQX2M)                    0.00       6.36 r
  data arrival time                                                  6.36

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu_unit/ALU_OUT_reg[2]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.13


  Startpoint: reg_file_unit/RegFile_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[1][7]/CK (DFFRHQX8M)          0.00       0.00 r
  reg_file_unit/RegFile_reg[1][7]/Q (DFFRHQX8M)           0.38       0.38 r
  reg_file_unit/REG1[7] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.38 r
  alu_unit/B[7] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.38 r
  alu_unit/div_62/b[7] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1)
                                                          0.00       0.38 r
  alu_unit/div_62/U2/Y (INVX10M)                          0.07       0.45 f
  alu_unit/div_62/U42/Y (NAND2BX8M)                       0.08       0.53 r
  alu_unit/div_62/U38/Y (INVX6M)                          0.05       0.58 f
  alu_unit/div_62/U37/Y (CLKNAND2X8M)                     0.06       0.63 r
  alu_unit/div_62/U46/Y (INVX4M)                          0.04       0.68 f
  alu_unit/div_62/U15/Y (NAND2X6M)                        0.07       0.75 r
  alu_unit/div_62/U34/Y (INVX6M)                          0.05       0.80 f
  alu_unit/div_62/U59/Y (NAND2BX4M)                       0.07       0.88 r
  alu_unit/div_62/U23/Y (CLKINVX8M)                       0.06       0.94 f
  alu_unit/div_62/U5/Y (MXI2X6M)                          0.12       1.06 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.23       1.29 f
  alu_unit/div_62/U52/Y (NAND2X4M)                        0.07       1.37 r
  alu_unit/div_62/U14/Y (INVX6M)                          0.05       1.42 f
  alu_unit/div_62/U13/Y (MXI2X4M)                         0.13       1.55 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.23       1.78 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.22       2.00 f
  alu_unit/div_62/U32/Y (INVX4M)                          0.08       2.07 r
  alu_unit/div_62/U9/Y (NOR2X6M)                          0.05       2.12 f
  alu_unit/div_62/U8/Y (MXI2X6M)                          0.13       2.25 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.36       2.60 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.83 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.21       3.04 f
  alu_unit/div_62/U64/Y (INVX3M)                          0.07       3.11 r
  alu_unit/div_62/U45/Y (OR2X6M)                          0.12       3.23 r
  alu_unit/div_62/U40/Y (MXI2X6M)                         0.11       3.34 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.40       3.74 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.16       3.90 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.16       4.07 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.23 r
  alu_unit/div_62/U41/Y (CLKINVX6M)                       0.06       4.29 f
  alu_unit/div_62/U57/Y (OR2X2M)                          0.19       4.48 f
  alu_unit/div_62/U72/Y (INVX2M)                          0.12       4.60 r
  alu_unit/div_62/quotient[3] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1)
                                                          0.00       4.60 r
  alu_unit/U80/Y (AOI22XLM)                               0.17       4.76 f
  alu_unit/U77/Y (AOI31X2M)                               0.15       4.91 r
  alu_unit/ALU_OUT_reg[3]/D (DFFRQX2M)                    0.00       4.91 r
  data arrival time                                                  4.91

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu_unit/ALU_OUT_reg[3]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -4.91
  --------------------------------------------------------------------------
  slack (MET)                                                        4.58


  Startpoint: reg_file_unit/RegFile_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[0][1]/CK (DFFRQX2M)           0.00       0.00 r
  reg_file_unit/RegFile_reg[0][1]/Q (DFFRQX2M)            0.37       0.37 r
  reg_file_unit/REG0[1] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.37 r
  alu_unit/A[1] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.37 r
  alu_unit/U125/Y (BUFX2M)                                0.25       0.63 r
  alu_unit/mult_57/A[1] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  alu_unit/mult_57/U21/Y (INVX2M)                         0.13       0.76 f
  alu_unit/mult_57/U63/Y (NOR2X1M)                        0.19       0.95 r
  alu_unit/mult_57/U2/Y (AND2X2M)                         0.16       1.11 r
  alu_unit/mult_57/S1_2_0/CO (ADDFX2M)                    0.54       1.65 r
  alu_unit/mult_57/S1_3_0/CO (ADDFX2M)                    0.55       2.20 r
  alu_unit/mult_57/S1_4_0/CO (ADDFX2M)                    0.55       2.75 r
  alu_unit/mult_57/S1_5_0/CO (ADDFX2M)                    0.55       3.31 r
  alu_unit/mult_57/S1_6_0/CO (ADDFX2M)                    0.55       3.85 r
  alu_unit/mult_57/S4_0/Y (XOR3XLM)                       0.36       4.21 r
  alu_unit/mult_57/PRODUCT[7] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       4.21 r
  alu_unit/U168/Y (AOI22XLM)                              0.16       4.37 f
  alu_unit/U164/Y (AOI31X2M)                              0.15       4.52 r
  alu_unit/ALU_OUT_reg[7]/D (DFFRQX2M)                    0.00       4.52 r
  data arrival time                                                  4.52

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu_unit/ALU_OUT_reg[7]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.97


  Startpoint: reg_file_unit/RegFile_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[0][1]/CK (DFFRQX2M)           0.00       0.00 r
  reg_file_unit/RegFile_reg[0][1]/Q (DFFRQX2M)            0.37       0.37 r
  reg_file_unit/REG0[1] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.37 r
  alu_unit/A[1] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.37 r
  alu_unit/U125/Y (BUFX2M)                                0.25       0.63 r
  alu_unit/mult_57/A[1] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  alu_unit/mult_57/U21/Y (INVX2M)                         0.13       0.76 f
  alu_unit/mult_57/U63/Y (NOR2X1M)                        0.19       0.95 r
  alu_unit/mult_57/U2/Y (AND2X2M)                         0.16       1.11 r
  alu_unit/mult_57/S1_2_0/CO (ADDFX2M)                    0.54       1.65 r
  alu_unit/mult_57/S1_3_0/CO (ADDFX2M)                    0.55       2.20 r
  alu_unit/mult_57/S1_4_0/CO (ADDFX2M)                    0.55       2.75 r
  alu_unit/mult_57/S1_5_0/CO (ADDFX2M)                    0.55       3.31 r
  alu_unit/mult_57/S1_6_0/S (ADDFX2M)                     0.56       3.87 f
  alu_unit/mult_57/PRODUCT[6] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       3.87 f
  alu_unit/U96/Y (AOI22X1M)                               0.16       4.03 r
  alu_unit/U163/Y (AOI31X2M)                              0.11       4.14 f
  alu_unit/ALU_OUT_reg[6]/D (DFFRQX2M)                    0.00       4.14 f
  data arrival time                                                  4.14

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu_unit/ALU_OUT_reg[6]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                        5.49


  Startpoint: reg_file_unit/RegFile_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[1][7]/CK (DFFRHQX8M)          0.00       0.00 r
  reg_file_unit/RegFile_reg[1][7]/Q (DFFRHQX8M)           0.38       0.38 r
  reg_file_unit/REG1[7] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.38 r
  alu_unit/B[7] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.38 r
  alu_unit/div_62/b[7] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1)
                                                          0.00       0.38 r
  alu_unit/div_62/U2/Y (INVX10M)                          0.07       0.45 f
  alu_unit/div_62/U42/Y (NAND2BX8M)                       0.08       0.53 r
  alu_unit/div_62/U38/Y (INVX6M)                          0.05       0.58 f
  alu_unit/div_62/U37/Y (CLKNAND2X8M)                     0.06       0.63 r
  alu_unit/div_62/U46/Y (INVX4M)                          0.04       0.68 f
  alu_unit/div_62/U15/Y (NAND2X6M)                        0.07       0.75 r
  alu_unit/div_62/U34/Y (INVX6M)                          0.05       0.80 f
  alu_unit/div_62/U59/Y (NAND2BX4M)                       0.07       0.88 r
  alu_unit/div_62/U23/Y (CLKINVX8M)                       0.06       0.94 f
  alu_unit/div_62/U5/Y (MXI2X6M)                          0.12       1.06 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.23       1.29 f
  alu_unit/div_62/U52/Y (NAND2X4M)                        0.07       1.37 r
  alu_unit/div_62/U14/Y (INVX6M)                          0.05       1.42 f
  alu_unit/div_62/U31/Y (MXI2X3M)                         0.16       1.57 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.41       1.98 r
  alu_unit/div_62/U32/Y (INVX4M)                          0.05       2.03 f
  alu_unit/div_62/U9/Y (NOR2X6M)                          0.11       2.14 r
  alu_unit/div_62/U8/Y (MXI2X6M)                          0.14       2.28 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.40       2.68 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.16       2.84 r
  alu_unit/div_62/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.16       3.00 r
  alu_unit/div_62/U64/Y (INVX3M)                          0.04       3.04 f
  alu_unit/div_62/U75/Y (NAND2BX2M)                       0.16       3.20 f
  alu_unit/div_62/U28/Y (INVX2M)                          0.10       3.30 r
  alu_unit/div_62/quotient[4] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1)
                                                          0.00       3.30 r
  alu_unit/U174/Y (AOI22XLM)                              0.16       3.46 f
  alu_unit/U81/Y (AOI31X2M)                               0.15       3.60 r
  alu_unit/ALU_OUT_reg[4]/D (DFFRQX2M)                    0.00       3.60 r
  data arrival time                                                  3.60

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu_unit/ALU_OUT_reg[4]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        5.88


  Startpoint: reg_file_unit/RegFile_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[0][1]/CK (DFFRQX2M)           0.00       0.00 r
  reg_file_unit/RegFile_reg[0][1]/Q (DFFRQX2M)            0.37       0.37 r
  reg_file_unit/REG0[1] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.37 r
  alu_unit/A[1] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.37 r
  alu_unit/U125/Y (BUFX2M)                                0.25       0.63 r
  alu_unit/mult_57/A[1] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  alu_unit/mult_57/U21/Y (INVX2M)                         0.13       0.76 f
  alu_unit/mult_57/U63/Y (NOR2X1M)                        0.19       0.95 r
  alu_unit/mult_57/U2/Y (AND2X2M)                         0.16       1.11 r
  alu_unit/mult_57/S1_2_0/CO (ADDFX2M)                    0.54       1.65 r
  alu_unit/mult_57/S1_3_0/CO (ADDFX2M)                    0.55       2.20 r
  alu_unit/mult_57/S1_4_0/CO (ADDFX2M)                    0.55       2.75 r
  alu_unit/mult_57/S1_5_0/S (ADDFX2M)                     0.56       3.32 f
  alu_unit/mult_57/PRODUCT[5] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       3.32 f
  alu_unit/U93/Y (AOI22X1M)                               0.16       3.48 r
  alu_unit/U91/Y (AOI31X2M)                               0.11       3.59 f
  alu_unit/ALU_OUT_reg[5]/D (DFFRQX2M)                    0.00       3.59 f
  data arrival time                                                  3.59

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu_unit/ALU_OUT_reg[5]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        6.04


  Startpoint: sys_ctrl_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[2]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U45/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U52/Y (NAND3X2M)                          0.15       0.92 f
  sys_ctrl_unit/U22/Y (INVX2M)                            0.13       1.05 r
  sys_ctrl_unit/ALU_EN (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.05 r
  alu_unit/ENABLE (ALU_16_D_WIDTH8_FUN_WIDTH4)            0.00       1.05 r
  alu_unit/OUT_VALID_reg/D (DFFRQX2M)                     0.00       1.05 r
  data arrival time                                                  1.05

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu_unit/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        8.44


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U19/Y (NAND2X2M)                          0.12       0.89 f
  sys_ctrl_unit/U14/Y (NAND2X2M)                          0.14       1.03 r
  sys_ctrl_unit/U13/Y (INVX2M)                            0.09       1.12 f
  sys_ctrl_unit/U11/Y (OAI211X2M)                         0.36       1.48 r
  sys_ctrl_unit/Address[0] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.48 r
  reg_file_unit/Address[0] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.48 r
  reg_file_unit/U21/Y (BUFX2M)                            0.92       2.40 r
  reg_file_unit/U123/Y (MX4XLM)                           0.55       2.95 f
  reg_file_unit/U122/Y (MX2X2M)                           0.20       3.15 f
  reg_file_unit/U121/Y (AO22X1M)                          0.31       3.47 f
  reg_file_unit/RdData_reg[5]/D (DFFRQX2M)                0.00       3.47 f
  data arrival time                                                  3.47

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RdData_reg[5]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                        6.17


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U19/Y (NAND2X2M)                          0.12       0.89 f
  sys_ctrl_unit/U14/Y (NAND2X2M)                          0.14       1.03 r
  sys_ctrl_unit/U13/Y (INVX2M)                            0.09       1.12 f
  sys_ctrl_unit/U11/Y (OAI211X2M)                         0.36       1.48 r
  sys_ctrl_unit/Address[0] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.48 r
  reg_file_unit/Address[0] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.48 r
  reg_file_unit/U21/Y (BUFX2M)                            0.92       2.40 r
  reg_file_unit/U119/Y (MX4XLM)                           0.55       2.95 f
  reg_file_unit/U118/Y (MX2X2M)                           0.20       3.15 f
  reg_file_unit/U117/Y (AO22X1M)                          0.31       3.47 f
  reg_file_unit/RdData_reg[2]/D (DFFRQX2M)                0.00       3.47 f
  data arrival time                                                  3.47

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RdData_reg[2]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                        6.17


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U19/Y (NAND2X2M)                          0.12       0.89 f
  sys_ctrl_unit/U14/Y (NAND2X2M)                          0.14       1.03 r
  sys_ctrl_unit/U13/Y (INVX2M)                            0.09       1.12 f
  sys_ctrl_unit/U11/Y (OAI211X2M)                         0.36       1.48 r
  sys_ctrl_unit/Address[0] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.48 r
  reg_file_unit/Address[0] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.48 r
  reg_file_unit/U21/Y (BUFX2M)                            0.92       2.40 r
  reg_file_unit/U115/Y (MX4XLM)                           0.55       2.95 f
  reg_file_unit/U114/Y (MX2X2M)                           0.20       3.15 f
  reg_file_unit/U113/Y (AO22X1M)                          0.31       3.47 f
  reg_file_unit/RdData_reg[1]/D (DFFRQX2M)                0.00       3.47 f
  data arrival time                                                  3.47

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RdData_reg[1]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                        6.17


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U19/Y (NAND2X2M)                          0.12       0.89 f
  sys_ctrl_unit/U14/Y (NAND2X2M)                          0.14       1.03 r
  sys_ctrl_unit/U13/Y (INVX2M)                            0.09       1.12 f
  sys_ctrl_unit/U11/Y (OAI211X2M)                         0.36       1.48 r
  sys_ctrl_unit/Address[0] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.48 r
  reg_file_unit/Address[0] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.48 r
  reg_file_unit/U21/Y (BUFX2M)                            0.92       2.40 r
  reg_file_unit/U131/Y (MX4XLM)                           0.55       2.95 f
  reg_file_unit/U133/Y (MX2X2M)                           0.20       3.15 f
  reg_file_unit/U141/Y (AO22X1M)                          0.31       3.47 f
  reg_file_unit/RdData_reg[7]/D (DFFRQX2M)                0.00       3.47 f
  data arrival time                                                  3.47

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RdData_reg[7]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                        6.17


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U19/Y (NAND2X2M)                          0.12       0.89 f
  sys_ctrl_unit/U14/Y (NAND2X2M)                          0.14       1.03 r
  sys_ctrl_unit/U13/Y (INVX2M)                            0.09       1.12 f
  sys_ctrl_unit/U11/Y (OAI211X2M)                         0.36       1.48 r
  sys_ctrl_unit/Address[0] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.48 r
  reg_file_unit/Address[0] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.48 r
  reg_file_unit/U21/Y (BUFX2M)                            0.92       2.40 r
  reg_file_unit/U134/Y (MX4XLM)                           0.55       2.95 f
  reg_file_unit/U49/Y (MX2X2M)                            0.20       3.15 f
  reg_file_unit/U48/Y (AO22X1M)                           0.31       3.47 f
  reg_file_unit/RdData_reg[0]/D (DFFRQX2M)                0.00       3.47 f
  data arrival time                                                  3.47

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RdData_reg[0]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                        6.17


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U19/Y (NAND2X2M)                          0.12       0.89 f
  sys_ctrl_unit/U14/Y (NAND2X2M)                          0.14       1.03 r
  sys_ctrl_unit/U13/Y (INVX2M)                            0.09       1.12 f
  sys_ctrl_unit/U11/Y (OAI211X2M)                         0.36       1.48 r
  sys_ctrl_unit/Address[0] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.48 r
  reg_file_unit/Address[0] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.48 r
  reg_file_unit/U21/Y (BUFX2M)                            0.92       2.40 r
  reg_file_unit/U132/Y (MX4XLM)                           0.55       2.95 f
  reg_file_unit/U58/Y (MX2X2M)                            0.20       3.15 f
  reg_file_unit/U57/Y (AO22X1M)                           0.31       3.47 f
  reg_file_unit/RdData_reg[6]/D (DFFRQX2M)                0.00       3.47 f
  data arrival time                                                  3.47

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RdData_reg[6]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                        6.17


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U19/Y (NAND2X2M)                          0.12       0.89 f
  sys_ctrl_unit/U14/Y (NAND2X2M)                          0.14       1.03 r
  sys_ctrl_unit/U13/Y (INVX2M)                            0.09       1.12 f
  sys_ctrl_unit/U11/Y (OAI211X2M)                         0.36       1.48 r
  sys_ctrl_unit/Address[0] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.48 r
  reg_file_unit/Address[0] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.48 r
  reg_file_unit/U21/Y (BUFX2M)                            0.92       2.40 r
  reg_file_unit/U135/Y (MX4XLM)                           0.55       2.95 f
  reg_file_unit/U52/Y (MX2X2M)                            0.20       3.15 f
  reg_file_unit/U51/Y (AO22X1M)                           0.31       3.47 f
  reg_file_unit/RdData_reg[3]/D (DFFRQX2M)                0.00       3.47 f
  data arrival time                                                  3.47

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RdData_reg[3]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                        6.17


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U19/Y (NAND2X2M)                          0.12       0.89 f
  sys_ctrl_unit/U14/Y (NAND2X2M)                          0.14       1.03 r
  sys_ctrl_unit/U13/Y (INVX2M)                            0.09       1.12 f
  sys_ctrl_unit/U11/Y (OAI211X2M)                         0.36       1.48 r
  sys_ctrl_unit/Address[0] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.48 r
  reg_file_unit/Address[0] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.48 r
  reg_file_unit/U21/Y (BUFX2M)                            0.92       2.40 r
  reg_file_unit/U130/Y (MX4XLM)                           0.55       2.95 f
  reg_file_unit/U55/Y (MX2X2M)                            0.20       3.15 f
  reg_file_unit/U54/Y (AO22X1M)                           0.31       3.47 f
  reg_file_unit/RdData_reg[4]/D (DFFRQX2M)                0.00       3.47 f
  data arrival time                                                  3.47

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RdData_reg[4]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                        6.17


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: asynch_fifo/full_unit/W_FULL_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U49/Y (NAND3X2M)                          0.20       0.97 f
  sys_ctrl_unit/U47/Y (OAI2B11X2M)                        0.21       1.18 r
  sys_ctrl_unit/TX_D_VLD (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.18 r
  asynch_fifo/W_INC (FIFO_WIDTH8_ADDRESS4_DEPTH8)         0.00       1.18 r
  asynch_fifo/full_unit/W_INC (FIFO_FULL_ADDRESS4)        0.00       1.18 r
  asynch_fifo/full_unit/U7/Y (NOR2BX2M)                   0.22       1.40 r
  asynch_fifo/full_unit/U12/Y (NAND2X2M)                  0.10       1.50 f
  asynch_fifo/full_unit/U6/Y (NOR2BX2M)                   0.17       1.67 r
  asynch_fifo/full_unit/U13/Y (CLKXOR2X2M)                0.28       1.95 f
  asynch_fifo/full_unit/U3/Y (CLKXOR2X2M)                 0.21       2.16 r
  asynch_fifo/full_unit/U14/Y (CLKXOR2X2M)                0.29       2.45 f
  asynch_fifo/full_unit/U8/Y (NOR4X1M)                    0.24       2.69 r
  asynch_fifo/full_unit/W_FULL_reg/D (DFFRQX2M)           0.00       2.69 r
  data arrival time                                                  2.69

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  asynch_fifo/full_unit/W_FULL_reg/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RegFile_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U49/Y (NAND3X2M)                          0.20       0.97 f
  sys_ctrl_unit/U20/Y (NAND3X2M)                          0.17       1.14 r
  sys_ctrl_unit/U7/Y (OAI2B11X2M)                         0.69       1.83 r
  sys_ctrl_unit/Address[2] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.83 r
  reg_file_unit/Address[2] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.83 r
  reg_file_unit/U22/Y (NOR2BX2M)                          0.20       2.03 f
  reg_file_unit/U20/Y (NAND3BX2M)                         0.12       2.16 r
  reg_file_unit/U19/Y (BUFX2M)                            0.21       2.37 r
  reg_file_unit/U7/Y (INVX2M)                             0.09       2.46 f
  reg_file_unit/U5/Y (MX2XLM)                             0.24       2.70 r
  reg_file_unit/RegFile_reg[0][6]/D (DFFRQX2M)            0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RegFile_reg[0][6]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RegFile_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U49/Y (NAND3X2M)                          0.20       0.97 f
  sys_ctrl_unit/U20/Y (NAND3X2M)                          0.17       1.14 r
  sys_ctrl_unit/U7/Y (OAI2B11X2M)                         0.69       1.83 r
  sys_ctrl_unit/Address[2] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.83 r
  reg_file_unit/Address[2] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.83 r
  reg_file_unit/U22/Y (NOR2BX2M)                          0.20       2.03 f
  reg_file_unit/U20/Y (NAND3BX2M)                         0.12       2.16 r
  reg_file_unit/U19/Y (BUFX2M)                            0.21       2.37 r
  reg_file_unit/U7/Y (INVX2M)                             0.09       2.46 f
  reg_file_unit/U4/Y (MX2XLM)                             0.24       2.70 r
  reg_file_unit/RegFile_reg[0][5]/D (DFFRQX2M)            0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RegFile_reg[0][5]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RegFile_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U49/Y (NAND3X2M)                          0.20       0.97 f
  sys_ctrl_unit/U20/Y (NAND3X2M)                          0.17       1.14 r
  sys_ctrl_unit/U7/Y (OAI2B11X2M)                         0.69       1.83 r
  sys_ctrl_unit/Address[2] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.83 r
  reg_file_unit/Address[2] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.83 r
  reg_file_unit/U32/Y (AND2X2M)                           0.29       2.12 r
  reg_file_unit/U41/Y (NAND3X2M)                          0.10       2.22 f
  reg_file_unit/U40/Y (BUFX2M)                            0.26       2.48 f
  reg_file_unit/U97/Y (OAI2BB2X1M)                        0.16       2.64 r
  reg_file_unit/RegFile_reg[7][0]/D (DFFRQX2M)            0.00       2.64 r
  data arrival time                                                  2.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RegFile_reg[7][0]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RegFile_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U49/Y (NAND3X2M)                          0.20       0.97 f
  sys_ctrl_unit/U20/Y (NAND3X2M)                          0.17       1.14 r
  sys_ctrl_unit/U7/Y (OAI2B11X2M)                         0.69       1.83 r
  sys_ctrl_unit/Address[2] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.83 r
  reg_file_unit/Address[2] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.83 r
  reg_file_unit/U32/Y (AND2X2M)                           0.29       2.12 r
  reg_file_unit/U39/Y (NAND3X2M)                          0.10       2.22 f
  reg_file_unit/U38/Y (BUFX2M)                            0.26       2.48 f
  reg_file_unit/U96/Y (OAI2BB2X1M)                        0.16       2.64 r
  reg_file_unit/RegFile_reg[6][7]/D (DFFRQX2M)            0.00       2.64 r
  data arrival time                                                  2.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RegFile_reg[6][7]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RegFile_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U49/Y (NAND3X2M)                          0.20       0.97 f
  sys_ctrl_unit/U20/Y (NAND3X2M)                          0.17       1.14 r
  sys_ctrl_unit/U7/Y (OAI2B11X2M)                         0.69       1.83 r
  sys_ctrl_unit/Address[2] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.83 r
  reg_file_unit/Address[2] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.83 r
  reg_file_unit/U32/Y (AND2X2M)                           0.29       2.12 r
  reg_file_unit/U39/Y (NAND3X2M)                          0.10       2.22 f
  reg_file_unit/U38/Y (BUFX2M)                            0.26       2.48 f
  reg_file_unit/U95/Y (OAI2BB2X1M)                        0.16       2.64 r
  reg_file_unit/RegFile_reg[6][6]/D (DFFRQX2M)            0.00       2.64 r
  data arrival time                                                  2.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RegFile_reg[6][6]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RegFile_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U49/Y (NAND3X2M)                          0.20       0.97 f
  sys_ctrl_unit/U20/Y (NAND3X2M)                          0.17       1.14 r
  sys_ctrl_unit/U7/Y (OAI2B11X2M)                         0.69       1.83 r
  sys_ctrl_unit/Address[2] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.83 r
  reg_file_unit/Address[2] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.83 r
  reg_file_unit/U32/Y (AND2X2M)                           0.29       2.12 r
  reg_file_unit/U39/Y (NAND3X2M)                          0.10       2.22 f
  reg_file_unit/U38/Y (BUFX2M)                            0.26       2.48 f
  reg_file_unit/U94/Y (OAI2BB2X1M)                        0.16       2.64 r
  reg_file_unit/RegFile_reg[6][5]/D (DFFRQX2M)            0.00       2.64 r
  data arrival time                                                  2.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RegFile_reg[6][5]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RegFile_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U49/Y (NAND3X2M)                          0.20       0.97 f
  sys_ctrl_unit/U20/Y (NAND3X2M)                          0.17       1.14 r
  sys_ctrl_unit/U7/Y (OAI2B11X2M)                         0.69       1.83 r
  sys_ctrl_unit/Address[2] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.83 r
  reg_file_unit/Address[2] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.83 r
  reg_file_unit/U32/Y (AND2X2M)                           0.29       2.12 r
  reg_file_unit/U39/Y (NAND3X2M)                          0.10       2.22 f
  reg_file_unit/U38/Y (BUFX2M)                            0.26       2.48 f
  reg_file_unit/U93/Y (OAI2BB2X1M)                        0.16       2.64 r
  reg_file_unit/RegFile_reg[6][4]/D (DFFRQX2M)            0.00       2.64 r
  data arrival time                                                  2.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RegFile_reg[6][4]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RegFile_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U49/Y (NAND3X2M)                          0.20       0.97 f
  sys_ctrl_unit/U20/Y (NAND3X2M)                          0.17       1.14 r
  sys_ctrl_unit/U7/Y (OAI2B11X2M)                         0.69       1.83 r
  sys_ctrl_unit/Address[2] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.83 r
  reg_file_unit/Address[2] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.83 r
  reg_file_unit/U32/Y (AND2X2M)                           0.29       2.12 r
  reg_file_unit/U39/Y (NAND3X2M)                          0.10       2.22 f
  reg_file_unit/U38/Y (BUFX2M)                            0.26       2.48 f
  reg_file_unit/U92/Y (OAI2BB2X1M)                        0.16       2.64 r
  reg_file_unit/RegFile_reg[6][3]/D (DFFRQX2M)            0.00       2.64 r
  data arrival time                                                  2.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RegFile_reg[6][3]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RegFile_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U49/Y (NAND3X2M)                          0.20       0.97 f
  sys_ctrl_unit/U20/Y (NAND3X2M)                          0.17       1.14 r
  sys_ctrl_unit/U7/Y (OAI2B11X2M)                         0.69       1.83 r
  sys_ctrl_unit/Address[2] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.83 r
  reg_file_unit/Address[2] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.83 r
  reg_file_unit/U32/Y (AND2X2M)                           0.29       2.12 r
  reg_file_unit/U39/Y (NAND3X2M)                          0.10       2.22 f
  reg_file_unit/U38/Y (BUFX2M)                            0.26       2.48 f
  reg_file_unit/U91/Y (OAI2BB2X1M)                        0.16       2.64 r
  reg_file_unit/RegFile_reg[6][2]/D (DFFRQX2M)            0.00       2.64 r
  data arrival time                                                  2.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RegFile_reg[6][2]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RegFile_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U49/Y (NAND3X2M)                          0.20       0.97 f
  sys_ctrl_unit/U20/Y (NAND3X2M)                          0.17       1.14 r
  sys_ctrl_unit/U7/Y (OAI2B11X2M)                         0.69       1.83 r
  sys_ctrl_unit/Address[2] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.83 r
  reg_file_unit/Address[2] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.83 r
  reg_file_unit/U32/Y (AND2X2M)                           0.29       2.12 r
  reg_file_unit/U39/Y (NAND3X2M)                          0.10       2.22 f
  reg_file_unit/U38/Y (BUFX2M)                            0.26       2.48 f
  reg_file_unit/U90/Y (OAI2BB2X1M)                        0.16       2.64 r
  reg_file_unit/RegFile_reg[6][1]/D (DFFRQX2M)            0.00       2.64 r
  data arrival time                                                  2.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RegFile_reg[6][1]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: sys_ctrl_unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RegFile_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_unit/U46/Y (NOR2X2M)                           0.24       0.77 r
  sys_ctrl_unit/U49/Y (NAND3X2M)                          0.20       0.97 f
  sys_ctrl_unit/U20/Y (NAND3X2M)                          0.17       1.14 r
  sys_ctrl_unit/U7/Y (OAI2B11X2M)                         0.69       1.83 r
  sys_ctrl_unit/Address[2] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       1.83 r
  reg_file_unit/Address[2] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       1.83 r
  reg_file_unit/U32/Y (AND2X2M)                           0.29       2.12 r
  reg_file_unit/U39/Y (NAND3X2M)                          0.10       2.22 f
  reg_file_unit/U38/Y (BUFX2M)                            0.26       2.48 f
  reg_file_unit/U89/Y (OAI2BB2X1M)                        0.16       2.64 r
  reg_file_unit/RegFile_reg[6][0]/D (DFFRQX2M)            0.00       2.64 r
  data arrival time                                                  2.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  reg_file_unit/RegFile_reg[6][0]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: uart_unit/uart_rx_unit/stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/stp_chk/stp_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/stp_chk/stp_err_reg/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart_unit/uart_rx_unit/stp_chk/stp_err (stop_check)     0.00       0.46 f
  uart_unit/uart_rx_unit/framing_error (UART_RX_D_WIDTH8)
                                                          0.00       0.46 f
  uart_unit/framing_error (UART_TOP_D_WIDTH8)             0.00       0.46 f
  framing_error (out)                                     0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      216.35


  Startpoint: uart_unit/uart_rx_unit/PAR_CHK/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/PAR_CHK/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/PAR_CHK/par_err_reg/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart_unit/uart_rx_unit/PAR_CHK/par_err (Parity_check)
                                                          0.00       0.46 f
  uart_unit/uart_rx_unit/parity_error (UART_RX_D_WIDTH8)
                                                          0.00       0.46 f
  uart_unit/parity_error (UART_TOP_D_WIDTH8)              0.00       0.46 f
  parity_error (out)                                      0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      216.35


  Startpoint: rx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/toggle_low_flg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  rx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  rx_clk_div/U32/Y (OAI2B2X1M)                            0.21       0.88 r
  rx_clk_div/U33/Y (NAND4X1M)                             0.19       1.07 f
  rx_clk_div/U37/Y (NOR4X1M)                              0.38       1.45 r
  rx_clk_div/U4/Y (NAND2X2M)                              0.14       1.59 f
  rx_clk_div/U8/Y (NOR3X2M)                               0.23       1.82 r
  rx_clk_div/U12/Y (NAND2BX2M)                            0.14       1.96 r
  rx_clk_div/toggle_low_flg_reg/D (DFFRQX2M)              0.00       1.96 r
  data arrival time                                                  1.96

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx_clk_div/toggle_low_flg_reg/CK (DFFRQX2M)             0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.81


  Startpoint: tx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/toggle_low_flg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  tx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  tx_clk_div/U32/Y (OAI2B2X1M)                            0.20       0.87 r
  tx_clk_div/U33/Y (NAND4X1M)                             0.19       1.06 f
  tx_clk_div/U37/Y (NOR4X1M)                              0.38       1.44 r
  tx_clk_div/U6/Y (NAND2X2M)                              0.14       1.59 f
  tx_clk_div/U7/Y (NOR3X2M)                               0.23       1.81 r
  tx_clk_div/U11/Y (NAND2BX2M)                            0.14       1.95 r
  tx_clk_div/toggle_low_flg_reg/D (DFFRQX2M)              0.00       1.95 r
  data arrival time                                                  1.95

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  tx_clk_div/toggle_low_flg_reg/CK (DFFRQX2M)             0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: rx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  rx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  rx_clk_div/U32/Y (OAI2B2X1M)                            0.21       0.88 r
  rx_clk_div/U33/Y (NAND4X1M)                             0.19       1.07 f
  rx_clk_div/U37/Y (NOR4X1M)                              0.38       1.45 r
  rx_clk_div/U4/Y (NAND2X2M)                              0.14       1.59 f
  rx_clk_div/U8/Y (NOR3X2M)                               0.23       1.82 r
  rx_clk_div/U11/Y (AOI31XLM)                             0.10       1.93 f
  rx_clk_div/U9/Y (NAND2X2M)                              0.11       2.04 r
  rx_clk_div/Counter_reg[0]/D (DFFSQX2M)                  0.00       2.04 r
  data arrival time                                                  2.04

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00     271.07 r
  library setup time                                     -0.18     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.85


  Startpoint: tx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  tx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  tx_clk_div/U32/Y (OAI2B2X1M)                            0.20       0.87 r
  tx_clk_div/U33/Y (NAND4X1M)                             0.19       1.06 f
  tx_clk_div/U37/Y (NOR4X1M)                              0.38       1.44 r
  tx_clk_div/U6/Y (NAND2X2M)                              0.14       1.59 f
  tx_clk_div/U7/Y (NOR3X2M)                               0.23       1.81 r
  tx_clk_div/U10/Y (AOI31XLM)                             0.10       1.92 f
  tx_clk_div/U8/Y (NAND2X2M)                              0.11       2.03 r
  tx_clk_div/Counter_reg[0]/D (DFFSQX2M)                  0.00       2.03 r
  data arrival time                                                  2.03

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  tx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00     271.07 r
  library setup time                                     -0.18     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: rx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  rx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  rx_clk_div/U32/Y (OAI2B2X1M)                            0.21       0.88 r
  rx_clk_div/U33/Y (NAND4X1M)                             0.19       1.07 f
  rx_clk_div/U37/Y (NOR4X1M)                              0.38       1.45 r
  rx_clk_div/U3/Y (NOR2X2M)                               0.16       1.61 f
  rx_clk_div/U21/Y (AO22X1M)                              0.42       2.03 f
  rx_clk_div/Counter_reg[6]/D (DFFRQX2M)                  0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx_clk_div/Counter_reg[6]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.87


  Startpoint: rx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  rx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  rx_clk_div/U32/Y (OAI2B2X1M)                            0.21       0.88 r
  rx_clk_div/U33/Y (NAND4X1M)                             0.19       1.07 f
  rx_clk_div/U37/Y (NOR4X1M)                              0.38       1.45 r
  rx_clk_div/U3/Y (NOR2X2M)                               0.16       1.61 f
  rx_clk_div/U18/Y (AO22X1M)                              0.42       2.03 f
  rx_clk_div/Counter_reg[3]/D (DFFRQX2M)                  0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx_clk_div/Counter_reg[3]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.87


  Startpoint: rx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  rx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  rx_clk_div/U32/Y (OAI2B2X1M)                            0.21       0.88 r
  rx_clk_div/U33/Y (NAND4X1M)                             0.19       1.07 f
  rx_clk_div/U37/Y (NOR4X1M)                              0.38       1.45 r
  rx_clk_div/U3/Y (NOR2X2M)                               0.16       1.61 f
  rx_clk_div/U20/Y (AO22X1M)                              0.42       2.03 f
  rx_clk_div/Counter_reg[5]/D (DFFRQX2M)                  0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx_clk_div/Counter_reg[5]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.87


  Startpoint: rx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  rx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  rx_clk_div/U32/Y (OAI2B2X1M)                            0.21       0.88 r
  rx_clk_div/U33/Y (NAND4X1M)                             0.19       1.07 f
  rx_clk_div/U37/Y (NOR4X1M)                              0.38       1.45 r
  rx_clk_div/U3/Y (NOR2X2M)                               0.16       1.61 f
  rx_clk_div/U19/Y (AO22X1M)                              0.42       2.03 f
  rx_clk_div/Counter_reg[4]/D (DFFRQX2M)                  0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx_clk_div/Counter_reg[4]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.87


  Startpoint: rx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  rx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  rx_clk_div/U32/Y (OAI2B2X1M)                            0.21       0.88 r
  rx_clk_div/U33/Y (NAND4X1M)                             0.19       1.07 f
  rx_clk_div/U37/Y (NOR4X1M)                              0.38       1.45 r
  rx_clk_div/U3/Y (NOR2X2M)                               0.16       1.61 f
  rx_clk_div/U17/Y (AO22X1M)                              0.42       2.03 f
  rx_clk_div/Counter_reg[2]/D (DFFRQX2M)                  0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx_clk_div/Counter_reg[2]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.87


  Startpoint: rx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  rx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  rx_clk_div/U32/Y (OAI2B2X1M)                            0.21       0.88 r
  rx_clk_div/U33/Y (NAND4X1M)                             0.19       1.07 f
  rx_clk_div/U37/Y (NOR4X1M)                              0.38       1.45 r
  rx_clk_div/U3/Y (NOR2X2M)                               0.16       1.61 f
  rx_clk_div/U16/Y (AO22X1M)                              0.42       2.03 f
  rx_clk_div/Counter_reg[1]/D (DFFRQX2M)                  0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx_clk_div/Counter_reg[1]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.87


  Startpoint: tx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  tx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  tx_clk_div/U32/Y (OAI2B2X1M)                            0.20       0.87 r
  tx_clk_div/U33/Y (NAND4X1M)                             0.19       1.06 f
  tx_clk_div/U37/Y (NOR4X1M)                              0.38       1.44 r
  tx_clk_div/U3/Y (NOR2X2M)                               0.16       1.60 f
  tx_clk_div/U20/Y (AO22X1M)                              0.42       2.03 f
  tx_clk_div/Counter_reg[6]/D (DFFRQX2M)                  0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  tx_clk_div/Counter_reg[6]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: tx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  tx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  tx_clk_div/U32/Y (OAI2B2X1M)                            0.20       0.87 r
  tx_clk_div/U33/Y (NAND4X1M)                             0.19       1.06 f
  tx_clk_div/U37/Y (NOR4X1M)                              0.38       1.44 r
  tx_clk_div/U3/Y (NOR2X2M)                               0.16       1.60 f
  tx_clk_div/U17/Y (AO22X1M)                              0.42       2.03 f
  tx_clk_div/Counter_reg[3]/D (DFFRQX2M)                  0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  tx_clk_div/Counter_reg[3]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: tx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  tx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  tx_clk_div/U32/Y (OAI2B2X1M)                            0.20       0.87 r
  tx_clk_div/U33/Y (NAND4X1M)                             0.19       1.06 f
  tx_clk_div/U37/Y (NOR4X1M)                              0.38       1.44 r
  tx_clk_div/U3/Y (NOR2X2M)                               0.16       1.60 f
  tx_clk_div/U16/Y (AO22X1M)                              0.42       2.03 f
  tx_clk_div/Counter_reg[2]/D (DFFRQX2M)                  0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  tx_clk_div/Counter_reg[2]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: tx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  tx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  tx_clk_div/U32/Y (OAI2B2X1M)                            0.20       0.87 r
  tx_clk_div/U33/Y (NAND4X1M)                             0.19       1.06 f
  tx_clk_div/U37/Y (NOR4X1M)                              0.38       1.44 r
  tx_clk_div/U3/Y (NOR2X2M)                               0.16       1.60 f
  tx_clk_div/U19/Y (AO22X1M)                              0.42       2.03 f
  tx_clk_div/Counter_reg[5]/D (DFFRQX2M)                  0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  tx_clk_div/Counter_reg[5]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: tx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  tx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  tx_clk_div/U32/Y (OAI2B2X1M)                            0.20       0.87 r
  tx_clk_div/U33/Y (NAND4X1M)                             0.19       1.06 f
  tx_clk_div/U37/Y (NOR4X1M)                              0.38       1.44 r
  tx_clk_div/U3/Y (NOR2X2M)                               0.16       1.60 f
  tx_clk_div/U18/Y (AO22X1M)                              0.42       2.03 f
  tx_clk_div/Counter_reg[4]/D (DFFRQX2M)                  0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  tx_clk_div/Counter_reg[4]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: tx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  tx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  tx_clk_div/U32/Y (OAI2B2X1M)                            0.20       0.87 r
  tx_clk_div/U33/Y (NAND4X1M)                             0.19       1.06 f
  tx_clk_div/U37/Y (NOR4X1M)                              0.38       1.44 r
  tx_clk_div/U3/Y (NOR2X2M)                               0.16       1.60 f
  tx_clk_div/U15/Y (AO22X1M)                              0.42       2.03 f
  tx_clk_div/Counter_reg[1]/D (DFFRQX2M)                  0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  tx_clk_div/Counter_reg[1]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: rx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  rx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  rx_clk_div/U32/Y (OAI2B2X1M)                            0.21       0.88 r
  rx_clk_div/U33/Y (NAND4X1M)                             0.19       1.07 f
  rx_clk_div/U37/Y (NOR4X1M)                              0.38       1.45 r
  rx_clk_div/U15/Y (NAND2X2M)                             0.12       1.57 f
  rx_clk_div/U14/Y (XNOR2X2M)                             0.14       1.72 r
  rx_clk_div/div_clk_reg/D (DFFRQX2M)                     0.00       1.72 r
  data arrival time                                                  1.72

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx_clk_div/div_clk_reg/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                      269.03


  Startpoint: tx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.48       0.48 f
  tx_clk_div/U31/Y (NOR2BX1M)                             0.19       0.67 f
  tx_clk_div/U32/Y (OAI2B2X1M)                            0.20       0.87 r
  tx_clk_div/U33/Y (NAND4X1M)                             0.19       1.06 f
  tx_clk_div/U37/Y (NOR4X1M)                              0.38       1.44 r
  tx_clk_div/U14/Y (NAND2X2M)                             0.12       1.57 f
  tx_clk_div/U13/Y (XNOR2X2M)                             0.14       1.71 r
  tx_clk_div/div_clk_reg/D (DFFRQX2M)                     0.00       1.71 r
  data arrival time                                                  1.71

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  tx_clk_div/div_clk_reg/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                      269.04


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.31 r
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.31 r
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/RX_IN (FSM_RX)          0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/U46/Y (OAI33X1M)        0.12      54.43 f
  uart_unit/uart_rx_unit/fsm_Unit/U45/Y (MXI2X1M)         0.15      54.58 r
  uart_unit/uart_rx_unit/fsm_Unit/U40/Y (NAND4X1M)        0.16      54.74 f
  uart_unit/uart_rx_unit/fsm_Unit/U36/Y (AO2B2X1M)        0.53      55.27 f
  uart_unit/uart_rx_unit/fsm_Unit/enable (FSM_RX)         0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/enable (edge_bit_counter)
                                                          0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/U6/Y (NAND2X2M)     0.61      55.88 r
  uart_unit/uart_rx_unit/counter_Unit/U3/Y (NOR2BX12M)
                                                          0.08      55.96 f
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[5]/D (DFFRQX2M)
                                                          0.00      55.96 f
  data arrival time                                                 55.96

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.18     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                -55.96
  --------------------------------------------------------------------------
  slack (MET)                                                      214.93


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.31 r
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.31 r
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/RX_IN (FSM_RX)          0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/U46/Y (OAI33X1M)        0.12      54.43 f
  uart_unit/uart_rx_unit/fsm_Unit/U45/Y (MXI2X1M)         0.15      54.58 r
  uart_unit/uart_rx_unit/fsm_Unit/U40/Y (NAND4X1M)        0.16      54.74 f
  uart_unit/uart_rx_unit/fsm_Unit/U36/Y (AO2B2X1M)        0.53      55.27 f
  uart_unit/uart_rx_unit/fsm_Unit/enable (FSM_RX)         0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/enable (edge_bit_counter)
                                                          0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/U6/Y (NAND2X2M)     0.61      55.88 r
  uart_unit/uart_rx_unit/counter_Unit/U9/Y (NOR2BX12M)
                                                          0.08      55.96 f
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[2]/D (DFFRQX2M)
                                                          0.00      55.96 f
  data arrival time                                                 55.96

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.18     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                -55.96
  --------------------------------------------------------------------------
  slack (MET)                                                      214.93


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.31 r
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.31 r
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/RX_IN (FSM_RX)          0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/U46/Y (OAI33X1M)        0.12      54.43 f
  uart_unit/uart_rx_unit/fsm_Unit/U45/Y (MXI2X1M)         0.15      54.58 r
  uart_unit/uart_rx_unit/fsm_Unit/U40/Y (NAND4X1M)        0.16      54.74 f
  uart_unit/uart_rx_unit/fsm_Unit/U36/Y (AO2B2X1M)        0.53      55.27 f
  uart_unit/uart_rx_unit/fsm_Unit/enable (FSM_RX)         0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/enable (edge_bit_counter)
                                                          0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/U6/Y (NAND2X2M)     0.61      55.88 r
  uart_unit/uart_rx_unit/counter_Unit/U5/Y (NOR2BX12M)
                                                          0.08      55.96 f
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[3]/D (DFFRQX2M)
                                                          0.00      55.96 f
  data arrival time                                                 55.96

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.18     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                -55.96
  --------------------------------------------------------------------------
  slack (MET)                                                      214.93


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.31 r
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.31 r
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/RX_IN (FSM_RX)          0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/U46/Y (OAI33X1M)        0.12      54.43 f
  uart_unit/uart_rx_unit/fsm_Unit/U45/Y (MXI2X1M)         0.15      54.58 r
  uart_unit/uart_rx_unit/fsm_Unit/U40/Y (NAND4X1M)        0.16      54.74 f
  uart_unit/uart_rx_unit/fsm_Unit/U36/Y (AO2B2X1M)        0.53      55.27 f
  uart_unit/uart_rx_unit/fsm_Unit/enable (FSM_RX)         0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/enable (edge_bit_counter)
                                                          0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/U6/Y (NAND2X2M)     0.61      55.88 r
  uart_unit/uart_rx_unit/counter_Unit/U4/Y (NOR2BX12M)
                                                          0.08      55.96 f
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[4]/D (DFFRQX2M)
                                                          0.00      55.96 f
  data arrival time                                                 55.96

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.18     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                -55.96
  --------------------------------------------------------------------------
  slack (MET)                                                      214.93


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.31 r
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.31 r
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/RX_IN (FSM_RX)          0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/U46/Y (OAI33X1M)        0.12      54.43 f
  uart_unit/uart_rx_unit/fsm_Unit/U45/Y (MXI2X1M)         0.15      54.58 r
  uart_unit/uart_rx_unit/fsm_Unit/U40/Y (NAND4X1M)        0.16      54.74 f
  uart_unit/uart_rx_unit/fsm_Unit/U36/Y (AO2B2X1M)        0.53      55.27 f
  uart_unit/uart_rx_unit/fsm_Unit/enable (FSM_RX)         0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/enable (edge_bit_counter)
                                                          0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/U6/Y (NAND2X2M)     0.61      55.88 r
  uart_unit/uart_rx_unit/counter_Unit/U10/Y (NOR2BX12M)
                                                          0.08      55.96 f
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/D (DFFRQX2M)
                                                          0.00      55.96 f
  data arrival time                                                 55.96

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.18     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                -55.96
  --------------------------------------------------------------------------
  slack (MET)                                                      214.93


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.31 r
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.31 r
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/RX_IN (FSM_RX)          0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/U46/Y (OAI33X1M)        0.12      54.43 f
  uart_unit/uart_rx_unit/fsm_Unit/U45/Y (MXI2X1M)         0.15      54.58 r
  uart_unit/uart_rx_unit/fsm_Unit/U40/Y (NAND4X1M)        0.16      54.74 f
  uart_unit/uart_rx_unit/fsm_Unit/U36/Y (AO2B2X1M)        0.53      55.27 f
  uart_unit/uart_rx_unit/fsm_Unit/enable (FSM_RX)         0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/enable (edge_bit_counter)
                                                          0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/U7/Y (INVX2M)       0.16      55.43 r
  uart_unit/uart_rx_unit/counter_Unit/U23/Y (NOR2X2M)     0.08      55.51 f
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00      55.51 f
  data arrival time                                                 55.51

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -55.51
  --------------------------------------------------------------------------
  slack (MET)                                                      215.40


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.31 r
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.31 r
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/RX_IN (FSM_RX)          0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/U46/Y (OAI33X1M)        0.12      54.43 f
  uart_unit/uart_rx_unit/fsm_Unit/U45/Y (MXI2X1M)         0.15      54.58 r
  uart_unit/uart_rx_unit/fsm_Unit/U40/Y (NAND4X1M)        0.16      54.74 f
  uart_unit/uart_rx_unit/fsm_Unit/U36/Y (AO2B2X1M)        0.53      55.27 f
  uart_unit/uart_rx_unit/fsm_Unit/enable (FSM_RX)         0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/enable (edge_bit_counter)
                                                          0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/U8/Y (NAND2BX2M)
                                                          0.14      55.41 r
  uart_unit/uart_rx_unit/counter_Unit/U18/Y (NOR2X2M)     0.07      55.48 f
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[3]/D (DFFRQX2M)
                                                          0.00      55.48 f
  data arrival time                                                 55.48

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.48
  --------------------------------------------------------------------------
  slack (MET)                                                      215.42


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.31 r
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.31 r
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/RX_IN (FSM_RX)          0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/U46/Y (OAI33X1M)        0.12      54.43 f
  uart_unit/uart_rx_unit/fsm_Unit/U45/Y (MXI2X1M)         0.15      54.58 r
  uart_unit/uart_rx_unit/fsm_Unit/U40/Y (NAND4X1M)        0.16      54.74 f
  uart_unit/uart_rx_unit/fsm_Unit/U36/Y (AO2B2X1M)        0.53      55.27 f
  uart_unit/uart_rx_unit/fsm_Unit/enable (FSM_RX)         0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/enable (edge_bit_counter)
                                                          0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/U7/Y (INVX2M)       0.16      55.43 r
  uart_unit/uart_rx_unit/counter_Unit/U12/Y (AOI2B1X8M)
                                                          0.05      55.48 f
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00      55.48 f
  data arrival time                                                 55.48

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -55.48
  --------------------------------------------------------------------------
  slack (MET)                                                      215.42


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.31 r
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.31 r
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/RX_IN (FSM_RX)          0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/U46/Y (OAI33X1M)        0.12      54.43 f
  uart_unit/uart_rx_unit/fsm_Unit/U45/Y (MXI2X1M)         0.15      54.58 r
  uart_unit/uart_rx_unit/fsm_Unit/U40/Y (NAND4X1M)        0.16      54.74 f
  uart_unit/uart_rx_unit/fsm_Unit/U36/Y (AO2B2X1M)        0.53      55.27 f
  uart_unit/uart_rx_unit/fsm_Unit/enable (FSM_RX)         0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/enable (edge_bit_counter)
                                                          0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/U8/Y (NAND2BX2M)
                                                          0.14      55.41 r
  uart_unit/uart_rx_unit/counter_Unit/U22/Y (NOR2X2M)     0.07      55.48 f
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00      55.48 f
  data arrival time                                                 55.48

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.48
  --------------------------------------------------------------------------
  slack (MET)                                                      215.42


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.31 r
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.31 r
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/RX_IN (FSM_RX)          0.00      54.31 r
  uart_unit/uart_rx_unit/fsm_Unit/U46/Y (OAI33X1M)        0.12      54.43 f
  uart_unit/uart_rx_unit/fsm_Unit/U45/Y (MXI2X1M)         0.15      54.58 r
  uart_unit/uart_rx_unit/fsm_Unit/U40/Y (NAND4X1M)        0.16      54.74 f
  uart_unit/uart_rx_unit/fsm_Unit/U36/Y (AO2B2X1M)        0.53      55.27 f
  uart_unit/uart_rx_unit/fsm_Unit/enable (FSM_RX)         0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/enable (edge_bit_counter)
                                                          0.00      55.27 f
  uart_unit/uart_rx_unit/counter_Unit/U8/Y (NAND2BX2M)
                                                          0.14      55.41 r
  uart_unit/uart_rx_unit/counter_Unit/U20/Y (NOR2X2M)     0.07      55.48 f
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00      55.48 f
  data arrival time                                                 55.48

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.48
  --------------------------------------------------------------------------
  slack (MET)                                                      215.42


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.04      54.29 f
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.29 f
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.29 f
  uart_unit/uart_rx_unit/fsm_Unit/RX_IN (FSM_RX)          0.00      54.29 f
  uart_unit/uart_rx_unit/fsm_Unit/U46/Y (OAI33X1M)        0.24      54.53 r
  uart_unit/uart_rx_unit/fsm_Unit/U45/Y (MXI2X1M)         0.16      54.69 f
  uart_unit/uart_rx_unit/fsm_Unit/U40/Y (NAND4X1M)        0.10      54.80 r
  uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00      54.80 r
  data arrival time                                                 54.80

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -54.80
  --------------------------------------------------------------------------
  slack (MET)                                                      215.96


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/sampler/sample2_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.31 r
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.31 r
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.31 r
  uart_unit/uart_rx_unit/sampler/RX_IN (Data_sampling)
                                                          0.00      54.31 r
  uart_unit/uart_rx_unit/sampler/U4/Y (OAI2BB2X1M)        0.15      54.46 r
  uart_unit/uart_rx_unit/sampler/sample2_reg/D (DFFRQX2M)
                                                          0.00      54.46 r
  data arrival time                                                 54.46

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/sampler/sample2_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.46
  --------------------------------------------------------------------------
  slack (MET)                                                      216.29


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/sampler/sample1_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.31 r
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.31 r
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.31 r
  uart_unit/uart_rx_unit/sampler/RX_IN (Data_sampling)
                                                          0.00      54.31 r
  uart_unit/uart_rx_unit/sampler/U5/Y (OAI2BB2X1M)        0.15      54.46 r
  uart_unit/uart_rx_unit/sampler/sample1_reg/D (DFFRQX2M)
                                                          0.00      54.46 r
  data arrival time                                                 54.46

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/sampler/sample1_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.46
  --------------------------------------------------------------------------
  slack (MET)                                                      216.29


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_unit/uart_rx_unit/sampler/sample3_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.31 r
  uart_unit/RX_IN (UART_TOP_D_WIDTH8)                     0.00      54.31 r
  uart_unit/uart_rx_unit/RX_IN (UART_RX_D_WIDTH8)         0.00      54.31 r
  uart_unit/uart_rx_unit/sampler/RX_IN (Data_sampling)
                                                          0.00      54.31 r
  uart_unit/uart_rx_unit/sampler/U6/Y (AO2B2X2M)          0.16      54.47 r
  uart_unit/uart_rx_unit/sampler/sample3_reg/D (DFFRQX2M)
                                                          0.00      54.47 r
  data arrival time                                                 54.47

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/sampler/sample3_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -54.47
  --------------------------------------------------------------------------
  slack (MET)                                                      216.29


  Startpoint: uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/Q (DFFRQX2M)
                                                          0.49       0.49 r
  uart_unit/uart_rx_unit/counter_Unit/edge_count[1] (edge_bit_counter)
                                                          0.00       0.49 r
  uart_unit/uart_rx_unit/fsm_Unit/edge_count[1] (FSM_RX)
                                                          0.00       0.49 r
  uart_unit/uart_rx_unit/fsm_Unit/U52/Y (CLKXOR2X2M)      0.33       0.82 f
  uart_unit/uart_rx_unit/fsm_Unit/U50/Y (NOR3X1M)         0.19       1.01 r
  uart_unit/uart_rx_unit/fsm_Unit/U49/Y (NAND4X1M)        0.27       1.28 f
  uart_unit/uart_rx_unit/fsm_Unit/U44/Y (NOR3X1M)         0.22       1.50 r
  uart_unit/uart_rx_unit/fsm_Unit/U43/Y (NAND4BX1M)       0.21       1.72 f
  uart_unit/uart_rx_unit/fsm_Unit/U37/Y (OAI221X1M)       0.27       1.98 r
  uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       1.98 r
  data arrival time                                                  1.98

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.34     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                      268.74


  Startpoint: uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/Q (DFFRQX2M)
                                                          0.49       0.49 r
  uart_unit/uart_rx_unit/counter_Unit/edge_count[1] (edge_bit_counter)
                                                          0.00       0.49 r
  uart_unit/uart_rx_unit/fsm_Unit/edge_count[1] (FSM_RX)
                                                          0.00       0.49 r
  uart_unit/uart_rx_unit/fsm_Unit/U65/Y (CLKXOR2X2M)      0.24       0.73 f
  uart_unit/uart_rx_unit/fsm_Unit/U63/Y (NOR3X1M)         0.19       0.93 r
  uart_unit/uart_rx_unit/fsm_Unit/U62/Y (NAND4X1M)        0.28       1.21 f
  uart_unit/uart_rx_unit/fsm_Unit/U59/Y (NOR2X1M)         0.16       1.37 r
  uart_unit/uart_rx_unit/fsm_Unit/deser_en (FSM_RX)       0.00       1.37 r
  uart_unit/uart_rx_unit/deser_Unit/deser_en (deserializer)
                                                          0.00       1.37 r
  uart_unit/uart_rx_unit/deser_Unit/U3/Y (BUFX2M)         0.22       1.59 r
  uart_unit/uart_rx_unit/deser_Unit/U2/Y (INVX2M)         0.12       1.71 f
  uart_unit/uart_rx_unit/deser_Unit/U11/Y (OAI2BB2X1M)
                                                          0.15       1.86 r
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[0]/D (DFFRQX2M)
                                                          0.00       1.86 r
  data arrival time                                                  1.86

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                      268.89


  Startpoint: uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/Q (DFFRQX2M)
                                                          0.49       0.49 r
  uart_unit/uart_rx_unit/counter_Unit/edge_count[1] (edge_bit_counter)
                                                          0.00       0.49 r
  uart_unit/uart_rx_unit/fsm_Unit/edge_count[1] (FSM_RX)
                                                          0.00       0.49 r
  uart_unit/uart_rx_unit/fsm_Unit/U65/Y (CLKXOR2X2M)      0.24       0.73 f
  uart_unit/uart_rx_unit/fsm_Unit/U63/Y (NOR3X1M)         0.19       0.93 r
  uart_unit/uart_rx_unit/fsm_Unit/U62/Y (NAND4X1M)        0.28       1.21 f
  uart_unit/uart_rx_unit/fsm_Unit/U59/Y (NOR2X1M)         0.16       1.37 r
  uart_unit/uart_rx_unit/fsm_Unit/deser_en (FSM_RX)       0.00       1.37 r
  uart_unit/uart_rx_unit/deser_Unit/deser_en (deserializer)
                                                          0.00       1.37 r
  uart_unit/uart_rx_unit/deser_Unit/U3/Y (BUFX2M)         0.22       1.59 r
  uart_unit/uart_rx_unit/deser_Unit/U2/Y (INVX2M)         0.12       1.71 f
  uart_unit/uart_rx_unit/deser_Unit/U4/Y (OAI22X1M)       0.11       1.83 r
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[1]/D (DFFRQX2M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/Q (DFFRQX2M)
                                                          0.49       0.49 r
  uart_unit/uart_rx_unit/counter_Unit/edge_count[1] (edge_bit_counter)
                                                          0.00       0.49 r
  uart_unit/uart_rx_unit/fsm_Unit/edge_count[1] (FSM_RX)
                                                          0.00       0.49 r
  uart_unit/uart_rx_unit/fsm_Unit/U65/Y (CLKXOR2X2M)      0.24       0.73 f
  uart_unit/uart_rx_unit/fsm_Unit/U63/Y (NOR3X1M)         0.19       0.93 r
  uart_unit/uart_rx_unit/fsm_Unit/U62/Y (NAND4X1M)        0.28       1.21 f
  uart_unit/uart_rx_unit/fsm_Unit/U59/Y (NOR2X1M)         0.16       1.37 r
  uart_unit/uart_rx_unit/fsm_Unit/deser_en (FSM_RX)       0.00       1.37 r
  uart_unit/uart_rx_unit/deser_Unit/deser_en (deserializer)
                                                          0.00       1.37 r
  uart_unit/uart_rx_unit/deser_Unit/U3/Y (BUFX2M)         0.22       1.59 r
  uart_unit/uart_rx_unit/deser_Unit/U2/Y (INVX2M)         0.12       1.71 f
  uart_unit/uart_rx_unit/deser_Unit/U7/Y (OAI22X1M)       0.11       1.83 r
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[4]/D (DFFRQX2M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/Q (DFFRQX2M)
                                                          0.49       0.49 r
  uart_unit/uart_rx_unit/counter_Unit/edge_count[1] (edge_bit_counter)
                                                          0.00       0.49 r
  uart_unit/uart_rx_unit/fsm_Unit/edge_count[1] (FSM_RX)
                                                          0.00       0.49 r
  uart_unit/uart_rx_unit/fsm_Unit/U65/Y (CLKXOR2X2M)      0.24       0.73 f
  uart_unit/uart_rx_unit/fsm_Unit/U63/Y (NOR3X1M)         0.19       0.93 r
  uart_unit/uart_rx_unit/fsm_Unit/U62/Y (NAND4X1M)        0.28       1.21 f
  uart_unit/uart_rx_unit/fsm_Unit/U59/Y (NOR2X1M)         0.16       1.37 r
  uart_unit/uart_rx_unit/fsm_Unit/deser_en (FSM_RX)       0.00       1.37 r
  uart_unit/uart_rx_unit/deser_Unit/deser_en (deserializer)
                                                          0.00       1.37 r
  uart_unit/uart_rx_unit/deser_Unit/U3/Y (BUFX2M)         0.22       1.59 r
  uart_unit/uart_rx_unit/deser_Unit/U2/Y (INVX2M)         0.12       1.71 f
  uart_unit/uart_rx_unit/deser_Unit/U6/Y (OAI22X1M)       0.11       1.83 r
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[3]/D (DFFRQX2M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/counter_Unit/edge_count_reg[1]/Q (DFFRQX2M)
                                                          0.49       0.49 r
  uart_unit/uart_rx_unit/counter_Unit/edge_count[1] (edge_bit_counter)
                                                          0.00       0.49 r
  uart_unit/uart_rx_unit/fsm_Unit/edge_count[1] (FSM_RX)
                                                          0.00       0.49 r
  uart_unit/uart_rx_unit/fsm_Unit/U65/Y (CLKXOR2X2M)      0.24       0.73 f
  uart_unit/uart_rx_unit/fsm_Unit/U63/Y (NOR3X1M)         0.19       0.93 r
  uart_unit/uart_rx_unit/fsm_Unit/U62/Y (NAND4X1M)        0.28       1.21 f
  uart_unit/uart_rx_unit/fsm_Unit/U59/Y (NOR2X1M)         0.16       1.37 r
  uart_unit/uart_rx_unit/fsm_Unit/deser_en (FSM_RX)       0.00       1.37 r
  uart_unit/uart_rx_unit/deser_Unit/deser_en (deserializer)
                                                          0.00       1.37 r
  uart_unit/uart_rx_unit/deser_Unit/U3/Y (BUFX2M)         0.22       1.59 r
  uart_unit/uart_rx_unit/deser_Unit/U2/Y (INVX2M)         0.12       1.71 f
  uart_unit/uart_rx_unit/deser_Unit/U5/Y (OAI22X1M)       0.11       1.83 r
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[2]/D (DFFRQX2M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: uart_unit/uart_tx_unit/mux_unit/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: TX_OUT (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/mux_unit/TX_OUT_reg/CK (DFFSQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/mux_unit/TX_OUT_reg/Q (DFFSQX2M)
                                                          0.39       0.39 r
  uart_unit/uart_tx_unit/mux_unit/U3/Y (INVXLM)           0.14       0.54 f
  uart_unit/uart_tx_unit/mux_unit/U4/Y (INVX8M)           0.75       1.29 r
  uart_unit/uart_tx_unit/mux_unit/TX_OUT (MUX)            0.00       1.29 r
  uart_unit/uart_tx_unit/TX_OUT (UART_TX_D_WIDTH8)        0.00       1.29 r
  uart_unit/TX_OUT (UART_TOP_D_WIDTH8)                    0.00       1.29 r
  TX_OUT (out)                                            0.00       1.29 r
  data arrival time                                                  1.29

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                                 -54.25    8626.09
  data required time                                              8626.09
  --------------------------------------------------------------------------
  data required time                                              8626.09
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8624.80


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: asynch_fifo/empty_unit/R_EMPTY_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.78       0.78 r
  asynch_fifo/empty_unit/U10/Y (NOR2BX2M)                 0.27       1.05 r
  asynch_fifo/empty_unit/U16/Y (CLKXOR2X2M)               0.28       1.33 f
  asynch_fifo/empty_unit/U3/Y (CLKXOR2X2M)                0.21       1.54 r
  asynch_fifo/empty_unit/U17/Y (CLKXOR2X2M)               0.29       1.83 f
  asynch_fifo/empty_unit/U11/Y (NOR4X1M)                  0.24       2.07 r
  asynch_fifo/empty_unit/R_EMPTY_reg/D (DFFSQX2M)         0.00       2.07 r
  data arrival time                                                  2.07

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  asynch_fifo/empty_unit/R_EMPTY_reg/CK (DFFSQX2M)        0.00    8680.34 r
  library setup time                                     -0.20    8680.14
  data required time                                              8680.14
  --------------------------------------------------------------------------
  data required time                                              8680.14
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.08


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U97/Y (MX4X1M)                     0.45       1.39 f
  asynch_fifo/mem_unit/U96/Y (MX2X2M)                     0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[7] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[7] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[7] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[7] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/P_Data[7] (Serializer)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/U26/Y (AO22X1M)      0.37       2.00 f
  uart_unit/uart_tx_unit/serial_unit/temp_reg[7]/D (DFFRQX2M)
                                                          0.00       2.00 f
  data arrival time                                                  2.00

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/serial_unit/temp_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.18


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U103/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U102/Y (MX2X2M)                    0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[1] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[1] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[1] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[1] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/P_Data[1] (Parity_calc)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/U9/Y (AO2B2X2M)      0.31       1.94 f
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[1]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U100/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U99/Y (MX2X2M)                     0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[0] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[0] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[0] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/P_Data[0] (Parity_calc)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/U8/Y (AO2B2X2M)      0.31       1.94 f
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[0]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U106/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U105/Y (MX2X2M)                    0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[2] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[2] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[2] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[2] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/P_Data[2] (Parity_calc)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/U10/Y (AO2B2X2M)     0.31       1.94 f
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[2]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U109/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U108/Y (MX2X2M)                    0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[3] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[3] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[3] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[3] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/P_Data[3] (Parity_calc)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/U11/Y (AO2B2X2M)     0.31       1.94 f
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[3]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U115/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U114/Y (MX2X2M)                    0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[5] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[5] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[5] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[5] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/P_Data[5] (Parity_calc)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/U13/Y (AO2B2X2M)     0.31       1.94 f
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[5]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U112/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U111/Y (MX2X2M)                    0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[4] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[4] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[4] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[4] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/P_Data[4] (Parity_calc)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/U12/Y (AO2B2X2M)     0.31       1.94 f
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[4]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U118/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U117/Y (MX2X2M)                    0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[6] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[6] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[6] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[6] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/P_Data[6] (Parity_calc)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/U14/Y (AO2B2X2M)     0.31       1.94 f
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[6]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U97/Y (MX4X1M)                     0.45       1.39 f
  asynch_fifo/mem_unit/U96/Y (MX2X2M)                     0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[7] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[7] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[7] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[7] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/P_Data[7] (Parity_calc)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/parity_unit/U15/Y (AO2B2X2M)     0.30       1.93 f
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[7]/D (DFFRQX2M)
                                                          0.00       1.93 f
  data arrival time                                                  1.93

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U118/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U117/Y (MX2X2M)                    0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[6] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[6] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[6] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[6] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/P_Data[6] (Serializer)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/U25/Y (AOI22X1M)     0.19       1.82 r
  uart_unit/uart_tx_unit/serial_unit/U24/Y (OAI2BB1X2M)
                                                          0.07       1.89 f
  uart_unit/uart_tx_unit/serial_unit/temp_reg[6]/D (DFFRQX2M)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/serial_unit/temp_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.29


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U115/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U114/Y (MX2X2M)                    0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[5] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[5] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[5] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[5] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/P_Data[5] (Serializer)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/U23/Y (AOI22X1M)     0.19       1.82 r
  uart_unit/uart_tx_unit/serial_unit/U22/Y (OAI2BB1X2M)
                                                          0.07       1.89 f
  uart_unit/uart_tx_unit/serial_unit/temp_reg[5]/D (DFFRQX2M)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/serial_unit/temp_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.29


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U112/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U111/Y (MX2X2M)                    0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[4] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[4] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[4] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[4] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/P_Data[4] (Serializer)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/U21/Y (AOI22X1M)     0.19       1.82 r
  uart_unit/uart_tx_unit/serial_unit/U20/Y (OAI2BB1X2M)
                                                          0.07       1.89 f
  uart_unit/uart_tx_unit/serial_unit/temp_reg[4]/D (DFFRQX2M)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/serial_unit/temp_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.29


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U109/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U108/Y (MX2X2M)                    0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[3] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[3] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[3] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[3] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/P_Data[3] (Serializer)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/U19/Y (AOI22X1M)     0.19       1.82 r
  uart_unit/uart_tx_unit/serial_unit/U18/Y (OAI2BB1X2M)
                                                          0.07       1.89 f
  uart_unit/uart_tx_unit/serial_unit/temp_reg[3]/D (DFFRQX2M)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/serial_unit/temp_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.29


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U106/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U105/Y (MX2X2M)                    0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[2] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[2] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[2] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[2] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/P_Data[2] (Serializer)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/U17/Y (AOI22X1M)     0.19       1.82 r
  uart_unit/uart_tx_unit/serial_unit/U16/Y (OAI2BB1X2M)
                                                          0.07       1.89 f
  uart_unit/uart_tx_unit/serial_unit/temp_reg[2]/D (DFFRQX2M)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/serial_unit/temp_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.29


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U103/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U102/Y (MX2X2M)                    0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[1] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[1] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[1] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[1] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/P_Data[1] (Serializer)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/U15/Y (AOI22X1M)     0.19       1.82 r
  uart_unit/uart_tx_unit/serial_unit/U14/Y (OAI2BB1X2M)
                                                          0.07       1.89 f
  uart_unit/uart_tx_unit/serial_unit/temp_reg[1]/D (DFFRQX2M)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/serial_unit/temp_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.29


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  asynch_fifo/empty_unit/R_ADDR[0] (FIFO_EMPTY_ADDRESS4)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/R_ADDR[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       0.40 r
  asynch_fifo/mem_unit/U121/Y (BUFX2M)                    0.54       0.94 r
  asynch_fifo/mem_unit/U100/Y (MX4X1M)                    0.45       1.39 f
  asynch_fifo/mem_unit/U99/Y (MX2X2M)                     0.24       1.63 f
  asynch_fifo/mem_unit/R_DATA[0] (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  asynch_fifo/RD_DATA[0] (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                                          0.00       1.63 f
  uart_unit/TX_IN_P[0] (UART_TOP_D_WIDTH8)                0.00       1.63 f
  uart_unit/uart_tx_unit/P_Data[0] (UART_TX_D_WIDTH8)     0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/P_Data[0] (Serializer)
                                                          0.00       1.63 f
  uart_unit/uart_tx_unit/serial_unit/U13/Y (AOI22X1M)     0.19       1.82 r
  uart_unit/uart_tx_unit/serial_unit/U12/Y (OAI2BB1X2M)
                                                          0.07       1.89 f
  uart_unit/uart_tx_unit/serial_unit/temp_reg[0]/D (DFFRQX2M)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/serial_unit/temp_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.29


  Startpoint: uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/parity_unit/Par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/parity_unit/DATA_REG_reg[5]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart_unit/uart_tx_unit/parity_unit/U6/Y (XOR3XLM)       0.49       0.95 f
  uart_unit/uart_tx_unit/parity_unit/U4/Y (XOR3XLM)       0.51       1.46 f
  uart_unit/uart_tx_unit/parity_unit/U2/Y (OAI2BB2X1M)
                                                          0.14       1.60 r
  uart_unit/uart_tx_unit/parity_unit/Par_bit_reg/D (DFFRQX2M)
                                                          0.00       1.60 r
  data arrival time                                                  1.60

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_unit/uart_tx_unit/parity_unit/Par_bit_reg/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.43


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: asynch_fifo/empty_unit/R_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.78       0.78 r
  asynch_fifo/empty_unit/U10/Y (NOR2BX2M)                 0.27       1.05 r
  asynch_fifo/empty_unit/U16/Y (CLKXOR2X2M)               0.28       1.33 f
  asynch_fifo/empty_unit/U4/Y (CLKXOR2X2M)                0.29       1.61 r
  asynch_fifo/empty_unit/R_PTR_reg[2]/D (DFFRQX2M)        0.00       1.61 r
  data arrival time                                                  1.61

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  asynch_fifo/empty_unit/R_PTR_reg[2]/CK (DFFRQX2M)       0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.43


1
