#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12678c680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12677f200 .scope module, "tb_e2e_multi_gemm" "tb_e2e_multi_gemm" 3 6;
 .timescale -9 -12;
P_0x12678c080 .param/l "ARRAY_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x12678c0c0 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x12678c100 .param/l "OP_HALT" 1 3 59, C4<11111111>;
P_0x12678c140 .param/l "OP_TENSOR" 1 3 58, C4<00000001>;
P_0x12678c180 .param/l "SRAM_WIDTH" 0 3 9, +C4<00000000000000000000000100000000>;
v0x600000922400_0 .net "axi_araddr", 39 0, L_0x600001074af0;  1 drivers
v0x600000922490_0 .net "axi_arlen", 7 0, L_0x600001074b60;  1 drivers
v0x600000922520_0 .var "axi_arready", 0 0;
v0x6000009225b0_0 .net "axi_arvalid", 0 0, L_0x600001074c40;  1 drivers
v0x600000922640_0 .net "axi_awaddr", 39 0, L_0x600001074850;  1 drivers
v0x6000009226d0_0 .net "axi_awlen", 7 0, L_0x6000010748c0;  1 drivers
v0x600000922760_0 .var "axi_awready", 0 0;
v0x6000009227f0_0 .net "axi_awvalid", 0 0, L_0x600001074930;  1 drivers
L_0x118052968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000922880_0 .net "axi_bready", 0 0, L_0x118052968;  1 drivers
v0x600000922910_0 .var "axi_bresp", 1 0;
v0x6000009229a0_0 .var "axi_bvalid", 0 0;
v0x600000922a30_0 .var "axi_rdata", 255 0;
v0x600000922ac0_0 .var "axi_rlast", 0 0;
v0x600000922b50_0 .net "axi_rready", 0 0, L_0x600001074cb0;  1 drivers
v0x600000922be0_0 .var "axi_rvalid", 0 0;
v0x600000922c70_0 .net "axi_wdata", 255 0, L_0x6000010749a0;  1 drivers
v0x600000922d00_0 .net "axi_wlast", 0 0, L_0x600001074a10;  1 drivers
v0x600000922d90_0 .var "axi_wready", 0 0;
v0x600000922e20_0 .net "axi_wvalid", 0 0, L_0x600001074a80;  1 drivers
v0x600000922eb0_0 .var "clk", 0 0;
v0x600000922f40_0 .var/i "errors", 31 0;
v0x600000922fd0_0 .var "global_sync_in", 0 0;
v0x600000923060_0 .var/i "i", 31 0;
v0x6000009230f0_0 .var "noc_rx_addr", 19 0;
v0x600000923180_0 .var "noc_rx_data", 255 0;
v0x600000923210_0 .var "noc_rx_is_instr", 0 0;
v0x6000009232a0_0 .net "noc_rx_ready", 0 0, L_0x600000a66e40;  1 drivers
v0x600000923330_0 .var "noc_rx_valid", 0 0;
L_0x1180529f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009233c0_0 .net "noc_tx_addr", 19 0, L_0x1180529f8;  1 drivers
L_0x1180529b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000923450_0 .net "noc_tx_data", 255 0, L_0x1180529b0;  1 drivers
v0x6000009234e0_0 .var "noc_tx_ready", 0 0;
L_0x118052a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000923570_0 .net "noc_tx_valid", 0 0, L_0x118052a40;  1 drivers
v0x600000923600_0 .var "row0", 255 0;
v0x600000923690_0 .var "row1", 255 0;
v0x600000923720_0 .var "row2", 255 0;
v0x6000009237b0_0 .var "row3", 255 0;
v0x600000923840_0 .var "rst_n", 0 0;
v0x6000009238d0_0 .var "sync_grant", 0 0;
v0x600000923960_0 .net "sync_request", 0 0, L_0x600001070a10;  1 drivers
v0x6000009239f0_0 .net "tpc_busy", 0 0, L_0x600001070bd0;  1 drivers
v0x600000923a80_0 .net "tpc_done", 0 0, L_0x600001070a80;  1 drivers
v0x600000923b10_0 .net "tpc_error", 0 0, L_0x6000010709a0;  1 drivers
v0x600000923ba0_0 .var "tpc_start", 0 0;
v0x600000923c30_0 .var "tpc_start_pc", 19 0;
E_0x600002e37980 .event negedge, v0x60000094b8d0_0;
S_0x1267501b0 .scope module, "dut" "tensor_processing_cluster" 3 42, 4 15 0, S_0x12677f200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x12700e000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x12700e040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x12700e080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x12700e0c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x12700e100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x12700e140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x12700e180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x12700e1c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x12700e200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x12700e240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x12700e280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x12700e2c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x12700e300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x12700e340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x12700e380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x12700e3c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x12700e400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600001071960 .functor BUFZ 1, v0x60000092fb10_0, C4<0>, C4<0>, C4<0>;
L_0x600001074150 .functor OR 1, L_0x600000a63ca0, L_0x600000a63e80, C4<0>, C4<0>;
L_0x6000010741c0 .functor AND 1, L_0x6000010740e0, L_0x600001074150, C4<1>, C4<1>;
L_0x600001074230 .functor BUFZ 1, v0x600000920bd0_0, C4<0>, C4<0>, C4<0>;
L_0x6000010742a0 .functor BUFZ 1, v0x6000009206c0_0, C4<0>, C4<0>, C4<0>;
L_0x600001074e70 .functor AND 1, v0x600000923330_0, L_0x600000a66e40, C4<1>, C4<1>;
L_0x600001074ee0 .functor AND 1, L_0x600001074e70, L_0x600000a66ee0, C4<1>, C4<1>;
v0x60000092db00_0 .net *"_ivl_24", 19 0, L_0x600000a635c0;  1 drivers
L_0x118052530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000092db90_0 .net *"_ivl_27", 3 0, L_0x118052530;  1 drivers
v0x60000092dc20_0 .net *"_ivl_28", 19 0, L_0x600000a63660;  1 drivers
L_0x118052578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000092dcb0_0 .net *"_ivl_31", 14 0, L_0x118052578;  1 drivers
L_0x1180525c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000092dd40_0 .net/2u *"_ivl_34", 2 0, L_0x1180525c0;  1 drivers
v0x60000092ddd0_0 .net *"_ivl_38", 19 0, L_0x600000a63840;  1 drivers
L_0x118052608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000092de60_0 .net *"_ivl_41", 3 0, L_0x118052608;  1 drivers
v0x60000092def0_0 .net *"_ivl_42", 19 0, L_0x600000a638e0;  1 drivers
L_0x118052650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000092df80_0 .net *"_ivl_45", 3 0, L_0x118052650;  1 drivers
L_0x118052698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000092e010_0 .net/2u *"_ivl_48", 2 0, L_0x118052698;  1 drivers
v0x60000092e0a0_0 .net *"_ivl_52", 19 0, L_0x600000a63ac0;  1 drivers
L_0x1180526e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000092e130_0 .net *"_ivl_55", 3 0, L_0x1180526e0;  1 drivers
v0x60000092e1c0_0 .net *"_ivl_56", 19 0, L_0x600000a63b60;  1 drivers
L_0x118052728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000092e250_0 .net *"_ivl_59", 3 0, L_0x118052728;  1 drivers
L_0x118052770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000092e2e0_0 .net *"_ivl_63", 127 0, L_0x118052770;  1 drivers
v0x60000092e370_0 .net *"_ivl_65", 127 0, L_0x600000a63d40;  1 drivers
L_0x1180527b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000092e400_0 .net/2u *"_ivl_68", 2 0, L_0x1180527b8;  1 drivers
v0x60000092e490_0 .net *"_ivl_70", 0 0, L_0x600000a63ca0;  1 drivers
L_0x118052800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000092e520_0 .net/2u *"_ivl_72", 2 0, L_0x118052800;  1 drivers
v0x60000092e5b0_0 .net *"_ivl_74", 0 0, L_0x600000a63e80;  1 drivers
v0x60000092e640_0 .net *"_ivl_77", 0 0, L_0x600001074150;  1 drivers
v0x60000092e6d0_0 .net *"_ivl_87", 0 0, L_0x600001074e70;  1 drivers
v0x60000092e760_0 .net *"_ivl_89", 0 0, L_0x600000a66ee0;  1 drivers
v0x60000092e7f0_0 .var "act_data_d", 31 0;
v0x60000092e880_0 .var "act_valid_d", 0 0;
v0x60000092e910_0 .var "act_valid_d2", 0 0;
v0x60000092e9a0_0 .net "axi_araddr", 39 0, L_0x600001074af0;  alias, 1 drivers
v0x60000092ea30_0 .net "axi_arlen", 7 0, L_0x600001074b60;  alias, 1 drivers
v0x60000092eac0_0 .net "axi_arready", 0 0, v0x600000922520_0;  1 drivers
v0x60000092eb50_0 .net "axi_arvalid", 0 0, L_0x600001074c40;  alias, 1 drivers
v0x60000092ebe0_0 .net "axi_awaddr", 39 0, L_0x600001074850;  alias, 1 drivers
v0x60000092ec70_0 .net "axi_awlen", 7 0, L_0x6000010748c0;  alias, 1 drivers
v0x60000092ed00_0 .net "axi_awready", 0 0, v0x600000922760_0;  1 drivers
v0x60000092ed90_0 .net "axi_awvalid", 0 0, L_0x600001074930;  alias, 1 drivers
v0x60000092ee20_0 .net "axi_bready", 0 0, L_0x118052968;  alias, 1 drivers
v0x60000092eeb0_0 .net "axi_bresp", 1 0, v0x600000922910_0;  1 drivers
v0x60000092ef40_0 .net "axi_bvalid", 0 0, v0x6000009229a0_0;  1 drivers
v0x60000092efd0_0 .net "axi_rdata", 255 0, v0x600000922a30_0;  1 drivers
v0x60000092f060_0 .net "axi_rlast", 0 0, v0x600000922ac0_0;  1 drivers
v0x60000092f0f0_0 .net "axi_rready", 0 0, L_0x600001074cb0;  alias, 1 drivers
v0x60000092f180_0 .net "axi_rvalid", 0 0, v0x600000922be0_0;  1 drivers
v0x60000092f210_0 .net "axi_wdata", 255 0, L_0x6000010749a0;  alias, 1 drivers
v0x60000092f2a0_0 .net "axi_wlast", 0 0, L_0x600001074a10;  alias, 1 drivers
v0x60000092f330_0 .net "axi_wready", 0 0, v0x600000922d90_0;  1 drivers
v0x60000092f3c0_0 .net "axi_wvalid", 0 0, L_0x600001074a80;  alias, 1 drivers
v0x60000092f450_0 .net "clk", 0 0, v0x600000922eb0_0;  1 drivers
v0x60000092f4e0_0 .net "dma_lcp_done", 0 0, L_0x600001074620;  1 drivers
v0x60000092f570_0 .net "dma_lcp_ready", 0 0, L_0x600000a65f40;  1 drivers
v0x60000092f600_0 .net "dma_sram_addr", 19 0, v0x60000094c5a0_0;  1 drivers
v0x60000092f690_0 .net "dma_sram_rdata", 255 0, L_0x600001074e00;  1 drivers
v0x60000092f720_0 .net "dma_sram_re", 0 0, L_0x6000010747e0;  1 drivers
v0x60000092f7b0_0 .net "dma_sram_ready", 0 0, L_0x600000a66da0;  1 drivers
v0x60000092f840_0 .net "dma_sram_wdata", 255 0, L_0x600001074700;  1 drivers
v0x60000092f8d0_0 .net "dma_sram_we", 0 0, L_0x600001074770;  1 drivers
v0x60000092f960_0 .net "global_sync_in", 0 0, v0x600000922fd0_0;  1 drivers
v0x60000092f9f0 .array "instr_mem", 4095 0, 127 0;
v0x60000092fa80_0 .var "instr_rdata_reg", 127 0;
v0x60000092fb10_0 .var "instr_valid_reg", 0 0;
v0x60000092fba0_0 .net "lcp_dma_cmd", 127 0, v0x60000094e0a0_0;  1 drivers
v0x60000092fc30_0 .net "lcp_dma_valid", 0 0, L_0x600001070cb0;  1 drivers
v0x60000092fcc0_0 .net "lcp_imem_addr", 19 0, L_0x600001071730;  1 drivers
v0x60000092fd50_0 .net "lcp_imem_data", 127 0, v0x60000092fa80_0;  1 drivers
v0x60000092fde0_0 .net "lcp_imem_re", 0 0, L_0x6000010717a0;  1 drivers
v0x60000092fe70_0 .net "lcp_imem_valid", 0 0, L_0x600001071960;  1 drivers
v0x60000092ff00_0 .net "lcp_mxu_cmd", 127 0, v0x60000094ed90_0;  1 drivers
v0x600000920000_0 .net "lcp_mxu_valid", 0 0, L_0x600001070f50;  1 drivers
v0x600000920090_0 .net "lcp_vpu_cmd", 127 0, v0x60000094f960_0;  1 drivers
v0x600000920120_0 .net "lcp_vpu_valid", 0 0, L_0x600001070d90;  1 drivers
v0x6000009201b0_0 .net "mxu_a_addr", 19 0, L_0x600000a63980;  1 drivers
v0x600000920240_0 .net "mxu_a_rdata", 255 0, L_0x600001074d20;  1 drivers
v0x6000009202d0_0 .net "mxu_a_re", 0 0, L_0x600000a63a20;  1 drivers
v0x600000920360_0 .net "mxu_a_ready", 0 0, L_0x600000a66c60;  1 drivers
v0x6000009203f0_0 .net "mxu_cfg_k", 15 0, L_0x600000a6d900;  1 drivers
v0x600000920480_0 .net "mxu_cfg_m", 15 0, L_0x600000a6d7c0;  1 drivers
v0x600000920510_0 .net "mxu_cfg_n", 15 0, L_0x600000a6d860;  1 drivers
v0x6000009205a0_0 .var "mxu_col_cnt", 4 0;
v0x600000920630_0 .var "mxu_cycle_cnt", 15 0;
v0x6000009206c0_0 .var "mxu_done_reg", 0 0;
v0x600000920750_0 .net "mxu_dst_addr", 15 0, L_0x600000a6d5e0;  1 drivers
v0x6000009207e0_0 .net "mxu_lcp_done", 0 0, L_0x6000010742a0;  1 drivers
v0x600000920870_0 .net "mxu_lcp_ready", 0 0, L_0x600001074230;  1 drivers
v0x600000920900_0 .net "mxu_o_addr", 19 0, L_0x600000a63c00;  1 drivers
v0x600000920990_0 .net "mxu_o_ready", 0 0, L_0x600000a66d00;  1 drivers
v0x600000920a20_0 .net "mxu_o_wdata", 255 0, L_0x600000a63de0;  1 drivers
v0x600000920ab0_0 .net "mxu_o_we", 0 0, L_0x6000010741c0;  1 drivers
v0x600000920b40_0 .var "mxu_out_cnt", 15 0;
v0x600000920bd0_0 .var "mxu_ready_reg", 0 0;
v0x600000920c60_0 .net "mxu_src0_addr", 15 0, L_0x600000a6d680;  1 drivers
v0x600000920cf0_0 .net "mxu_src1_addr", 15 0, L_0x600000a6d720;  1 drivers
v0x600000920d80_0 .var "mxu_start_array", 0 0;
v0x600000920e10_0 .var "mxu_start_array_d", 0 0;
v0x600000920ea0_0 .var "mxu_state", 2 0;
v0x600000920f30_0 .net "mxu_subop", 7 0, L_0x600000a6d540;  1 drivers
v0x600000920fc0_0 .net "mxu_w_addr", 19 0, L_0x600000a63700;  1 drivers
v0x600000921050_0 .net "mxu_w_rdata", 255 0, v0x60000092b060_0;  1 drivers
v0x6000009210e0_0 .net "mxu_w_re", 0 0, L_0x600000a637a0;  1 drivers
v0x600000921170_0 .net "mxu_w_ready", 0 0, L_0x600000a66b20;  1 drivers
v0x600000921200_0 .net "noc_data_write", 0 0, L_0x600001074ee0;  1 drivers
v0x600000921290_0 .net "noc_rx_addr", 19 0, v0x6000009230f0_0;  1 drivers
v0x600000921320_0 .net "noc_rx_data", 255 0, v0x600000923180_0;  1 drivers
v0x6000009213b0_0 .net "noc_rx_is_instr", 0 0, v0x600000923210_0;  1 drivers
v0x600000921440_0 .net "noc_rx_ready", 0 0, L_0x600000a66e40;  alias, 1 drivers
v0x6000009214d0_0 .net "noc_rx_valid", 0 0, v0x600000923330_0;  1 drivers
v0x600000921560_0 .net "noc_tx_addr", 19 0, L_0x1180529f8;  alias, 1 drivers
v0x6000009215f0_0 .net "noc_tx_data", 255 0, L_0x1180529b0;  alias, 1 drivers
v0x600000921680_0 .net "noc_tx_ready", 0 0, v0x6000009234e0_0;  1 drivers
v0x600000921710_0 .net "noc_tx_valid", 0 0, L_0x118052a40;  alias, 1 drivers
v0x6000009217a0_0 .net "rst_n", 0 0, v0x600000923840_0;  1 drivers
v0x600000921830_0 .net "sync_grant", 0 0, v0x6000009238d0_0;  1 drivers
v0x6000009218c0_0 .net "sync_request", 0 0, L_0x600001070a10;  alias, 1 drivers
v0x600000921950_0 .net "systolic_busy", 0 0, L_0x600001074000;  1 drivers
v0x6000009219e0_0 .net "systolic_done", 0 0, L_0x600000a630c0;  1 drivers
v0x600000921a70_0 .net "systolic_result", 127 0, L_0x600000a62c60;  1 drivers
v0x600000921b00_0 .net "systolic_result_valid", 0 0, L_0x6000010740e0;  1 drivers
v0x600000921b90_0 .net "tpc_busy", 0 0, L_0x600001070bd0;  alias, 1 drivers
v0x600000921c20_0 .net "tpc_done", 0 0, L_0x600001070a80;  alias, 1 drivers
v0x600000921cb0_0 .net "tpc_error", 0 0, L_0x6000010709a0;  alias, 1 drivers
v0x600000921d40_0 .net "tpc_start", 0 0, v0x600000923ba0_0;  1 drivers
v0x600000921dd0_0 .net "tpc_start_pc", 19 0, v0x600000923c30_0;  1 drivers
v0x600000921e60_0 .net "vpu_lcp_done", 0 0, L_0x6000010743f0;  1 drivers
v0x600000921ef0_0 .net "vpu_lcp_ready", 0 0, L_0x600000a65a40;  1 drivers
v0x600000921f80_0 .net "vpu_sram_addr", 19 0, v0x60000092cea0_0;  1 drivers
v0x600000922010_0 .net "vpu_sram_rdata", 255 0, L_0x600001074d90;  1 drivers
v0x6000009220a0_0 .net "vpu_sram_re", 0 0, L_0x6000010745b0;  1 drivers
v0x600000922130_0 .net "vpu_sram_ready", 0 0, L_0x600000a66bc0;  1 drivers
v0x6000009221c0_0 .net "vpu_sram_wdata", 255 0, L_0x6000010744d0;  1 drivers
v0x600000922250_0 .net "vpu_sram_we", 0 0, L_0x600001074540;  1 drivers
v0x6000009222e0_0 .var "weight_load_col_d", 1 0;
v0x600000922370_0 .var "weight_load_en_d", 0 0;
L_0x600000a6d540 .part v0x60000094ed90_0, 112, 8;
L_0x600000a6d5e0 .part v0x60000094ed90_0, 96, 16;
L_0x600000a6d680 .part v0x60000094ed90_0, 80, 16;
L_0x600000a6d720 .part v0x60000094ed90_0, 64, 16;
L_0x600000a6d7c0 .part v0x60000094ed90_0, 48, 16;
L_0x600000a6d860 .part v0x60000094ed90_0, 32, 16;
L_0x600000a6d900 .part v0x60000094ed90_0, 16, 16;
L_0x600000a63520 .part v0x60000092b060_0, 0, 32;
L_0x600000a635c0 .concat [ 16 4 0 0], L_0x600000a6d720, L_0x118052530;
L_0x600000a63660 .concat [ 5 15 0 0], v0x6000009205a0_0, L_0x118052578;
L_0x600000a63700 .arith/sum 20, L_0x600000a635c0, L_0x600000a63660;
L_0x600000a637a0 .cmp/eq 3, v0x600000920ea0_0, L_0x1180525c0;
L_0x600000a63840 .concat [ 16 4 0 0], L_0x600000a6d680, L_0x118052608;
L_0x600000a638e0 .concat [ 16 4 0 0], v0x600000920630_0, L_0x118052650;
L_0x600000a63980 .arith/sum 20, L_0x600000a63840, L_0x600000a638e0;
L_0x600000a63a20 .cmp/eq 3, v0x600000920ea0_0, L_0x118052698;
L_0x600000a63ac0 .concat [ 16 4 0 0], L_0x600000a6d5e0, L_0x1180526e0;
L_0x600000a63b60 .concat [ 16 4 0 0], v0x600000920b40_0, L_0x118052728;
L_0x600000a63c00 .arith/sum 20, L_0x600000a63ac0, L_0x600000a63b60;
L_0x600000a63d40 .part L_0x600000a62c60, 0, 128;
L_0x600000a63de0 .concat [ 128 128 0 0], L_0x600000a63d40, L_0x118052770;
L_0x600000a63ca0 .cmp/eq 3, v0x600000920ea0_0, L_0x1180527b8;
L_0x600000a63e80 .cmp/eq 3, v0x600000920ea0_0, L_0x118052800;
L_0x600000a66e40 .reduce/nor L_0x600001070bd0;
L_0x600000a66ee0 .reduce/nor v0x600000923210_0;
S_0x12674fd70 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x1267501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12701be00 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x12701be40 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x12701be80 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x12701bec0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x12701bf00 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x12701bf40 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x12701bf80 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x12701bfc0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x12701c000 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x12701c040 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x12701c080 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x12701c0c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x12701c100 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x12701c140 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x12701c180 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x12701c1c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x12701c200 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x12701c240 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x12701c280 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x12701c2c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x12701c300 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600001074620 .functor BUFZ 1, v0x60000094bd50_0, C4<0>, C4<0>, C4<0>;
L_0x600001074700 .functor BUFZ 256, v0x60000094c900_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001074770 .functor BUFZ 1, v0x60000094ca20_0, C4<0>, C4<0>, C4<0>;
L_0x6000010747e0 .functor BUFZ 1, v0x60000094c750_0, C4<0>, C4<0>, C4<0>;
L_0x600001074850 .functor BUFZ 40, v0x60000094abe0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000010748c0 .functor BUFZ 8, v0x60000094ad00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001074930 .functor BUFZ 1, v0x60000094aeb0_0, C4<0>, C4<0>, C4<0>;
L_0x6000010749a0 .functor BUFZ 256, v0x60000094b450_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001074a10 .functor BUFZ 1, v0x60000094b570_0, C4<0>, C4<0>, C4<0>;
L_0x600001074a80 .functor BUFZ 1, v0x60000094b720_0, C4<0>, C4<0>, C4<0>;
L_0x600001074af0 .functor BUFZ 40, v0x60000094a7f0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001074b60 .functor BUFZ 8, v0x60000094a910_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001074c40 .functor BUFZ 1, v0x60000094aac0_0, C4<0>, C4<0>, C4<0>;
L_0x600001074cb0 .functor BUFZ 1, v0x60000094b2a0_0, C4<0>, C4<0>, C4<0>;
L_0x118052920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000094a6d0_0 .net/2u *"_ivl_14", 3 0, L_0x118052920;  1 drivers
v0x60000094a760_0 .net "axi_araddr", 39 0, L_0x600001074af0;  alias, 1 drivers
v0x60000094a7f0_0 .var "axi_araddr_reg", 39 0;
v0x60000094a880_0 .net "axi_arlen", 7 0, L_0x600001074b60;  alias, 1 drivers
v0x60000094a910_0 .var "axi_arlen_reg", 7 0;
v0x60000094a9a0_0 .net "axi_arready", 0 0, v0x600000922520_0;  alias, 1 drivers
v0x60000094aa30_0 .net "axi_arvalid", 0 0, L_0x600001074c40;  alias, 1 drivers
v0x60000094aac0_0 .var "axi_arvalid_reg", 0 0;
v0x60000094ab50_0 .net "axi_awaddr", 39 0, L_0x600001074850;  alias, 1 drivers
v0x60000094abe0_0 .var "axi_awaddr_reg", 39 0;
v0x60000094ac70_0 .net "axi_awlen", 7 0, L_0x6000010748c0;  alias, 1 drivers
v0x60000094ad00_0 .var "axi_awlen_reg", 7 0;
v0x60000094ad90_0 .net "axi_awready", 0 0, v0x600000922760_0;  alias, 1 drivers
v0x60000094ae20_0 .net "axi_awvalid", 0 0, L_0x600001074930;  alias, 1 drivers
v0x60000094aeb0_0 .var "axi_awvalid_reg", 0 0;
v0x60000094af40_0 .net "axi_bready", 0 0, L_0x118052968;  alias, 1 drivers
v0x60000094afd0_0 .net "axi_bresp", 1 0, v0x600000922910_0;  alias, 1 drivers
v0x60000094b060_0 .net "axi_bvalid", 0 0, v0x6000009229a0_0;  alias, 1 drivers
v0x60000094b0f0_0 .net "axi_rdata", 255 0, v0x600000922a30_0;  alias, 1 drivers
v0x60000094b180_0 .net "axi_rlast", 0 0, v0x600000922ac0_0;  alias, 1 drivers
v0x60000094b210_0 .net "axi_rready", 0 0, L_0x600001074cb0;  alias, 1 drivers
v0x60000094b2a0_0 .var "axi_rready_reg", 0 0;
v0x60000094b330_0 .net "axi_rvalid", 0 0, v0x600000922be0_0;  alias, 1 drivers
v0x60000094b3c0_0 .net "axi_wdata", 255 0, L_0x6000010749a0;  alias, 1 drivers
v0x60000094b450_0 .var "axi_wdata_reg", 255 0;
v0x60000094b4e0_0 .net "axi_wlast", 0 0, L_0x600001074a10;  alias, 1 drivers
v0x60000094b570_0 .var "axi_wlast_reg", 0 0;
v0x60000094b600_0 .net "axi_wready", 0 0, v0x600000922d90_0;  alias, 1 drivers
v0x60000094b690_0 .net "axi_wvalid", 0 0, L_0x600001074a80;  alias, 1 drivers
v0x60000094b720_0 .var "axi_wvalid_reg", 0 0;
v0x60000094b7b0_0 .net "cfg_cols", 11 0, L_0x600000a65d60;  1 drivers
v0x60000094b840_0 .net "cfg_rows", 11 0, L_0x600000a65cc0;  1 drivers
v0x60000094b8d0_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x60000094b960_0 .net "cmd", 127 0, v0x60000094e0a0_0;  alias, 1 drivers
v0x60000094b9f0_0 .net "cmd_done", 0 0, L_0x600001074620;  alias, 1 drivers
v0x60000094ba80_0 .net "cmd_ready", 0 0, L_0x600000a65f40;  alias, 1 drivers
v0x60000094bb10_0 .net "cmd_valid", 0 0, L_0x600001070cb0;  alias, 1 drivers
v0x60000094bba0_0 .var "col_count", 11 0;
v0x60000094bc30_0 .var "cols_cfg", 11 0;
v0x60000094bcc0_0 .var "data_buf", 255 0;
v0x60000094bd50_0 .var "done_reg", 0 0;
v0x60000094bde0_0 .net "ext_addr", 39 0, L_0x600000a65b80;  1 drivers
v0x60000094be70_0 .var "ext_base", 39 0;
v0x60000094bf00_0 .var "ext_ptr", 39 0;
v0x600000973de0_0 .net "ext_stride", 11 0, L_0x600000a65e00;  1 drivers
v0x600000973d50_0 .var "ext_stride_cfg", 11 0;
v0x60000094c000_0 .net "int_addr", 19 0, L_0x600000a65c20;  1 drivers
v0x60000094c090_0 .var "int_base", 19 0;
v0x60000094c120_0 .var "int_ptr", 19 0;
v0x60000094c1b0_0 .net "int_stride", 11 0, L_0x600000a65ea0;  1 drivers
v0x60000094c240_0 .var "int_stride_cfg", 11 0;
v0x60000094c2d0_0 .var "op_type", 7 0;
v0x60000094c360_0 .var "row_count", 11 0;
v0x60000094c3f0_0 .var "rows_cfg", 11 0;
v0x60000094c480_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x60000094c510_0 .net "sram_addr", 19 0, v0x60000094c5a0_0;  alias, 1 drivers
v0x60000094c5a0_0 .var "sram_addr_reg", 19 0;
v0x60000094c630_0 .net "sram_rdata", 255 0, L_0x600001074e00;  alias, 1 drivers
v0x60000094c6c0_0 .net "sram_re", 0 0, L_0x6000010747e0;  alias, 1 drivers
v0x60000094c750_0 .var "sram_re_reg", 0 0;
v0x60000094c7e0_0 .net "sram_ready", 0 0, L_0x600000a66da0;  alias, 1 drivers
v0x60000094c870_0 .net "sram_wdata", 255 0, L_0x600001074700;  alias, 1 drivers
v0x60000094c900_0 .var "sram_wdata_reg", 255 0;
v0x60000094c990_0 .net "sram_we", 0 0, L_0x600001074770;  alias, 1 drivers
v0x60000094ca20_0 .var "sram_we_reg", 0 0;
v0x60000094cab0_0 .var "state", 3 0;
v0x60000094cb40_0 .net "subop", 7 0, L_0x600000a65ae0;  1 drivers
E_0x600002e08300/0 .event negedge, v0x60000094c480_0;
E_0x600002e08300/1 .event posedge, v0x60000094b8d0_0;
E_0x600002e08300 .event/or E_0x600002e08300/0, E_0x600002e08300/1;
L_0x600000a65ae0 .part v0x60000094e0a0_0, 112, 8;
L_0x600000a65b80 .part v0x60000094e0a0_0, 72, 40;
L_0x600000a65c20 .part v0x60000094e0a0_0, 52, 20;
L_0x600000a65cc0 .part v0x60000094e0a0_0, 40, 12;
L_0x600000a65d60 .part v0x60000094e0a0_0, 28, 12;
L_0x600000a65e00 .part v0x60000094e0a0_0, 16, 12;
L_0x600000a65ea0 .part v0x60000094e0a0_0, 4, 12;
L_0x600000a65f40 .cmp/eq 4, v0x60000094cab0_0, L_0x118052920;
S_0x12674f930 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x1267501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x127008c00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x127008c40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x127008c80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x127008cc0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x127008d00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x127008d40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x127008d80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x127008dc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x127008e00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x127008e40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x127008e80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x127008ec0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x127008f00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x127008f40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x127008f80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x127008fc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x127009000 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x127009040 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x127009080 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1270090c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x127009100 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x127009140 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x127009180 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1270091c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x127009200 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x127009240 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x127009280 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600001071a40 .functor AND 1, L_0x600000a6cb40, L_0x600000a6cc80, C4<1>, C4<1>;
L_0x6000010716c0 .functor AND 1, L_0x600001071a40, L_0x600000a6c820, C4<1>, C4<1>;
L_0x600001071730 .functor BUFZ 20, v0x60000094e6d0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000010717a0 .functor BUFZ 1, v0x60000094e880_0, C4<0>, C4<0>, C4<0>;
L_0x600001070f50 .functor BUFZ 1, v0x60000094efd0_0, C4<0>, C4<0>, C4<0>;
L_0x600001070d90 .functor BUFZ 1, v0x60000094fba0_0, C4<0>, C4<0>, C4<0>;
L_0x600001070cb0 .functor BUFZ 1, v0x60000094e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x600001070b60 .functor AND 1, L_0x600000a6d2c0, L_0x600000a6d360, C4<1>, C4<1>;
L_0x600001070bd0 .functor AND 1, L_0x600001070b60, L_0x600000a6d400, C4<1>, C4<1>;
L_0x600001070a80 .functor BUFZ 1, v0x60000094e400_0, C4<0>, C4<0>, C4<0>;
L_0x6000010709a0 .functor BUFZ 1, v0x60000094e520_0, C4<0>, C4<0>, C4<0>;
L_0x600001070a10 .functor BUFZ 1, v0x60000094f7b0_0, C4<0>, C4<0>, C4<0>;
L_0x118050010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000094cc60_0 .net *"_ivl_11", 23 0, L_0x118050010;  1 drivers
L_0x118050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000094ccf0_0 .net/2u *"_ivl_12", 31 0, L_0x118050058;  1 drivers
v0x60000094cd80_0 .net *"_ivl_14", 0 0, L_0x600000a6cb40;  1 drivers
v0x60000094ce10_0 .net *"_ivl_16", 31 0, L_0x600000a6cbe0;  1 drivers
L_0x1180500a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000094cea0_0 .net *"_ivl_19", 23 0, L_0x1180500a0;  1 drivers
L_0x1180500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000094cf30_0 .net/2u *"_ivl_20", 31 0, L_0x1180500e8;  1 drivers
v0x60000094cfc0_0 .net *"_ivl_22", 0 0, L_0x600000a6cc80;  1 drivers
v0x60000094d050_0 .net *"_ivl_25", 0 0, L_0x600001071a40;  1 drivers
v0x60000094d0e0_0 .net *"_ivl_26", 31 0, L_0x600000a6cd20;  1 drivers
L_0x118050130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000094d170_0 .net *"_ivl_29", 23 0, L_0x118050130;  1 drivers
L_0x118050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000094d200_0 .net/2u *"_ivl_30", 31 0, L_0x118050178;  1 drivers
v0x60000094d290_0 .net *"_ivl_32", 0 0, L_0x600000a6c820;  1 drivers
v0x60000094d320_0 .net *"_ivl_36", 31 0, L_0x600000a6c640;  1 drivers
L_0x1180501c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000094d3b0_0 .net *"_ivl_39", 23 0, L_0x1180501c0;  1 drivers
L_0x118050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000094d440_0 .net/2u *"_ivl_40", 31 0, L_0x118050208;  1 drivers
v0x60000094d4d0_0 .net *"_ivl_44", 31 0, L_0x600000a6c500;  1 drivers
L_0x118050250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000094d560_0 .net *"_ivl_47", 23 0, L_0x118050250;  1 drivers
L_0x118050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000094d5f0_0 .net/2u *"_ivl_48", 31 0, L_0x118050298;  1 drivers
v0x60000094d680_0 .net *"_ivl_52", 31 0, L_0x600000a6d180;  1 drivers
L_0x1180502e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000094d710_0 .net *"_ivl_55", 23 0, L_0x1180502e0;  1 drivers
L_0x118050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000094d7a0_0 .net/2u *"_ivl_56", 31 0, L_0x118050328;  1 drivers
L_0x118050370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000094d830_0 .net/2u *"_ivl_76", 3 0, L_0x118050370;  1 drivers
v0x60000094d8c0_0 .net *"_ivl_78", 0 0, L_0x600000a6d2c0;  1 drivers
v0x60000094d950_0 .net *"_ivl_8", 31 0, L_0x600000a6caa0;  1 drivers
L_0x1180503b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000094d9e0_0 .net/2u *"_ivl_80", 3 0, L_0x1180503b8;  1 drivers
v0x60000094da70_0 .net *"_ivl_82", 0 0, L_0x600000a6d360;  1 drivers
v0x60000094db00_0 .net *"_ivl_85", 0 0, L_0x600001070b60;  1 drivers
L_0x118050400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000094db90_0 .net/2u *"_ivl_86", 3 0, L_0x118050400;  1 drivers
v0x60000094dc20_0 .net *"_ivl_88", 0 0, L_0x600000a6d400;  1 drivers
v0x60000094dcb0_0 .net "all_done", 0 0, L_0x6000010716c0;  1 drivers
v0x60000094dd40_0 .net "busy", 0 0, L_0x600001070bd0;  alias, 1 drivers
v0x60000094ddd0_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x60000094de60_0 .var "decoded_opcode", 7 0;
v0x60000094def0_0 .var "decoded_subop", 7 0;
v0x60000094df80_0 .net "dma_clear", 0 0, L_0x600000a6d220;  1 drivers
v0x60000094e010_0 .net "dma_cmd", 127 0, v0x60000094e0a0_0;  alias, 1 drivers
v0x60000094e0a0_0 .var "dma_cmd_reg", 127 0;
v0x60000094e130_0 .net "dma_done", 0 0, L_0x600001074620;  alias, 1 drivers
v0x60000094e1c0_0 .net "dma_ready", 0 0, L_0x600000a65f40;  alias, 1 drivers
v0x60000094e250_0 .net "dma_valid", 0 0, L_0x600001070cb0;  alias, 1 drivers
v0x60000094e2e0_0 .var "dma_valid_reg", 0 0;
v0x60000094e370_0 .net "done", 0 0, L_0x600001070a80;  alias, 1 drivers
v0x60000094e400_0 .var "done_reg", 0 0;
v0x60000094e490_0 .net "error", 0 0, L_0x6000010709a0;  alias, 1 drivers
v0x60000094e520_0 .var "error_reg", 0 0;
v0x60000094e5b0_0 .net "global_sync_in", 0 0, v0x600000922fd0_0;  alias, 1 drivers
v0x60000094e640_0 .net "imem_addr", 19 0, L_0x600001071730;  alias, 1 drivers
v0x60000094e6d0_0 .var "imem_addr_reg", 19 0;
v0x60000094e760_0 .net "imem_data", 127 0, v0x60000092fa80_0;  alias, 1 drivers
v0x60000094e7f0_0 .net "imem_re", 0 0, L_0x6000010717a0;  alias, 1 drivers
v0x60000094e880_0 .var "imem_re_reg", 0 0;
v0x60000094e910_0 .net "imem_valid", 0 0, L_0x600001071960;  alias, 1 drivers
v0x60000094e9a0_0 .var "instr_reg", 127 0;
v0x60000094ea30_0 .net "loop_count", 15 0, L_0x600000a6c960;  1 drivers
v0x60000094eac0 .array "loop_counter", 3 0, 15 0;
v0x60000094eb50_0 .var "loop_sp", 1 0;
v0x60000094ebe0 .array "loop_start_addr", 3 0, 19 0;
v0x60000094ec70_0 .net "mxu_clear", 0 0, L_0x600000a6c5a0;  1 drivers
v0x60000094ed00_0 .net "mxu_cmd", 127 0, v0x60000094ed90_0;  alias, 1 drivers
v0x60000094ed90_0 .var "mxu_cmd_reg", 127 0;
v0x60000094ee20_0 .net "mxu_done", 0 0, L_0x6000010742a0;  alias, 1 drivers
v0x60000094eeb0_0 .net "mxu_ready", 0 0, L_0x600001074230;  alias, 1 drivers
v0x60000094ef40_0 .net "mxu_valid", 0 0, L_0x600001070f50;  alias, 1 drivers
v0x60000094efd0_0 .var "mxu_valid_reg", 0 0;
v0x60000094f060_0 .net "opcode", 7 0, L_0x600000a6cf00;  1 drivers
v0x60000094f0f0_0 .var "pc", 19 0;
v0x60000094f180_0 .var "pending_dma", 7 0;
v0x60000094f210_0 .var "pending_mxu", 7 0;
v0x60000094f2a0_0 .var "pending_vpu", 7 0;
v0x60000094f330_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x60000094f3c0_0 .net "start", 0 0, v0x600000923ba0_0;  alias, 1 drivers
v0x60000094f450_0 .net "start_pc", 19 0, v0x600000923c30_0;  alias, 1 drivers
v0x60000094f4e0_0 .var "state", 3 0;
v0x60000094f570_0 .net "subop", 7 0, L_0x600000a6d040;  1 drivers
v0x60000094f600_0 .net "sync_grant", 0 0, v0x6000009238d0_0;  alias, 1 drivers
v0x60000094f690_0 .net "sync_mask", 7 0, L_0x600000a6ca00;  1 drivers
v0x60000094f720_0 .net "sync_request", 0 0, L_0x600001070a10;  alias, 1 drivers
v0x60000094f7b0_0 .var "sync_request_reg", 0 0;
v0x60000094f840_0 .net "vpu_clear", 0 0, L_0x600000a6d0e0;  1 drivers
v0x60000094f8d0_0 .net "vpu_cmd", 127 0, v0x60000094f960_0;  alias, 1 drivers
v0x60000094f960_0 .var "vpu_cmd_reg", 127 0;
v0x60000094f9f0_0 .net "vpu_done", 0 0, L_0x6000010743f0;  alias, 1 drivers
v0x60000094fa80_0 .net "vpu_ready", 0 0, L_0x600000a65a40;  alias, 1 drivers
v0x60000094fb10_0 .net "vpu_valid", 0 0, L_0x600001070d90;  alias, 1 drivers
v0x60000094fba0_0 .var "vpu_valid_reg", 0 0;
L_0x600000a6cf00 .part v0x60000092fa80_0, 120, 8;
L_0x600000a6d040 .part v0x60000092fa80_0, 112, 8;
L_0x600000a6c960 .part v0x60000092fa80_0, 32, 16;
L_0x600000a6ca00 .part v0x60000092fa80_0, 104, 8;
L_0x600000a6caa0 .concat [ 8 24 0 0], v0x60000094f210_0, L_0x118050010;
L_0x600000a6cb40 .cmp/eq 32, L_0x600000a6caa0, L_0x118050058;
L_0x600000a6cbe0 .concat [ 8 24 0 0], v0x60000094f2a0_0, L_0x1180500a0;
L_0x600000a6cc80 .cmp/eq 32, L_0x600000a6cbe0, L_0x1180500e8;
L_0x600000a6cd20 .concat [ 8 24 0 0], v0x60000094f180_0, L_0x118050130;
L_0x600000a6c820 .cmp/eq 32, L_0x600000a6cd20, L_0x118050178;
L_0x600000a6c640 .concat [ 8 24 0 0], v0x60000094f210_0, L_0x1180501c0;
L_0x600000a6c5a0 .cmp/eq 32, L_0x600000a6c640, L_0x118050208;
L_0x600000a6c500 .concat [ 8 24 0 0], v0x60000094f2a0_0, L_0x118050250;
L_0x600000a6d0e0 .cmp/eq 32, L_0x600000a6c500, L_0x118050298;
L_0x600000a6d180 .concat [ 8 24 0 0], v0x60000094f180_0, L_0x1180502e0;
L_0x600000a6d220 .cmp/eq 32, L_0x600000a6d180, L_0x118050328;
L_0x600000a6d2c0 .cmp/ne 4, v0x60000094f4e0_0, L_0x118050370;
L_0x600000a6d360 .cmp/ne 4, v0x60000094f4e0_0, L_0x1180503b8;
L_0x600000a6d400 .cmp/ne 4, v0x60000094f4e0_0, L_0x118050400;
S_0x1267757c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x12674f930;
 .timescale 0 0;
v0x60000094cbd0_0 .var/i "i", 31 0;
S_0x126773170 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x1267501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x126770b20 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x126770b60 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x126770ba0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x126770be0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x126770c20 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x126770c60 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x126770ca0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x126770ce0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x60000107aed0 .functor OR 1, L_0x600000a62d00, L_0x600000a62da0, C4<0>, C4<0>;
L_0x60000107ae60 .functor AND 1, L_0x600000a62e40, v0x600000920e10_0, C4<1>, C4<1>;
L_0x60000107adf0 .functor AND 1, L_0x60000107ae60, L_0x600000a62ee0, C4<1>, C4<1>;
L_0x60000107ad10 .functor OR 1, L_0x60000107aed0, L_0x60000107adf0, C4<0>, C4<0>;
L_0x60000107ad80 .functor BUFZ 1, L_0x60000107ad10, C4<0>, C4<0>, C4<0>;
L_0x600001074000 .functor AND 1, L_0x600000a62f80, L_0x600000a63020, C4<1>, C4<1>;
L_0x600001074070 .functor AND 1, L_0x600000a63200, L_0x600000a632a0, C4<1>, C4<1>;
L_0x6000010740e0 .functor AND 1, L_0x600001074070, L_0x600000a63480, C4<1>, C4<1>;
v0x600000956490_0 .net *"_ivl_101", 0 0, L_0x600000a63480;  1 drivers
L_0x118052188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000956520_0 .net/2u *"_ivl_37", 2 0, L_0x118052188;  1 drivers
v0x6000009565b0_0 .net *"_ivl_39", 0 0, L_0x600000a62d00;  1 drivers
L_0x1180521d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000956640_0 .net/2u *"_ivl_41", 2 0, L_0x1180521d0;  1 drivers
v0x6000009566d0_0 .net *"_ivl_43", 0 0, L_0x600000a62da0;  1 drivers
v0x600000956760_0 .net *"_ivl_46", 0 0, L_0x60000107aed0;  1 drivers
L_0x118052218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009567f0_0 .net/2u *"_ivl_47", 2 0, L_0x118052218;  1 drivers
v0x600000956880_0 .net *"_ivl_49", 0 0, L_0x600000a62e40;  1 drivers
v0x600000956910_0 .net *"_ivl_52", 0 0, L_0x60000107ae60;  1 drivers
v0x6000009569a0_0 .net *"_ivl_54", 0 0, L_0x600000a62ee0;  1 drivers
v0x600000956a30_0 .net *"_ivl_56", 0 0, L_0x60000107adf0;  1 drivers
L_0x118052260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000956ac0_0 .net/2u *"_ivl_61", 2 0, L_0x118052260;  1 drivers
v0x600000956b50_0 .net *"_ivl_63", 0 0, L_0x600000a62f80;  1 drivers
L_0x1180522a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600000956be0_0 .net/2u *"_ivl_65", 2 0, L_0x1180522a8;  1 drivers
v0x600000956c70_0 .net *"_ivl_67", 0 0, L_0x600000a63020;  1 drivers
L_0x1180522f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600000956d00_0 .net/2u *"_ivl_71", 2 0, L_0x1180522f0;  1 drivers
L_0x118052338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000956d90_0 .net/2u *"_ivl_75", 2 0, L_0x118052338;  1 drivers
L_0x1180523c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000956e20_0 .net/2u *"_ivl_81", 2 0, L_0x1180523c8;  1 drivers
v0x600000956eb0_0 .net *"_ivl_83", 0 0, L_0x600000a63200;  1 drivers
v0x600000956f40_0 .net *"_ivl_85", 0 0, L_0x600000a632a0;  1 drivers
v0x600000956fd0_0 .net *"_ivl_88", 0 0, L_0x600001074070;  1 drivers
v0x600000957060_0 .net *"_ivl_89", 31 0, L_0x600000a63340;  1 drivers
L_0x118052410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009570f0_0 .net *"_ivl_92", 15 0, L_0x118052410;  1 drivers
L_0x118052a88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000957180_0 .net *"_ivl_93", 31 0, L_0x118052a88;  1 drivers
L_0x118052458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000957210_0 .net/2u *"_ivl_97", 31 0, L_0x118052458;  1 drivers
v0x6000009572a0_0 .net *"_ivl_99", 31 0, L_0x600000a633e0;  1 drivers
v0x600000957330_0 .net "act_data", 31 0, v0x60000092e7f0_0;  1 drivers
v0x6000009573c0 .array "act_h", 19 0;
v0x6000009573c0_0 .net v0x6000009573c0 0, 7 0, L_0x600001070850; 1 drivers
v0x6000009573c0_1 .net v0x6000009573c0 1, 7 0, v0x600000940d80_0; 1 drivers
v0x6000009573c0_2 .net v0x6000009573c0 2, 7 0, v0x6000009422e0_0; 1 drivers
v0x6000009573c0_3 .net v0x6000009573c0 3, 7 0, v0x600000943840_0; 1 drivers
v0x6000009573c0_4 .net v0x6000009573c0 4, 7 0, v0x600000944e10_0; 1 drivers
v0x6000009573c0_5 .net v0x6000009573c0 5, 7 0, L_0x600001070700; 1 drivers
v0x6000009573c0_6 .net v0x6000009573c0 6, 7 0, v0x600000946370_0; 1 drivers
v0x6000009573c0_7 .net v0x6000009573c0 7, 7 0, v0x6000009478d0_0; 1 drivers
v0x6000009573c0_8 .net v0x6000009573c0 8, 7 0, v0x600000958ea0_0; 1 drivers
v0x6000009573c0_9 .net v0x6000009573c0 9, 7 0, v0x60000095a400_0; 1 drivers
v0x6000009573c0_10 .net v0x6000009573c0 10, 7 0, L_0x600001070770; 1 drivers
v0x6000009573c0_11 .net v0x6000009573c0 11, 7 0, v0x60000095b960_0; 1 drivers
v0x6000009573c0_12 .net v0x6000009573c0 12, 7 0, v0x60000095cf30_0; 1 drivers
v0x6000009573c0_13 .net v0x6000009573c0 13, 7 0, v0x60000095e490_0; 1 drivers
v0x6000009573c0_14 .net v0x6000009573c0 14, 7 0, v0x60000095f9f0_0; 1 drivers
v0x6000009573c0_15 .net v0x6000009573c0 15, 7 0, L_0x600001070620; 1 drivers
v0x6000009573c0_16 .net v0x6000009573c0 16, 7 0, v0x600000950fc0_0; 1 drivers
v0x6000009573c0_17 .net v0x6000009573c0 17, 7 0, v0x600000952520_0; 1 drivers
v0x6000009573c0_18 .net v0x6000009573c0 18, 7 0, v0x600000953a80_0; 1 drivers
v0x6000009573c0_19 .net v0x6000009573c0 19, 7 0, v0x600000955050_0; 1 drivers
v0x600000957450_0 .net "act_ready", 0 0, L_0x600000a63160;  1 drivers
v0x6000009574e0_0 .net "act_valid", 0 0, v0x60000092e910_0;  1 drivers
v0x600000957570_0 .net "busy", 0 0, L_0x600001074000;  alias, 1 drivers
v0x600000957600_0 .net "cfg_k_tiles", 15 0, L_0x600000a6d900;  alias, 1 drivers
L_0x1180524a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000957690_0 .net "clear_acc", 0 0, L_0x1180524a0;  1 drivers
v0x600000957720_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x6000009577b0_0 .var "cycle_count", 15 0;
v0x600000957840_0 .var "cycle_count_next", 15 0;
v0x60000094fc30_5 .array/port v0x60000094fc30, 5;
v0x6000009578d0 .array "deskew_output", 3 0;
v0x6000009578d0_0 .net v0x6000009578d0 0, 31 0, v0x60000094fc30_5; 1 drivers
v0x60000094fd50_3 .array/port v0x60000094fd50, 3;
v0x6000009578d0_1 .net v0x6000009578d0 1, 31 0, v0x60000094fd50_3; 1 drivers
v0x60000094fe70_1 .array/port v0x60000094fe70, 1;
v0x6000009578d0_2 .net v0x6000009578d0 2, 31 0, v0x60000094fe70_1; 1 drivers
v0x6000009578d0_3 .net v0x6000009578d0 3, 31 0, L_0x60000107fa30; 1 drivers
v0x600000957960_0 .net "done", 0 0, L_0x600000a630c0;  alias, 1 drivers
L_0x118052380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000009579f0_0 .net "drain_delay", 15 0, L_0x118052380;  1 drivers
v0x600000957a80_0 .net "pe_enable", 0 0, L_0x60000107ad10;  1 drivers
v0x600000957b10 .array "psum_bottom", 3 0;
v0x600000957b10_0 .net v0x600000957b10 0, 31 0, L_0x60000107ce00; 1 drivers
v0x600000957b10_1 .net v0x600000957b10 1, 31 0, L_0x60000107c540; 1 drivers
v0x600000957b10_2 .net v0x600000957b10 2, 31 0, L_0x60000107f6b0; 1 drivers
v0x600000957b10_3 .net v0x600000957b10 3, 31 0, L_0x60000107f5d0; 1 drivers
L_0x118050568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000957ba0 .array "psum_v", 19 0;
v0x600000957ba0_0 .net v0x600000957ba0 0, 31 0, L_0x118050568; 1 drivers
L_0x1180505b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000957ba0_1 .net v0x600000957ba0 1, 31 0, L_0x1180505b0; 1 drivers
L_0x1180505f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000957ba0_2 .net v0x600000957ba0 2, 31 0, L_0x1180505f8; 1 drivers
L_0x118050640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000957ba0_3 .net v0x600000957ba0 3, 31 0, L_0x118050640; 1 drivers
v0x600000957ba0_4 .net v0x600000957ba0 4, 31 0, v0x600000941290_0; 1 drivers
v0x600000957ba0_5 .net v0x600000957ba0 5, 31 0, v0x6000009427f0_0; 1 drivers
v0x600000957ba0_6 .net v0x600000957ba0 6, 31 0, v0x600000943d50_0; 1 drivers
v0x600000957ba0_7 .net v0x600000957ba0 7, 31 0, v0x600000945320_0; 1 drivers
v0x600000957ba0_8 .net v0x600000957ba0 8, 31 0, v0x600000946880_0; 1 drivers
v0x600000957ba0_9 .net v0x600000957ba0 9, 31 0, v0x600000947de0_0; 1 drivers
v0x600000957ba0_10 .net v0x600000957ba0 10, 31 0, v0x6000009593b0_0; 1 drivers
v0x600000957ba0_11 .net v0x600000957ba0 11, 31 0, v0x60000095a910_0; 1 drivers
v0x600000957ba0_12 .net v0x600000957ba0 12, 31 0, v0x60000095be70_0; 1 drivers
v0x600000957ba0_13 .net v0x600000957ba0 13, 31 0, v0x60000095d440_0; 1 drivers
v0x600000957ba0_14 .net v0x600000957ba0 14, 31 0, v0x60000095e9a0_0; 1 drivers
v0x600000957ba0_15 .net v0x600000957ba0 15, 31 0, v0x60000095ff00_0; 1 drivers
v0x600000957ba0_16 .net v0x600000957ba0 16, 31 0, v0x6000009514d0_0; 1 drivers
v0x600000957ba0_17 .net v0x600000957ba0 17, 31 0, v0x600000952a30_0; 1 drivers
v0x600000957ba0_18 .net v0x600000957ba0 18, 31 0, v0x600000954000_0; 1 drivers
v0x600000957ba0_19 .net v0x600000957ba0 19, 31 0, v0x600000955560_0; 1 drivers
v0x600000957c30_0 .net "result_data", 127 0, L_0x600000a62c60;  alias, 1 drivers
L_0x1180524e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000957cc0_0 .net "result_ready", 0 0, L_0x1180524e8;  1 drivers
v0x600000957d50_0 .net "result_valid", 0 0, L_0x6000010740e0;  alias, 1 drivers
v0x600000957de0_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x600000957e70_0 .net "skew_enable", 0 0, L_0x60000107ad80;  1 drivers
v0x600000957f00 .array "skew_input", 3 0;
v0x600000957f00_0 .net v0x600000957f00 0, 7 0, L_0x600000a6da40; 1 drivers
v0x600000957f00_1 .net v0x600000957f00 1, 7 0, L_0x600000a6db80; 1 drivers
v0x600000957f00_2 .net v0x600000957f00 2, 7 0, L_0x600000a6dcc0; 1 drivers
v0x600000957f00_3 .net v0x600000957f00 3, 7 0, L_0x600000a6de00; 1 drivers
v0x600000928000 .array "skew_output", 3 0;
v0x600000928000_0 .net v0x600000928000 0, 7 0, v0x600000940000_0; 1 drivers
v0x600000928000_1 .net v0x600000928000 1, 7 0, v0x6000009402d0_0; 1 drivers
v0x600000928000_2 .net v0x600000928000 2, 7 0, v0x6000009405a0_0; 1 drivers
v0x600000928000_3 .net v0x600000928000 3, 7 0, v0x600000940870_0; 1 drivers
v0x600000928090_0 .net "start", 0 0, v0x600000920e10_0;  1 drivers
v0x600000928120_0 .var "state", 2 0;
v0x6000009281b0_0 .var "state_next", 2 0;
v0x600000928240_0 .net "weight_load_col", 1 0, v0x6000009222e0_0;  1 drivers
v0x6000009282d0_0 .net "weight_load_data", 31 0, L_0x600000a63520;  1 drivers
v0x600000928360_0 .net "weight_load_en", 0 0, v0x600000922370_0;  1 drivers
E_0x600002e08c00/0 .event anyedge, v0x600000928120_0, v0x6000009577b0_0, v0x600000928090_0, v0x600000928360_0;
E_0x600002e08c00/1 .event anyedge, v0x600000957600_0, v0x6000009579f0_0;
E_0x600002e08c00 .event/or E_0x600002e08c00/0, E_0x600002e08c00/1;
L_0x600000a6d9a0 .part v0x60000092e7f0_0, 0, 8;
L_0x118050448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000a6da40 .functor MUXZ 8, L_0x118050448, L_0x600000a6d9a0, v0x60000092e910_0, C4<>;
L_0x600000a6dae0 .part v0x60000092e7f0_0, 8, 8;
L_0x118050490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000a6db80 .functor MUXZ 8, L_0x118050490, L_0x600000a6dae0, v0x60000092e910_0, C4<>;
L_0x600000a6dc20 .part v0x60000092e7f0_0, 16, 8;
L_0x1180504d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000a6dcc0 .functor MUXZ 8, L_0x1180504d8, L_0x600000a6dc20, v0x60000092e910_0, C4<>;
L_0x600000a6dd60 .part v0x60000092e7f0_0, 24, 8;
L_0x118050520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000a6de00 .functor MUXZ 8, L_0x118050520, L_0x600000a6dd60, v0x60000092e910_0, C4<>;
L_0x600000a6dfe0 .part L_0x600000a63520, 0, 8;
L_0x600000a6e800 .part L_0x600000a63520, 0, 8;
L_0x600000a6f020 .part L_0x600000a63520, 0, 8;
L_0x600000a6f840 .part L_0x600000a63520, 0, 8;
L_0x600000a6ba20 .part L_0x600000a63520, 8, 8;
L_0x600000a6b3e0 .part L_0x600000a63520, 8, 8;
L_0x600000a6ac60 .part L_0x600000a63520, 8, 8;
L_0x600000a69d60 .part L_0x600000a63520, 8, 8;
L_0x600000a69680 .part L_0x600000a63520, 16, 8;
L_0x600000a68d20 .part L_0x600000a63520, 16, 8;
L_0x600000a6a300 .part L_0x600000a63520, 16, 8;
L_0x600000a60500 .part L_0x600000a63520, 16, 8;
L_0x600000a60d20 .part L_0x600000a63520, 24, 8;
L_0x600000a61540 .part L_0x600000a63520, 24, 8;
L_0x600000a61d60 .part L_0x600000a63520, 24, 8;
L_0x600000a62580 .part L_0x600000a63520, 24, 8;
L_0x600000a62c60 .concat8 [ 32 32 32 32], L_0x60000107bc60, L_0x60000107b800, L_0x60000107b3a0, L_0x60000107af40;
L_0x600000a62d00 .cmp/eq 3, v0x600000928120_0, L_0x118052188;
L_0x600000a62da0 .cmp/eq 3, v0x600000928120_0, L_0x1180521d0;
L_0x600000a62e40 .cmp/eq 3, v0x600000928120_0, L_0x118052218;
L_0x600000a62ee0 .reduce/nor v0x600000922370_0;
L_0x600000a62f80 .cmp/ne 3, v0x600000928120_0, L_0x118052260;
L_0x600000a63020 .cmp/ne 3, v0x600000928120_0, L_0x1180522a8;
L_0x600000a630c0 .cmp/eq 3, v0x600000928120_0, L_0x1180522f0;
L_0x600000a63160 .cmp/eq 3, v0x600000928120_0, L_0x118052338;
L_0x600000a63200 .cmp/eq 3, v0x600000928120_0, L_0x1180523c8;
L_0x600000a632a0 .cmp/ge 16, v0x6000009577b0_0, L_0x118052380;
L_0x600000a63340 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x118052410;
L_0x600000a633e0 .arith/sum 32, L_0x118052a88, L_0x118052458;
L_0x600000a63480 .cmp/gt 32, L_0x600000a633e0, L_0x600000a63340;
S_0x12676be80 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x126773170;
 .timescale 0 0;
P_0x600001577080 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000015770c0 .param/l "col" 1 7 248, +C4<00>;
L_0x60000107ce00 .functor BUFZ 32, v0x6000009514d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x126769830 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12676be80;
 .timescale 0 0;
v0x60000094fc30 .array "delay_stages", 5 0, 31 0;
v0x60000094fcc0_0 .var/i "i", 31 0;
S_0x1267671e0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x126773170;
 .timescale 0 0;
P_0x600001577100 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600001577140 .param/l "col" 1 7 248, +C4<01>;
L_0x60000107c540 .functor BUFZ 32, v0x600000952a30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x126764b90 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1267671e0;
 .timescale 0 0;
v0x60000094fd50 .array "delay_stages", 3 0, 31 0;
v0x60000094fde0_0 .var/i "i", 31 0;
S_0x126762540 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x126773170;
 .timescale 0 0;
P_0x600001577180 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000015771c0 .param/l "col" 1 7 248, +C4<010>;
L_0x60000107f6b0 .functor BUFZ 32, v0x600000954000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12675fef0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x126762540;
 .timescale 0 0;
v0x60000094fe70 .array "delay_stages", 1 0, 31 0;
v0x60000094ff00_0 .var/i "i", 31 0;
S_0x12675d8a0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x126773170;
 .timescale 0 0;
P_0x600001577200 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600001577240 .param/l "col" 1 7 248, +C4<011>;
L_0x60000107f5d0 .functor BUFZ 32, v0x600000955560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12675b250 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x12675d8a0;
 .timescale 0 0;
L_0x60000107fa30 .functor BUFZ 32, L_0x60000107f5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x126758c00 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e08e80 .param/l "row" 1 7 142, +C4<00>;
v0x600000940090_0 .net *"_ivl_1", 7 0, L_0x600000a6d9a0;  1 drivers
v0x600000940120_0 .net/2u *"_ivl_2", 7 0, L_0x118050448;  1 drivers
S_0x1267565b0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x126758c00;
 .timescale 0 0;
v0x600000940000_0 .var "out_reg", 7 0;
S_0x126753f60 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e08f00 .param/l "row" 1 7 142, +C4<01>;
v0x600000940360_0 .net *"_ivl_1", 7 0, L_0x600000a6dae0;  1 drivers
v0x6000009403f0_0 .net/2u *"_ivl_2", 7 0, L_0x118050490;  1 drivers
S_0x126751910 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x126753f60;
 .timescale 0 0;
v0x6000009401b0 .array "delay_stages", 0 0, 7 0;
v0x600000940240_0 .var/i "i", 31 0;
v0x6000009402d0_0 .var "out_reg", 7 0;
S_0x126774270 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e08f80 .param/l "row" 1 7 142, +C4<010>;
v0x600000940630_0 .net *"_ivl_1", 7 0, L_0x600000a6dc20;  1 drivers
v0x6000009406c0_0 .net/2u *"_ivl_2", 7 0, L_0x1180504d8;  1 drivers
S_0x1267743e0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x126774270;
 .timescale 0 0;
v0x600000940480 .array "delay_stages", 1 0, 7 0;
v0x600000940510_0 .var/i "i", 31 0;
v0x6000009405a0_0 .var "out_reg", 7 0;
S_0x126771c20 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e09000 .param/l "row" 1 7 142, +C4<011>;
v0x600000940900_0 .net *"_ivl_1", 7 0, L_0x600000a6dd60;  1 drivers
v0x600000940990_0 .net/2u *"_ivl_2", 7 0, L_0x118050520;  1 drivers
S_0x126771d90 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x126771c20;
 .timescale 0 0;
v0x600000940750 .array "delay_stages", 2 0, 7 0;
v0x6000009407e0_0 .var/i "i", 31 0;
v0x600000940870_0 .var "out_reg", 7 0;
S_0x12676f5d0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e08e40 .param/l "row" 1 7 213, +C4<00>;
S_0x12676f740 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12676f5d0;
 .timescale 0 0;
P_0x600002e090c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600001070690 .functor AND 1, v0x600000922370_0, L_0x600000a6df40, C4<1>, C4<1>;
L_0x600001070540 .functor AND 1, L_0x600000a6e120, v0x600000920e10_0, C4<1>, C4<1>;
L_0x6000010705b0 .functor OR 1, L_0x600000a6e080, L_0x600001070540, C4<0>, C4<0>;
L_0x600001070460 .functor AND 1, L_0x1180524a0, L_0x6000010705b0, C4<1>, C4<1>;
L_0x6000010704d0 .functor AND 1, L_0x600001070460, L_0x600000a6e260, C4<1>, C4<1>;
v0x600000941560_0 .net *"_ivl_0", 2 0, L_0x600000a6dea0;  1 drivers
L_0x118050718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009415f0_0 .net/2u *"_ivl_11", 2 0, L_0x118050718;  1 drivers
v0x600000941680_0 .net *"_ivl_13", 0 0, L_0x600000a6e080;  1 drivers
L_0x118050760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000941710_0 .net/2u *"_ivl_15", 2 0, L_0x118050760;  1 drivers
v0x6000009417a0_0 .net *"_ivl_17", 0 0, L_0x600000a6e120;  1 drivers
v0x600000941830_0 .net *"_ivl_20", 0 0, L_0x600001070540;  1 drivers
v0x6000009418c0_0 .net *"_ivl_22", 0 0, L_0x6000010705b0;  1 drivers
v0x600000941950_0 .net *"_ivl_24", 0 0, L_0x600001070460;  1 drivers
v0x6000009419e0_0 .net *"_ivl_25", 31 0, L_0x600000a6e1c0;  1 drivers
L_0x1180507a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000941a70_0 .net *"_ivl_28", 15 0, L_0x1180507a8;  1 drivers
L_0x1180507f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000941b00_0 .net/2u *"_ivl_29", 31 0, L_0x1180507f0;  1 drivers
L_0x118050688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000941b90_0 .net *"_ivl_3", 0 0, L_0x118050688;  1 drivers
v0x600000941c20_0 .net *"_ivl_31", 0 0, L_0x600000a6e260;  1 drivers
L_0x1180506d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000941cb0_0 .net/2u *"_ivl_4", 2 0, L_0x1180506d0;  1 drivers
v0x600000941d40_0 .net *"_ivl_6", 0 0, L_0x600000a6df40;  1 drivers
v0x600000941dd0_0 .net "do_clear", 0 0, L_0x6000010704d0;  1 drivers
v0x600000941e60_0 .net "load_weight", 0 0, L_0x600001070690;  1 drivers
v0x600000941ef0_0 .net "weight_in", 7 0, L_0x600000a6dfe0;  1 drivers
L_0x600000a6dea0 .concat [ 2 1 0 0], v0x6000009222e0_0, L_0x118050688;
L_0x600000a6df40 .cmp/eq 3, L_0x600000a6dea0, L_0x1180506d0;
L_0x600000a6e080 .cmp/eq 3, v0x600000928120_0, L_0x118050718;
L_0x600000a6e120 .cmp/eq 3, v0x600000928120_0, L_0x118050760;
L_0x600000a6e1c0 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x1180507a8;
L_0x600000a6e260 .cmp/eq 32, L_0x600000a6e1c0, L_0x1180507f0;
S_0x12676cf80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12676f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001577340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000940a20_0 .net *"_ivl_11", 0 0, L_0x600000a6e4e0;  1 drivers
v0x600000940ab0_0 .net *"_ivl_12", 15 0, L_0x600000a6e580;  1 drivers
v0x600000940b40_0 .net/s *"_ivl_4", 15 0, L_0x600000a6e300;  1 drivers
v0x600000940bd0_0 .net/s *"_ivl_6", 15 0, L_0x600000a6e3a0;  1 drivers
v0x600000940c60_0 .net/s "a_signed", 7 0, v0x600000940e10_0;  1 drivers
v0x600000940cf0_0 .net "act_in", 7 0, L_0x600001070850;  alias, 1 drivers
v0x600000940d80_0 .var "act_out", 7 0;
v0x600000940e10_0 .var "act_reg", 7 0;
v0x600000940ea0_0 .net "clear_acc", 0 0, L_0x6000010704d0;  alias, 1 drivers
v0x600000940f30_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x600000940fc0_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x600000941050_0 .net "load_weight", 0 0, L_0x600001070690;  alias, 1 drivers
v0x6000009410e0_0 .net/s "product", 15 0, L_0x600000a6e440;  1 drivers
v0x600000941170_0 .net/s "product_ext", 31 0, L_0x600000a6e620;  1 drivers
v0x600000941200_0 .net "psum_in", 31 0, L_0x118050568;  alias, 1 drivers
v0x600000941290_0 .var "psum_out", 31 0;
v0x600000941320_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x6000009413b0_0 .net/s "w_signed", 7 0, v0x6000009414d0_0;  1 drivers
v0x600000941440_0 .net "weight_in", 7 0, L_0x600000a6dfe0;  alias, 1 drivers
v0x6000009414d0_0 .var "weight_reg", 7 0;
L_0x600000a6e300 .extend/s 16, v0x600000940e10_0;
L_0x600000a6e3a0 .extend/s 16, v0x6000009414d0_0;
L_0x600000a6e440 .arith/mult 16, L_0x600000a6e300, L_0x600000a6e3a0;
L_0x600000a6e4e0 .part L_0x600000a6e440, 15, 1;
LS_0x600000a6e580_0_0 .concat [ 1 1 1 1], L_0x600000a6e4e0, L_0x600000a6e4e0, L_0x600000a6e4e0, L_0x600000a6e4e0;
LS_0x600000a6e580_0_4 .concat [ 1 1 1 1], L_0x600000a6e4e0, L_0x600000a6e4e0, L_0x600000a6e4e0, L_0x600000a6e4e0;
LS_0x600000a6e580_0_8 .concat [ 1 1 1 1], L_0x600000a6e4e0, L_0x600000a6e4e0, L_0x600000a6e4e0, L_0x600000a6e4e0;
LS_0x600000a6e580_0_12 .concat [ 1 1 1 1], L_0x600000a6e4e0, L_0x600000a6e4e0, L_0x600000a6e4e0, L_0x600000a6e4e0;
L_0x600000a6e580 .concat [ 4 4 4 4], LS_0x600000a6e580_0_0, LS_0x600000a6e580_0_4, LS_0x600000a6e580_0_8, LS_0x600000a6e580_0_12;
L_0x600000a6e620 .concat [ 16 16 0 0], L_0x600000a6e440, L_0x600000a6e580;
S_0x12676d0f0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12676f5d0;
 .timescale 0 0;
P_0x600002e09240 .param/l "col" 1 7 214, +C4<01>;
L_0x6000010702a0 .functor AND 1, v0x600000922370_0, L_0x600000a6e760, C4<1>, C4<1>;
L_0x600001070310 .functor AND 1, L_0x600000a6e940, v0x600000920e10_0, C4<1>, C4<1>;
L_0x6000010701c0 .functor OR 1, L_0x600000a6e8a0, L_0x600001070310, C4<0>, C4<0>;
L_0x600001070230 .functor AND 1, L_0x1180524a0, L_0x6000010701c0, C4<1>, C4<1>;
L_0x6000010700e0 .functor AND 1, L_0x600001070230, L_0x600000a6ea80, C4<1>, C4<1>;
v0x600000942ac0_0 .net *"_ivl_0", 2 0, L_0x600000a6e6c0;  1 drivers
L_0x1180508c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000942b50_0 .net/2u *"_ivl_11", 2 0, L_0x1180508c8;  1 drivers
v0x600000942be0_0 .net *"_ivl_13", 0 0, L_0x600000a6e8a0;  1 drivers
L_0x118050910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000942c70_0 .net/2u *"_ivl_15", 2 0, L_0x118050910;  1 drivers
v0x600000942d00_0 .net *"_ivl_17", 0 0, L_0x600000a6e940;  1 drivers
v0x600000942d90_0 .net *"_ivl_20", 0 0, L_0x600001070310;  1 drivers
v0x600000942e20_0 .net *"_ivl_22", 0 0, L_0x6000010701c0;  1 drivers
v0x600000942eb0_0 .net *"_ivl_24", 0 0, L_0x600001070230;  1 drivers
v0x600000942f40_0 .net *"_ivl_25", 31 0, L_0x600000a6e9e0;  1 drivers
L_0x118050958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000942fd0_0 .net *"_ivl_28", 15 0, L_0x118050958;  1 drivers
L_0x1180509a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000943060_0 .net/2u *"_ivl_29", 31 0, L_0x1180509a0;  1 drivers
L_0x118050838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000009430f0_0 .net *"_ivl_3", 0 0, L_0x118050838;  1 drivers
v0x600000943180_0 .net *"_ivl_31", 0 0, L_0x600000a6ea80;  1 drivers
L_0x118050880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000943210_0 .net/2u *"_ivl_4", 2 0, L_0x118050880;  1 drivers
v0x6000009432a0_0 .net *"_ivl_6", 0 0, L_0x600000a6e760;  1 drivers
v0x600000943330_0 .net "do_clear", 0 0, L_0x6000010700e0;  1 drivers
v0x6000009433c0_0 .net "load_weight", 0 0, L_0x6000010702a0;  1 drivers
v0x600000943450_0 .net "weight_in", 7 0, L_0x600000a6e800;  1 drivers
L_0x600000a6e6c0 .concat [ 2 1 0 0], v0x6000009222e0_0, L_0x118050838;
L_0x600000a6e760 .cmp/eq 3, L_0x600000a6e6c0, L_0x118050880;
L_0x600000a6e8a0 .cmp/eq 3, v0x600000928120_0, L_0x1180508c8;
L_0x600000a6e940 .cmp/eq 3, v0x600000928120_0, L_0x118050910;
L_0x600000a6e9e0 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x118050958;
L_0x600000a6ea80 .cmp/eq 32, L_0x600000a6e9e0, L_0x1180509a0;
S_0x12676a930 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12676d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015773c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000941f80_0 .net *"_ivl_11", 0 0, L_0x600000a6ed00;  1 drivers
v0x600000942010_0 .net *"_ivl_12", 15 0, L_0x600000a6eda0;  1 drivers
v0x6000009420a0_0 .net/s *"_ivl_4", 15 0, L_0x600000a6eb20;  1 drivers
v0x600000942130_0 .net/s *"_ivl_6", 15 0, L_0x600000a6ebc0;  1 drivers
v0x6000009421c0_0 .net/s "a_signed", 7 0, v0x600000942370_0;  1 drivers
v0x600000942250_0 .net "act_in", 7 0, v0x600000940d80_0;  alias, 1 drivers
v0x6000009422e0_0 .var "act_out", 7 0;
v0x600000942370_0 .var "act_reg", 7 0;
v0x600000942400_0 .net "clear_acc", 0 0, L_0x6000010700e0;  alias, 1 drivers
v0x600000942490_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x600000942520_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x6000009425b0_0 .net "load_weight", 0 0, L_0x6000010702a0;  alias, 1 drivers
v0x600000942640_0 .net/s "product", 15 0, L_0x600000a6ec60;  1 drivers
v0x6000009426d0_0 .net/s "product_ext", 31 0, L_0x600000a6ee40;  1 drivers
v0x600000942760_0 .net "psum_in", 31 0, L_0x1180505b0;  alias, 1 drivers
v0x6000009427f0_0 .var "psum_out", 31 0;
v0x600000942880_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x600000942910_0 .net/s "w_signed", 7 0, v0x600000942a30_0;  1 drivers
v0x6000009429a0_0 .net "weight_in", 7 0, L_0x600000a6e800;  alias, 1 drivers
v0x600000942a30_0 .var "weight_reg", 7 0;
L_0x600000a6eb20 .extend/s 16, v0x600000942370_0;
L_0x600000a6ebc0 .extend/s 16, v0x600000942a30_0;
L_0x600000a6ec60 .arith/mult 16, L_0x600000a6eb20, L_0x600000a6ebc0;
L_0x600000a6ed00 .part L_0x600000a6ec60, 15, 1;
LS_0x600000a6eda0_0_0 .concat [ 1 1 1 1], L_0x600000a6ed00, L_0x600000a6ed00, L_0x600000a6ed00, L_0x600000a6ed00;
LS_0x600000a6eda0_0_4 .concat [ 1 1 1 1], L_0x600000a6ed00, L_0x600000a6ed00, L_0x600000a6ed00, L_0x600000a6ed00;
LS_0x600000a6eda0_0_8 .concat [ 1 1 1 1], L_0x600000a6ed00, L_0x600000a6ed00, L_0x600000a6ed00, L_0x600000a6ed00;
LS_0x600000a6eda0_0_12 .concat [ 1 1 1 1], L_0x600000a6ed00, L_0x600000a6ed00, L_0x600000a6ed00, L_0x600000a6ed00;
L_0x600000a6eda0 .concat [ 4 4 4 4], LS_0x600000a6eda0_0_0, LS_0x600000a6eda0_0_4, LS_0x600000a6eda0_0_8, LS_0x600000a6eda0_0_12;
L_0x600000a6ee40 .concat [ 16 16 0 0], L_0x600000a6ec60, L_0x600000a6eda0;
S_0x12676aaa0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12676f5d0;
 .timescale 0 0;
P_0x600002e09340 .param/l "col" 1 7 214, +C4<010>;
L_0x600001071180 .functor AND 1, v0x600000922370_0, L_0x600000a6ef80, C4<1>, C4<1>;
L_0x600001071110 .functor AND 1, L_0x600000a6f160, v0x600000920e10_0, C4<1>, C4<1>;
L_0x6000010710a0 .functor OR 1, L_0x600000a6f0c0, L_0x600001071110, C4<0>, C4<0>;
L_0x600001071ab0 .functor AND 1, L_0x1180524a0, L_0x6000010710a0, C4<1>, C4<1>;
L_0x600001071b20 .functor AND 1, L_0x600001071ab0, L_0x600000a6f2a0, C4<1>, C4<1>;
v0x600000944090_0 .net *"_ivl_0", 3 0, L_0x600000a6eee0;  1 drivers
L_0x118050a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000944120_0 .net/2u *"_ivl_11", 2 0, L_0x118050a78;  1 drivers
v0x6000009441b0_0 .net *"_ivl_13", 0 0, L_0x600000a6f0c0;  1 drivers
L_0x118050ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000944240_0 .net/2u *"_ivl_15", 2 0, L_0x118050ac0;  1 drivers
v0x6000009442d0_0 .net *"_ivl_17", 0 0, L_0x600000a6f160;  1 drivers
v0x600000944360_0 .net *"_ivl_20", 0 0, L_0x600001071110;  1 drivers
v0x6000009443f0_0 .net *"_ivl_22", 0 0, L_0x6000010710a0;  1 drivers
v0x600000944480_0 .net *"_ivl_24", 0 0, L_0x600001071ab0;  1 drivers
v0x600000944510_0 .net *"_ivl_25", 31 0, L_0x600000a6f200;  1 drivers
L_0x118050b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009445a0_0 .net *"_ivl_28", 15 0, L_0x118050b08;  1 drivers
L_0x118050b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000944630_0 .net/2u *"_ivl_29", 31 0, L_0x118050b50;  1 drivers
L_0x1180509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000009446c0_0 .net *"_ivl_3", 1 0, L_0x1180509e8;  1 drivers
v0x600000944750_0 .net *"_ivl_31", 0 0, L_0x600000a6f2a0;  1 drivers
L_0x118050a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000009447e0_0 .net/2u *"_ivl_4", 3 0, L_0x118050a30;  1 drivers
v0x600000944870_0 .net *"_ivl_6", 0 0, L_0x600000a6ef80;  1 drivers
v0x600000944900_0 .net "do_clear", 0 0, L_0x600001071b20;  1 drivers
v0x600000944990_0 .net "load_weight", 0 0, L_0x600001071180;  1 drivers
v0x600000944a20_0 .net "weight_in", 7 0, L_0x600000a6f020;  1 drivers
L_0x600000a6eee0 .concat [ 2 2 0 0], v0x6000009222e0_0, L_0x1180509e8;
L_0x600000a6ef80 .cmp/eq 4, L_0x600000a6eee0, L_0x118050a30;
L_0x600000a6f0c0 .cmp/eq 3, v0x600000928120_0, L_0x118050a78;
L_0x600000a6f160 .cmp/eq 3, v0x600000928120_0, L_0x118050ac0;
L_0x600000a6f200 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x118050b08;
L_0x600000a6f2a0 .cmp/eq 32, L_0x600000a6f200, L_0x118050b50;
S_0x1267682e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12676aaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001577440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009434e0_0 .net *"_ivl_11", 0 0, L_0x600000a6f520;  1 drivers
v0x600000943570_0 .net *"_ivl_12", 15 0, L_0x600000a6f5c0;  1 drivers
v0x600000943600_0 .net/s *"_ivl_4", 15 0, L_0x600000a6f340;  1 drivers
v0x600000943690_0 .net/s *"_ivl_6", 15 0, L_0x600000a6f3e0;  1 drivers
v0x600000943720_0 .net/s "a_signed", 7 0, v0x6000009438d0_0;  1 drivers
v0x6000009437b0_0 .net "act_in", 7 0, v0x6000009422e0_0;  alias, 1 drivers
v0x600000943840_0 .var "act_out", 7 0;
v0x6000009438d0_0 .var "act_reg", 7 0;
v0x600000943960_0 .net "clear_acc", 0 0, L_0x600001071b20;  alias, 1 drivers
v0x6000009439f0_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x600000943a80_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x600000943b10_0 .net "load_weight", 0 0, L_0x600001071180;  alias, 1 drivers
v0x600000943ba0_0 .net/s "product", 15 0, L_0x600000a6f480;  1 drivers
v0x600000943c30_0 .net/s "product_ext", 31 0, L_0x600000a6f660;  1 drivers
v0x600000943cc0_0 .net "psum_in", 31 0, L_0x1180505f8;  alias, 1 drivers
v0x600000943d50_0 .var "psum_out", 31 0;
v0x600000943de0_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x600000943e70_0 .net/s "w_signed", 7 0, v0x600000944000_0;  1 drivers
v0x600000943f00_0 .net "weight_in", 7 0, L_0x600000a6f020;  alias, 1 drivers
v0x600000944000_0 .var "weight_reg", 7 0;
L_0x600000a6f340 .extend/s 16, v0x6000009438d0_0;
L_0x600000a6f3e0 .extend/s 16, v0x600000944000_0;
L_0x600000a6f480 .arith/mult 16, L_0x600000a6f340, L_0x600000a6f3e0;
L_0x600000a6f520 .part L_0x600000a6f480, 15, 1;
LS_0x600000a6f5c0_0_0 .concat [ 1 1 1 1], L_0x600000a6f520, L_0x600000a6f520, L_0x600000a6f520, L_0x600000a6f520;
LS_0x600000a6f5c0_0_4 .concat [ 1 1 1 1], L_0x600000a6f520, L_0x600000a6f520, L_0x600000a6f520, L_0x600000a6f520;
LS_0x600000a6f5c0_0_8 .concat [ 1 1 1 1], L_0x600000a6f520, L_0x600000a6f520, L_0x600000a6f520, L_0x600000a6f520;
LS_0x600000a6f5c0_0_12 .concat [ 1 1 1 1], L_0x600000a6f520, L_0x600000a6f520, L_0x600000a6f520, L_0x600000a6f520;
L_0x600000a6f5c0 .concat [ 4 4 4 4], LS_0x600000a6f5c0_0_0, LS_0x600000a6f5c0_0_4, LS_0x600000a6f5c0_0_8, LS_0x600000a6f5c0_0_12;
L_0x600000a6f660 .concat [ 16 16 0 0], L_0x600000a6f480, L_0x600000a6f5c0;
S_0x126768450 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12676f5d0;
 .timescale 0 0;
P_0x600002e09200 .param/l "col" 1 7 214, +C4<011>;
L_0x600001071c70 .functor AND 1, v0x600000922370_0, L_0x600000a6f7a0, C4<1>, C4<1>;
L_0x600001071ce0 .functor AND 1, L_0x600000a6f980, v0x600000920e10_0, C4<1>, C4<1>;
L_0x600001071d50 .functor OR 1, L_0x600000a6f8e0, L_0x600001071ce0, C4<0>, C4<0>;
L_0x600001071dc0 .functor AND 1, L_0x1180524a0, L_0x600001071d50, C4<1>, C4<1>;
L_0x600001071e30 .functor AND 1, L_0x600001071dc0, L_0x600000a6fac0, C4<1>, C4<1>;
v0x6000009455f0_0 .net *"_ivl_0", 3 0, L_0x600000a6f700;  1 drivers
L_0x118050c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000945680_0 .net/2u *"_ivl_11", 2 0, L_0x118050c28;  1 drivers
v0x600000945710_0 .net *"_ivl_13", 0 0, L_0x600000a6f8e0;  1 drivers
L_0x118050c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009457a0_0 .net/2u *"_ivl_15", 2 0, L_0x118050c70;  1 drivers
v0x600000945830_0 .net *"_ivl_17", 0 0, L_0x600000a6f980;  1 drivers
v0x6000009458c0_0 .net *"_ivl_20", 0 0, L_0x600001071ce0;  1 drivers
v0x600000945950_0 .net *"_ivl_22", 0 0, L_0x600001071d50;  1 drivers
v0x6000009459e0_0 .net *"_ivl_24", 0 0, L_0x600001071dc0;  1 drivers
v0x600000945a70_0 .net *"_ivl_25", 31 0, L_0x600000a6fa20;  1 drivers
L_0x118050cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000945b00_0 .net *"_ivl_28", 15 0, L_0x118050cb8;  1 drivers
L_0x118050d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000945b90_0 .net/2u *"_ivl_29", 31 0, L_0x118050d00;  1 drivers
L_0x118050b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000945c20_0 .net *"_ivl_3", 1 0, L_0x118050b98;  1 drivers
v0x600000945cb0_0 .net *"_ivl_31", 0 0, L_0x600000a6fac0;  1 drivers
L_0x118050be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000945d40_0 .net/2u *"_ivl_4", 3 0, L_0x118050be0;  1 drivers
v0x600000945dd0_0 .net *"_ivl_6", 0 0, L_0x600000a6f7a0;  1 drivers
v0x600000945e60_0 .net "do_clear", 0 0, L_0x600001071e30;  1 drivers
v0x600000945ef0_0 .net "load_weight", 0 0, L_0x600001071c70;  1 drivers
v0x600000945f80_0 .net "weight_in", 7 0, L_0x600000a6f840;  1 drivers
L_0x600000a6f700 .concat [ 2 2 0 0], v0x6000009222e0_0, L_0x118050b98;
L_0x600000a6f7a0 .cmp/eq 4, L_0x600000a6f700, L_0x118050be0;
L_0x600000a6f8e0 .cmp/eq 3, v0x600000928120_0, L_0x118050c28;
L_0x600000a6f980 .cmp/eq 3, v0x600000928120_0, L_0x118050c70;
L_0x600000a6fa20 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x118050cb8;
L_0x600000a6fac0 .cmp/eq 32, L_0x600000a6fa20, L_0x118050d00;
S_0x126765c90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126768450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015775c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000944ab0_0 .net *"_ivl_11", 0 0, L_0x600000a6fd40;  1 drivers
v0x600000944b40_0 .net *"_ivl_12", 15 0, L_0x600000a6fde0;  1 drivers
v0x600000944bd0_0 .net/s *"_ivl_4", 15 0, L_0x600000a6fb60;  1 drivers
v0x600000944c60_0 .net/s *"_ivl_6", 15 0, L_0x600000a6fc00;  1 drivers
v0x600000944cf0_0 .net/s "a_signed", 7 0, v0x600000944ea0_0;  1 drivers
v0x600000944d80_0 .net "act_in", 7 0, v0x600000943840_0;  alias, 1 drivers
v0x600000944e10_0 .var "act_out", 7 0;
v0x600000944ea0_0 .var "act_reg", 7 0;
v0x600000944f30_0 .net "clear_acc", 0 0, L_0x600001071e30;  alias, 1 drivers
v0x600000944fc0_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x600000945050_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x6000009450e0_0 .net "load_weight", 0 0, L_0x600001071c70;  alias, 1 drivers
v0x600000945170_0 .net/s "product", 15 0, L_0x600000a6fca0;  1 drivers
v0x600000945200_0 .net/s "product_ext", 31 0, L_0x600000a6fe80;  1 drivers
v0x600000945290_0 .net "psum_in", 31 0, L_0x118050640;  alias, 1 drivers
v0x600000945320_0 .var "psum_out", 31 0;
v0x6000009453b0_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x600000945440_0 .net/s "w_signed", 7 0, v0x600000945560_0;  1 drivers
v0x6000009454d0_0 .net "weight_in", 7 0, L_0x600000a6f840;  alias, 1 drivers
v0x600000945560_0 .var "weight_reg", 7 0;
L_0x600000a6fb60 .extend/s 16, v0x600000944ea0_0;
L_0x600000a6fc00 .extend/s 16, v0x600000945560_0;
L_0x600000a6fca0 .arith/mult 16, L_0x600000a6fb60, L_0x600000a6fc00;
L_0x600000a6fd40 .part L_0x600000a6fca0, 15, 1;
LS_0x600000a6fde0_0_0 .concat [ 1 1 1 1], L_0x600000a6fd40, L_0x600000a6fd40, L_0x600000a6fd40, L_0x600000a6fd40;
LS_0x600000a6fde0_0_4 .concat [ 1 1 1 1], L_0x600000a6fd40, L_0x600000a6fd40, L_0x600000a6fd40, L_0x600000a6fd40;
LS_0x600000a6fde0_0_8 .concat [ 1 1 1 1], L_0x600000a6fd40, L_0x600000a6fd40, L_0x600000a6fd40, L_0x600000a6fd40;
LS_0x600000a6fde0_0_12 .concat [ 1 1 1 1], L_0x600000a6fd40, L_0x600000a6fd40, L_0x600000a6fd40, L_0x600000a6fd40;
L_0x600000a6fde0 .concat [ 4 4 4 4], LS_0x600000a6fde0_0_0, LS_0x600000a6fde0_0_4, LS_0x600000a6fde0_0_8, LS_0x600000a6fde0_0_12;
L_0x600000a6fe80 .concat [ 16 16 0 0], L_0x600000a6fca0, L_0x600000a6fde0;
S_0x126765e00 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e09500 .param/l "row" 1 7 213, +C4<01>;
S_0x126763640 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x126765e00;
 .timescale 0 0;
P_0x600002e09580 .param/l "col" 1 7 214, +C4<00>;
L_0x600001071f80 .functor AND 1, v0x600000922370_0, L_0x600000a6bb60, C4<1>, C4<1>;
L_0x600001072060 .functor AND 1, L_0x600000a6be80, v0x600000920e10_0, C4<1>, C4<1>;
L_0x6000010720d0 .functor OR 1, L_0x600000a6b7a0, L_0x600001072060, C4<0>, C4<0>;
L_0x600001072140 .functor AND 1, L_0x1180524a0, L_0x6000010720d0, C4<1>, C4<1>;
L_0x6000010721b0 .functor AND 1, L_0x600001072140, L_0x600000a6bd40, C4<1>, C4<1>;
v0x600000946b50_0 .net *"_ivl_0", 2 0, L_0x600000a6ff20;  1 drivers
L_0x118050dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000946be0_0 .net/2u *"_ivl_11", 2 0, L_0x118050dd8;  1 drivers
v0x600000946c70_0 .net *"_ivl_13", 0 0, L_0x600000a6b7a0;  1 drivers
L_0x118050e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000946d00_0 .net/2u *"_ivl_15", 2 0, L_0x118050e20;  1 drivers
v0x600000946d90_0 .net *"_ivl_17", 0 0, L_0x600000a6be80;  1 drivers
v0x600000946e20_0 .net *"_ivl_20", 0 0, L_0x600001072060;  1 drivers
v0x600000946eb0_0 .net *"_ivl_22", 0 0, L_0x6000010720d0;  1 drivers
v0x600000946f40_0 .net *"_ivl_24", 0 0, L_0x600001072140;  1 drivers
v0x600000946fd0_0 .net *"_ivl_25", 31 0, L_0x600000a6b660;  1 drivers
L_0x118050e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000947060_0 .net *"_ivl_28", 15 0, L_0x118050e68;  1 drivers
L_0x118050eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009470f0_0 .net/2u *"_ivl_29", 31 0, L_0x118050eb0;  1 drivers
L_0x118050d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000947180_0 .net *"_ivl_3", 0 0, L_0x118050d48;  1 drivers
v0x600000947210_0 .net *"_ivl_31", 0 0, L_0x600000a6bd40;  1 drivers
L_0x118050d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009472a0_0 .net/2u *"_ivl_4", 2 0, L_0x118050d90;  1 drivers
v0x600000947330_0 .net *"_ivl_6", 0 0, L_0x600000a6bb60;  1 drivers
v0x6000009473c0_0 .net "do_clear", 0 0, L_0x6000010721b0;  1 drivers
v0x600000947450_0 .net "load_weight", 0 0, L_0x600001071f80;  1 drivers
v0x6000009474e0_0 .net "weight_in", 7 0, L_0x600000a6ba20;  1 drivers
L_0x600000a6ff20 .concat [ 2 1 0 0], v0x6000009222e0_0, L_0x118050d48;
L_0x600000a6bb60 .cmp/eq 3, L_0x600000a6ff20, L_0x118050d90;
L_0x600000a6b7a0 .cmp/eq 3, v0x600000928120_0, L_0x118050dd8;
L_0x600000a6be80 .cmp/eq 3, v0x600000928120_0, L_0x118050e20;
L_0x600000a6b660 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x118050e68;
L_0x600000a6bd40 .cmp/eq 32, L_0x600000a6b660, L_0x118050eb0;
S_0x1267637b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126763640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001577640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000946010_0 .net *"_ivl_11", 0 0, L_0x600000a6bac0;  1 drivers
v0x6000009460a0_0 .net *"_ivl_12", 15 0, L_0x600000a6b2a0;  1 drivers
v0x600000946130_0 .net/s *"_ivl_4", 15 0, L_0x600000a6b520;  1 drivers
v0x6000009461c0_0 .net/s *"_ivl_6", 15 0, L_0x600000a6bc00;  1 drivers
v0x600000946250_0 .net/s "a_signed", 7 0, v0x600000946400_0;  1 drivers
v0x6000009462e0_0 .net "act_in", 7 0, L_0x600001070700;  alias, 1 drivers
v0x600000946370_0 .var "act_out", 7 0;
v0x600000946400_0 .var "act_reg", 7 0;
v0x600000946490_0 .net "clear_acc", 0 0, L_0x6000010721b0;  alias, 1 drivers
v0x600000946520_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x6000009465b0_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x600000946640_0 .net "load_weight", 0 0, L_0x600001071f80;  alias, 1 drivers
v0x6000009466d0_0 .net/s "product", 15 0, L_0x600000a6b200;  1 drivers
v0x600000946760_0 .net/s "product_ext", 31 0, L_0x600000a6b980;  1 drivers
v0x6000009467f0_0 .net "psum_in", 31 0, v0x600000941290_0;  alias, 1 drivers
v0x600000946880_0 .var "psum_out", 31 0;
v0x600000946910_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x6000009469a0_0 .net/s "w_signed", 7 0, v0x600000946ac0_0;  1 drivers
v0x600000946a30_0 .net "weight_in", 7 0, L_0x600000a6ba20;  alias, 1 drivers
v0x600000946ac0_0 .var "weight_reg", 7 0;
L_0x600000a6b520 .extend/s 16, v0x600000946400_0;
L_0x600000a6bc00 .extend/s 16, v0x600000946ac0_0;
L_0x600000a6b200 .arith/mult 16, L_0x600000a6b520, L_0x600000a6bc00;
L_0x600000a6bac0 .part L_0x600000a6b200, 15, 1;
LS_0x600000a6b2a0_0_0 .concat [ 1 1 1 1], L_0x600000a6bac0, L_0x600000a6bac0, L_0x600000a6bac0, L_0x600000a6bac0;
LS_0x600000a6b2a0_0_4 .concat [ 1 1 1 1], L_0x600000a6bac0, L_0x600000a6bac0, L_0x600000a6bac0, L_0x600000a6bac0;
LS_0x600000a6b2a0_0_8 .concat [ 1 1 1 1], L_0x600000a6bac0, L_0x600000a6bac0, L_0x600000a6bac0, L_0x600000a6bac0;
LS_0x600000a6b2a0_0_12 .concat [ 1 1 1 1], L_0x600000a6bac0, L_0x600000a6bac0, L_0x600000a6bac0, L_0x600000a6bac0;
L_0x600000a6b2a0 .concat [ 4 4 4 4], LS_0x600000a6b2a0_0_0, LS_0x600000a6b2a0_0_4, LS_0x600000a6b2a0_0_8, LS_0x600000a6b2a0_0_12;
L_0x600000a6b980 .concat [ 16 16 0 0], L_0x600000a6b200, L_0x600000a6b2a0;
S_0x126760ff0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x126765e00;
 .timescale 0 0;
P_0x600002e091c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600001072300 .functor AND 1, v0x600000922370_0, L_0x600000a6b840, C4<1>, C4<1>;
L_0x600001072370 .functor AND 1, L_0x600000a6b480, v0x600000920e10_0, C4<1>, C4<1>;
L_0x6000010723e0 .functor OR 1, L_0x600000a6b700, L_0x600001072370, C4<0>, C4<0>;
L_0x600001072450 .functor AND 1, L_0x1180524a0, L_0x6000010723e0, C4<1>, C4<1>;
L_0x6000010724c0 .functor AND 1, L_0x600001072450, L_0x600000a6b0c0, C4<1>, C4<1>;
v0x600000958120_0 .net *"_ivl_0", 2 0, L_0x600000a6b340;  1 drivers
L_0x118050f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009581b0_0 .net/2u *"_ivl_11", 2 0, L_0x118050f88;  1 drivers
v0x600000958240_0 .net *"_ivl_13", 0 0, L_0x600000a6b700;  1 drivers
L_0x118050fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009582d0_0 .net/2u *"_ivl_15", 2 0, L_0x118050fd0;  1 drivers
v0x600000958360_0 .net *"_ivl_17", 0 0, L_0x600000a6b480;  1 drivers
v0x6000009583f0_0 .net *"_ivl_20", 0 0, L_0x600001072370;  1 drivers
v0x600000958480_0 .net *"_ivl_22", 0 0, L_0x6000010723e0;  1 drivers
v0x600000958510_0 .net *"_ivl_24", 0 0, L_0x600001072450;  1 drivers
v0x6000009585a0_0 .net *"_ivl_25", 31 0, L_0x600000a6b5c0;  1 drivers
L_0x118051018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000958630_0 .net *"_ivl_28", 15 0, L_0x118051018;  1 drivers
L_0x118051060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009586c0_0 .net/2u *"_ivl_29", 31 0, L_0x118051060;  1 drivers
L_0x118050ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000958750_0 .net *"_ivl_3", 0 0, L_0x118050ef8;  1 drivers
v0x6000009587e0_0 .net *"_ivl_31", 0 0, L_0x600000a6b0c0;  1 drivers
L_0x118050f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000958870_0 .net/2u *"_ivl_4", 2 0, L_0x118050f40;  1 drivers
v0x600000958900_0 .net *"_ivl_6", 0 0, L_0x600000a6b840;  1 drivers
v0x600000958990_0 .net "do_clear", 0 0, L_0x6000010724c0;  1 drivers
v0x600000958a20_0 .net "load_weight", 0 0, L_0x600001072300;  1 drivers
v0x600000958ab0_0 .net "weight_in", 7 0, L_0x600000a6b3e0;  1 drivers
L_0x600000a6b340 .concat [ 2 1 0 0], v0x6000009222e0_0, L_0x118050ef8;
L_0x600000a6b840 .cmp/eq 3, L_0x600000a6b340, L_0x118050f40;
L_0x600000a6b700 .cmp/eq 3, v0x600000928120_0, L_0x118050f88;
L_0x600000a6b480 .cmp/eq 3, v0x600000928120_0, L_0x118050fd0;
L_0x600000a6b5c0 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x118051018;
L_0x600000a6b0c0 .cmp/eq 32, L_0x600000a6b5c0, L_0x118051060;
S_0x126761160 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126760ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015776c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000947570_0 .net *"_ivl_11", 0 0, L_0x600000a6ae40;  1 drivers
v0x600000947600_0 .net *"_ivl_12", 15 0, L_0x600000a6aee0;  1 drivers
v0x600000947690_0 .net/s *"_ivl_4", 15 0, L_0x600000a6b160;  1 drivers
v0x600000947720_0 .net/s *"_ivl_6", 15 0, L_0x600000a6af80;  1 drivers
v0x6000009477b0_0 .net/s "a_signed", 7 0, v0x600000947960_0;  1 drivers
v0x600000947840_0 .net "act_in", 7 0, v0x600000946370_0;  alias, 1 drivers
v0x6000009478d0_0 .var "act_out", 7 0;
v0x600000947960_0 .var "act_reg", 7 0;
v0x6000009479f0_0 .net "clear_acc", 0 0, L_0x6000010724c0;  alias, 1 drivers
v0x600000947a80_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x600000947b10_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x600000947ba0_0 .net "load_weight", 0 0, L_0x600001072300;  alias, 1 drivers
v0x600000947c30_0 .net/s "product", 15 0, L_0x600000a6b020;  1 drivers
v0x600000947cc0_0 .net/s "product_ext", 31 0, L_0x600000a6ad00;  1 drivers
v0x600000947d50_0 .net "psum_in", 31 0, v0x6000009427f0_0;  alias, 1 drivers
v0x600000947de0_0 .var "psum_out", 31 0;
v0x600000947e70_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x600000947f00_0 .net/s "w_signed", 7 0, v0x600000958090_0;  1 drivers
v0x600000958000_0 .net "weight_in", 7 0, L_0x600000a6b3e0;  alias, 1 drivers
v0x600000958090_0 .var "weight_reg", 7 0;
L_0x600000a6b160 .extend/s 16, v0x600000947960_0;
L_0x600000a6af80 .extend/s 16, v0x600000958090_0;
L_0x600000a6b020 .arith/mult 16, L_0x600000a6b160, L_0x600000a6af80;
L_0x600000a6ae40 .part L_0x600000a6b020, 15, 1;
LS_0x600000a6aee0_0_0 .concat [ 1 1 1 1], L_0x600000a6ae40, L_0x600000a6ae40, L_0x600000a6ae40, L_0x600000a6ae40;
LS_0x600000a6aee0_0_4 .concat [ 1 1 1 1], L_0x600000a6ae40, L_0x600000a6ae40, L_0x600000a6ae40, L_0x600000a6ae40;
LS_0x600000a6aee0_0_8 .concat [ 1 1 1 1], L_0x600000a6ae40, L_0x600000a6ae40, L_0x600000a6ae40, L_0x600000a6ae40;
LS_0x600000a6aee0_0_12 .concat [ 1 1 1 1], L_0x600000a6ae40, L_0x600000a6ae40, L_0x600000a6ae40, L_0x600000a6ae40;
L_0x600000a6aee0 .concat [ 4 4 4 4], LS_0x600000a6aee0_0_0, LS_0x600000a6aee0_0_4, LS_0x600000a6aee0_0_8, LS_0x600000a6aee0_0_12;
L_0x600000a6ad00 .concat [ 16 16 0 0], L_0x600000a6b020, L_0x600000a6aee0;
S_0x12675e9a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x126765e00;
 .timescale 0 0;
P_0x600002e09740 .param/l "col" 1 7 214, +C4<010>;
L_0x600001072610 .functor AND 1, v0x600000922370_0, L_0x600000a6abc0, C4<1>, C4<1>;
L_0x600001071ff0 .functor AND 1, L_0x600000a6ab20, v0x600000920e10_0, C4<1>, C4<1>;
L_0x600001072680 .functor OR 1, L_0x600000a6aa80, L_0x600001071ff0, C4<0>, C4<0>;
L_0x6000010726f0 .functor AND 1, L_0x1180524a0, L_0x600001072680, C4<1>, C4<1>;
L_0x600001072760 .functor AND 1, L_0x6000010726f0, L_0x600000a6a9e0, C4<1>, C4<1>;
v0x600000959680_0 .net *"_ivl_0", 3 0, L_0x600000a6ada0;  1 drivers
L_0x118051138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000959710_0 .net/2u *"_ivl_11", 2 0, L_0x118051138;  1 drivers
v0x6000009597a0_0 .net *"_ivl_13", 0 0, L_0x600000a6aa80;  1 drivers
L_0x118051180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000959830_0 .net/2u *"_ivl_15", 2 0, L_0x118051180;  1 drivers
v0x6000009598c0_0 .net *"_ivl_17", 0 0, L_0x600000a6ab20;  1 drivers
v0x600000959950_0 .net *"_ivl_20", 0 0, L_0x600001071ff0;  1 drivers
v0x6000009599e0_0 .net *"_ivl_22", 0 0, L_0x600001072680;  1 drivers
v0x600000959a70_0 .net *"_ivl_24", 0 0, L_0x6000010726f0;  1 drivers
v0x600000959b00_0 .net *"_ivl_25", 31 0, L_0x600000a6a940;  1 drivers
L_0x1180511c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000959b90_0 .net *"_ivl_28", 15 0, L_0x1180511c8;  1 drivers
L_0x118051210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000959c20_0 .net/2u *"_ivl_29", 31 0, L_0x118051210;  1 drivers
L_0x1180510a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000959cb0_0 .net *"_ivl_3", 1 0, L_0x1180510a8;  1 drivers
v0x600000959d40_0 .net *"_ivl_31", 0 0, L_0x600000a6a9e0;  1 drivers
L_0x1180510f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000959dd0_0 .net/2u *"_ivl_4", 3 0, L_0x1180510f0;  1 drivers
v0x600000959e60_0 .net *"_ivl_6", 0 0, L_0x600000a6abc0;  1 drivers
v0x600000959ef0_0 .net "do_clear", 0 0, L_0x600001072760;  1 drivers
v0x600000959f80_0 .net "load_weight", 0 0, L_0x600001072610;  1 drivers
v0x60000095a010_0 .net "weight_in", 7 0, L_0x600000a6ac60;  1 drivers
L_0x600000a6ada0 .concat [ 2 2 0 0], v0x6000009222e0_0, L_0x1180510a8;
L_0x600000a6abc0 .cmp/eq 4, L_0x600000a6ada0, L_0x1180510f0;
L_0x600000a6aa80 .cmp/eq 3, v0x600000928120_0, L_0x118051138;
L_0x600000a6ab20 .cmp/eq 3, v0x600000928120_0, L_0x118051180;
L_0x600000a6a940 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x1180511c8;
L_0x600000a6a9e0 .cmp/eq 32, L_0x600000a6a940, L_0x118051210;
S_0x12675eb10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12675e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015777c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000958b40_0 .net *"_ivl_11", 0 0, L_0x600000a6a1c0;  1 drivers
v0x600000958bd0_0 .net *"_ivl_12", 15 0, L_0x600000a69fe0;  1 drivers
v0x600000958c60_0 .net/s *"_ivl_4", 15 0, L_0x600000a6a620;  1 drivers
v0x600000958cf0_0 .net/s *"_ivl_6", 15 0, L_0x600000a6a6c0;  1 drivers
v0x600000958d80_0 .net/s "a_signed", 7 0, v0x600000958f30_0;  1 drivers
v0x600000958e10_0 .net "act_in", 7 0, v0x6000009478d0_0;  alias, 1 drivers
v0x600000958ea0_0 .var "act_out", 7 0;
v0x600000958f30_0 .var "act_reg", 7 0;
v0x600000958fc0_0 .net "clear_acc", 0 0, L_0x600001072760;  alias, 1 drivers
v0x600000959050_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x6000009590e0_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x600000959170_0 .net "load_weight", 0 0, L_0x600001072610;  alias, 1 drivers
v0x600000959200_0 .net/s "product", 15 0, L_0x600000a6a120;  1 drivers
v0x600000959290_0 .net/s "product_ext", 31 0, L_0x600000a6a080;  1 drivers
v0x600000959320_0 .net "psum_in", 31 0, v0x600000943d50_0;  alias, 1 drivers
v0x6000009593b0_0 .var "psum_out", 31 0;
v0x600000959440_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x6000009594d0_0 .net/s "w_signed", 7 0, v0x6000009595f0_0;  1 drivers
v0x600000959560_0 .net "weight_in", 7 0, L_0x600000a6ac60;  alias, 1 drivers
v0x6000009595f0_0 .var "weight_reg", 7 0;
L_0x600000a6a620 .extend/s 16, v0x600000958f30_0;
L_0x600000a6a6c0 .extend/s 16, v0x6000009595f0_0;
L_0x600000a6a120 .arith/mult 16, L_0x600000a6a620, L_0x600000a6a6c0;
L_0x600000a6a1c0 .part L_0x600000a6a120, 15, 1;
LS_0x600000a69fe0_0_0 .concat [ 1 1 1 1], L_0x600000a6a1c0, L_0x600000a6a1c0, L_0x600000a6a1c0, L_0x600000a6a1c0;
LS_0x600000a69fe0_0_4 .concat [ 1 1 1 1], L_0x600000a6a1c0, L_0x600000a6a1c0, L_0x600000a6a1c0, L_0x600000a6a1c0;
LS_0x600000a69fe0_0_8 .concat [ 1 1 1 1], L_0x600000a6a1c0, L_0x600000a6a1c0, L_0x600000a6a1c0, L_0x600000a6a1c0;
LS_0x600000a69fe0_0_12 .concat [ 1 1 1 1], L_0x600000a6a1c0, L_0x600000a6a1c0, L_0x600000a6a1c0, L_0x600000a6a1c0;
L_0x600000a69fe0 .concat [ 4 4 4 4], LS_0x600000a69fe0_0_0, LS_0x600000a69fe0_0_4, LS_0x600000a69fe0_0_8, LS_0x600000a69fe0_0_12;
L_0x600000a6a080 .concat [ 16 16 0 0], L_0x600000a6a120, L_0x600000a69fe0;
S_0x12675c350 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x126765e00;
 .timescale 0 0;
P_0x600002e09840 .param/l "col" 1 7 214, +C4<011>;
L_0x6000010728b0 .functor AND 1, v0x600000922370_0, L_0x600000a69f40, C4<1>, C4<1>;
L_0x600001072920 .functor AND 1, L_0x600000a69c20, v0x600000920e10_0, C4<1>, C4<1>;
L_0x600001072990 .functor OR 1, L_0x600000a69e00, L_0x600001072920, C4<0>, C4<0>;
L_0x600001072a00 .functor AND 1, L_0x1180524a0, L_0x600001072990, C4<1>, C4<1>;
L_0x600001072a70 .functor AND 1, L_0x600001072a00, L_0x600000a69ae0, C4<1>, C4<1>;
v0x60000095abe0_0 .net *"_ivl_0", 3 0, L_0x600000a69ea0;  1 drivers
L_0x1180512e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000095ac70_0 .net/2u *"_ivl_11", 2 0, L_0x1180512e8;  1 drivers
v0x60000095ad00_0 .net *"_ivl_13", 0 0, L_0x600000a69e00;  1 drivers
L_0x118051330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000095ad90_0 .net/2u *"_ivl_15", 2 0, L_0x118051330;  1 drivers
v0x60000095ae20_0 .net *"_ivl_17", 0 0, L_0x600000a69c20;  1 drivers
v0x60000095aeb0_0 .net *"_ivl_20", 0 0, L_0x600001072920;  1 drivers
v0x60000095af40_0 .net *"_ivl_22", 0 0, L_0x600001072990;  1 drivers
v0x60000095afd0_0 .net *"_ivl_24", 0 0, L_0x600001072a00;  1 drivers
v0x60000095b060_0 .net *"_ivl_25", 31 0, L_0x600000a69cc0;  1 drivers
L_0x118051378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000095b0f0_0 .net *"_ivl_28", 15 0, L_0x118051378;  1 drivers
L_0x1180513c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000095b180_0 .net/2u *"_ivl_29", 31 0, L_0x1180513c0;  1 drivers
L_0x118051258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000095b210_0 .net *"_ivl_3", 1 0, L_0x118051258;  1 drivers
v0x60000095b2a0_0 .net *"_ivl_31", 0 0, L_0x600000a69ae0;  1 drivers
L_0x1180512a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000095b330_0 .net/2u *"_ivl_4", 3 0, L_0x1180512a0;  1 drivers
v0x60000095b3c0_0 .net *"_ivl_6", 0 0, L_0x600000a69f40;  1 drivers
v0x60000095b450_0 .net "do_clear", 0 0, L_0x600001072a70;  1 drivers
v0x60000095b4e0_0 .net "load_weight", 0 0, L_0x6000010728b0;  1 drivers
v0x60000095b570_0 .net "weight_in", 7 0, L_0x600000a69d60;  1 drivers
L_0x600000a69ea0 .concat [ 2 2 0 0], v0x6000009222e0_0, L_0x118051258;
L_0x600000a69f40 .cmp/eq 4, L_0x600000a69ea0, L_0x1180512a0;
L_0x600000a69e00 .cmp/eq 3, v0x600000928120_0, L_0x1180512e8;
L_0x600000a69c20 .cmp/eq 3, v0x600000928120_0, L_0x118051330;
L_0x600000a69cc0 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x118051378;
L_0x600000a69ae0 .cmp/eq 32, L_0x600000a69cc0, L_0x1180513c0;
S_0x12675c4c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12675c350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015774c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000095a0a0_0 .net *"_ivl_11", 0 0, L_0x600000a69860;  1 drivers
v0x60000095a130_0 .net *"_ivl_12", 15 0, L_0x600000a69900;  1 drivers
v0x60000095a1c0_0 .net/s *"_ivl_4", 15 0, L_0x600000a69b80;  1 drivers
v0x60000095a250_0 .net/s *"_ivl_6", 15 0, L_0x600000a699a0;  1 drivers
v0x60000095a2e0_0 .net/s "a_signed", 7 0, v0x60000095a490_0;  1 drivers
v0x60000095a370_0 .net "act_in", 7 0, v0x600000958ea0_0;  alias, 1 drivers
v0x60000095a400_0 .var "act_out", 7 0;
v0x60000095a490_0 .var "act_reg", 7 0;
v0x60000095a520_0 .net "clear_acc", 0 0, L_0x600001072a70;  alias, 1 drivers
v0x60000095a5b0_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x60000095a640_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x60000095a6d0_0 .net "load_weight", 0 0, L_0x6000010728b0;  alias, 1 drivers
v0x60000095a760_0 .net/s "product", 15 0, L_0x600000a69a40;  1 drivers
v0x60000095a7f0_0 .net/s "product_ext", 31 0, L_0x600000a69720;  1 drivers
v0x60000095a880_0 .net "psum_in", 31 0, v0x600000945320_0;  alias, 1 drivers
v0x60000095a910_0 .var "psum_out", 31 0;
v0x60000095a9a0_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x60000095aa30_0 .net/s "w_signed", 7 0, v0x60000095ab50_0;  1 drivers
v0x60000095aac0_0 .net "weight_in", 7 0, L_0x600000a69d60;  alias, 1 drivers
v0x60000095ab50_0 .var "weight_reg", 7 0;
L_0x600000a69b80 .extend/s 16, v0x60000095a490_0;
L_0x600000a699a0 .extend/s 16, v0x60000095ab50_0;
L_0x600000a69a40 .arith/mult 16, L_0x600000a69b80, L_0x600000a699a0;
L_0x600000a69860 .part L_0x600000a69a40, 15, 1;
LS_0x600000a69900_0_0 .concat [ 1 1 1 1], L_0x600000a69860, L_0x600000a69860, L_0x600000a69860, L_0x600000a69860;
LS_0x600000a69900_0_4 .concat [ 1 1 1 1], L_0x600000a69860, L_0x600000a69860, L_0x600000a69860, L_0x600000a69860;
LS_0x600000a69900_0_8 .concat [ 1 1 1 1], L_0x600000a69860, L_0x600000a69860, L_0x600000a69860, L_0x600000a69860;
LS_0x600000a69900_0_12 .concat [ 1 1 1 1], L_0x600000a69860, L_0x600000a69860, L_0x600000a69860, L_0x600000a69860;
L_0x600000a69900 .concat [ 4 4 4 4], LS_0x600000a69900_0_0, LS_0x600000a69900_0_4, LS_0x600000a69900_0_8, LS_0x600000a69900_0_12;
L_0x600000a69720 .concat [ 16 16 0 0], L_0x600000a69a40, L_0x600000a69900;
S_0x126759d00 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e09940 .param/l "row" 1 7 213, +C4<010>;
S_0x126759e70 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x126759d00;
 .timescale 0 0;
P_0x600002e099c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600001072bc0 .functor AND 1, v0x600000922370_0, L_0x600000a695e0, C4<1>, C4<1>;
L_0x600001072c30 .functor AND 1, L_0x600000a69540, v0x600000920e10_0, C4<1>, C4<1>;
L_0x600001072ca0 .functor OR 1, L_0x600000a694a0, L_0x600001072c30, C4<0>, C4<0>;
L_0x600001072d10 .functor AND 1, L_0x1180524a0, L_0x600001072ca0, C4<1>, C4<1>;
L_0x600001072d80 .functor AND 1, L_0x600001072d10, L_0x600000a69400, C4<1>, C4<1>;
v0x60000095c1b0_0 .net *"_ivl_0", 2 0, L_0x600000a697c0;  1 drivers
L_0x118051498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000095c240_0 .net/2u *"_ivl_11", 2 0, L_0x118051498;  1 drivers
v0x60000095c2d0_0 .net *"_ivl_13", 0 0, L_0x600000a694a0;  1 drivers
L_0x1180514e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000095c360_0 .net/2u *"_ivl_15", 2 0, L_0x1180514e0;  1 drivers
v0x60000095c3f0_0 .net *"_ivl_17", 0 0, L_0x600000a69540;  1 drivers
v0x60000095c480_0 .net *"_ivl_20", 0 0, L_0x600001072c30;  1 drivers
v0x60000095c510_0 .net *"_ivl_22", 0 0, L_0x600001072ca0;  1 drivers
v0x60000095c5a0_0 .net *"_ivl_24", 0 0, L_0x600001072d10;  1 drivers
v0x60000095c630_0 .net *"_ivl_25", 31 0, L_0x600000a69360;  1 drivers
L_0x118051528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000095c6c0_0 .net *"_ivl_28", 15 0, L_0x118051528;  1 drivers
L_0x118051570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000095c750_0 .net/2u *"_ivl_29", 31 0, L_0x118051570;  1 drivers
L_0x118051408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000095c7e0_0 .net *"_ivl_3", 0 0, L_0x118051408;  1 drivers
v0x60000095c870_0 .net *"_ivl_31", 0 0, L_0x600000a69400;  1 drivers
L_0x118051450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000095c900_0 .net/2u *"_ivl_4", 2 0, L_0x118051450;  1 drivers
v0x60000095c990_0 .net *"_ivl_6", 0 0, L_0x600000a695e0;  1 drivers
v0x60000095ca20_0 .net "do_clear", 0 0, L_0x600001072d80;  1 drivers
v0x60000095cab0_0 .net "load_weight", 0 0, L_0x600001072bc0;  1 drivers
v0x60000095cb40_0 .net "weight_in", 7 0, L_0x600000a69680;  1 drivers
L_0x600000a697c0 .concat [ 2 1 0 0], v0x6000009222e0_0, L_0x118051408;
L_0x600000a695e0 .cmp/eq 3, L_0x600000a697c0, L_0x118051450;
L_0x600000a694a0 .cmp/eq 3, v0x600000928120_0, L_0x118051498;
L_0x600000a69540 .cmp/eq 3, v0x600000928120_0, L_0x1180514e0;
L_0x600000a69360 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x118051528;
L_0x600000a69400 .cmp/eq 32, L_0x600000a69360, L_0x118051570;
S_0x1267576b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126759e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001577840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000095b600_0 .net *"_ivl_11", 0 0, L_0x600000a69180;  1 drivers
v0x60000095b690_0 .net *"_ivl_12", 15 0, L_0x600000a68fa0;  1 drivers
v0x60000095b720_0 .net/s *"_ivl_4", 15 0, L_0x600000a69220;  1 drivers
v0x60000095b7b0_0 .net/s *"_ivl_6", 15 0, L_0x600000a692c0;  1 drivers
v0x60000095b840_0 .net/s "a_signed", 7 0, v0x60000095b9f0_0;  1 drivers
v0x60000095b8d0_0 .net "act_in", 7 0, L_0x600001070770;  alias, 1 drivers
v0x60000095b960_0 .var "act_out", 7 0;
v0x60000095b9f0_0 .var "act_reg", 7 0;
v0x60000095ba80_0 .net "clear_acc", 0 0, L_0x600001072d80;  alias, 1 drivers
v0x60000095bb10_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x60000095bba0_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x60000095bc30_0 .net "load_weight", 0 0, L_0x600001072bc0;  alias, 1 drivers
v0x60000095bcc0_0 .net/s "product", 15 0, L_0x600000a690e0;  1 drivers
v0x60000095bd50_0 .net/s "product_ext", 31 0, L_0x600000a69040;  1 drivers
v0x60000095bde0_0 .net "psum_in", 31 0, v0x600000946880_0;  alias, 1 drivers
v0x60000095be70_0 .var "psum_out", 31 0;
v0x60000095bf00_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x60000095c000_0 .net/s "w_signed", 7 0, v0x60000095c120_0;  1 drivers
v0x60000095c090_0 .net "weight_in", 7 0, L_0x600000a69680;  alias, 1 drivers
v0x60000095c120_0 .var "weight_reg", 7 0;
L_0x600000a69220 .extend/s 16, v0x60000095b9f0_0;
L_0x600000a692c0 .extend/s 16, v0x60000095c120_0;
L_0x600000a690e0 .arith/mult 16, L_0x600000a69220, L_0x600000a692c0;
L_0x600000a69180 .part L_0x600000a690e0, 15, 1;
LS_0x600000a68fa0_0_0 .concat [ 1 1 1 1], L_0x600000a69180, L_0x600000a69180, L_0x600000a69180, L_0x600000a69180;
LS_0x600000a68fa0_0_4 .concat [ 1 1 1 1], L_0x600000a69180, L_0x600000a69180, L_0x600000a69180, L_0x600000a69180;
LS_0x600000a68fa0_0_8 .concat [ 1 1 1 1], L_0x600000a69180, L_0x600000a69180, L_0x600000a69180, L_0x600000a69180;
LS_0x600000a68fa0_0_12 .concat [ 1 1 1 1], L_0x600000a69180, L_0x600000a69180, L_0x600000a69180, L_0x600000a69180;
L_0x600000a68fa0 .concat [ 4 4 4 4], LS_0x600000a68fa0_0_0, LS_0x600000a68fa0_0_4, LS_0x600000a68fa0_0_8, LS_0x600000a68fa0_0_12;
L_0x600000a69040 .concat [ 16 16 0 0], L_0x600000a690e0, L_0x600000a68fa0;
S_0x126757820 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x126759d00;
 .timescale 0 0;
P_0x600002e09ac0 .param/l "col" 1 7 214, +C4<01>;
L_0x600001072ed0 .functor AND 1, v0x600000922370_0, L_0x600000a68f00, C4<1>, C4<1>;
L_0x600001072f40 .functor AND 1, L_0x600000a68be0, v0x600000920e10_0, C4<1>, C4<1>;
L_0x600001072fb0 .functor OR 1, L_0x600000a68dc0, L_0x600001072f40, C4<0>, C4<0>;
L_0x600001073020 .functor AND 1, L_0x1180524a0, L_0x600001072fb0, C4<1>, C4<1>;
L_0x600001073090 .functor AND 1, L_0x600001073020, L_0x600000a68aa0, C4<1>, C4<1>;
v0x60000095d710_0 .net *"_ivl_0", 2 0, L_0x600000a68e60;  1 drivers
L_0x118051648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000095d7a0_0 .net/2u *"_ivl_11", 2 0, L_0x118051648;  1 drivers
v0x60000095d830_0 .net *"_ivl_13", 0 0, L_0x600000a68dc0;  1 drivers
L_0x118051690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000095d8c0_0 .net/2u *"_ivl_15", 2 0, L_0x118051690;  1 drivers
v0x60000095d950_0 .net *"_ivl_17", 0 0, L_0x600000a68be0;  1 drivers
v0x60000095d9e0_0 .net *"_ivl_20", 0 0, L_0x600001072f40;  1 drivers
v0x60000095da70_0 .net *"_ivl_22", 0 0, L_0x600001072fb0;  1 drivers
v0x60000095db00_0 .net *"_ivl_24", 0 0, L_0x600001073020;  1 drivers
v0x60000095db90_0 .net *"_ivl_25", 31 0, L_0x600000a68c80;  1 drivers
L_0x1180516d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000095dc20_0 .net *"_ivl_28", 15 0, L_0x1180516d8;  1 drivers
L_0x118051720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000095dcb0_0 .net/2u *"_ivl_29", 31 0, L_0x118051720;  1 drivers
L_0x1180515b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000095dd40_0 .net *"_ivl_3", 0 0, L_0x1180515b8;  1 drivers
v0x60000095ddd0_0 .net *"_ivl_31", 0 0, L_0x600000a68aa0;  1 drivers
L_0x118051600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000095de60_0 .net/2u *"_ivl_4", 2 0, L_0x118051600;  1 drivers
v0x60000095def0_0 .net *"_ivl_6", 0 0, L_0x600000a68f00;  1 drivers
v0x60000095df80_0 .net "do_clear", 0 0, L_0x600001073090;  1 drivers
v0x60000095e010_0 .net "load_weight", 0 0, L_0x600001072ed0;  1 drivers
v0x60000095e0a0_0 .net "weight_in", 7 0, L_0x600000a68d20;  1 drivers
L_0x600000a68e60 .concat [ 2 1 0 0], v0x6000009222e0_0, L_0x1180515b8;
L_0x600000a68f00 .cmp/eq 3, L_0x600000a68e60, L_0x118051600;
L_0x600000a68dc0 .cmp/eq 3, v0x600000928120_0, L_0x118051648;
L_0x600000a68be0 .cmp/eq 3, v0x600000928120_0, L_0x118051690;
L_0x600000a68c80 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x1180516d8;
L_0x600000a68aa0 .cmp/eq 32, L_0x600000a68c80, L_0x118051720;
S_0x126755060 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126757820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001577540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000095cbd0_0 .net *"_ivl_11", 0 0, L_0x600000a6a4e0;  1 drivers
v0x60000095cc60_0 .net *"_ivl_12", 15 0, L_0x600000a6a580;  1 drivers
v0x60000095ccf0_0 .net/s *"_ivl_4", 15 0, L_0x600000a68b40;  1 drivers
v0x60000095cd80_0 .net/s *"_ivl_6", 15 0, L_0x600000a68960;  1 drivers
v0x60000095ce10_0 .net/s "a_signed", 7 0, v0x60000095cfc0_0;  1 drivers
v0x60000095cea0_0 .net "act_in", 7 0, v0x60000095b960_0;  alias, 1 drivers
v0x60000095cf30_0 .var "act_out", 7 0;
v0x60000095cfc0_0 .var "act_reg", 7 0;
v0x60000095d050_0 .net "clear_acc", 0 0, L_0x600001073090;  alias, 1 drivers
v0x60000095d0e0_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x60000095d170_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x60000095d200_0 .net "load_weight", 0 0, L_0x600001072ed0;  alias, 1 drivers
v0x60000095d290_0 .net/s "product", 15 0, L_0x600000a68a00;  1 drivers
v0x60000095d320_0 .net/s "product_ext", 31 0, L_0x600000a6a3a0;  1 drivers
v0x60000095d3b0_0 .net "psum_in", 31 0, v0x600000947de0_0;  alias, 1 drivers
v0x60000095d440_0 .var "psum_out", 31 0;
v0x60000095d4d0_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x60000095d560_0 .net/s "w_signed", 7 0, v0x60000095d680_0;  1 drivers
v0x60000095d5f0_0 .net "weight_in", 7 0, L_0x600000a68d20;  alias, 1 drivers
v0x60000095d680_0 .var "weight_reg", 7 0;
L_0x600000a68b40 .extend/s 16, v0x60000095cfc0_0;
L_0x600000a68960 .extend/s 16, v0x60000095d680_0;
L_0x600000a68a00 .arith/mult 16, L_0x600000a68b40, L_0x600000a68960;
L_0x600000a6a4e0 .part L_0x600000a68a00, 15, 1;
LS_0x600000a6a580_0_0 .concat [ 1 1 1 1], L_0x600000a6a4e0, L_0x600000a6a4e0, L_0x600000a6a4e0, L_0x600000a6a4e0;
LS_0x600000a6a580_0_4 .concat [ 1 1 1 1], L_0x600000a6a4e0, L_0x600000a6a4e0, L_0x600000a6a4e0, L_0x600000a6a4e0;
LS_0x600000a6a580_0_8 .concat [ 1 1 1 1], L_0x600000a6a4e0, L_0x600000a6a4e0, L_0x600000a6a4e0, L_0x600000a6a4e0;
LS_0x600000a6a580_0_12 .concat [ 1 1 1 1], L_0x600000a6a4e0, L_0x600000a6a4e0, L_0x600000a6a4e0, L_0x600000a6a4e0;
L_0x600000a6a580 .concat [ 4 4 4 4], LS_0x600000a6a580_0_0, LS_0x600000a6a580_0_4, LS_0x600000a6a580_0_8, LS_0x600000a6a580_0_12;
L_0x600000a6a3a0 .concat [ 16 16 0 0], L_0x600000a68a00, L_0x600000a6a580;
S_0x1267551d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x126759d00;
 .timescale 0 0;
P_0x600002e09bc0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000010731e0 .functor AND 1, v0x600000922370_0, L_0x600000a6a260, C4<1>, C4<1>;
L_0x600001073250 .functor AND 1, L_0x600000a68820, v0x600000920e10_0, C4<1>, C4<1>;
L_0x6000010732c0 .functor OR 1, L_0x600000a686e0, L_0x600001073250, C4<0>, C4<0>;
L_0x600001073330 .functor AND 1, L_0x1180524a0, L_0x6000010732c0, C4<1>, C4<1>;
L_0x6000010733a0 .functor AND 1, L_0x600001073330, L_0x600000a6b8e0, C4<1>, C4<1>;
v0x60000095ec70_0 .net *"_ivl_0", 3 0, L_0x600000a6a440;  1 drivers
L_0x1180517f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000095ed00_0 .net/2u *"_ivl_11", 2 0, L_0x1180517f8;  1 drivers
v0x60000095ed90_0 .net *"_ivl_13", 0 0, L_0x600000a686e0;  1 drivers
L_0x118051840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000095ee20_0 .net/2u *"_ivl_15", 2 0, L_0x118051840;  1 drivers
v0x60000095eeb0_0 .net *"_ivl_17", 0 0, L_0x600000a68820;  1 drivers
v0x60000095ef40_0 .net *"_ivl_20", 0 0, L_0x600001073250;  1 drivers
v0x60000095efd0_0 .net *"_ivl_22", 0 0, L_0x6000010732c0;  1 drivers
v0x60000095f060_0 .net *"_ivl_24", 0 0, L_0x600001073330;  1 drivers
v0x60000095f0f0_0 .net *"_ivl_25", 31 0, L_0x600000a688c0;  1 drivers
L_0x118051888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000095f180_0 .net *"_ivl_28", 15 0, L_0x118051888;  1 drivers
L_0x1180518d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000095f210_0 .net/2u *"_ivl_29", 31 0, L_0x1180518d0;  1 drivers
L_0x118051768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000095f2a0_0 .net *"_ivl_3", 1 0, L_0x118051768;  1 drivers
v0x60000095f330_0 .net *"_ivl_31", 0 0, L_0x600000a6b8e0;  1 drivers
L_0x1180517b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000095f3c0_0 .net/2u *"_ivl_4", 3 0, L_0x1180517b0;  1 drivers
v0x60000095f450_0 .net *"_ivl_6", 0 0, L_0x600000a6a260;  1 drivers
v0x60000095f4e0_0 .net "do_clear", 0 0, L_0x6000010733a0;  1 drivers
v0x60000095f570_0 .net "load_weight", 0 0, L_0x6000010731e0;  1 drivers
v0x60000095f600_0 .net "weight_in", 7 0, L_0x600000a6a300;  1 drivers
L_0x600000a6a440 .concat [ 2 2 0 0], v0x6000009222e0_0, L_0x118051768;
L_0x600000a6a260 .cmp/eq 4, L_0x600000a6a440, L_0x1180517b0;
L_0x600000a686e0 .cmp/eq 3, v0x600000928120_0, L_0x1180517f8;
L_0x600000a68820 .cmp/eq 3, v0x600000928120_0, L_0x118051840;
L_0x600000a688c0 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x118051888;
L_0x600000a6b8e0 .cmp/eq 32, L_0x600000a688c0, L_0x1180518d0;
S_0x126752a10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1267551d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001577740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000095e130_0 .net *"_ivl_11", 0 0, L_0x600000a601e0;  1 drivers
v0x60000095e1c0_0 .net *"_ivl_12", 15 0, L_0x600000a60280;  1 drivers
v0x60000095e250_0 .net/s *"_ivl_4", 15 0, L_0x600000a60000;  1 drivers
v0x60000095e2e0_0 .net/s *"_ivl_6", 15 0, L_0x600000a600a0;  1 drivers
v0x60000095e370_0 .net/s "a_signed", 7 0, v0x60000095e520_0;  1 drivers
v0x60000095e400_0 .net "act_in", 7 0, v0x60000095cf30_0;  alias, 1 drivers
v0x60000095e490_0 .var "act_out", 7 0;
v0x60000095e520_0 .var "act_reg", 7 0;
v0x60000095e5b0_0 .net "clear_acc", 0 0, L_0x6000010733a0;  alias, 1 drivers
v0x60000095e640_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x60000095e6d0_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x60000095e760_0 .net "load_weight", 0 0, L_0x6000010731e0;  alias, 1 drivers
v0x60000095e7f0_0 .net/s "product", 15 0, L_0x600000a60140;  1 drivers
v0x60000095e880_0 .net/s "product_ext", 31 0, L_0x600000a60320;  1 drivers
v0x60000095e910_0 .net "psum_in", 31 0, v0x6000009593b0_0;  alias, 1 drivers
v0x60000095e9a0_0 .var "psum_out", 31 0;
v0x60000095ea30_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x60000095eac0_0 .net/s "w_signed", 7 0, v0x60000095ebe0_0;  1 drivers
v0x60000095eb50_0 .net "weight_in", 7 0, L_0x600000a6a300;  alias, 1 drivers
v0x60000095ebe0_0 .var "weight_reg", 7 0;
L_0x600000a60000 .extend/s 16, v0x60000095e520_0;
L_0x600000a600a0 .extend/s 16, v0x60000095ebe0_0;
L_0x600000a60140 .arith/mult 16, L_0x600000a60000, L_0x600000a600a0;
L_0x600000a601e0 .part L_0x600000a60140, 15, 1;
LS_0x600000a60280_0_0 .concat [ 1 1 1 1], L_0x600000a601e0, L_0x600000a601e0, L_0x600000a601e0, L_0x600000a601e0;
LS_0x600000a60280_0_4 .concat [ 1 1 1 1], L_0x600000a601e0, L_0x600000a601e0, L_0x600000a601e0, L_0x600000a601e0;
LS_0x600000a60280_0_8 .concat [ 1 1 1 1], L_0x600000a601e0, L_0x600000a601e0, L_0x600000a601e0, L_0x600000a601e0;
LS_0x600000a60280_0_12 .concat [ 1 1 1 1], L_0x600000a601e0, L_0x600000a601e0, L_0x600000a601e0, L_0x600000a601e0;
L_0x600000a60280 .concat [ 4 4 4 4], LS_0x600000a60280_0_0, LS_0x600000a60280_0_4, LS_0x600000a60280_0_8, LS_0x600000a60280_0_12;
L_0x600000a60320 .concat [ 16 16 0 0], L_0x600000a60140, L_0x600000a60280;
S_0x126752b80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x126759d00;
 .timescale 0 0;
P_0x600002e09cc0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000010734f0 .functor AND 1, v0x600000922370_0, L_0x600000a60460, C4<1>, C4<1>;
L_0x600001073560 .functor AND 1, L_0x600000a60640, v0x600000920e10_0, C4<1>, C4<1>;
L_0x6000010735d0 .functor OR 1, L_0x600000a605a0, L_0x600001073560, C4<0>, C4<0>;
L_0x600001073640 .functor AND 1, L_0x1180524a0, L_0x6000010735d0, C4<1>, C4<1>;
L_0x6000010736b0 .functor AND 1, L_0x600001073640, L_0x600000a60780, C4<1>, C4<1>;
v0x600000950240_0 .net *"_ivl_0", 3 0, L_0x600000a603c0;  1 drivers
L_0x1180519a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009502d0_0 .net/2u *"_ivl_11", 2 0, L_0x1180519a8;  1 drivers
v0x600000950360_0 .net *"_ivl_13", 0 0, L_0x600000a605a0;  1 drivers
L_0x1180519f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009503f0_0 .net/2u *"_ivl_15", 2 0, L_0x1180519f0;  1 drivers
v0x600000950480_0 .net *"_ivl_17", 0 0, L_0x600000a60640;  1 drivers
v0x600000950510_0 .net *"_ivl_20", 0 0, L_0x600001073560;  1 drivers
v0x6000009505a0_0 .net *"_ivl_22", 0 0, L_0x6000010735d0;  1 drivers
v0x600000950630_0 .net *"_ivl_24", 0 0, L_0x600001073640;  1 drivers
v0x6000009506c0_0 .net *"_ivl_25", 31 0, L_0x600000a606e0;  1 drivers
L_0x118051a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000950750_0 .net *"_ivl_28", 15 0, L_0x118051a38;  1 drivers
L_0x118051a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009507e0_0 .net/2u *"_ivl_29", 31 0, L_0x118051a80;  1 drivers
L_0x118051918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000950870_0 .net *"_ivl_3", 1 0, L_0x118051918;  1 drivers
v0x600000950900_0 .net *"_ivl_31", 0 0, L_0x600000a60780;  1 drivers
L_0x118051960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000950990_0 .net/2u *"_ivl_4", 3 0, L_0x118051960;  1 drivers
v0x600000950a20_0 .net *"_ivl_6", 0 0, L_0x600000a60460;  1 drivers
v0x600000950ab0_0 .net "do_clear", 0 0, L_0x6000010736b0;  1 drivers
v0x600000950b40_0 .net "load_weight", 0 0, L_0x6000010734f0;  1 drivers
v0x600000950bd0_0 .net "weight_in", 7 0, L_0x600000a60500;  1 drivers
L_0x600000a603c0 .concat [ 2 2 0 0], v0x6000009222e0_0, L_0x118051918;
L_0x600000a60460 .cmp/eq 4, L_0x600000a603c0, L_0x118051960;
L_0x600000a605a0 .cmp/eq 3, v0x600000928120_0, L_0x1180519a8;
L_0x600000a60640 .cmp/eq 3, v0x600000928120_0, L_0x1180519f0;
L_0x600000a606e0 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x118051a38;
L_0x600000a60780 .cmp/eq 32, L_0x600000a606e0, L_0x118051a80;
S_0x12678ca60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126752b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015778c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000095f690_0 .net *"_ivl_11", 0 0, L_0x600000a60a00;  1 drivers
v0x60000095f720_0 .net *"_ivl_12", 15 0, L_0x600000a60aa0;  1 drivers
v0x60000095f7b0_0 .net/s *"_ivl_4", 15 0, L_0x600000a60820;  1 drivers
v0x60000095f840_0 .net/s *"_ivl_6", 15 0, L_0x600000a608c0;  1 drivers
v0x60000095f8d0_0 .net/s "a_signed", 7 0, v0x60000095fa80_0;  1 drivers
v0x60000095f960_0 .net "act_in", 7 0, v0x60000095e490_0;  alias, 1 drivers
v0x60000095f9f0_0 .var "act_out", 7 0;
v0x60000095fa80_0 .var "act_reg", 7 0;
v0x60000095fb10_0 .net "clear_acc", 0 0, L_0x6000010736b0;  alias, 1 drivers
v0x60000095fba0_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x60000095fc30_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x60000095fcc0_0 .net "load_weight", 0 0, L_0x6000010734f0;  alias, 1 drivers
v0x60000095fd50_0 .net/s "product", 15 0, L_0x600000a60960;  1 drivers
v0x60000095fde0_0 .net/s "product_ext", 31 0, L_0x600000a60b40;  1 drivers
v0x60000095fe70_0 .net "psum_in", 31 0, v0x60000095a910_0;  alias, 1 drivers
v0x60000095ff00_0 .var "psum_out", 31 0;
v0x600000950000_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x600000950090_0 .net/s "w_signed", 7 0, v0x6000009501b0_0;  1 drivers
v0x600000950120_0 .net "weight_in", 7 0, L_0x600000a60500;  alias, 1 drivers
v0x6000009501b0_0 .var "weight_reg", 7 0;
L_0x600000a60820 .extend/s 16, v0x60000095fa80_0;
L_0x600000a608c0 .extend/s 16, v0x6000009501b0_0;
L_0x600000a60960 .arith/mult 16, L_0x600000a60820, L_0x600000a608c0;
L_0x600000a60a00 .part L_0x600000a60960, 15, 1;
LS_0x600000a60aa0_0_0 .concat [ 1 1 1 1], L_0x600000a60a00, L_0x600000a60a00, L_0x600000a60a00, L_0x600000a60a00;
LS_0x600000a60aa0_0_4 .concat [ 1 1 1 1], L_0x600000a60a00, L_0x600000a60a00, L_0x600000a60a00, L_0x600000a60a00;
LS_0x600000a60aa0_0_8 .concat [ 1 1 1 1], L_0x600000a60a00, L_0x600000a60a00, L_0x600000a60a00, L_0x600000a60a00;
LS_0x600000a60aa0_0_12 .concat [ 1 1 1 1], L_0x600000a60a00, L_0x600000a60a00, L_0x600000a60a00, L_0x600000a60a00;
L_0x600000a60aa0 .concat [ 4 4 4 4], LS_0x600000a60aa0_0_0, LS_0x600000a60aa0_0_4, LS_0x600000a60aa0_0_8, LS_0x600000a60aa0_0_12;
L_0x600000a60b40 .concat [ 16 16 0 0], L_0x600000a60960, L_0x600000a60aa0;
S_0x12678cbd0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e09dc0 .param/l "row" 1 7 213, +C4<011>;
S_0x12678b4b0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12678cbd0;
 .timescale 0 0;
P_0x600002e09e40 .param/l "col" 1 7 214, +C4<00>;
L_0x600001073800 .functor AND 1, v0x600000922370_0, L_0x600000a60c80, C4<1>, C4<1>;
L_0x600001073870 .functor AND 1, L_0x600000a60e60, v0x600000920e10_0, C4<1>, C4<1>;
L_0x6000010738e0 .functor OR 1, L_0x600000a60dc0, L_0x600001073870, C4<0>, C4<0>;
L_0x600001073950 .functor AND 1, L_0x1180524a0, L_0x6000010738e0, C4<1>, C4<1>;
L_0x6000010739c0 .functor AND 1, L_0x600001073950, L_0x600000a60fa0, C4<1>, C4<1>;
v0x6000009517a0_0 .net *"_ivl_0", 2 0, L_0x600000a60be0;  1 drivers
L_0x118051b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000951830_0 .net/2u *"_ivl_11", 2 0, L_0x118051b58;  1 drivers
v0x6000009518c0_0 .net *"_ivl_13", 0 0, L_0x600000a60dc0;  1 drivers
L_0x118051ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000951950_0 .net/2u *"_ivl_15", 2 0, L_0x118051ba0;  1 drivers
v0x6000009519e0_0 .net *"_ivl_17", 0 0, L_0x600000a60e60;  1 drivers
v0x600000951a70_0 .net *"_ivl_20", 0 0, L_0x600001073870;  1 drivers
v0x600000951b00_0 .net *"_ivl_22", 0 0, L_0x6000010738e0;  1 drivers
v0x600000951b90_0 .net *"_ivl_24", 0 0, L_0x600001073950;  1 drivers
v0x600000951c20_0 .net *"_ivl_25", 31 0, L_0x600000a60f00;  1 drivers
L_0x118051be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000951cb0_0 .net *"_ivl_28", 15 0, L_0x118051be8;  1 drivers
L_0x118051c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000951d40_0 .net/2u *"_ivl_29", 31 0, L_0x118051c30;  1 drivers
L_0x118051ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000951dd0_0 .net *"_ivl_3", 0 0, L_0x118051ac8;  1 drivers
v0x600000951e60_0 .net *"_ivl_31", 0 0, L_0x600000a60fa0;  1 drivers
L_0x118051b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000951ef0_0 .net/2u *"_ivl_4", 2 0, L_0x118051b10;  1 drivers
v0x600000951f80_0 .net *"_ivl_6", 0 0, L_0x600000a60c80;  1 drivers
v0x600000952010_0 .net "do_clear", 0 0, L_0x6000010739c0;  1 drivers
v0x6000009520a0_0 .net "load_weight", 0 0, L_0x600001073800;  1 drivers
v0x600000952130_0 .net "weight_in", 7 0, L_0x600000a60d20;  1 drivers
L_0x600000a60be0 .concat [ 2 1 0 0], v0x6000009222e0_0, L_0x118051ac8;
L_0x600000a60c80 .cmp/eq 3, L_0x600000a60be0, L_0x118051b10;
L_0x600000a60dc0 .cmp/eq 3, v0x600000928120_0, L_0x118051b58;
L_0x600000a60e60 .cmp/eq 3, v0x600000928120_0, L_0x118051ba0;
L_0x600000a60f00 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x118051be8;
L_0x600000a60fa0 .cmp/eq 32, L_0x600000a60f00, L_0x118051c30;
S_0x12678b620 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12678b4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001577940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000950c60_0 .net *"_ivl_11", 0 0, L_0x600000a61220;  1 drivers
v0x600000950cf0_0 .net *"_ivl_12", 15 0, L_0x600000a612c0;  1 drivers
v0x600000950d80_0 .net/s *"_ivl_4", 15 0, L_0x600000a61040;  1 drivers
v0x600000950e10_0 .net/s *"_ivl_6", 15 0, L_0x600000a610e0;  1 drivers
v0x600000950ea0_0 .net/s "a_signed", 7 0, v0x600000951050_0;  1 drivers
v0x600000950f30_0 .net "act_in", 7 0, L_0x600001070620;  alias, 1 drivers
v0x600000950fc0_0 .var "act_out", 7 0;
v0x600000951050_0 .var "act_reg", 7 0;
v0x6000009510e0_0 .net "clear_acc", 0 0, L_0x6000010739c0;  alias, 1 drivers
v0x600000951170_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x600000951200_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x600000951290_0 .net "load_weight", 0 0, L_0x600001073800;  alias, 1 drivers
v0x600000951320_0 .net/s "product", 15 0, L_0x600000a61180;  1 drivers
v0x6000009513b0_0 .net/s "product_ext", 31 0, L_0x600000a61360;  1 drivers
v0x600000951440_0 .net "psum_in", 31 0, v0x60000095be70_0;  alias, 1 drivers
v0x6000009514d0_0 .var "psum_out", 31 0;
v0x600000951560_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x6000009515f0_0 .net/s "w_signed", 7 0, v0x600000951710_0;  1 drivers
v0x600000951680_0 .net "weight_in", 7 0, L_0x600000a60d20;  alias, 1 drivers
v0x600000951710_0 .var "weight_reg", 7 0;
L_0x600000a61040 .extend/s 16, v0x600000951050_0;
L_0x600000a610e0 .extend/s 16, v0x600000951710_0;
L_0x600000a61180 .arith/mult 16, L_0x600000a61040, L_0x600000a610e0;
L_0x600000a61220 .part L_0x600000a61180, 15, 1;
LS_0x600000a612c0_0_0 .concat [ 1 1 1 1], L_0x600000a61220, L_0x600000a61220, L_0x600000a61220, L_0x600000a61220;
LS_0x600000a612c0_0_4 .concat [ 1 1 1 1], L_0x600000a61220, L_0x600000a61220, L_0x600000a61220, L_0x600000a61220;
LS_0x600000a612c0_0_8 .concat [ 1 1 1 1], L_0x600000a61220, L_0x600000a61220, L_0x600000a61220, L_0x600000a61220;
LS_0x600000a612c0_0_12 .concat [ 1 1 1 1], L_0x600000a61220, L_0x600000a61220, L_0x600000a61220, L_0x600000a61220;
L_0x600000a612c0 .concat [ 4 4 4 4], LS_0x600000a612c0_0_0, LS_0x600000a612c0_0_4, LS_0x600000a612c0_0_8, LS_0x600000a612c0_0_12;
L_0x600000a61360 .concat [ 16 16 0 0], L_0x600000a61180, L_0x600000a612c0;
S_0x12677e990 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12678cbd0;
 .timescale 0 0;
P_0x600002e09f40 .param/l "col" 1 7 214, +C4<01>;
L_0x600001073b10 .functor AND 1, v0x600000922370_0, L_0x600000a614a0, C4<1>, C4<1>;
L_0x600001073b80 .functor AND 1, L_0x600000a61680, v0x600000920e10_0, C4<1>, C4<1>;
L_0x600001073bf0 .functor OR 1, L_0x600000a615e0, L_0x600001073b80, C4<0>, C4<0>;
L_0x600001073c60 .functor AND 1, L_0x1180524a0, L_0x600001073bf0, C4<1>, C4<1>;
L_0x600001073cd0 .functor AND 1, L_0x600001073c60, L_0x600000a617c0, C4<1>, C4<1>;
v0x600000952d00_0 .net *"_ivl_0", 2 0, L_0x600000a61400;  1 drivers
L_0x118051d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000952d90_0 .net/2u *"_ivl_11", 2 0, L_0x118051d08;  1 drivers
v0x600000952e20_0 .net *"_ivl_13", 0 0, L_0x600000a615e0;  1 drivers
L_0x118051d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000952eb0_0 .net/2u *"_ivl_15", 2 0, L_0x118051d50;  1 drivers
v0x600000952f40_0 .net *"_ivl_17", 0 0, L_0x600000a61680;  1 drivers
v0x600000952fd0_0 .net *"_ivl_20", 0 0, L_0x600001073b80;  1 drivers
v0x600000953060_0 .net *"_ivl_22", 0 0, L_0x600001073bf0;  1 drivers
v0x6000009530f0_0 .net *"_ivl_24", 0 0, L_0x600001073c60;  1 drivers
v0x600000953180_0 .net *"_ivl_25", 31 0, L_0x600000a61720;  1 drivers
L_0x118051d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000953210_0 .net *"_ivl_28", 15 0, L_0x118051d98;  1 drivers
L_0x118051de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009532a0_0 .net/2u *"_ivl_29", 31 0, L_0x118051de0;  1 drivers
L_0x118051c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000953330_0 .net *"_ivl_3", 0 0, L_0x118051c78;  1 drivers
v0x6000009533c0_0 .net *"_ivl_31", 0 0, L_0x600000a617c0;  1 drivers
L_0x118051cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000953450_0 .net/2u *"_ivl_4", 2 0, L_0x118051cc0;  1 drivers
v0x6000009534e0_0 .net *"_ivl_6", 0 0, L_0x600000a614a0;  1 drivers
v0x600000953570_0 .net "do_clear", 0 0, L_0x600001073cd0;  1 drivers
v0x600000953600_0 .net "load_weight", 0 0, L_0x600001073b10;  1 drivers
v0x600000953690_0 .net "weight_in", 7 0, L_0x600000a61540;  1 drivers
L_0x600000a61400 .concat [ 2 1 0 0], v0x6000009222e0_0, L_0x118051c78;
L_0x600000a614a0 .cmp/eq 3, L_0x600000a61400, L_0x118051cc0;
L_0x600000a615e0 .cmp/eq 3, v0x600000928120_0, L_0x118051d08;
L_0x600000a61680 .cmp/eq 3, v0x600000928120_0, L_0x118051d50;
L_0x600000a61720 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x118051d98;
L_0x600000a617c0 .cmp/eq 32, L_0x600000a61720, L_0x118051de0;
S_0x12677eb00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12677e990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000015779c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000009521c0_0 .net *"_ivl_11", 0 0, L_0x600000a61a40;  1 drivers
v0x600000952250_0 .net *"_ivl_12", 15 0, L_0x600000a61ae0;  1 drivers
v0x6000009522e0_0 .net/s *"_ivl_4", 15 0, L_0x600000a61860;  1 drivers
v0x600000952370_0 .net/s *"_ivl_6", 15 0, L_0x600000a61900;  1 drivers
v0x600000952400_0 .net/s "a_signed", 7 0, v0x6000009525b0_0;  1 drivers
v0x600000952490_0 .net "act_in", 7 0, v0x600000950fc0_0;  alias, 1 drivers
v0x600000952520_0 .var "act_out", 7 0;
v0x6000009525b0_0 .var "act_reg", 7 0;
v0x600000952640_0 .net "clear_acc", 0 0, L_0x600001073cd0;  alias, 1 drivers
v0x6000009526d0_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x600000952760_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x6000009527f0_0 .net "load_weight", 0 0, L_0x600001073b10;  alias, 1 drivers
v0x600000952880_0 .net/s "product", 15 0, L_0x600000a619a0;  1 drivers
v0x600000952910_0 .net/s "product_ext", 31 0, L_0x600000a61b80;  1 drivers
v0x6000009529a0_0 .net "psum_in", 31 0, v0x60000095d440_0;  alias, 1 drivers
v0x600000952a30_0 .var "psum_out", 31 0;
v0x600000952ac0_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x600000952b50_0 .net/s "w_signed", 7 0, v0x600000952c70_0;  1 drivers
v0x600000952be0_0 .net "weight_in", 7 0, L_0x600000a61540;  alias, 1 drivers
v0x600000952c70_0 .var "weight_reg", 7 0;
L_0x600000a61860 .extend/s 16, v0x6000009525b0_0;
L_0x600000a61900 .extend/s 16, v0x600000952c70_0;
L_0x600000a619a0 .arith/mult 16, L_0x600000a61860, L_0x600000a61900;
L_0x600000a61a40 .part L_0x600000a619a0, 15, 1;
LS_0x600000a61ae0_0_0 .concat [ 1 1 1 1], L_0x600000a61a40, L_0x600000a61a40, L_0x600000a61a40, L_0x600000a61a40;
LS_0x600000a61ae0_0_4 .concat [ 1 1 1 1], L_0x600000a61a40, L_0x600000a61a40, L_0x600000a61a40, L_0x600000a61a40;
LS_0x600000a61ae0_0_8 .concat [ 1 1 1 1], L_0x600000a61a40, L_0x600000a61a40, L_0x600000a61a40, L_0x600000a61a40;
LS_0x600000a61ae0_0_12 .concat [ 1 1 1 1], L_0x600000a61a40, L_0x600000a61a40, L_0x600000a61a40, L_0x600000a61a40;
L_0x600000a61ae0 .concat [ 4 4 4 4], LS_0x600000a61ae0_0_0, LS_0x600000a61ae0_0_4, LS_0x600000a61ae0_0_8, LS_0x600000a61ae0_0_12;
L_0x600000a61b80 .concat [ 16 16 0 0], L_0x600000a619a0, L_0x600000a61ae0;
S_0x12677ec70 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12678cbd0;
 .timescale 0 0;
P_0x600002e0a040 .param/l "col" 1 7 214, +C4<010>;
L_0x600001073e20 .functor AND 1, v0x600000922370_0, L_0x600000a61cc0, C4<1>, C4<1>;
L_0x600001073e90 .functor AND 1, L_0x600000a61ea0, v0x600000920e10_0, C4<1>, C4<1>;
L_0x600001073f00 .functor OR 1, L_0x600000a61e00, L_0x600001073e90, C4<0>, C4<0>;
L_0x600001073f70 .functor AND 1, L_0x1180524a0, L_0x600001073f00, C4<1>, C4<1>;
L_0x60000107fb10 .functor AND 1, L_0x600001073f70, L_0x600000a61fe0, C4<1>, C4<1>;
v0x6000009542d0_0 .net *"_ivl_0", 3 0, L_0x600000a61c20;  1 drivers
L_0x118051eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000954360_0 .net/2u *"_ivl_11", 2 0, L_0x118051eb8;  1 drivers
v0x6000009543f0_0 .net *"_ivl_13", 0 0, L_0x600000a61e00;  1 drivers
L_0x118051f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000954480_0 .net/2u *"_ivl_15", 2 0, L_0x118051f00;  1 drivers
v0x600000954510_0 .net *"_ivl_17", 0 0, L_0x600000a61ea0;  1 drivers
v0x6000009545a0_0 .net *"_ivl_20", 0 0, L_0x600001073e90;  1 drivers
v0x600000954630_0 .net *"_ivl_22", 0 0, L_0x600001073f00;  1 drivers
v0x6000009546c0_0 .net *"_ivl_24", 0 0, L_0x600001073f70;  1 drivers
v0x600000954750_0 .net *"_ivl_25", 31 0, L_0x600000a61f40;  1 drivers
L_0x118051f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000009547e0_0 .net *"_ivl_28", 15 0, L_0x118051f48;  1 drivers
L_0x118051f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000954870_0 .net/2u *"_ivl_29", 31 0, L_0x118051f90;  1 drivers
L_0x118051e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000954900_0 .net *"_ivl_3", 1 0, L_0x118051e28;  1 drivers
v0x600000954990_0 .net *"_ivl_31", 0 0, L_0x600000a61fe0;  1 drivers
L_0x118051e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000954a20_0 .net/2u *"_ivl_4", 3 0, L_0x118051e70;  1 drivers
v0x600000954ab0_0 .net *"_ivl_6", 0 0, L_0x600000a61cc0;  1 drivers
v0x600000954b40_0 .net "do_clear", 0 0, L_0x60000107fb10;  1 drivers
v0x600000954bd0_0 .net "load_weight", 0 0, L_0x600001073e20;  1 drivers
v0x600000954c60_0 .net "weight_in", 7 0, L_0x600000a61d60;  1 drivers
L_0x600000a61c20 .concat [ 2 2 0 0], v0x6000009222e0_0, L_0x118051e28;
L_0x600000a61cc0 .cmp/eq 4, L_0x600000a61c20, L_0x118051e70;
L_0x600000a61e00 .cmp/eq 3, v0x600000928120_0, L_0x118051eb8;
L_0x600000a61ea0 .cmp/eq 3, v0x600000928120_0, L_0x118051f00;
L_0x600000a61f40 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x118051f48;
L_0x600000a61fe0 .cmp/eq 32, L_0x600000a61f40, L_0x118051f90;
S_0x12677ede0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12677ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001577a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000953720_0 .net *"_ivl_11", 0 0, L_0x600000a62260;  1 drivers
v0x6000009537b0_0 .net *"_ivl_12", 15 0, L_0x600000a62300;  1 drivers
v0x600000953840_0 .net/s *"_ivl_4", 15 0, L_0x600000a62080;  1 drivers
v0x6000009538d0_0 .net/s *"_ivl_6", 15 0, L_0x600000a62120;  1 drivers
v0x600000953960_0 .net/s "a_signed", 7 0, v0x600000953b10_0;  1 drivers
v0x6000009539f0_0 .net "act_in", 7 0, v0x600000952520_0;  alias, 1 drivers
v0x600000953a80_0 .var "act_out", 7 0;
v0x600000953b10_0 .var "act_reg", 7 0;
v0x600000953ba0_0 .net "clear_acc", 0 0, L_0x60000107fb10;  alias, 1 drivers
v0x600000953c30_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x600000953cc0_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x600000953d50_0 .net "load_weight", 0 0, L_0x600001073e20;  alias, 1 drivers
v0x600000953de0_0 .net/s "product", 15 0, L_0x600000a621c0;  1 drivers
v0x600000953e70_0 .net/s "product_ext", 31 0, L_0x600000a623a0;  1 drivers
v0x600000953f00_0 .net "psum_in", 31 0, v0x60000095e9a0_0;  alias, 1 drivers
v0x600000954000_0 .var "psum_out", 31 0;
v0x600000954090_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x600000954120_0 .net/s "w_signed", 7 0, v0x600000954240_0;  1 drivers
v0x6000009541b0_0 .net "weight_in", 7 0, L_0x600000a61d60;  alias, 1 drivers
v0x600000954240_0 .var "weight_reg", 7 0;
L_0x600000a62080 .extend/s 16, v0x600000953b10_0;
L_0x600000a62120 .extend/s 16, v0x600000954240_0;
L_0x600000a621c0 .arith/mult 16, L_0x600000a62080, L_0x600000a62120;
L_0x600000a62260 .part L_0x600000a621c0, 15, 1;
LS_0x600000a62300_0_0 .concat [ 1 1 1 1], L_0x600000a62260, L_0x600000a62260, L_0x600000a62260, L_0x600000a62260;
LS_0x600000a62300_0_4 .concat [ 1 1 1 1], L_0x600000a62260, L_0x600000a62260, L_0x600000a62260, L_0x600000a62260;
LS_0x600000a62300_0_8 .concat [ 1 1 1 1], L_0x600000a62260, L_0x600000a62260, L_0x600000a62260, L_0x600000a62260;
LS_0x600000a62300_0_12 .concat [ 1 1 1 1], L_0x600000a62260, L_0x600000a62260, L_0x600000a62260, L_0x600000a62260;
L_0x600000a62300 .concat [ 4 4 4 4], LS_0x600000a62300_0_0, LS_0x600000a62300_0_4, LS_0x600000a62300_0_8, LS_0x600000a62300_0_12;
L_0x600000a623a0 .concat [ 16 16 0 0], L_0x600000a621c0, L_0x600000a62300;
S_0x12674e2f0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12678cbd0;
 .timescale 0 0;
P_0x600002e0a140 .param/l "col" 1 7 214, +C4<011>;
L_0x60000107eca0 .functor AND 1, v0x600000922370_0, L_0x600000a624e0, C4<1>, C4<1>;
L_0x60000107e840 .functor AND 1, L_0x600000a626c0, v0x600000920e10_0, C4<1>, C4<1>;
L_0x60000107e3e0 .functor OR 1, L_0x600000a62620, L_0x60000107e840, C4<0>, C4<0>;
L_0x60000107df80 .functor AND 1, L_0x1180524a0, L_0x60000107e3e0, C4<1>, C4<1>;
L_0x60000107db20 .functor AND 1, L_0x60000107df80, L_0x600000a62800, C4<1>, C4<1>;
v0x600000955830_0 .net *"_ivl_0", 3 0, L_0x600000a62440;  1 drivers
L_0x118052068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000009558c0_0 .net/2u *"_ivl_11", 2 0, L_0x118052068;  1 drivers
v0x600000955950_0 .net *"_ivl_13", 0 0, L_0x600000a62620;  1 drivers
L_0x1180520b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000009559e0_0 .net/2u *"_ivl_15", 2 0, L_0x1180520b0;  1 drivers
v0x600000955a70_0 .net *"_ivl_17", 0 0, L_0x600000a626c0;  1 drivers
v0x600000955b00_0 .net *"_ivl_20", 0 0, L_0x60000107e840;  1 drivers
v0x600000955b90_0 .net *"_ivl_22", 0 0, L_0x60000107e3e0;  1 drivers
v0x600000955c20_0 .net *"_ivl_24", 0 0, L_0x60000107df80;  1 drivers
v0x600000955cb0_0 .net *"_ivl_25", 31 0, L_0x600000a62760;  1 drivers
L_0x1180520f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000955d40_0 .net *"_ivl_28", 15 0, L_0x1180520f8;  1 drivers
L_0x118052140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000955dd0_0 .net/2u *"_ivl_29", 31 0, L_0x118052140;  1 drivers
L_0x118051fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000955e60_0 .net *"_ivl_3", 1 0, L_0x118051fd8;  1 drivers
v0x600000955ef0_0 .net *"_ivl_31", 0 0, L_0x600000a62800;  1 drivers
L_0x118052020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000955f80_0 .net/2u *"_ivl_4", 3 0, L_0x118052020;  1 drivers
v0x600000956010_0 .net *"_ivl_6", 0 0, L_0x600000a624e0;  1 drivers
v0x6000009560a0_0 .net "do_clear", 0 0, L_0x60000107db20;  1 drivers
v0x600000956130_0 .net "load_weight", 0 0, L_0x60000107eca0;  1 drivers
v0x6000009561c0_0 .net "weight_in", 7 0, L_0x600000a62580;  1 drivers
L_0x600000a62440 .concat [ 2 2 0 0], v0x6000009222e0_0, L_0x118051fd8;
L_0x600000a624e0 .cmp/eq 4, L_0x600000a62440, L_0x118052020;
L_0x600000a62620 .cmp/eq 3, v0x600000928120_0, L_0x118052068;
L_0x600000a626c0 .cmp/eq 3, v0x600000928120_0, L_0x1180520b0;
L_0x600000a62760 .concat [ 16 16 0 0], v0x6000009577b0_0, L_0x1180520f8;
L_0x600000a62800 .cmp/eq 32, L_0x600000a62760, L_0x118052140;
S_0x12674efa0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12674e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001577a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001577ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000954cf0_0 .net *"_ivl_11", 0 0, L_0x600000a62a80;  1 drivers
v0x600000954d80_0 .net *"_ivl_12", 15 0, L_0x600000a62b20;  1 drivers
v0x600000954e10_0 .net/s *"_ivl_4", 15 0, L_0x600000a628a0;  1 drivers
v0x600000954ea0_0 .net/s *"_ivl_6", 15 0, L_0x600000a62940;  1 drivers
v0x600000954f30_0 .net/s "a_signed", 7 0, v0x6000009550e0_0;  1 drivers
v0x600000954fc0_0 .net "act_in", 7 0, v0x600000953a80_0;  alias, 1 drivers
v0x600000955050_0 .var "act_out", 7 0;
v0x6000009550e0_0 .var "act_reg", 7 0;
v0x600000955170_0 .net "clear_acc", 0 0, L_0x60000107db20;  alias, 1 drivers
v0x600000955200_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x600000955290_0 .net "enable", 0 0, L_0x60000107ad10;  alias, 1 drivers
v0x600000955320_0 .net "load_weight", 0 0, L_0x60000107eca0;  alias, 1 drivers
v0x6000009553b0_0 .net/s "product", 15 0, L_0x600000a629e0;  1 drivers
v0x600000955440_0 .net/s "product_ext", 31 0, L_0x600000a62bc0;  1 drivers
v0x6000009554d0_0 .net "psum_in", 31 0, v0x60000095ff00_0;  alias, 1 drivers
v0x600000955560_0 .var "psum_out", 31 0;
v0x6000009555f0_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x600000955680_0 .net/s "w_signed", 7 0, v0x6000009557a0_0;  1 drivers
v0x600000955710_0 .net "weight_in", 7 0, L_0x600000a62580;  alias, 1 drivers
v0x6000009557a0_0 .var "weight_reg", 7 0;
L_0x600000a628a0 .extend/s 16, v0x6000009550e0_0;
L_0x600000a62940 .extend/s 16, v0x6000009557a0_0;
L_0x600000a629e0 .arith/mult 16, L_0x600000a628a0, L_0x600000a62940;
L_0x600000a62a80 .part L_0x600000a629e0, 15, 1;
LS_0x600000a62b20_0_0 .concat [ 1 1 1 1], L_0x600000a62a80, L_0x600000a62a80, L_0x600000a62a80, L_0x600000a62a80;
LS_0x600000a62b20_0_4 .concat [ 1 1 1 1], L_0x600000a62a80, L_0x600000a62a80, L_0x600000a62a80, L_0x600000a62a80;
LS_0x600000a62b20_0_8 .concat [ 1 1 1 1], L_0x600000a62a80, L_0x600000a62a80, L_0x600000a62a80, L_0x600000a62a80;
LS_0x600000a62b20_0_12 .concat [ 1 1 1 1], L_0x600000a62a80, L_0x600000a62a80, L_0x600000a62a80, L_0x600000a62a80;
L_0x600000a62b20 .concat [ 4 4 4 4], LS_0x600000a62b20_0_0, LS_0x600000a62b20_0_4, LS_0x600000a62b20_0_8, LS_0x600000a62b20_0_12;
L_0x600000a62bc0 .concat [ 16 16 0 0], L_0x600000a629e0, L_0x600000a62b20;
S_0x12674f110 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e0a240 .param/l "row" 1 7 198, +C4<00>;
L_0x600001070850 .functor BUFZ 8, v0x600000940000_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12674f280 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e0a2c0 .param/l "row" 1 7 198, +C4<01>;
L_0x600001070700 .functor BUFZ 8, v0x6000009402d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12674f3f0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e0a340 .param/l "row" 1 7 198, +C4<010>;
L_0x600001070770 .functor BUFZ 8, v0x6000009405a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x126785400 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e0a3c0 .param/l "row" 1 7 198, +C4<011>;
L_0x600001070620 .functor BUFZ 8, v0x600000940870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x126785570 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e0a440 .param/l "col" 1 7 279, +C4<00>;
L_0x60000107bc60 .functor BUFZ 32, v0x60000094fc30_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000956250_0 .net *"_ivl_2", 31 0, L_0x60000107bc60;  1 drivers
S_0x1267856e0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e0a4c0 .param/l "col" 1 7 279, +C4<01>;
L_0x60000107b800 .functor BUFZ 32, v0x60000094fd50_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000009562e0_0 .net *"_ivl_2", 31 0, L_0x60000107b800;  1 drivers
S_0x12677f600 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e0a540 .param/l "col" 1 7 279, +C4<010>;
L_0x60000107b3a0 .functor BUFZ 32, v0x60000094fe70_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000956370_0 .net *"_ivl_2", 31 0, L_0x60000107b3a0;  1 drivers
S_0x12677f770 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e0a5c0 .param/l "col" 1 7 279, +C4<011>;
L_0x60000107af40 .functor BUFZ 32, L_0x60000107fa30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000956400_0 .net *"_ivl_2", 31 0, L_0x60000107af40;  1 drivers
S_0x12677f8e0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e0a640 .param/l "col" 1 7 206, +C4<00>;
S_0x12677fa50 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e0a6c0 .param/l "col" 1 7 206, +C4<01>;
S_0x12677fbc0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e0a740 .param/l "col" 1 7 206, +C4<010>;
S_0x12677fd30 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x126773170;
 .timescale 0 0;
P_0x600002e0a7c0 .param/l "col" 1 7 206, +C4<011>;
S_0x1267802a0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x1267501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x126780410 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x126780450 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x126780490 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x1267804d0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x126780510 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x126780550 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600001074d20 .functor BUFZ 256, v0x60000092ab50_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001074d90 .functor BUFZ 256, v0x60000092b690_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001074e00 .functor BUFZ 256, v0x60000092a490_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600000929a70_0 .var/i "b", 31 0;
v0x600000929b00 .array "bank_addr", 3 0, 7 0;
v0x600000929b90_0 .net "bank_dma", 1 0, L_0x600000a66760;  1 drivers
v0x600000929c20_0 .var "bank_dma_d", 1 0;
v0x600000929cb0_0 .net "bank_mxu_a", 1 0, L_0x600000a66580;  1 drivers
v0x600000929d40_0 .var "bank_mxu_a_d", 1 0;
v0x600000929dd0_0 .net "bank_mxu_o", 1 0, L_0x600000a66620;  1 drivers
v0x600000929e60_0 .net "bank_mxu_w", 1 0, L_0x600000a664e0;  1 drivers
v0x600000929ef0_0 .var "bank_mxu_w_d", 1 0;
v0x600000929f80 .array "bank_rdata", 3 0;
v0x600000929f80_0 .net v0x600000929f80 0, 255 0, v0x6000009286c0_0; 1 drivers
v0x600000929f80_1 .net v0x600000929f80 1, 255 0, v0x600000928bd0_0; 1 drivers
v0x600000929f80_2 .net v0x600000929f80 2, 255 0, v0x6000009290e0_0; 1 drivers
v0x600000929f80_3 .net v0x600000929f80 3, 255 0, v0x6000009295f0_0; 1 drivers
v0x60000092a010_0 .var "bank_re", 3 0;
v0x60000092a0a0_0 .net "bank_vpu", 1 0, L_0x600000a666c0;  1 drivers
v0x60000092a130_0 .var "bank_vpu_d", 1 0;
v0x60000092a1c0 .array "bank_wdata", 3 0, 255 0;
v0x60000092a250_0 .var "bank_we", 3 0;
v0x60000092a2e0_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x60000092a370_0 .net "dma_addr", 19 0, v0x60000094c5a0_0;  alias, 1 drivers
v0x60000092a400_0 .net "dma_rdata", 255 0, L_0x600001074e00;  alias, 1 drivers
v0x60000092a490_0 .var "dma_rdata_reg", 255 0;
v0x60000092a520_0 .net "dma_re", 0 0, L_0x6000010747e0;  alias, 1 drivers
v0x60000092a5b0_0 .net "dma_ready", 0 0, L_0x600000a66da0;  alias, 1 drivers
v0x60000092a640_0 .net "dma_wdata", 255 0, L_0x600001074700;  alias, 1 drivers
v0x60000092a6d0_0 .net "dma_we", 0 0, L_0x600001074770;  alias, 1 drivers
v0x60000092a760_0 .var "grant_dma", 3 0;
v0x60000092a7f0_0 .var "grant_mxu_a", 3 0;
v0x60000092a880_0 .var "grant_mxu_o", 3 0;
v0x60000092a910_0 .var "grant_mxu_w", 3 0;
v0x60000092a9a0_0 .var "grant_vpu", 3 0;
v0x60000092aa30_0 .net "mxu_a_addr", 19 0, L_0x600000a63980;  alias, 1 drivers
v0x60000092aac0_0 .net "mxu_a_rdata", 255 0, L_0x600001074d20;  alias, 1 drivers
v0x60000092ab50_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000092abe0_0 .net "mxu_a_re", 0 0, L_0x600000a63a20;  alias, 1 drivers
v0x60000092ac70_0 .net "mxu_a_ready", 0 0, L_0x600000a66c60;  alias, 1 drivers
v0x60000092ad00_0 .net "mxu_o_addr", 19 0, L_0x600000a63c00;  alias, 1 drivers
v0x60000092ad90_0 .net "mxu_o_ready", 0 0, L_0x600000a66d00;  alias, 1 drivers
v0x60000092ae20_0 .net "mxu_o_wdata", 255 0, L_0x600000a63de0;  alias, 1 drivers
v0x60000092aeb0_0 .net "mxu_o_we", 0 0, L_0x6000010741c0;  alias, 1 drivers
v0x60000092af40_0 .net "mxu_w_addr", 19 0, L_0x600000a63700;  alias, 1 drivers
v0x60000092afd0_0 .net "mxu_w_rdata", 255 0, v0x60000092b060_0;  alias, 1 drivers
v0x60000092b060_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000092b0f0_0 .net "mxu_w_re", 0 0, L_0x600000a637a0;  alias, 1 drivers
v0x60000092b180_0 .net "mxu_w_ready", 0 0, L_0x600000a66b20;  alias, 1 drivers
v0x60000092b210_0 .var "req_dma", 3 0;
v0x60000092b2a0_0 .var "req_mxu_a", 3 0;
v0x60000092b330_0 .var "req_mxu_o", 3 0;
v0x60000092b3c0_0 .var "req_mxu_w", 3 0;
v0x60000092b450_0 .var "req_vpu", 3 0;
v0x60000092b4e0_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x60000092b570_0 .net "vpu_addr", 19 0, v0x60000092cea0_0;  alias, 1 drivers
v0x60000092b600_0 .net "vpu_rdata", 255 0, L_0x600001074d90;  alias, 1 drivers
v0x60000092b690_0 .var "vpu_rdata_reg", 255 0;
v0x60000092b720_0 .net "vpu_re", 0 0, L_0x6000010745b0;  alias, 1 drivers
v0x60000092b7b0_0 .net "vpu_ready", 0 0, L_0x600000a66bc0;  alias, 1 drivers
v0x60000092b840_0 .net "vpu_wdata", 255 0, L_0x6000010744d0;  alias, 1 drivers
v0x60000092b8d0_0 .net "vpu_we", 0 0, L_0x600001074540;  alias, 1 drivers
v0x60000092b960_0 .net "word_dma", 7 0, L_0x600000a66a80;  1 drivers
v0x60000092b9f0_0 .net "word_mxu_a", 7 0, L_0x600000a668a0;  1 drivers
v0x60000092ba80_0 .net "word_mxu_o", 7 0, L_0x600000a66940;  1 drivers
v0x60000092bb10_0 .net "word_mxu_w", 7 0, L_0x600000a66800;  1 drivers
v0x60000092bba0_0 .net "word_vpu", 7 0, L_0x600000a669e0;  1 drivers
E_0x600002e0afc0/0 .event anyedge, v0x600000929ef0_0, v0x6000009286c0_0, v0x600000928bd0_0, v0x6000009290e0_0;
E_0x600002e0afc0/1 .event anyedge, v0x6000009295f0_0, v0x600000929d40_0, v0x60000092a130_0, v0x600000929c20_0;
E_0x600002e0afc0 .event/or E_0x600002e0afc0/0, E_0x600002e0afc0/1;
E_0x600002e0b040/0 .event anyedge, v0x60000092b3c0_0, v0x60000092b2a0_0, v0x60000092b330_0, v0x60000092b450_0;
E_0x600002e0b040/1 .event anyedge, v0x60000092b210_0, v0x60000092a910_0, v0x60000092bb10_0, v0x60000092a7f0_0;
E_0x600002e0b040/2 .event anyedge, v0x60000092b9f0_0, v0x60000092a880_0, v0x60000092ba80_0, v0x60000092ae20_0;
E_0x600002e0b040/3 .event anyedge, v0x60000092a9a0_0, v0x60000092bba0_0, v0x60000092b840_0, v0x60000092b8d0_0;
E_0x600002e0b040/4 .event anyedge, v0x60000092b720_0, v0x60000092a760_0, v0x60000092b960_0, v0x60000094c870_0;
E_0x600002e0b040/5 .event anyedge, v0x60000094c990_0, v0x60000094c6c0_0;
E_0x600002e0b040 .event/or E_0x600002e0b040/0, E_0x600002e0b040/1, E_0x600002e0b040/2, E_0x600002e0b040/3, E_0x600002e0b040/4, E_0x600002e0b040/5;
E_0x600002e0b080/0 .event anyedge, v0x60000092b0f0_0, v0x600000929e60_0, v0x60000092abe0_0, v0x600000929cb0_0;
E_0x600002e0b080/1 .event anyedge, v0x60000092aeb0_0, v0x600000929dd0_0, v0x60000092b8d0_0, v0x60000092b720_0;
E_0x600002e0b080/2 .event anyedge, v0x60000092a0a0_0, v0x60000094c990_0, v0x60000094c6c0_0, v0x600000929b90_0;
E_0x600002e0b080 .event/or E_0x600002e0b080/0, E_0x600002e0b080/1, E_0x600002e0b080/2;
L_0x600000a65fe0 .part v0x60000092a250_0, 0, 1;
L_0x600000a66080 .part v0x60000092a010_0, 0, 1;
L_0x600000a66120 .part v0x60000092a250_0, 1, 1;
L_0x600000a661c0 .part v0x60000092a010_0, 1, 1;
L_0x600000a66260 .part v0x60000092a250_0, 2, 1;
L_0x600000a66300 .part v0x60000092a010_0, 2, 1;
L_0x600000a663a0 .part v0x60000092a250_0, 3, 1;
L_0x600000a66440 .part v0x60000092a010_0, 3, 1;
L_0x600000a664e0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x600000a63700 (v0x600000929830_0) S_0x126781380;
L_0x600000a66580 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x600000a63980 (v0x600000929830_0) S_0x126781380;
L_0x600000a66620 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x600000a63c00 (v0x600000929830_0) S_0x126781380;
L_0x600000a666c0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, v0x60000092cea0_0 (v0x600000929830_0) S_0x126781380;
L_0x600000a66760 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, v0x60000094c5a0_0 (v0x600000929830_0) S_0x126781380;
L_0x600000a66800 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x600000a63700 (v0x600000929950_0) S_0x1267814f0;
L_0x600000a668a0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x600000a63980 (v0x600000929950_0) S_0x1267814f0;
L_0x600000a66940 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x600000a63c00 (v0x600000929950_0) S_0x1267814f0;
L_0x600000a669e0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, v0x60000092cea0_0 (v0x600000929950_0) S_0x1267814f0;
L_0x600000a66a80 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, v0x60000094c5a0_0 (v0x600000929950_0) S_0x1267814f0;
L_0x600000a66b20 .part/v v0x60000092a910_0, L_0x600000a664e0, 1;
L_0x600000a66c60 .part/v v0x60000092a7f0_0, L_0x600000a66580, 1;
L_0x600000a66d00 .part/v v0x60000092a880_0, L_0x600000a66620, 1;
L_0x600000a66bc0 .part/v v0x60000092a9a0_0, L_0x600000a666c0, 1;
L_0x600000a66da0 .part/v v0x60000092a760_0, L_0x600000a66760, 1;
S_0x126780800 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x1267802a0;
 .timescale 0 0;
P_0x600002e0b0c0 .param/l "i" 1 9 184, +C4<00>;
S_0x126780970 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x126780800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001576f80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001576fc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000929b00_0 .array/port v0x600000929b00, 0;
v0x600000928480_0 .net "addr", 7 0, v0x600000929b00_0;  1 drivers
v0x600000928510_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x6000009285a0_0 .var/i "i", 31 0;
v0x600000928630 .array "mem", 255 0, 255 0;
v0x6000009286c0_0 .var "rdata", 255 0;
v0x600000928750_0 .net "re", 0 0, L_0x600000a66080;  1 drivers
v0x60000092a1c0_0 .array/port v0x60000092a1c0, 0;
v0x6000009287e0_0 .net "wdata", 255 0, v0x60000092a1c0_0;  1 drivers
v0x600000928870_0 .net "we", 0 0, L_0x600000a65fe0;  1 drivers
E_0x600002e0b1c0 .event posedge, v0x60000094b8d0_0;
S_0x126780ae0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x1267802a0;
 .timescale 0 0;
P_0x600002e0b240 .param/l "i" 1 9 184, +C4<01>;
S_0x126780c50 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x126780ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001577b00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001577b40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000929b00_1 .array/port v0x600000929b00, 1;
v0x600000928990_0 .net "addr", 7 0, v0x600000929b00_1;  1 drivers
v0x600000928a20_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x600000928ab0_0 .var/i "i", 31 0;
v0x600000928b40 .array "mem", 255 0, 255 0;
v0x600000928bd0_0 .var "rdata", 255 0;
v0x600000928c60_0 .net "re", 0 0, L_0x600000a661c0;  1 drivers
v0x60000092a1c0_1 .array/port v0x60000092a1c0, 1;
v0x600000928cf0_0 .net "wdata", 255 0, v0x60000092a1c0_1;  1 drivers
v0x600000928d80_0 .net "we", 0 0, L_0x600000a66120;  1 drivers
S_0x126780dc0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x1267802a0;
 .timescale 0 0;
P_0x600002e0b380 .param/l "i" 1 9 184, +C4<010>;
S_0x126780f30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x126780dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001577b80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001577bc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000929b00_2 .array/port v0x600000929b00, 2;
v0x600000928ea0_0 .net "addr", 7 0, v0x600000929b00_2;  1 drivers
v0x600000928f30_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x600000928fc0_0 .var/i "i", 31 0;
v0x600000929050 .array "mem", 255 0, 255 0;
v0x6000009290e0_0 .var "rdata", 255 0;
v0x600000929170_0 .net "re", 0 0, L_0x600000a66300;  1 drivers
v0x60000092a1c0_2 .array/port v0x60000092a1c0, 2;
v0x600000929200_0 .net "wdata", 255 0, v0x60000092a1c0_2;  1 drivers
v0x600000929290_0 .net "we", 0 0, L_0x600000a66260;  1 drivers
S_0x1267810a0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x1267802a0;
 .timescale 0 0;
P_0x600002e0b4c0 .param/l "i" 1 9 184, +C4<011>;
S_0x126781210 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1267810a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001577c00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001577c40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000929b00_3 .array/port v0x600000929b00, 3;
v0x6000009293b0_0 .net "addr", 7 0, v0x600000929b00_3;  1 drivers
v0x600000929440_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x6000009294d0_0 .var/i "i", 31 0;
v0x600000929560 .array "mem", 255 0, 255 0;
v0x6000009295f0_0 .var "rdata", 255 0;
v0x600000929680_0 .net "re", 0 0, L_0x600000a66440;  1 drivers
v0x60000092a1c0_3 .array/port v0x60000092a1c0, 3;
v0x600000929710_0 .net "wdata", 255 0, v0x60000092a1c0_3;  1 drivers
v0x6000009297a0_0 .net "we", 0 0, L_0x600000a663a0;  1 drivers
S_0x126781380 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x1267802a0;
 .timescale 0 0;
v0x600000929830_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x126781380
TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank ;
    %load/vec4 v0x600000929830_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600000929830_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x1267814f0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x1267802a0;
 .timescale 0 0;
v0x600000929950_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x1267814f0
TD_tb_e2e_multi_gemm.dut.sram_inst.get_word ;
    %load/vec4 v0x600000929950_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x126781860 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x1267501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x127009800 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x127009840 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x127009880 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1270098c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x127009900 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x127009940 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x127009980 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1270099c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x127009a00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x127009a40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x127009a80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x127009ac0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x127009b00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x127009b40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x127009b80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x127009bc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x127009c00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x127009c40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x127009c80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x127009cc0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x127009d00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x127009d40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x127009d80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x127009dc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x127009e00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x127009e40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x127009e80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x127009ec0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x127009f00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600001074310 .functor BUFZ 256, L_0x600000a657c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001074380 .functor BUFZ 256, L_0x600000a65900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000010743f0 .functor BUFZ 1, v0x60000092c630_0, C4<0>, C4<0>, C4<0>;
L_0x6000010744d0 .functor BUFZ 256, v0x60000092d200_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001074540 .functor BUFZ 1, v0x60000092d320_0, C4<0>, C4<0>, C4<0>;
L_0x6000010745b0 .functor BUFZ 1, v0x60000092d050_0, C4<0>, C4<0>, C4<0>;
v0x60000092bc30_0 .net *"_ivl_48", 255 0, L_0x600000a657c0;  1 drivers
v0x60000092bcc0_0 .net *"_ivl_50", 6 0, L_0x600000a65860;  1 drivers
L_0x118052848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000092bd50_0 .net *"_ivl_53", 1 0, L_0x118052848;  1 drivers
v0x60000092bde0_0 .net *"_ivl_56", 255 0, L_0x600000a65900;  1 drivers
v0x60000092be70_0 .net *"_ivl_58", 6 0, L_0x600000a659a0;  1 drivers
L_0x118052890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000092bf00_0 .net *"_ivl_61", 1 0, L_0x118052890;  1 drivers
L_0x1180528d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000092c000_0 .net/2u *"_ivl_64", 2 0, L_0x1180528d8;  1 drivers
v0x60000092c090_0 .var "addr_reg", 19 0;
v0x60000092c120_0 .var "alu_result", 255 0;
v0x60000092c1b0_0 .net "clk", 0 0, v0x600000922eb0_0;  alias, 1 drivers
v0x60000092c240_0 .net "cmd", 127 0, v0x60000094f960_0;  alias, 1 drivers
v0x60000092c2d0_0 .net "cmd_done", 0 0, L_0x6000010743f0;  alias, 1 drivers
v0x60000092c360_0 .net "cmd_ready", 0 0, L_0x600000a65a40;  alias, 1 drivers
v0x60000092c3f0_0 .var "cmd_reg", 127 0;
v0x60000092c480_0 .net "cmd_valid", 0 0, L_0x600001070d90;  alias, 1 drivers
v0x60000092c510_0 .net "count", 15 0, L_0x600000a65720;  1 drivers
v0x60000092c5a0_0 .var "count_reg", 15 0;
v0x60000092c630_0 .var "done_reg", 0 0;
v0x60000092c6c0_0 .var "elem_count", 15 0;
v0x60000092c750_0 .net "imm", 15 0, L_0x600000a655e0;  1 drivers
v0x60000092c7e0_0 .var "imm_reg", 15 0;
v0x60000092c870_0 .var/i "lane", 31 0;
v0x60000092c900 .array "lane_a", 15 0;
v0x60000092c900_0 .net v0x60000092c900 0, 15 0, L_0x600000a63f20; 1 drivers
v0x60000092c900_1 .net v0x60000092c900 1, 15 0, L_0x600000a64000; 1 drivers
v0x60000092c900_2 .net v0x60000092c900 2, 15 0, L_0x600000a64140; 1 drivers
v0x60000092c900_3 .net v0x60000092c900 3, 15 0, L_0x600000a64280; 1 drivers
v0x60000092c900_4 .net v0x60000092c900 4, 15 0, L_0x600000a643c0; 1 drivers
v0x60000092c900_5 .net v0x60000092c900 5, 15 0, L_0x600000a64500; 1 drivers
v0x60000092c900_6 .net v0x60000092c900 6, 15 0, L_0x600000a64640; 1 drivers
v0x60000092c900_7 .net v0x60000092c900 7, 15 0, L_0x600000a64780; 1 drivers
v0x60000092c900_8 .net v0x60000092c900 8, 15 0, L_0x600000a648c0; 1 drivers
v0x60000092c900_9 .net v0x60000092c900 9, 15 0, L_0x600000a64a00; 1 drivers
v0x60000092c900_10 .net v0x60000092c900 10, 15 0, L_0x600000a64be0; 1 drivers
v0x60000092c900_11 .net v0x60000092c900 11, 15 0, L_0x600000a64c80; 1 drivers
v0x60000092c900_12 .net v0x60000092c900 12, 15 0, L_0x600000a64dc0; 1 drivers
v0x60000092c900_13 .net v0x60000092c900 13, 15 0, L_0x600000a64f00; 1 drivers
v0x60000092c900_14 .net v0x60000092c900 14, 15 0, L_0x600000a65040; 1 drivers
v0x60000092c900_15 .net v0x60000092c900 15, 15 0, L_0x600000a65180; 1 drivers
v0x60000092c990 .array "lane_b", 15 0;
v0x60000092c990_0 .net v0x60000092c990 0, 15 0, L_0x600000a68640; 1 drivers
v0x60000092c990_1 .net v0x60000092c990 1, 15 0, L_0x600000a640a0; 1 drivers
v0x60000092c990_2 .net v0x60000092c990 2, 15 0, L_0x600000a641e0; 1 drivers
v0x60000092c990_3 .net v0x60000092c990 3, 15 0, L_0x600000a64320; 1 drivers
v0x60000092c990_4 .net v0x60000092c990 4, 15 0, L_0x600000a64460; 1 drivers
v0x60000092c990_5 .net v0x60000092c990 5, 15 0, L_0x600000a645a0; 1 drivers
v0x60000092c990_6 .net v0x60000092c990 6, 15 0, L_0x600000a646e0; 1 drivers
v0x60000092c990_7 .net v0x60000092c990 7, 15 0, L_0x600000a64820; 1 drivers
v0x60000092c990_8 .net v0x60000092c990 8, 15 0, L_0x600000a64960; 1 drivers
v0x60000092c990_9 .net v0x60000092c990 9, 15 0, L_0x600000a64b40; 1 drivers
v0x60000092c990_10 .net v0x60000092c990 10, 15 0, L_0x600000a64aa0; 1 drivers
v0x60000092c990_11 .net v0x60000092c990 11, 15 0, L_0x600000a64d20; 1 drivers
v0x60000092c990_12 .net v0x60000092c990 12, 15 0, L_0x600000a64e60; 1 drivers
v0x60000092c990_13 .net v0x60000092c990 13, 15 0, L_0x600000a64fa0; 1 drivers
v0x60000092c990_14 .net v0x60000092c990 14, 15 0, L_0x600000a650e0; 1 drivers
v0x60000092c990_15 .net v0x60000092c990 15, 15 0, L_0x600000a65220; 1 drivers
v0x60000092ca20 .array "lane_result", 15 0, 15 0;
v0x60000092cab0_0 .net "mem_addr", 19 0, L_0x600000a65680;  1 drivers
v0x60000092cb40_0 .var "mem_addr_reg", 19 0;
v0x60000092cbd0_0 .net "opcode", 7 0, L_0x600000a652c0;  1 drivers
v0x60000092cc60_0 .var "reduce_result", 15 0;
v0x60000092ccf0 .array "reduce_tree", 79 0, 15 0;
v0x60000092cd80_0 .net "rst_n", 0 0, v0x600000923840_0;  alias, 1 drivers
v0x60000092ce10_0 .net "sram_addr", 19 0, v0x60000092cea0_0;  alias, 1 drivers
v0x60000092cea0_0 .var "sram_addr_reg", 19 0;
v0x60000092cf30_0 .net "sram_rdata", 255 0, L_0x600001074d90;  alias, 1 drivers
v0x60000092cfc0_0 .net "sram_re", 0 0, L_0x6000010745b0;  alias, 1 drivers
v0x60000092d050_0 .var "sram_re_reg", 0 0;
v0x60000092d0e0_0 .net "sram_ready", 0 0, L_0x600000a66bc0;  alias, 1 drivers
v0x60000092d170_0 .net "sram_wdata", 255 0, L_0x6000010744d0;  alias, 1 drivers
v0x60000092d200_0 .var "sram_wdata_reg", 255 0;
v0x60000092d290_0 .net "sram_we", 0 0, L_0x600001074540;  alias, 1 drivers
v0x60000092d320_0 .var "sram_we_reg", 0 0;
v0x60000092d3b0_0 .var/i "stage", 31 0;
v0x60000092d440_0 .var "state", 2 0;
v0x60000092d4d0_0 .net "subop", 7 0, L_0x600000a65360;  1 drivers
v0x60000092d560_0 .var "subop_reg", 7 0;
v0x60000092d5f0_0 .net "vd", 4 0, L_0x600000a65400;  1 drivers
v0x60000092d680_0 .var "vd_reg", 4 0;
v0x60000092d710 .array "vrf", 31 0, 255 0;
v0x60000092d7a0_0 .net "vs1", 4 0, L_0x600000a654a0;  1 drivers
v0x60000092d830_0 .net "vs1_data", 255 0, L_0x600001074310;  1 drivers
v0x60000092d8c0_0 .var "vs1_reg", 4 0;
v0x60000092d950_0 .net "vs2", 4 0, L_0x600000a65540;  1 drivers
v0x60000092d9e0_0 .net "vs2_data", 255 0, L_0x600001074380;  1 drivers
v0x60000092da70_0 .var "vs2_reg", 4 0;
E_0x600002e0bdc0/0 .event anyedge, v0x60000092c900_0, v0x60000092c900_1, v0x60000092c900_2, v0x60000092c900_3;
E_0x600002e0bdc0/1 .event anyedge, v0x60000092c900_4, v0x60000092c900_5, v0x60000092c900_6, v0x60000092c900_7;
E_0x600002e0bdc0/2 .event anyedge, v0x60000092c900_8, v0x60000092c900_9, v0x60000092c900_10, v0x60000092c900_11;
E_0x600002e0bdc0/3 .event anyedge, v0x60000092c900_12, v0x60000092c900_13, v0x60000092c900_14, v0x60000092c900_15;
v0x60000092ccf0_0 .array/port v0x60000092ccf0, 0;
v0x60000092ccf0_1 .array/port v0x60000092ccf0, 1;
v0x60000092ccf0_2 .array/port v0x60000092ccf0, 2;
E_0x600002e0bdc0/4 .event anyedge, v0x60000092d560_0, v0x60000092ccf0_0, v0x60000092ccf0_1, v0x60000092ccf0_2;
v0x60000092ccf0_3 .array/port v0x60000092ccf0, 3;
v0x60000092ccf0_4 .array/port v0x60000092ccf0, 4;
v0x60000092ccf0_5 .array/port v0x60000092ccf0, 5;
v0x60000092ccf0_6 .array/port v0x60000092ccf0, 6;
E_0x600002e0bdc0/5 .event anyedge, v0x60000092ccf0_3, v0x60000092ccf0_4, v0x60000092ccf0_5, v0x60000092ccf0_6;
v0x60000092ccf0_7 .array/port v0x60000092ccf0, 7;
v0x60000092ccf0_8 .array/port v0x60000092ccf0, 8;
v0x60000092ccf0_9 .array/port v0x60000092ccf0, 9;
v0x60000092ccf0_10 .array/port v0x60000092ccf0, 10;
E_0x600002e0bdc0/6 .event anyedge, v0x60000092ccf0_7, v0x60000092ccf0_8, v0x60000092ccf0_9, v0x60000092ccf0_10;
v0x60000092ccf0_11 .array/port v0x60000092ccf0, 11;
v0x60000092ccf0_12 .array/port v0x60000092ccf0, 12;
v0x60000092ccf0_13 .array/port v0x60000092ccf0, 13;
v0x60000092ccf0_14 .array/port v0x60000092ccf0, 14;
E_0x600002e0bdc0/7 .event anyedge, v0x60000092ccf0_11, v0x60000092ccf0_12, v0x60000092ccf0_13, v0x60000092ccf0_14;
v0x60000092ccf0_15 .array/port v0x60000092ccf0, 15;
v0x60000092ccf0_16 .array/port v0x60000092ccf0, 16;
v0x60000092ccf0_17 .array/port v0x60000092ccf0, 17;
v0x60000092ccf0_18 .array/port v0x60000092ccf0, 18;
E_0x600002e0bdc0/8 .event anyedge, v0x60000092ccf0_15, v0x60000092ccf0_16, v0x60000092ccf0_17, v0x60000092ccf0_18;
v0x60000092ccf0_19 .array/port v0x60000092ccf0, 19;
v0x60000092ccf0_20 .array/port v0x60000092ccf0, 20;
v0x60000092ccf0_21 .array/port v0x60000092ccf0, 21;
v0x60000092ccf0_22 .array/port v0x60000092ccf0, 22;
E_0x600002e0bdc0/9 .event anyedge, v0x60000092ccf0_19, v0x60000092ccf0_20, v0x60000092ccf0_21, v0x60000092ccf0_22;
v0x60000092ccf0_23 .array/port v0x60000092ccf0, 23;
v0x60000092ccf0_24 .array/port v0x60000092ccf0, 24;
v0x60000092ccf0_25 .array/port v0x60000092ccf0, 25;
v0x60000092ccf0_26 .array/port v0x60000092ccf0, 26;
E_0x600002e0bdc0/10 .event anyedge, v0x60000092ccf0_23, v0x60000092ccf0_24, v0x60000092ccf0_25, v0x60000092ccf0_26;
v0x60000092ccf0_27 .array/port v0x60000092ccf0, 27;
v0x60000092ccf0_28 .array/port v0x60000092ccf0, 28;
v0x60000092ccf0_29 .array/port v0x60000092ccf0, 29;
v0x60000092ccf0_30 .array/port v0x60000092ccf0, 30;
E_0x600002e0bdc0/11 .event anyedge, v0x60000092ccf0_27, v0x60000092ccf0_28, v0x60000092ccf0_29, v0x60000092ccf0_30;
v0x60000092ccf0_31 .array/port v0x60000092ccf0, 31;
v0x60000092ccf0_32 .array/port v0x60000092ccf0, 32;
v0x60000092ccf0_33 .array/port v0x60000092ccf0, 33;
v0x60000092ccf0_34 .array/port v0x60000092ccf0, 34;
E_0x600002e0bdc0/12 .event anyedge, v0x60000092ccf0_31, v0x60000092ccf0_32, v0x60000092ccf0_33, v0x60000092ccf0_34;
v0x60000092ccf0_35 .array/port v0x60000092ccf0, 35;
v0x60000092ccf0_36 .array/port v0x60000092ccf0, 36;
v0x60000092ccf0_37 .array/port v0x60000092ccf0, 37;
v0x60000092ccf0_38 .array/port v0x60000092ccf0, 38;
E_0x600002e0bdc0/13 .event anyedge, v0x60000092ccf0_35, v0x60000092ccf0_36, v0x60000092ccf0_37, v0x60000092ccf0_38;
v0x60000092ccf0_39 .array/port v0x60000092ccf0, 39;
v0x60000092ccf0_40 .array/port v0x60000092ccf0, 40;
v0x60000092ccf0_41 .array/port v0x60000092ccf0, 41;
v0x60000092ccf0_42 .array/port v0x60000092ccf0, 42;
E_0x600002e0bdc0/14 .event anyedge, v0x60000092ccf0_39, v0x60000092ccf0_40, v0x60000092ccf0_41, v0x60000092ccf0_42;
v0x60000092ccf0_43 .array/port v0x60000092ccf0, 43;
v0x60000092ccf0_44 .array/port v0x60000092ccf0, 44;
v0x60000092ccf0_45 .array/port v0x60000092ccf0, 45;
v0x60000092ccf0_46 .array/port v0x60000092ccf0, 46;
E_0x600002e0bdc0/15 .event anyedge, v0x60000092ccf0_43, v0x60000092ccf0_44, v0x60000092ccf0_45, v0x60000092ccf0_46;
v0x60000092ccf0_47 .array/port v0x60000092ccf0, 47;
v0x60000092ccf0_48 .array/port v0x60000092ccf0, 48;
v0x60000092ccf0_49 .array/port v0x60000092ccf0, 49;
v0x60000092ccf0_50 .array/port v0x60000092ccf0, 50;
E_0x600002e0bdc0/16 .event anyedge, v0x60000092ccf0_47, v0x60000092ccf0_48, v0x60000092ccf0_49, v0x60000092ccf0_50;
v0x60000092ccf0_51 .array/port v0x60000092ccf0, 51;
v0x60000092ccf0_52 .array/port v0x60000092ccf0, 52;
v0x60000092ccf0_53 .array/port v0x60000092ccf0, 53;
v0x60000092ccf0_54 .array/port v0x60000092ccf0, 54;
E_0x600002e0bdc0/17 .event anyedge, v0x60000092ccf0_51, v0x60000092ccf0_52, v0x60000092ccf0_53, v0x60000092ccf0_54;
v0x60000092ccf0_55 .array/port v0x60000092ccf0, 55;
v0x60000092ccf0_56 .array/port v0x60000092ccf0, 56;
v0x60000092ccf0_57 .array/port v0x60000092ccf0, 57;
v0x60000092ccf0_58 .array/port v0x60000092ccf0, 58;
E_0x600002e0bdc0/18 .event anyedge, v0x60000092ccf0_55, v0x60000092ccf0_56, v0x60000092ccf0_57, v0x60000092ccf0_58;
v0x60000092ccf0_59 .array/port v0x60000092ccf0, 59;
v0x60000092ccf0_60 .array/port v0x60000092ccf0, 60;
v0x60000092ccf0_61 .array/port v0x60000092ccf0, 61;
v0x60000092ccf0_62 .array/port v0x60000092ccf0, 62;
E_0x600002e0bdc0/19 .event anyedge, v0x60000092ccf0_59, v0x60000092ccf0_60, v0x60000092ccf0_61, v0x60000092ccf0_62;
v0x60000092ccf0_63 .array/port v0x60000092ccf0, 63;
v0x60000092ccf0_64 .array/port v0x60000092ccf0, 64;
v0x60000092ccf0_65 .array/port v0x60000092ccf0, 65;
v0x60000092ccf0_66 .array/port v0x60000092ccf0, 66;
E_0x600002e0bdc0/20 .event anyedge, v0x60000092ccf0_63, v0x60000092ccf0_64, v0x60000092ccf0_65, v0x60000092ccf0_66;
v0x60000092ccf0_67 .array/port v0x60000092ccf0, 67;
v0x60000092ccf0_68 .array/port v0x60000092ccf0, 68;
v0x60000092ccf0_69 .array/port v0x60000092ccf0, 69;
v0x60000092ccf0_70 .array/port v0x60000092ccf0, 70;
E_0x600002e0bdc0/21 .event anyedge, v0x60000092ccf0_67, v0x60000092ccf0_68, v0x60000092ccf0_69, v0x60000092ccf0_70;
v0x60000092ccf0_71 .array/port v0x60000092ccf0, 71;
v0x60000092ccf0_72 .array/port v0x60000092ccf0, 72;
v0x60000092ccf0_73 .array/port v0x60000092ccf0, 73;
v0x60000092ccf0_74 .array/port v0x60000092ccf0, 74;
E_0x600002e0bdc0/22 .event anyedge, v0x60000092ccf0_71, v0x60000092ccf0_72, v0x60000092ccf0_73, v0x60000092ccf0_74;
v0x60000092ccf0_75 .array/port v0x60000092ccf0, 75;
v0x60000092ccf0_76 .array/port v0x60000092ccf0, 76;
v0x60000092ccf0_77 .array/port v0x60000092ccf0, 77;
v0x60000092ccf0_78 .array/port v0x60000092ccf0, 78;
E_0x600002e0bdc0/23 .event anyedge, v0x60000092ccf0_75, v0x60000092ccf0_76, v0x60000092ccf0_77, v0x60000092ccf0_78;
v0x60000092ccf0_79 .array/port v0x60000092ccf0, 79;
E_0x600002e0bdc0/24 .event anyedge, v0x60000092ccf0_79;
E_0x600002e0bdc0 .event/or E_0x600002e0bdc0/0, E_0x600002e0bdc0/1, E_0x600002e0bdc0/2, E_0x600002e0bdc0/3, E_0x600002e0bdc0/4, E_0x600002e0bdc0/5, E_0x600002e0bdc0/6, E_0x600002e0bdc0/7, E_0x600002e0bdc0/8, E_0x600002e0bdc0/9, E_0x600002e0bdc0/10, E_0x600002e0bdc0/11, E_0x600002e0bdc0/12, E_0x600002e0bdc0/13, E_0x600002e0bdc0/14, E_0x600002e0bdc0/15, E_0x600002e0bdc0/16, E_0x600002e0bdc0/17, E_0x600002e0bdc0/18, E_0x600002e0bdc0/19, E_0x600002e0bdc0/20, E_0x600002e0bdc0/21, E_0x600002e0bdc0/22, E_0x600002e0bdc0/23, E_0x600002e0bdc0/24;
L_0x600000a63f20 .part L_0x600001074310, 0, 16;
L_0x600000a68640 .part L_0x600001074380, 0, 16;
L_0x600000a64000 .part L_0x600001074310, 16, 16;
L_0x600000a640a0 .part L_0x600001074380, 16, 16;
L_0x600000a64140 .part L_0x600001074310, 32, 16;
L_0x600000a641e0 .part L_0x600001074380, 32, 16;
L_0x600000a64280 .part L_0x600001074310, 48, 16;
L_0x600000a64320 .part L_0x600001074380, 48, 16;
L_0x600000a643c0 .part L_0x600001074310, 64, 16;
L_0x600000a64460 .part L_0x600001074380, 64, 16;
L_0x600000a64500 .part L_0x600001074310, 80, 16;
L_0x600000a645a0 .part L_0x600001074380, 80, 16;
L_0x600000a64640 .part L_0x600001074310, 96, 16;
L_0x600000a646e0 .part L_0x600001074380, 96, 16;
L_0x600000a64780 .part L_0x600001074310, 112, 16;
L_0x600000a64820 .part L_0x600001074380, 112, 16;
L_0x600000a648c0 .part L_0x600001074310, 128, 16;
L_0x600000a64960 .part L_0x600001074380, 128, 16;
L_0x600000a64a00 .part L_0x600001074310, 144, 16;
L_0x600000a64b40 .part L_0x600001074380, 144, 16;
L_0x600000a64be0 .part L_0x600001074310, 160, 16;
L_0x600000a64aa0 .part L_0x600001074380, 160, 16;
L_0x600000a64c80 .part L_0x600001074310, 176, 16;
L_0x600000a64d20 .part L_0x600001074380, 176, 16;
L_0x600000a64dc0 .part L_0x600001074310, 192, 16;
L_0x600000a64e60 .part L_0x600001074380, 192, 16;
L_0x600000a64f00 .part L_0x600001074310, 208, 16;
L_0x600000a64fa0 .part L_0x600001074380, 208, 16;
L_0x600000a65040 .part L_0x600001074310, 224, 16;
L_0x600000a650e0 .part L_0x600001074380, 224, 16;
L_0x600000a65180 .part L_0x600001074310, 240, 16;
L_0x600000a65220 .part L_0x600001074380, 240, 16;
L_0x600000a652c0 .part v0x60000094f960_0, 120, 8;
L_0x600000a65360 .part v0x60000094f960_0, 112, 8;
L_0x600000a65400 .part v0x60000094f960_0, 107, 5;
L_0x600000a654a0 .part v0x60000094f960_0, 102, 5;
L_0x600000a65540 .part v0x60000094f960_0, 97, 5;
L_0x600000a655e0 .part v0x60000094f960_0, 32, 16;
L_0x600000a65680 .part v0x60000094f960_0, 76, 20;
L_0x600000a65720 .part v0x60000094f960_0, 48, 16;
L_0x600000a657c0 .array/port v0x60000092d710, L_0x600000a65860;
L_0x600000a65860 .concat [ 5 2 0 0], v0x60000092d8c0_0, L_0x118052848;
L_0x600000a65900 .array/port v0x60000092d710, L_0x600000a659a0;
L_0x600000a659a0 .concat [ 5 2 0 0], v0x60000092da70_0, L_0x118052890;
L_0x600000a65a40 .cmp/eq 3, v0x60000092d440_0, L_0x1180528d8;
S_0x126781ce0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0be00 .param/l "i" 1 10 137, +C4<00>;
v0x60000092ca20_0 .array/port v0x60000092ca20, 0;
v0x60000092ca20_1 .array/port v0x60000092ca20, 1;
v0x60000092ca20_2 .array/port v0x60000092ca20, 2;
v0x60000092ca20_3 .array/port v0x60000092ca20, 3;
E_0x600002e0be80/0 .event anyedge, v0x60000092ca20_0, v0x60000092ca20_1, v0x60000092ca20_2, v0x60000092ca20_3;
v0x60000092ca20_4 .array/port v0x60000092ca20, 4;
v0x60000092ca20_5 .array/port v0x60000092ca20, 5;
v0x60000092ca20_6 .array/port v0x60000092ca20, 6;
v0x60000092ca20_7 .array/port v0x60000092ca20, 7;
E_0x600002e0be80/1 .event anyedge, v0x60000092ca20_4, v0x60000092ca20_5, v0x60000092ca20_6, v0x60000092ca20_7;
v0x60000092ca20_8 .array/port v0x60000092ca20, 8;
v0x60000092ca20_9 .array/port v0x60000092ca20, 9;
v0x60000092ca20_10 .array/port v0x60000092ca20, 10;
v0x60000092ca20_11 .array/port v0x60000092ca20, 11;
E_0x600002e0be80/2 .event anyedge, v0x60000092ca20_8, v0x60000092ca20_9, v0x60000092ca20_10, v0x60000092ca20_11;
v0x60000092ca20_12 .array/port v0x60000092ca20, 12;
v0x60000092ca20_13 .array/port v0x60000092ca20, 13;
v0x60000092ca20_14 .array/port v0x60000092ca20, 14;
v0x60000092ca20_15 .array/port v0x60000092ca20, 15;
E_0x600002e0be80/3 .event anyedge, v0x60000092ca20_12, v0x60000092ca20_13, v0x60000092ca20_14, v0x60000092ca20_15;
E_0x600002e0be80 .event/or E_0x600002e0be80/0, E_0x600002e0be80/1, E_0x600002e0be80/2, E_0x600002e0be80/3;
E_0x600002e0bec0/0 .event anyedge, v0x60000092d560_0, v0x60000092c900_0, v0x60000092c900_1, v0x60000092c900_2;
E_0x600002e0bec0/1 .event anyedge, v0x60000092c900_3, v0x60000092c900_4, v0x60000092c900_5, v0x60000092c900_6;
E_0x600002e0bec0/2 .event anyedge, v0x60000092c900_7, v0x60000092c900_8, v0x60000092c900_9, v0x60000092c900_10;
E_0x600002e0bec0/3 .event anyedge, v0x60000092c900_11, v0x60000092c900_12, v0x60000092c900_13, v0x60000092c900_14;
E_0x600002e0bec0/4 .event anyedge, v0x60000092c900_15, v0x60000092c990_0, v0x60000092c990_1, v0x60000092c990_2;
E_0x600002e0bec0/5 .event anyedge, v0x60000092c990_3, v0x60000092c990_4, v0x60000092c990_5, v0x60000092c990_6;
E_0x600002e0bec0/6 .event anyedge, v0x60000092c990_7, v0x60000092c990_8, v0x60000092c990_9, v0x60000092c990_10;
E_0x600002e0bec0/7 .event anyedge, v0x60000092c990_11, v0x60000092c990_12, v0x60000092c990_13, v0x60000092c990_14;
E_0x600002e0bec0/8 .event anyedge, v0x60000092c990_15, v0x60000092c7e0_0;
E_0x600002e0bec0 .event/or E_0x600002e0bec0/0, E_0x600002e0bec0/1, E_0x600002e0bec0/2, E_0x600002e0bec0/3, E_0x600002e0bec0/4, E_0x600002e0bec0/5, E_0x600002e0bec0/6, E_0x600002e0bec0/7, E_0x600002e0bec0/8;
S_0x126781e50 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0bf00 .param/l "i" 1 10 137, +C4<01>;
S_0x126781fc0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0bf80 .param/l "i" 1 10 137, +C4<010>;
S_0x126782130 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0c000 .param/l "i" 1 10 137, +C4<011>;
S_0x1267822a0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0c0c0 .param/l "i" 1 10 137, +C4<0100>;
S_0x126782410 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0c140 .param/l "i" 1 10 137, +C4<0101>;
S_0x126782580 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0c1c0 .param/l "i" 1 10 137, +C4<0110>;
S_0x1267826f0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0c240 .param/l "i" 1 10 137, +C4<0111>;
S_0x126782860 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0c080 .param/l "i" 1 10 137, +C4<01000>;
S_0x1267829d0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0c300 .param/l "i" 1 10 137, +C4<01001>;
S_0x126782b40 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0c380 .param/l "i" 1 10 137, +C4<01010>;
S_0x126782cb0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0c400 .param/l "i" 1 10 137, +C4<01011>;
S_0x126782e20 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0c480 .param/l "i" 1 10 137, +C4<01100>;
S_0x126782f90 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0c500 .param/l "i" 1 10 137, +C4<01101>;
S_0x126783100 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0c580 .param/l "i" 1 10 137, +C4<01110>;
S_0x126783270 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x126781860;
 .timescale 0 0;
P_0x600002e0c600 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x12674f930;
T_2 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x60000094f330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000094f210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000094f2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000094f180_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000094ee20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000094f210_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000094f210_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000094f210_0, 0;
T_2.2 ;
    %load/vec4 v0x60000094f9f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000094f2a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x60000094f2a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000094f2a0_0, 0;
T_2.5 ;
    %load/vec4 v0x60000094e130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000094f180_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x60000094f180_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000094f180_0, 0;
T_2.8 ;
    %load/vec4 v0x60000094efd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x60000094eeb0_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x60000094f210_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000094f210_0, 0;
T_2.11 ;
    %load/vec4 v0x60000094fba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x60000094fa80_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x60000094f2a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000094f2a0_0, 0;
T_2.14 ;
    %load/vec4 v0x60000094e2e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x60000094e1c0_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x60000094f180_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000094f180_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12674f930;
T_3 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x60000094f330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000094e9a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000094eb50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000094e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094e880_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000094ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094efd0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000094f960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094fba0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000094e0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094e400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094e520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094f7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000094de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000094def0_0, 0;
    %fork t_1, S_0x1267757c0;
    %jmp t_0;
    .scope S_0x1267757c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000094cbd0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x60000094cbd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000094cbd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094ebe0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000094cbd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094eac0, 0, 4;
    %load/vec4 v0x60000094cbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000094cbd0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x12674f930;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000094efd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x60000094eeb0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094efd0_0, 0;
T_3.4 ;
    %load/vec4 v0x60000094fba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x60000094fa80_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094fba0_0, 0;
T_3.7 ;
    %load/vec4 v0x60000094e2e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x60000094e1c0_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094e2e0_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094e400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094e880_0, 0;
    %load/vec4 v0x60000094f4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x60000094f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x60000094f450_0;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000094eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094e520_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x60000094f0f0_0;
    %assign/vec4 v0x60000094e6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094e880_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x60000094e910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x60000094e760_0;
    %assign/vec4 v0x60000094e9a0_0, 0;
    %load/vec4 v0x60000094e760_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000094de60_0, 0;
    %load/vec4 v0x60000094e760_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000094def0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x60000094de60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094e520_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x60000094eb50_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000094eb50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094ebe0, 0, 4;
    %load/vec4 v0x60000094e9a0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000094eb50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094eac0, 0, 4;
    %load/vec4 v0x60000094eb50_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000094eb50_0, 0;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094e520_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x60000094eb50_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x60000094eb50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000094eac0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x60000094eb50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000094eac0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000094eb50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094eac0, 0, 4;
    %load/vec4 v0x60000094eb50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000094ebe0, 4;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x60000094eb50_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000094eb50_0, 0;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094e520_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094f7b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x60000094dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094e400_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x60000094dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x60000094de60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x60000094e9a0_0;
    %assign/vec4 v0x60000094ed90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094efd0_0, 0;
    %load/vec4 v0x60000094eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x60000094e9a0_0;
    %assign/vec4 v0x60000094f960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094fba0_0, 0;
    %load/vec4 v0x60000094fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x60000094e9a0_0;
    %assign/vec4 v0x60000094e0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094e2e0_0, 0;
    %load/vec4 v0x60000094e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x60000094def0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x60000094ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x60000094f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x60000094df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x60000094dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x60000094f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094f7b0_0, 0;
    %load/vec4 v0x60000094f0f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x60000094f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x60000094f450_0;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000094eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094e400_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x60000094f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094e520_0, 0;
    %load/vec4 v0x60000094f450_0;
    %assign/vec4 v0x60000094f0f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000094eb50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094f4e0_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1267565b0;
T_4 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000957de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000940000_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600000957e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000957f00, 4;
    %assign/vec4 v0x600000940000_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x126751910;
T_5 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000957de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000940240_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600000940240_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000940240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009401b0, 0, 4;
    %load/vec4 v0x600000940240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000940240_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009402d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000957e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000957f00, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009401b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000940240_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600000940240_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600000940240_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000009401b0, 4;
    %ix/getv/s 3, v0x600000940240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000009401b0, 0, 4;
    %load/vec4 v0x600000940240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000940240_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000009401b0, 4;
    %assign/vec4 v0x6000009402d0_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1267743e0;
T_6 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000957de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000940510_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600000940510_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000940510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000940480, 0, 4;
    %load/vec4 v0x600000940510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000940510_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009405a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000957e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000957f00, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000940480, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000940510_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600000940510_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600000940510_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000940480, 4;
    %ix/getv/s 3, v0x600000940510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000940480, 0, 4;
    %load/vec4 v0x600000940510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000940510_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000940480, 4;
    %assign/vec4 v0x6000009405a0_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x126771d90;
T_7 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000957de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009407e0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000009407e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000009407e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000940750, 0, 4;
    %load/vec4 v0x6000009407e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009407e0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000940870_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600000957e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000957f00, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000940750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000009407e0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000009407e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000009407e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000940750, 4;
    %ix/getv/s 3, v0x6000009407e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000940750, 0, 4;
    %load/vec4 v0x6000009407e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009407e0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000940750, 4;
    %assign/vec4 v0x600000940870_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12676cf80;
T_8 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000941320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009414d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000940e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000940d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000941290_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600000941050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600000941440_0;
    %assign/vec4 v0x6000009414d0_0, 0;
T_8.2 ;
    %load/vec4 v0x600000940fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600000940cf0_0;
    %assign/vec4 v0x600000940e10_0, 0;
    %load/vec4 v0x600000940e10_0;
    %assign/vec4 v0x600000940d80_0, 0;
    %load/vec4 v0x600000940ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600000941170_0;
    %assign/vec4 v0x600000941290_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600000941200_0;
    %load/vec4 v0x600000941170_0;
    %add;
    %assign/vec4 v0x600000941290_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12676a930;
T_9 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000942880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000942a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000942370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009422e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009427f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000009425b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000009429a0_0;
    %assign/vec4 v0x600000942a30_0, 0;
T_9.2 ;
    %load/vec4 v0x600000942520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600000942250_0;
    %assign/vec4 v0x600000942370_0, 0;
    %load/vec4 v0x600000942370_0;
    %assign/vec4 v0x6000009422e0_0, 0;
    %load/vec4 v0x600000942400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000009426d0_0;
    %assign/vec4 v0x6000009427f0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600000942760_0;
    %load/vec4 v0x6000009426d0_0;
    %add;
    %assign/vec4 v0x6000009427f0_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1267682e0;
T_10 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000943de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000944000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009438d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000943840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000943d50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600000943b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600000943f00_0;
    %assign/vec4 v0x600000944000_0, 0;
T_10.2 ;
    %load/vec4 v0x600000943a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000009437b0_0;
    %assign/vec4 v0x6000009438d0_0, 0;
    %load/vec4 v0x6000009438d0_0;
    %assign/vec4 v0x600000943840_0, 0;
    %load/vec4 v0x600000943960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600000943c30_0;
    %assign/vec4 v0x600000943d50_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600000943cc0_0;
    %load/vec4 v0x600000943c30_0;
    %add;
    %assign/vec4 v0x600000943d50_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x126765c90;
T_11 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x6000009453b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000945560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000944ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000944e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000945320_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000009450e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000009454d0_0;
    %assign/vec4 v0x600000945560_0, 0;
T_11.2 ;
    %load/vec4 v0x600000945050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600000944d80_0;
    %assign/vec4 v0x600000944ea0_0, 0;
    %load/vec4 v0x600000944ea0_0;
    %assign/vec4 v0x600000944e10_0, 0;
    %load/vec4 v0x600000944f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600000945200_0;
    %assign/vec4 v0x600000945320_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600000945290_0;
    %load/vec4 v0x600000945200_0;
    %add;
    %assign/vec4 v0x600000945320_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1267637b0;
T_12 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000946910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000946ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000946400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000946370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000946880_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600000946640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600000946a30_0;
    %assign/vec4 v0x600000946ac0_0, 0;
T_12.2 ;
    %load/vec4 v0x6000009465b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000009462e0_0;
    %assign/vec4 v0x600000946400_0, 0;
    %load/vec4 v0x600000946400_0;
    %assign/vec4 v0x600000946370_0, 0;
    %load/vec4 v0x600000946490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600000946760_0;
    %assign/vec4 v0x600000946880_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000009467f0_0;
    %load/vec4 v0x600000946760_0;
    %add;
    %assign/vec4 v0x600000946880_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x126761160;
T_13 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000947e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000958090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000947960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009478d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000947de0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600000947ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600000958000_0;
    %assign/vec4 v0x600000958090_0, 0;
T_13.2 ;
    %load/vec4 v0x600000947b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600000947840_0;
    %assign/vec4 v0x600000947960_0, 0;
    %load/vec4 v0x600000947960_0;
    %assign/vec4 v0x6000009478d0_0, 0;
    %load/vec4 v0x6000009479f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600000947cc0_0;
    %assign/vec4 v0x600000947de0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600000947d50_0;
    %load/vec4 v0x600000947cc0_0;
    %add;
    %assign/vec4 v0x600000947de0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12675eb10;
T_14 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000959440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009595f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000958f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000958ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009593b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600000959170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600000959560_0;
    %assign/vec4 v0x6000009595f0_0, 0;
T_14.2 ;
    %load/vec4 v0x6000009590e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600000958e10_0;
    %assign/vec4 v0x600000958f30_0, 0;
    %load/vec4 v0x600000958f30_0;
    %assign/vec4 v0x600000958ea0_0, 0;
    %load/vec4 v0x600000958fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600000959290_0;
    %assign/vec4 v0x6000009593b0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600000959320_0;
    %load/vec4 v0x600000959290_0;
    %add;
    %assign/vec4 v0x6000009593b0_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12675c4c0;
T_15 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x60000095a9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095ab50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095a490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095a400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000095a910_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60000095a6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x60000095aac0_0;
    %assign/vec4 v0x60000095ab50_0, 0;
T_15.2 ;
    %load/vec4 v0x60000095a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x60000095a370_0;
    %assign/vec4 v0x60000095a490_0, 0;
    %load/vec4 v0x60000095a490_0;
    %assign/vec4 v0x60000095a400_0, 0;
    %load/vec4 v0x60000095a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x60000095a7f0_0;
    %assign/vec4 v0x60000095a910_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x60000095a880_0;
    %load/vec4 v0x60000095a7f0_0;
    %add;
    %assign/vec4 v0x60000095a910_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1267576b0;
T_16 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x60000095bf00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095c120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095b9f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095b960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000095be70_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x60000095bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x60000095c090_0;
    %assign/vec4 v0x60000095c120_0, 0;
T_16.2 ;
    %load/vec4 v0x60000095bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x60000095b8d0_0;
    %assign/vec4 v0x60000095b9f0_0, 0;
    %load/vec4 v0x60000095b9f0_0;
    %assign/vec4 v0x60000095b960_0, 0;
    %load/vec4 v0x60000095ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x60000095bd50_0;
    %assign/vec4 v0x60000095be70_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x60000095bde0_0;
    %load/vec4 v0x60000095bd50_0;
    %add;
    %assign/vec4 v0x60000095be70_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x126755060;
T_17 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x60000095d4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095d680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095cfc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095cf30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000095d440_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x60000095d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x60000095d5f0_0;
    %assign/vec4 v0x60000095d680_0, 0;
T_17.2 ;
    %load/vec4 v0x60000095d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x60000095cea0_0;
    %assign/vec4 v0x60000095cfc0_0, 0;
    %load/vec4 v0x60000095cfc0_0;
    %assign/vec4 v0x60000095cf30_0, 0;
    %load/vec4 v0x60000095d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x60000095d320_0;
    %assign/vec4 v0x60000095d440_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x60000095d3b0_0;
    %load/vec4 v0x60000095d320_0;
    %add;
    %assign/vec4 v0x60000095d440_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x126752a10;
T_18 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x60000095ea30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095ebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095e520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095e490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000095e9a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000095e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000095eb50_0;
    %assign/vec4 v0x60000095ebe0_0, 0;
T_18.2 ;
    %load/vec4 v0x60000095e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x60000095e400_0;
    %assign/vec4 v0x60000095e520_0, 0;
    %load/vec4 v0x60000095e520_0;
    %assign/vec4 v0x60000095e490_0, 0;
    %load/vec4 v0x60000095e5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x60000095e880_0;
    %assign/vec4 v0x60000095e9a0_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x60000095e910_0;
    %load/vec4 v0x60000095e880_0;
    %add;
    %assign/vec4 v0x60000095e9a0_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12678ca60;
T_19 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000950000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009501b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095fa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000095f9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000095ff00_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x60000095fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600000950120_0;
    %assign/vec4 v0x6000009501b0_0, 0;
T_19.2 ;
    %load/vec4 v0x60000095fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x60000095f960_0;
    %assign/vec4 v0x60000095fa80_0, 0;
    %load/vec4 v0x60000095fa80_0;
    %assign/vec4 v0x60000095f9f0_0, 0;
    %load/vec4 v0x60000095fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x60000095fde0_0;
    %assign/vec4 v0x60000095ff00_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x60000095fe70_0;
    %load/vec4 v0x60000095fde0_0;
    %add;
    %assign/vec4 v0x60000095ff00_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12678b620;
T_20 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000951560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000951710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000951050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000950fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000009514d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600000951290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600000951680_0;
    %assign/vec4 v0x600000951710_0, 0;
T_20.2 ;
    %load/vec4 v0x600000951200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600000950f30_0;
    %assign/vec4 v0x600000951050_0, 0;
    %load/vec4 v0x600000951050_0;
    %assign/vec4 v0x600000950fc0_0, 0;
    %load/vec4 v0x6000009510e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000009513b0_0;
    %assign/vec4 v0x6000009514d0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600000951440_0;
    %load/vec4 v0x6000009513b0_0;
    %add;
    %assign/vec4 v0x6000009514d0_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12677eb00;
T_21 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000952ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000952c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009525b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000952520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000952a30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000009527f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600000952be0_0;
    %assign/vec4 v0x600000952c70_0, 0;
T_21.2 ;
    %load/vec4 v0x600000952760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600000952490_0;
    %assign/vec4 v0x6000009525b0_0, 0;
    %load/vec4 v0x6000009525b0_0;
    %assign/vec4 v0x600000952520_0, 0;
    %load/vec4 v0x600000952640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600000952910_0;
    %assign/vec4 v0x600000952a30_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000009529a0_0;
    %load/vec4 v0x600000952910_0;
    %add;
    %assign/vec4 v0x600000952a30_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12677ede0;
T_22 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000954090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000954240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000953b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000953a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000954000_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600000953d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000009541b0_0;
    %assign/vec4 v0x600000954240_0, 0;
T_22.2 ;
    %load/vec4 v0x600000953cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000009539f0_0;
    %assign/vec4 v0x600000953b10_0, 0;
    %load/vec4 v0x600000953b10_0;
    %assign/vec4 v0x600000953a80_0, 0;
    %load/vec4 v0x600000953ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600000953e70_0;
    %assign/vec4 v0x600000954000_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600000953f00_0;
    %load/vec4 v0x600000953e70_0;
    %add;
    %assign/vec4 v0x600000954000_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12674efa0;
T_23 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x6000009555f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009557a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000009550e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000955050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000955560_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600000955320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600000955710_0;
    %assign/vec4 v0x6000009557a0_0, 0;
T_23.2 ;
    %load/vec4 v0x600000955290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600000954fc0_0;
    %assign/vec4 v0x6000009550e0_0, 0;
    %load/vec4 v0x6000009550e0_0;
    %assign/vec4 v0x600000955050_0, 0;
    %load/vec4 v0x600000955170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600000955440_0;
    %assign/vec4 v0x600000955560_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000009554d0_0;
    %load/vec4 v0x600000955440_0;
    %add;
    %assign/vec4 v0x600000955560_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x126769830;
T_24 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000957de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000094fcc0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x60000094fcc0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000094fcc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094fc30, 0, 4;
    %load/vec4 v0x60000094fcc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000094fcc0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600000957a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000957b10, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094fc30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000094fcc0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x60000094fcc0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x60000094fcc0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000094fc30, 4;
    %ix/getv/s 3, v0x60000094fcc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094fc30, 0, 4;
    %load/vec4 v0x60000094fcc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000094fcc0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x126764b90;
T_25 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000957de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000094fde0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x60000094fde0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000094fde0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094fd50, 0, 4;
    %load/vec4 v0x60000094fde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000094fde0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600000957a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000957b10, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094fd50, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000094fde0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x60000094fde0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x60000094fde0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000094fd50, 4;
    %ix/getv/s 3, v0x60000094fde0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094fd50, 0, 4;
    %load/vec4 v0x60000094fde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000094fde0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12675fef0;
T_26 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000957de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000094ff00_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x60000094ff00_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000094ff00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094fe70, 0, 4;
    %load/vec4 v0x60000094ff00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000094ff00_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600000957a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000957b10, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094fe70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000094ff00_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x60000094ff00_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x60000094ff00_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000094fe70, 4;
    %ix/getv/s 3, v0x60000094ff00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000094fe70, 0, 4;
    %load/vec4 v0x60000094ff00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000094ff00_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x126773170;
T_27 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x600000957de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000928120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000009577b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000009281b0_0;
    %assign/vec4 v0x600000928120_0, 0;
    %load/vec4 v0x600000957840_0;
    %assign/vec4 v0x6000009577b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x126773170;
T_28 ;
    %wait E_0x600002e08c00;
    %load/vec4 v0x600000928120_0;
    %store/vec4 v0x6000009281b0_0, 0, 3;
    %load/vec4 v0x6000009577b0_0;
    %store/vec4 v0x600000957840_0, 0, 16;
    %load/vec4 v0x600000928120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600000928090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600000928360_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000009281b0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000957840_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600000928360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000009281b0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000957840_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000009577b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600000957840_0, 0, 16;
    %load/vec4 v0x600000957600_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000009577b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000009281b0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000957840_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000009577b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600000957840_0, 0, 16;
    %load/vec4 v0x6000009579f0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000009577b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000009281b0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000957840_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000009281b0_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x126781ce0;
T_29 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x126781ce0;
T_30 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x126781e50;
T_31 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x126781e50;
T_32 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x126781fc0;
T_33 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x126781fc0;
T_34 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x126782130;
T_35 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x126782130;
T_36 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1267822a0;
T_37 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1267822a0;
T_38 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x126782410;
T_39 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x126782410;
T_40 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x126782580;
T_41 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x126782580;
T_42 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1267826f0;
T_43 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1267826f0;
T_44 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x126782860;
T_45 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x126782860;
T_46 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1267829d0;
T_47 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1267829d0;
T_48 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x126782b40;
T_49 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x126782b40;
T_50 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x126782cb0;
T_51 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x126782cb0;
T_52 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x126782e20;
T_53 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x126782e20;
T_54 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x126782f90;
T_55 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x126782f90;
T_56 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x126783100;
T_57 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x126783100;
T_58 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x126783270;
T_59 ;
    %wait E_0x600002e0bec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c990, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092c900, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x60000092c7e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092ca20, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x126783270;
T_60 ;
    %wait E_0x600002e0be80;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ca20, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000092c120_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x126781860;
T_61 ;
    %wait E_0x600002e0bdc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000092c870_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x60000092c870_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x60000092c870_0;
    %load/vec4a v0x60000092c900, 4;
    %ix/getv/s 4, v0x60000092c870_0;
    %store/vec4a v0x60000092ccf0, 4, 0;
    %load/vec4 v0x60000092c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000092c870_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000092d3b0_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x60000092d3b0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000092c870_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x60000092c870_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000092d3b0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x60000092d3b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000092ccf0, 4;
    %load/vec4 v0x60000092d3b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000092ccf0, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x60000092d3b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000092ccf0, 4;
    %load/vec4 v0x60000092d3b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000092ccf0, 4;
    %add;
    %load/vec4 v0x60000092d3b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000092ccf0, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x60000092d3b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000092ccf0, 4;
    %load/vec4 v0x60000092d3b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000092ccf0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x60000092d3b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000092ccf0, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x60000092d3b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000092ccf0, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x60000092d3b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000092ccf0, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x60000092d3b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000092ccf0, 4;
    %load/vec4 v0x60000092d3b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000092ccf0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x60000092d3b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000092ccf0, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x60000092d3b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000092ccf0, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x60000092d3b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000092c870_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000092ccf0, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000092c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000092c870_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x60000092d3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000092d3b0_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000092ccf0, 4;
    %store/vec4 v0x60000092cc60_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x126781860;
T_62 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x60000092cd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000092c3f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000092c6c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000092c090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000092d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000092d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000092c630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000092d560_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000092d680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000092d8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000092da70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000092c7e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000092cb40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000092c5a0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000092d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000092d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000092c630_0, 0;
    %load/vec4 v0x60000092d440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x60000092c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x60000092c240_0;
    %assign/vec4 v0x60000092c3f0_0, 0;
    %load/vec4 v0x60000092d4d0_0;
    %assign/vec4 v0x60000092d560_0, 0;
    %load/vec4 v0x60000092d5f0_0;
    %assign/vec4 v0x60000092d680_0, 0;
    %load/vec4 v0x60000092d7a0_0;
    %assign/vec4 v0x60000092d8c0_0, 0;
    %load/vec4 v0x60000092d950_0;
    %assign/vec4 v0x60000092da70_0, 0;
    %load/vec4 v0x60000092c750_0;
    %assign/vec4 v0x60000092c7e0_0, 0;
    %load/vec4 v0x60000092cab0_0;
    %assign/vec4 v0x60000092cb40_0, 0;
    %load/vec4 v0x60000092c510_0;
    %assign/vec4 v0x60000092c5a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x60000092c5a0_0;
    %assign/vec4 v0x60000092c6c0_0, 0;
    %load/vec4 v0x60000092cb40_0;
    %assign/vec4 v0x60000092c090_0, 0;
    %load/vec4 v0x60000092d560_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000092d050_0, 0;
    %load/vec4 v0x60000092cb40_0;
    %assign/vec4 v0x60000092cea0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000092d320_0, 0;
    %load/vec4 v0x60000092cb40_0;
    %assign/vec4 v0x60000092cea0_0, 0;
    %load/vec4 v0x60000092d830_0;
    %assign/vec4 v0x60000092d200_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x60000092c120_0;
    %load/vec4 v0x60000092d680_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000092d710, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x60000092d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x60000092d560_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x60000092cf30_0;
    %load/vec4 v0x60000092d680_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000092d710, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x60000092cc60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000092d680_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000092d710, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000092c630_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000092d440_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x12674fd70;
T_63 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x60000094c480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000094c2d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000094c360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000094bba0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000094c3f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000094bc30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000973d50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000094c240_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000094be70_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000094bf00_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000094c090_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000094c120_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000094bcc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000094c5a0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000094c900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094c750_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000094abe0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000094a7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000094ad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000094a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094aeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094aac0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000094b450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094b570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094b2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094bd50_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094bd50_0, 0;
    %load/vec4 v0x60000094cab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x60000094bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x60000094cb40_0;
    %assign/vec4 v0x60000094c2d0_0, 0;
    %load/vec4 v0x60000094bde0_0;
    %assign/vec4 v0x60000094be70_0, 0;
    %load/vec4 v0x60000094c000_0;
    %assign/vec4 v0x60000094c090_0, 0;
    %load/vec4 v0x60000094b840_0;
    %assign/vec4 v0x60000094c3f0_0, 0;
    %load/vec4 v0x60000094b7b0_0;
    %assign/vec4 v0x60000094bc30_0, 0;
    %load/vec4 v0x600000973de0_0;
    %assign/vec4 v0x600000973d50_0, 0;
    %load/vec4 v0x60000094c1b0_0;
    %assign/vec4 v0x60000094c240_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x60000094be70_0;
    %assign/vec4 v0x60000094bf00_0, 0;
    %load/vec4 v0x60000094c090_0;
    %assign/vec4 v0x60000094c120_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000094c360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000094bba0_0, 0;
    %load/vec4 v0x60000094c2d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x60000094bf00_0;
    %assign/vec4 v0x60000094a7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000094a910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094aac0_0, 0;
    %load/vec4 v0x60000094a9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x60000094aac0_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094b2a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x60000094b330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x60000094b2a0_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x60000094b0f0_0;
    %assign/vec4 v0x60000094bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094b2a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x60000094c120_0;
    %assign/vec4 v0x60000094c5a0_0, 0;
    %load/vec4 v0x60000094bcc0_0;
    %assign/vec4 v0x60000094c900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094ca20_0, 0;
    %load/vec4 v0x60000094c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x60000094c120_0;
    %assign/vec4 v0x60000094c5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094c750_0, 0;
    %load/vec4 v0x60000094c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x60000094c630_0;
    %assign/vec4 v0x60000094bcc0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x60000094bf00_0;
    %assign/vec4 v0x60000094abe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000094ad00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094aeb0_0, 0;
    %load/vec4 v0x60000094ad90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x60000094aeb0_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094aeb0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x60000094bcc0_0;
    %assign/vec4 v0x60000094b450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094b570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094b720_0, 0;
    %load/vec4 v0x60000094b600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x60000094b720_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000094b570_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x60000094b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x60000094bba0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000094bba0_0, 0;
    %load/vec4 v0x60000094bf00_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000094bf00_0, 0;
    %load/vec4 v0x60000094c120_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000094c120_0, 0;
    %load/vec4 v0x60000094bc30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000094bba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x60000094c2d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x60000094c360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000094c360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000094bba0_0, 0;
    %load/vec4 v0x60000094c3f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000094c360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x60000094be70_0;
    %load/vec4 v0x60000094c360_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600000973d50_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000094bf00_0, 0;
    %load/vec4 v0x60000094c090_0;
    %load/vec4 v0x60000094c360_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000094c240_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000094c120_0, 0;
    %load/vec4 v0x60000094c2d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000094bd50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000094cab0_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x126780970;
T_64 ;
    %wait E_0x600002e0b1c0;
    %load/vec4 v0x600000928870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000009287e0_0;
    %load/vec4 v0x600000928480_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000928630, 0, 4;
T_64.0 ;
    %load/vec4 v0x600000928750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600000928480_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000928630, 4;
    %assign/vec4 v0x6000009286c0_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x126780970;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009285a0_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000009285a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000009285a0_0;
    %store/vec4a v0x600000928630, 4, 0;
    %load/vec4 v0x6000009285a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009285a0_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x126780c50;
T_66 ;
    %wait E_0x600002e0b1c0;
    %load/vec4 v0x600000928d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600000928cf0_0;
    %load/vec4 v0x600000928990_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000928b40, 0, 4;
T_66.0 ;
    %load/vec4 v0x600000928c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600000928990_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000928b40, 4;
    %assign/vec4 v0x600000928bd0_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x126780c50;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000928ab0_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600000928ab0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000928ab0_0;
    %store/vec4a v0x600000928b40, 4, 0;
    %load/vec4 v0x600000928ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000928ab0_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x126780f30;
T_68 ;
    %wait E_0x600002e0b1c0;
    %load/vec4 v0x600000929290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600000929200_0;
    %load/vec4 v0x600000928ea0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000929050, 0, 4;
T_68.0 ;
    %load/vec4 v0x600000929170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600000928ea0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000929050, 4;
    %assign/vec4 v0x6000009290e0_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x126780f30;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000928fc0_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600000928fc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000928fc0_0;
    %store/vec4a v0x600000929050, 4, 0;
    %load/vec4 v0x600000928fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000928fc0_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x126781210;
T_70 ;
    %wait E_0x600002e0b1c0;
    %load/vec4 v0x6000009297a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600000929710_0;
    %load/vec4 v0x6000009293b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000929560, 0, 4;
T_70.0 ;
    %load/vec4 v0x600000929680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000009293b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000929560, 4;
    %assign/vec4 v0x6000009295f0_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x126781210;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000009294d0_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000009294d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000009294d0_0;
    %store/vec4a v0x600000929560, 4, 0;
    %load/vec4 v0x6000009294d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000009294d0_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x1267802a0;
T_72 ;
    %wait E_0x600002e0b080;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000929a70_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600000929a70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x60000092b0f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600000929e60_0;
    %pad/u 32;
    %load/vec4 v0x600000929a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092b3c0_0, 4, 1;
    %load/vec4 v0x60000092abe0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600000929cb0_0;
    %pad/u 32;
    %load/vec4 v0x600000929a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092b2a0_0, 4, 1;
    %load/vec4 v0x60000092aeb0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600000929dd0_0;
    %pad/u 32;
    %load/vec4 v0x600000929a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092b330_0, 4, 1;
    %load/vec4 v0x60000092b8d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x60000092b720_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x60000092a0a0_0;
    %pad/u 32;
    %load/vec4 v0x600000929a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092b450_0, 4, 1;
    %load/vec4 v0x60000092a6d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x60000092a520_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600000929b90_0;
    %pad/u 32;
    %load/vec4 v0x600000929a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092b210_0, 4, 1;
    %load/vec4 v0x600000929a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000929a70_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x1267802a0;
T_73 ;
    %wait E_0x600002e0b040;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000929a70_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600000929a70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x60000092b3c0_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a910_0, 4, 1;
    %load/vec4 v0x60000092b2a0_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x60000092b3c0_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a7f0_0, 4, 1;
    %load/vec4 v0x60000092b330_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x60000092b3c0_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x60000092b2a0_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a880_0, 4, 1;
    %load/vec4 v0x60000092b450_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x60000092b3c0_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x60000092b2a0_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x60000092b330_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a9a0_0, 4, 1;
    %load/vec4 v0x60000092b210_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x60000092b3c0_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x60000092b2a0_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x60000092b330_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x60000092b450_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a760_0, 4, 1;
    %load/vec4 v0x60000092a910_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x60000092bb10_0;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4a v0x600000929b00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4a v0x60000092a1c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a250_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a010_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x60000092a7f0_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x60000092b9f0_0;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4a v0x600000929b00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4a v0x60000092a1c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a250_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a010_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x60000092a880_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x60000092ba80_0;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4a v0x600000929b00, 4, 0;
    %load/vec4 v0x60000092ae20_0;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4a v0x60000092a1c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a250_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a010_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x60000092a9a0_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x60000092bba0_0;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4a v0x600000929b00, 4, 0;
    %load/vec4 v0x60000092b840_0;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4a v0x60000092a1c0, 4, 0;
    %load/vec4 v0x60000092b8d0_0;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a250_0, 4, 1;
    %load/vec4 v0x60000092b720_0;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a010_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x60000092a760_0;
    %load/vec4 v0x600000929a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x60000092b960_0;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4a v0x600000929b00, 4, 0;
    %load/vec4 v0x60000092a640_0;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4a v0x60000092a1c0, 4, 0;
    %load/vec4 v0x60000092a6d0_0;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a250_0, 4, 1;
    %load/vec4 v0x60000092a520_0;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a010_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4a v0x600000929b00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4a v0x60000092a1c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a250_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000929a70_0;
    %store/vec4 v0x60000092a010_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600000929a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000929a70_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x1267802a0;
T_74 ;
    %wait E_0x600002e0b1c0;
    %load/vec4 v0x600000929e60_0;
    %assign/vec4 v0x600000929ef0_0, 0;
    %load/vec4 v0x600000929cb0_0;
    %assign/vec4 v0x600000929d40_0, 0;
    %load/vec4 v0x60000092a0a0_0;
    %assign/vec4 v0x60000092a130_0, 0;
    %load/vec4 v0x600000929b90_0;
    %assign/vec4 v0x600000929c20_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x1267802a0;
T_75 ;
    %wait E_0x600002e0afc0;
    %load/vec4 v0x600000929ef0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000929f80, 4;
    %store/vec4 v0x60000092b060_0, 0, 256;
    %load/vec4 v0x600000929d40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000929f80, 4;
    %store/vec4 v0x60000092ab50_0, 0, 256;
    %load/vec4 v0x60000092a130_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000929f80, 4;
    %store/vec4 v0x60000092b690_0, 0, 256;
    %load/vec4 v0x600000929c20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000929f80, 4;
    %store/vec4 v0x60000092a490_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x1267501b0;
T_76 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x6000009217a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000092fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000092fb10_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x60000092fde0_0;
    %assign/vec4 v0x60000092fb10_0, 0;
    %load/vec4 v0x60000092fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x60000092fcc0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x60000092f9f0, 4;
    %assign/vec4 v0x60000092fa80_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x1267501b0;
T_77 ;
    %wait E_0x600002e0b1c0;
    %load/vec4 v0x6000009214d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600000921440_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000009213b0_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600000921320_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600000921290_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000092f9f0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1267501b0;
T_78 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x6000009217a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000922370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000009222e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000092e880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000092e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000920e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000092e7f0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600000920ea0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000922370_0, 0;
    %load/vec4 v0x6000009205a0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000009222e0_0, 0;
    %load/vec4 v0x600000920ea0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000092e880_0, 0;
    %load/vec4 v0x60000092e880_0;
    %assign/vec4 v0x60000092e910_0, 0;
    %load/vec4 v0x600000920d80_0;
    %assign/vec4 v0x600000920e10_0, 0;
    %load/vec4 v0x600000920240_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000092e7f0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1267501b0;
T_79 ;
    %wait E_0x600002e08300;
    %load/vec4 v0x6000009217a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000920ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000920630_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000920b40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000009205a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000920d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000920bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009206c0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000920d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000009206c0_0, 0;
    %load/vec4 v0x600000921b00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600000920990_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600000920ea0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600000920ea0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600000920b40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000920b40_0, 0;
T_79.2 ;
    %load/vec4 v0x600000920ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000920bd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000920b40_0, 0;
    %load/vec4 v0x600000920000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000920bd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000009205a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000920ea0_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600000921170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000009205a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000009205a0_0, 0;
    %load/vec4 v0x6000009205a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000920d80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000920630_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000920ea0_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600000920360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600000920630_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000920630_0, 0;
T_79.19 ;
    %load/vec4 v0x6000009219e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000920ea0_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600000920b40_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000920ea0_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000009206c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000920ea0_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x12677f200;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000922eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000923840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000923ba0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000923c30_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000922fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009238d0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600000923180_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000009230f0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000923330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000923210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000009234e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000922760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000922520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000922d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000009229a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000922be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000922ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000922910_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600000922a30_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x12677f200;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600000922eb0_0;
    %inv;
    %store/vec4 v0x600000922eb0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x12677f200;
T_82 ;
    %vpi_call/w 3 74 "$display", "\000" {0 0 0};
    %vpi_call/w 3 75 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 76 "$display", "\342\225\221         Multiple Sequential GEMM Test                      \342\225\221" {0 0 0};
    %vpi_call/w 3 77 "$display", "\342\225\221         Two 4\303\2274 GEMMs in one program                       \342\225\221" {0 0 0};
    %vpi_call/w 3 78 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 218694913, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000928630, 4, 0;
    %pushi/vec4 235537922, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000928b40, 4, 0;
    %pushi/vec4 252380931, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000929050, 4, 0;
    %pushi/vec4 269223940, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000929560, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000928630, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000928b40, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000929050, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000929560, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000928630, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000928b40, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000929050, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000929560, 4, 0;
    %pushi/vec4 2, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000928630, 4, 0;
    %pushi/vec4 512, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000928b40, 4, 0;
    %pushi/vec4 131072, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000929050, 4, 0;
    %pushi/vec4 33554432, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000929560, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092f9f0, 4, 0;
    %pushi/vec4 2155884544, 0, 39;
    %concati/vec4 2684387328, 0, 34;
    %concati/vec4 2147516416, 0, 36;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092f9f0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000092f9f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000923840_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000923840_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600002e37980;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000923ba0_0, 0, 1;
    %wait E_0x600002e0b1c0;
    %wait E_0x600002e0b1c0;
    %wait E_0x600002e37980;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000923ba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000923060_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600000923060_0;
    %cmpi/s 150, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600002e0b1c0;
    %load/vec4 v0x600000923a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x600000923060_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600000923060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000923060_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000922f40_0, 0, 32;
    %vpi_call/w 3 137 "$display", "\000" {0 0 0};
    %vpi_call/w 3 138 "$display", "[GEMM 1] C1 = I \303\227 B1 (expect B1):" {0 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000928630, 4;
    %store/vec4 v0x600000923600_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000928b40, 4;
    %store/vec4 v0x600000923690_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000929050, 4;
    %store/vec4 v0x600000923720_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000929560, 4;
    %store/vec4 v0x6000009237b0_0, 0, 256;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 144 "$display", "  Row 0: [%0d,%0d,%0d,%0d] expect [1,2,3,4]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 146 "$display", "  Row 1: [%0d,%0d,%0d,%0d] expect [5,6,7,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 148 "$display", "  Row 2: [%0d,%0d,%0d,%0d] expect [9,10,11,12]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 150 "$display", "  Row 3: [%0d,%0d,%0d,%0d] expect [13,14,15,16]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 3, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x600000922f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000922f40_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 5, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x600000922f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000922f40_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 9, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 10, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 11, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 12, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x600000922f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000922f40_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 13, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 14, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 15, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 16, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x600000922f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000922f40_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 161 "$display", "\000" {0 0 0};
    %vpi_call/w 3 162 "$display", "[GEMM 2] C2 = 2I \303\227 B2 (expect 2\303\227B2):" {0 0 0};
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000928630, 4;
    %store/vec4 v0x600000923600_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000928b40, 4;
    %store/vec4 v0x600000923690_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000929050, 4;
    %store/vec4 v0x600000923720_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000929560, 4;
    %store/vec4 v0x6000009237b0_0, 0, 256;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 168 "$display", "  Row 0: [%0d,%0d,%0d,%0d] expect [2,2,2,2]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 170 "$display", "  Row 1: [%0d,%0d,%0d,%0d] expect [4,4,4,4]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 172 "$display", "  Row 2: [%0d,%0d,%0d,%0d] expect [6,6,6,6]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 174 "$display", "  Row 3: [%0d,%0d,%0d,%0d] expect [8,8,8,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 2, 0, 32;
    %jmp/1 T_82.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.28;
    %jmp/1 T_82.27, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.27;
    %jmp/1 T_82.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923600_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.26;
    %jmp/0xz  T_82.24, 4;
    %load/vec4 v0x600000922f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000922f40_0, 0, 32;
T_82.24 ;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4, 0, 32;
    %jmp/1 T_82.33, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.33;
    %jmp/1 T_82.32, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.32;
    %jmp/1 T_82.31, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923690_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.31;
    %jmp/0xz  T_82.29, 4;
    %load/vec4 v0x600000922f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000922f40_0, 0, 32;
T_82.29 ;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 6, 0, 32;
    %jmp/1 T_82.38, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.38;
    %jmp/1 T_82.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.37;
    %jmp/1 T_82.36, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600000923720_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.36;
    %jmp/0xz  T_82.34, 4;
    %load/vec4 v0x600000922f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000922f40_0, 0, 32;
T_82.34 ;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 8, 0, 32;
    %jmp/1 T_82.43, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.43;
    %jmp/1 T_82.42, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.42;
    %jmp/1 T_82.41, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000009237b0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.41;
    %jmp/0xz  T_82.39, 4;
    %load/vec4 v0x600000922f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000922f40_0, 0, 32;
T_82.39 ;
    %vpi_call/w 3 182 "$display", "\000" {0 0 0};
    %load/vec4 v0x600000922f40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.44, 4;
    %vpi_call/w 3 183 "$display", ">>> MULTI GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.45;
T_82.44 ;
    %vpi_call/w 3 184 "$display", ">>> MULTI GEMM TEST FAILED (%0d errors) <<<", v0x600000922f40_0 {0 0 0};
T_82.45 ;
    %vpi_call/w 3 185 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_multi_gemm.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
