// Seed: 3668938433
module module_0 (
    output wor  id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  wire id_3,
    input  wor  id_4
);
  assign id_0 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd79
) (
    input tri0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wand id_4,
    input tri id_5,
    input tri0 id_6,
    output wand id_7,
    input wire id_8,
    input supply1 _id_9,
    output wand id_10
    , id_14,
    input uwire id_11,
    output tri1 id_12
);
  module_0 modCall_1 (
      id_7,
      id_4,
      id_5,
      id_2,
      id_11
  );
  assign id_3 = 1 ? id_2 : id_9 ? id_5 - id_6 : (-1);
  assign #id_15 id_14[id_9] = id_11;
  assign id_15 = id_8;
  parameter id_16 = 1;
endmodule
