/*
 * Copyright 1997-2016 Freescale Semiconductor, Inc.
 * Copyright 2016-2025 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/*!
 * @file S32K566_K566_LPE_GPR1.h
 * @version 2.2
 * @date 2025-10-16
 * @brief Peripheral Access Layer for S32K566_K566_LPE_GPR1
 *
 * This file contains register definitions and macros for easy access to their
 * bit fields.
 *
 * This file assumes LITTLE endian system.
 */

/**
* @page misra_violations MISRA-C:2012 violations
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.3, local typedef not referenced
* The SoC header defines typedef for all modules.
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.5, local macro not referenced
* The SoC header defines macros for all modules and registers.
*
* @section [global]
* Violates MISRA 2012 Advisory Directive 4.9, Function-like macro
* These are generated macros used for accessing the bit-fields from registers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.1, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.2, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.4, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.5, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 21.1, defined macro '__I' is reserved to the compiler
* This type qualifier is needed to ensure correct I/O access and addressing.
*/

/* Prevention from multiple including the same memory map */
#if !defined(S32K566_K566_LPE_GPR1_H_)  /* Check if memory map has not been already included */
#define S32K566_K566_LPE_GPR1_H_

#include "S32K566_COMMON.h"

/* ----------------------------------------------------------------------------
   -- K566_LPE_GPR1 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup K566_LPE_GPR1_Peripheral_Access_Layer K566_LPE_GPR1 Peripheral Access Layer
 * @{
 */

/** K566_LPE_GPR1 - Register Layout Typedef */
typedef struct K566_LPE_GPR1_Struct {
  uint8_t RESERVED_0[4096];
  __IO uint32_t GPR_RWD_0;                         /**< Read Write DEST 0, offset: 0x1000 */
  uint8_t RESERVED_1[12];
  __IO uint32_t GPR_RWD_4;                         /**< Read Write DEST 4, offset: 0x1010 */
  __IO uint32_t GPR_RWD_5;                         /**< Read Write DEST 5, offset: 0x1014 */
  __IO uint32_t GPR_RWD_6;                         /**< Read Write DEST 6, offset: 0x1018 */
  uint8_t RESERVED_2[4068];
  __IO uint32_t GPR_RWF_0;                         /**< Read Write FUNC 0, offset: 0x2000 */
  uint8_t RESERVED_3[2044];
  __I  uint32_t GPR_ROF_0;                         /**< Read Only FUNC 0, offset: 0x2800 */
} K566_LPE_GPR1_Type, *K566_LPE_GPR1_MemMapPtr;

/** Number of instances of the K566_LPE_GPR1 module. */
#define K566_LPE_GPR1_INSTANCE_COUNT             (1u)

/* K566_LPE_GPR1 - Peripheral instance base addresses */
/** Peripheral LPE_GPR_1 base address */
#define IP_LPE_GPR_1_BASE                        (0x42044000u)
/** Peripheral LPE_GPR_1 base pointer */
#define IP_LPE_GPR_1                             ((K566_LPE_GPR1_Type *)IP_LPE_GPR_1_BASE)
/** Array initializer of K566_LPE_GPR1 peripheral base addresses */
#define IP_K566_LPE_GPR1_BASE_ADDRS              { IP_LPE_GPR_1_BASE }
/** Array initializer of K566_LPE_GPR1 peripheral base pointers */
#define IP_K566_LPE_GPR1_BASE_PTRS               { IP_LPE_GPR_1 }

/* ----------------------------------------------------------------------------
   -- K566_LPE_GPR1 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup K566_LPE_GPR1_Register_Masks K566_LPE_GPR1 Register Masks
 * @{
 */

/*! @name GPR_RWD_0 - Read Write DEST 0 */
/*! @{ */

#define K566_LPE_GPR1_GPR_RWD_0_STOP_MODE_ENABLE_MASK (0x1U)
#define K566_LPE_GPR1_GPR_RWD_0_STOP_MODE_ENABLE_SHIFT (0U)
#define K566_LPE_GPR1_GPR_RWD_0_STOP_MODE_ENABLE_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_0_STOP_MODE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_0_STOP_MODE_ENABLE_SHIFT)) & K566_LPE_GPR1_GPR_RWD_0_STOP_MODE_ENABLE_MASK)

#define K566_LPE_GPR1_GPR_RWD_0_STOP_MODE_TRIGGER_MASK (0x2U)
#define K566_LPE_GPR1_GPR_RWD_0_STOP_MODE_TRIGGER_SHIFT (1U)
#define K566_LPE_GPR1_GPR_RWD_0_STOP_MODE_TRIGGER_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_0_STOP_MODE_TRIGGER(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_0_STOP_MODE_TRIGGER_SHIFT)) & K566_LPE_GPR1_GPR_RWD_0_STOP_MODE_TRIGGER_MASK)

#define K566_LPE_GPR1_GPR_RWD_0_CM4_SW_FAULT_MASK (0x4U)
#define K566_LPE_GPR1_GPR_RWD_0_CM4_SW_FAULT_SHIFT (2U)
#define K566_LPE_GPR1_GPR_RWD_0_CM4_SW_FAULT_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_0_CM4_SW_FAULT(x)  (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_0_CM4_SW_FAULT_SHIFT)) & K566_LPE_GPR1_GPR_RWD_0_CM4_SW_FAULT_MASK)
/*! @} */

/*! @name GPR_RWD_4 - Read Write DEST 4 */
/*! @{ */

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN0_MASK (0x1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN0_SHIFT (0U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN0_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN0(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN0_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN0_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN1_MASK (0x2U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN1_SHIFT (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN1_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN1_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN1_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN2_MASK (0x4U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN2_SHIFT (2U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN2_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN2_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN2_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN3_MASK (0x8U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN3_SHIFT (3U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN3_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN3(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN3_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN3_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN4_MASK (0x10U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN4_SHIFT (4U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN4_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN4(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN4_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN4_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN5_MASK (0x20U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN5_SHIFT (5U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN5_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN5(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN5_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN5_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN6_MASK (0x40U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN6_SHIFT (6U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN6_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN6(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN6_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN6_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN7_MASK (0x80U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN7_SHIFT (7U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN7_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN7(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN7_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN7_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN8_MASK (0x100U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN8_SHIFT (8U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN8_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN8(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN8_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN8_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN9_MASK (0x200U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN9_SHIFT (9U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN9_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN9(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN9_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN9_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN10_MASK (0x400U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN10_SHIFT (10U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN10_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN10(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN10_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN10_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN11_MASK (0x800U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN11_SHIFT (11U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN11_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN11(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN11_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN11_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN12_MASK (0x1000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN12_SHIFT (12U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN12_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN12(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN12_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN12_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN13_MASK (0x2000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN13_SHIFT (13U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN13_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN13(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN13_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN13_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN14_MASK (0x4000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN14_SHIFT (14U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN14_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN14(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN14_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN14_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN15_MASK (0x8000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN15_SHIFT (15U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN15_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN15(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN15_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN15_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN16_MASK (0x10000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN16_SHIFT (16U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN16_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN16(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN16_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN16_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN17_MASK (0x20000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN17_SHIFT (17U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN17_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN17(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN17_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN17_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN18_MASK (0x40000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN18_SHIFT (18U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN18_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN18(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN18_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN18_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN19_MASK (0x80000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN19_SHIFT (19U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN19_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN19(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN19_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN19_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN20_MASK (0x100000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN20_SHIFT (20U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN20_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN20(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN20_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN20_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN21_MASK (0x200000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN21_SHIFT (21U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN21_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN21(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN21_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN21_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN22_MASK (0x400000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN22_SHIFT (22U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN22_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN22(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN22_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN22_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN23_MASK (0x800000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN23_SHIFT (23U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN23_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN23(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN23_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN23_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN24_MASK (0x1000000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN24_SHIFT (24U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN24_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN24(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN24_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN24_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN25_MASK (0x2000000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN25_SHIFT (25U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN25_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN25(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN25_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN25_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN26_MASK (0x4000000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN26_SHIFT (26U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN26_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN26(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN26_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN26_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN27_MASK (0x8000000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN27_SHIFT (27U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN27_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN27(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN27_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN27_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN28_MASK (0x10000000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN28_SHIFT (28U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN28_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN28(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN28_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN28_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN29_MASK (0x20000000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN29_SHIFT (29U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN29_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN29(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN29_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN29_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN30_MASK (0x40000000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN30_SHIFT (30U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN30_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN30(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN30_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN30_MASK)

#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN31_MASK (0x80000000U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN31_SHIFT (31U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN31_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN31(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN31_SHIFT)) & K566_LPE_GPR1_GPR_RWD_4_FAULT_CH_A_EN31_MASK)
/*! @} */

/*! @name GPR_RWD_5 - Read Write DEST 5 */
/*! @{ */

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN0_MASK (0x1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN0_SHIFT (0U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN0_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN0(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN0_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN0_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN1_MASK (0x2U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN1_SHIFT (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN1_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN1_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN1_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN2_MASK (0x4U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN2_SHIFT (2U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN2_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN2_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN2_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN3_MASK (0x8U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN3_SHIFT (3U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN3_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN3(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN3_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN3_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN4_MASK (0x10U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN4_SHIFT (4U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN4_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN4(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN4_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN4_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN5_MASK (0x20U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN5_SHIFT (5U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN5_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN5(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN5_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN5_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN6_MASK (0x40U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN6_SHIFT (6U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN6_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN6(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN6_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN6_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN7_MASK (0x80U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN7_SHIFT (7U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN7_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN7(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN7_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN7_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN8_MASK (0x100U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN8_SHIFT (8U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN8_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN8(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN8_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN8_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN9_MASK (0x200U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN9_SHIFT (9U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN9_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN9(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN9_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN9_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN10_MASK (0x400U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN10_SHIFT (10U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN10_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN10(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN10_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN10_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN11_MASK (0x800U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN11_SHIFT (11U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN11_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN11(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN11_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN11_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN12_MASK (0x1000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN12_SHIFT (12U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN12_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN12(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN12_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN12_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN13_MASK (0x2000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN13_SHIFT (13U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN13_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN13(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN13_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN13_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN14_MASK (0x4000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN14_SHIFT (14U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN14_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN14(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN14_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN14_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN15_MASK (0x8000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN15_SHIFT (15U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN15_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN15(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN15_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_A_EN15_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN16_MASK (0x10000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN16_SHIFT (16U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN16_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN16(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN16_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN16_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN17_MASK (0x20000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN17_SHIFT (17U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN17_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN17(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN17_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN17_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN18_MASK (0x40000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN18_SHIFT (18U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN18_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN18(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN18_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN18_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN19_MASK (0x80000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN19_SHIFT (19U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN19_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN19(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN19_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN19_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN20_MASK (0x100000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN20_SHIFT (20U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN20_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN20(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN20_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN20_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN21_MASK (0x200000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN21_SHIFT (21U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN21_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN21(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN21_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN21_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN22_MASK (0x400000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN22_SHIFT (22U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN22_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN22(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN22_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN22_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN23_MASK (0x800000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN23_SHIFT (23U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN23_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN23(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN23_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN23_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN24_MASK (0x1000000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN24_SHIFT (24U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN24_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN24(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN24_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN24_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN25_MASK (0x2000000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN25_SHIFT (25U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN25_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN25(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN25_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN25_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN26_MASK (0x4000000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN26_SHIFT (26U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN26_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN26(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN26_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN26_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN27_MASK (0x8000000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN27_SHIFT (27U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN27_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN27(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN27_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN27_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN28_MASK (0x10000000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN28_SHIFT (28U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN28_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN28(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN28_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN28_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN29_MASK (0x20000000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN29_SHIFT (29U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN29_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN29(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN29_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN29_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN30_MASK (0x40000000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN30_SHIFT (30U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN30_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN30(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN30_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN30_MASK)

#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN31_MASK (0x80000000U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN31_SHIFT (31U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN31_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN31(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN31_SHIFT)) & K566_LPE_GPR1_GPR_RWD_5_FAULT_CH_B_EN31_MASK)
/*! @} */

/*! @name GPR_RWD_6 - Read Write DEST 6 */
/*! @{ */

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN0_MASK (0x1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN0_SHIFT (0U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN0_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN0(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN0_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN0_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN1_MASK (0x2U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN1_SHIFT (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN1_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN1(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN1_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN1_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN2_MASK (0x4U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN2_SHIFT (2U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN2_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN2(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN2_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN2_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN3_MASK (0x8U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN3_SHIFT (3U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN3_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN3(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN3_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN3_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN4_MASK (0x10U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN4_SHIFT (4U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN4_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN4(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN4_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN4_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN5_MASK (0x20U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN5_SHIFT (5U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN5_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN5(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN5_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN5_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN6_MASK (0x40U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN6_SHIFT (6U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN6_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN6(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN6_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN6_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN7_MASK (0x80U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN7_SHIFT (7U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN7_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN7(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN7_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN7_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN8_MASK (0x100U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN8_SHIFT (8U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN8_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN8(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN8_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN8_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN9_MASK (0x200U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN9_SHIFT (9U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN9_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN9(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN9_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN9_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN10_MASK (0x400U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN10_SHIFT (10U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN10_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN10(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN10_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN10_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN11_MASK (0x800U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN11_SHIFT (11U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN11_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN11(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN11_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN11_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN12_MASK (0x1000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN12_SHIFT (12U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN12_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN12(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN12_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN12_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN13_MASK (0x2000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN13_SHIFT (13U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN13_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN13(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN13_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN13_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN14_MASK (0x4000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN14_SHIFT (14U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN14_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN14(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN14_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN14_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN15_MASK (0x8000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN15_SHIFT (15U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN15_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN15(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN15_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN15_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN16_MASK (0x10000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN16_SHIFT (16U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN16_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN16(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN16_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN16_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN17_MASK (0x20000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN17_SHIFT (17U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN17_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN17(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN17_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN17_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN18_MASK (0x40000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN18_SHIFT (18U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN18_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN18(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN18_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN18_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN19_MASK (0x80000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN19_SHIFT (19U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN19_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN19(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN19_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN19_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN20_MASK (0x100000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN20_SHIFT (20U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN20_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN20(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN20_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN20_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN21_MASK (0x200000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN21_SHIFT (21U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN21_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN21(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN21_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN21_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN22_MASK (0x400000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN22_SHIFT (22U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN22_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN22(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN22_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN22_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN23_MASK (0x800000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN23_SHIFT (23U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN23_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN23(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN23_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN23_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN24_MASK (0x1000000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN24_SHIFT (24U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN24_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN24(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN24_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN24_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN25_MASK (0x2000000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN25_SHIFT (25U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN25_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN25(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN25_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN25_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN26_MASK (0x4000000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN26_SHIFT (26U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN26_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN26(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN26_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN26_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN27_MASK (0x8000000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN27_SHIFT (27U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN27_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN27(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN27_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN27_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN28_MASK (0x10000000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN28_SHIFT (28U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN28_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN28(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN28_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN28_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN29_MASK (0x20000000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN29_SHIFT (29U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN29_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN29(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN29_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN29_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN30_MASK (0x40000000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN30_SHIFT (30U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN30_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN30(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN30_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN30_MASK)

#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN31_MASK (0x80000000U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN31_SHIFT (31U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN31_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN31(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN31_SHIFT)) & K566_LPE_GPR1_GPR_RWD_6_FAULT_CH_B_EN31_MASK)
/*! @} */

/*! @name GPR_RWF_0 - Read Write FUNC 0 */
/*! @{ */

#define K566_LPE_GPR1_GPR_RWF_0_LCU_CLK_MUX_SEL_MASK (0x3U)
#define K566_LPE_GPR1_GPR_RWF_0_LCU_CLK_MUX_SEL_SHIFT (0U)
#define K566_LPE_GPR1_GPR_RWF_0_LCU_CLK_MUX_SEL_WIDTH (2U)
#define K566_LPE_GPR1_GPR_RWF_0_LCU_CLK_MUX_SEL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_LCU_CLK_MUX_SEL_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_LCU_CLK_MUX_SEL_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_LPE_AXBS_FAULT_ACK_MASK (0x4U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_AXBS_FAULT_ACK_SHIFT (2U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_AXBS_FAULT_ACK_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_AXBS_FAULT_ACK(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_LPE_AXBS_FAULT_ACK_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_LPE_AXBS_FAULT_ACK_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_CAN_TS_SEL_MASK  (0x8U)
#define K566_LPE_GPR1_GPR_RWF_0_CAN_TS_SEL_SHIFT (3U)
#define K566_LPE_GPR1_GPR_RWF_0_CAN_TS_SEL_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_CAN_TS_SEL(x)    (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_CAN_TS_SEL_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_CAN_TS_SEL_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_CAN_TS_EN_MASK   (0x10U)
#define K566_LPE_GPR1_GPR_RWF_0_CAN_TS_EN_SHIFT  (4U)
#define K566_LPE_GPR1_GPR_RWF_0_CAN_TS_EN_WIDTH  (1U)
#define K566_LPE_GPR1_GPR_RWF_0_CAN_TS_EN(x)     (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_CAN_TS_EN_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_CAN_TS_EN_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_FPU_DISABLE_MASK (0x400U)
#define K566_LPE_GPR1_GPR_RWF_0_FPU_DISABLE_SHIFT (10U)
#define K566_LPE_GPR1_GPR_RWF_0_FPU_DISABLE_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_FPU_DISABLE(x)   (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_FPU_DISABLE_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_FPU_DISABLE_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_0_QREQ_CTRL_MASK (0x800U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_0_QREQ_CTRL_SHIFT (11U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_0_QREQ_CTRL_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_0_QREQ_CTRL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_0_QREQ_CTRL_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_0_QREQ_CTRL_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_1_QREQ_CTRL_MASK (0x1000U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_1_QREQ_CTRL_SHIFT (12U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_1_QREQ_CTRL_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_1_QREQ_CTRL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_1_QREQ_CTRL_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_1_QREQ_CTRL_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_2_QREQ_CTRL_MASK (0x2000U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_2_QREQ_CTRL_SHIFT (13U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_2_QREQ_CTRL_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_2_QREQ_CTRL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_2_QREQ_CTRL_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_LPE_LPUART_2_QREQ_CTRL_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPI2C_QREQ_CTRL_MASK (0x4000U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPI2C_QREQ_CTRL_SHIFT (14U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPI2C_QREQ_CTRL_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPI2C_QREQ_CTRL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_LPE_LPI2C_QREQ_CTRL_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_LPE_LPI2C_QREQ_CTRL_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPSPI_0_QREQ_CTRL_MASK (0x8000U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPSPI_0_QREQ_CTRL_SHIFT (15U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPSPI_0_QREQ_CTRL_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPSPI_0_QREQ_CTRL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_LPE_LPSPI_0_QREQ_CTRL_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_LPE_LPSPI_0_QREQ_CTRL_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPSPI_1_QREQ_CTRL_MASK (0x10000U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPSPI_1_QREQ_CTRL_SHIFT (16U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPSPI_1_QREQ_CTRL_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_LPE_LPSPI_1_QREQ_CTRL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_LPE_LPSPI_1_QREQ_CTRL_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_LPE_LPSPI_1_QREQ_CTRL_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_FAULT_0_MUX_SEL_MASK (0x20000U)
#define K566_LPE_GPR1_GPR_RWF_0_FAULT_0_MUX_SEL_SHIFT (17U)
#define K566_LPE_GPR1_GPR_RWF_0_FAULT_0_MUX_SEL_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_FAULT_0_MUX_SEL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_FAULT_0_MUX_SEL_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_FAULT_0_MUX_SEL_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_FAULT_1_MUX_SEL_MASK (0x40000U)
#define K566_LPE_GPR1_GPR_RWF_0_FAULT_1_MUX_SEL_SHIFT (18U)
#define K566_LPE_GPR1_GPR_RWF_0_FAULT_1_MUX_SEL_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_FAULT_1_MUX_SEL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_FAULT_1_MUX_SEL_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_FAULT_1_MUX_SEL_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_FAULT_2_MUX_SEL_MASK (0x80000U)
#define K566_LPE_GPR1_GPR_RWF_0_FAULT_2_MUX_SEL_SHIFT (19U)
#define K566_LPE_GPR1_GPR_RWF_0_FAULT_2_MUX_SEL_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_FAULT_2_MUX_SEL(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_FAULT_2_MUX_SEL_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_FAULT_2_MUX_SEL_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_PHA_MUX_SEL_MASK (0x100000U)
#define K566_LPE_GPR1_GPR_RWF_0_PHA_MUX_SEL_SHIFT (20U)
#define K566_LPE_GPR1_GPR_RWF_0_PHA_MUX_SEL_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_PHA_MUX_SEL(x)   (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_PHA_MUX_SEL_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_PHA_MUX_SEL_MASK)

#define K566_LPE_GPR1_GPR_RWF_0_PHB_MUX_SEL_MASK (0x200000U)
#define K566_LPE_GPR1_GPR_RWF_0_PHB_MUX_SEL_SHIFT (21U)
#define K566_LPE_GPR1_GPR_RWF_0_PHB_MUX_SEL_WIDTH (1U)
#define K566_LPE_GPR1_GPR_RWF_0_PHB_MUX_SEL(x)   (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_RWF_0_PHB_MUX_SEL_SHIFT)) & K566_LPE_GPR1_GPR_RWF_0_PHB_MUX_SEL_MASK)
/*! @} */

/*! @name GPR_ROF_0 - Read Only FUNC 0 */
/*! @{ */

#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_0_QACCEPT_STAT_MASK (0x1U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_0_QACCEPT_STAT_SHIFT (0U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_0_QACCEPT_STAT_WIDTH (1U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_0_QACCEPT_STAT(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_0_QACCEPT_STAT_SHIFT)) & K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_0_QACCEPT_STAT_MASK)

#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_1_QACCEPT_STAT_MASK (0x2U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_1_QACCEPT_STAT_SHIFT (1U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_1_QACCEPT_STAT_WIDTH (1U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_1_QACCEPT_STAT(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_1_QACCEPT_STAT_SHIFT)) & K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_1_QACCEPT_STAT_MASK)

#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_2_QACCEPT_STAT_MASK (0x4U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_2_QACCEPT_STAT_SHIFT (2U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_2_QACCEPT_STAT_WIDTH (1U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_2_QACCEPT_STAT(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_2_QACCEPT_STAT_SHIFT)) & K566_LPE_GPR1_GPR_ROF_0_LPE_LPUART_2_QACCEPT_STAT_MASK)

#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPSPI_0_QACCEPT_STAT_MASK (0x8U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPSPI_0_QACCEPT_STAT_SHIFT (3U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPSPI_0_QACCEPT_STAT_WIDTH (1U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPSPI_0_QACCEPT_STAT(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_ROF_0_LPE_LPSPI_0_QACCEPT_STAT_SHIFT)) & K566_LPE_GPR1_GPR_ROF_0_LPE_LPSPI_0_QACCEPT_STAT_MASK)

#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPSPI_1_QACCEPT_STAT_MASK (0x10U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPSPI_1_QACCEPT_STAT_SHIFT (4U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPSPI_1_QACCEPT_STAT_WIDTH (1U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPSPI_1_QACCEPT_STAT(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_ROF_0_LPE_LPSPI_1_QACCEPT_STAT_SHIFT)) & K566_LPE_GPR1_GPR_ROF_0_LPE_LPSPI_1_QACCEPT_STAT_MASK)

#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPI2C_QACCEPT_STAT_MASK (0x20U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPI2C_QACCEPT_STAT_SHIFT (5U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPI2C_QACCEPT_STAT_WIDTH (1U)
#define K566_LPE_GPR1_GPR_ROF_0_LPE_LPI2C_QACCEPT_STAT(x) (((uint32_t)(((uint32_t)(x)) << K566_LPE_GPR1_GPR_ROF_0_LPE_LPI2C_QACCEPT_STAT_SHIFT)) & K566_LPE_GPR1_GPR_ROF_0_LPE_LPI2C_QACCEPT_STAT_MASK)
/*! @} */

/*!
 * @}
 */ /* end of group K566_LPE_GPR1_Register_Masks */

/*!
 * @}
 */ /* end of group K566_LPE_GPR1_Peripheral_Access_Layer */

#endif  /* #if !defined(S32K566_K566_LPE_GPR1_H_) */
