
stm32f7_workshop_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  90000000  90000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038ec  900001d0  900001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003e9c  90003abc  90003abc  00013abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  90007958  90007958  00017958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  90007960  90007960  00017960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  90007964  90007964  00017964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000009c  20000000  90007968  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005128  2000009c  90007a04  0002009c  2**2
                  ALLOC
  8 ._user_heap_stack 00000c04  200051c4  90007a04  000251c4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000168b6  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000034ff  00000000  00000000  00036982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loc    0000a4bb  00000000  00000000  00039e81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000cc0  00000000  00000000  00044340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00001190  00000000  00000000  00045000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000053b4  00000000  00000000  00046190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00014771  00000000  00000000  0004b544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001087c2  00000000  00000000  0005fcb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00168477  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002ba4  00000000  00000000  001684cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

900001d0 <__do_global_dtors_aux>:
900001d0:	b510      	push	{r4, lr}
900001d2:	4c05      	ldr	r4, [pc, #20]	; (900001e8 <__do_global_dtors_aux+0x18>)
900001d4:	7823      	ldrb	r3, [r4, #0]
900001d6:	b933      	cbnz	r3, 900001e6 <__do_global_dtors_aux+0x16>
900001d8:	4b04      	ldr	r3, [pc, #16]	; (900001ec <__do_global_dtors_aux+0x1c>)
900001da:	b113      	cbz	r3, 900001e2 <__do_global_dtors_aux+0x12>
900001dc:	4804      	ldr	r0, [pc, #16]	; (900001f0 <__do_global_dtors_aux+0x20>)
900001de:	f3af 8000 	nop.w
900001e2:	2301      	movs	r3, #1
900001e4:	7023      	strb	r3, [r4, #0]
900001e6:	bd10      	pop	{r4, pc}
900001e8:	2000009c 	.word	0x2000009c
900001ec:	00000000 	.word	0x00000000
900001f0:	90003aa4 	.word	0x90003aa4

900001f4 <frame_dummy>:
900001f4:	b508      	push	{r3, lr}
900001f6:	4b03      	ldr	r3, [pc, #12]	; (90000204 <frame_dummy+0x10>)
900001f8:	b11b      	cbz	r3, 90000202 <frame_dummy+0xe>
900001fa:	4903      	ldr	r1, [pc, #12]	; (90000208 <frame_dummy+0x14>)
900001fc:	4803      	ldr	r0, [pc, #12]	; (9000020c <frame_dummy+0x18>)
900001fe:	f3af 8000 	nop.w
90000202:	bd08      	pop	{r3, pc}
90000204:	00000000 	.word	0x00000000
90000208:	200000a0 	.word	0x200000a0
9000020c:	90003aa4 	.word	0x90003aa4

90000210 <memchr>:
90000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
90000214:	2a10      	cmp	r2, #16
90000216:	db2b      	blt.n	90000270 <memchr+0x60>
90000218:	f010 0f07 	tst.w	r0, #7
9000021c:	d008      	beq.n	90000230 <memchr+0x20>
9000021e:	f810 3b01 	ldrb.w	r3, [r0], #1
90000222:	3a01      	subs	r2, #1
90000224:	428b      	cmp	r3, r1
90000226:	d02d      	beq.n	90000284 <memchr+0x74>
90000228:	f010 0f07 	tst.w	r0, #7
9000022c:	b342      	cbz	r2, 90000280 <memchr+0x70>
9000022e:	d1f6      	bne.n	9000021e <memchr+0xe>
90000230:	b4f0      	push	{r4, r5, r6, r7}
90000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
90000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
9000023a:	f022 0407 	bic.w	r4, r2, #7
9000023e:	f07f 0700 	mvns.w	r7, #0
90000242:	2300      	movs	r3, #0
90000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
90000248:	3c08      	subs	r4, #8
9000024a:	ea85 0501 	eor.w	r5, r5, r1
9000024e:	ea86 0601 	eor.w	r6, r6, r1
90000252:	fa85 f547 	uadd8	r5, r5, r7
90000256:	faa3 f587 	sel	r5, r3, r7
9000025a:	fa86 f647 	uadd8	r6, r6, r7
9000025e:	faa5 f687 	sel	r6, r5, r7
90000262:	b98e      	cbnz	r6, 90000288 <memchr+0x78>
90000264:	d1ee      	bne.n	90000244 <memchr+0x34>
90000266:	bcf0      	pop	{r4, r5, r6, r7}
90000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
9000026c:	f002 0207 	and.w	r2, r2, #7
90000270:	b132      	cbz	r2, 90000280 <memchr+0x70>
90000272:	f810 3b01 	ldrb.w	r3, [r0], #1
90000276:	3a01      	subs	r2, #1
90000278:	ea83 0301 	eor.w	r3, r3, r1
9000027c:	b113      	cbz	r3, 90000284 <memchr+0x74>
9000027e:	d1f8      	bne.n	90000272 <memchr+0x62>
90000280:	2000      	movs	r0, #0
90000282:	4770      	bx	lr
90000284:	3801      	subs	r0, #1
90000286:	4770      	bx	lr
90000288:	2d00      	cmp	r5, #0
9000028a:	bf06      	itte	eq
9000028c:	4635      	moveq	r5, r6
9000028e:	3803      	subeq	r0, #3
90000290:	3807      	subne	r0, #7
90000292:	f015 0f01 	tst.w	r5, #1
90000296:	d107      	bne.n	900002a8 <memchr+0x98>
90000298:	3001      	adds	r0, #1
9000029a:	f415 7f80 	tst.w	r5, #256	; 0x100
9000029e:	bf02      	ittt	eq
900002a0:	3001      	addeq	r0, #1
900002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
900002a6:	3001      	addeq	r0, #1
900002a8:	bcf0      	pop	{r4, r5, r6, r7}
900002aa:	3801      	subs	r0, #1
900002ac:	4770      	bx	lr
900002ae:	bf00      	nop

900002b0 <__aeabi_uldivmod>:
900002b0:	b953      	cbnz	r3, 900002c8 <__aeabi_uldivmod+0x18>
900002b2:	b94a      	cbnz	r2, 900002c8 <__aeabi_uldivmod+0x18>
900002b4:	2900      	cmp	r1, #0
900002b6:	bf08      	it	eq
900002b8:	2800      	cmpeq	r0, #0
900002ba:	bf1c      	itt	ne
900002bc:	f04f 31ff 	movne.w	r1, #4294967295
900002c0:	f04f 30ff 	movne.w	r0, #4294967295
900002c4:	f000 b96e 	b.w	900005a4 <__aeabi_idiv0>
900002c8:	f1ad 0c08 	sub.w	ip, sp, #8
900002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
900002d0:	f000 f806 	bl	900002e0 <__udivmoddi4>
900002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
900002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
900002dc:	b004      	add	sp, #16
900002de:	4770      	bx	lr

900002e0 <__udivmoddi4>:
900002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
900002e4:	9d08      	ldr	r5, [sp, #32]
900002e6:	4604      	mov	r4, r0
900002e8:	468c      	mov	ip, r1
900002ea:	2b00      	cmp	r3, #0
900002ec:	f040 8083 	bne.w	900003f6 <__udivmoddi4+0x116>
900002f0:	428a      	cmp	r2, r1
900002f2:	4617      	mov	r7, r2
900002f4:	d947      	bls.n	90000386 <__udivmoddi4+0xa6>
900002f6:	fab2 f282 	clz	r2, r2
900002fa:	b142      	cbz	r2, 9000030e <__udivmoddi4+0x2e>
900002fc:	f1c2 0020 	rsb	r0, r2, #32
90000300:	fa24 f000 	lsr.w	r0, r4, r0
90000304:	4091      	lsls	r1, r2
90000306:	4097      	lsls	r7, r2
90000308:	ea40 0c01 	orr.w	ip, r0, r1
9000030c:	4094      	lsls	r4, r2
9000030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
90000312:	0c23      	lsrs	r3, r4, #16
90000314:	fbbc f6f8 	udiv	r6, ip, r8
90000318:	fa1f fe87 	uxth.w	lr, r7
9000031c:	fb08 c116 	mls	r1, r8, r6, ip
90000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
90000324:	fb06 f10e 	mul.w	r1, r6, lr
90000328:	4299      	cmp	r1, r3
9000032a:	d909      	bls.n	90000340 <__udivmoddi4+0x60>
9000032c:	18fb      	adds	r3, r7, r3
9000032e:	f106 30ff 	add.w	r0, r6, #4294967295
90000332:	f080 8119 	bcs.w	90000568 <__udivmoddi4+0x288>
90000336:	4299      	cmp	r1, r3
90000338:	f240 8116 	bls.w	90000568 <__udivmoddi4+0x288>
9000033c:	3e02      	subs	r6, #2
9000033e:	443b      	add	r3, r7
90000340:	1a5b      	subs	r3, r3, r1
90000342:	b2a4      	uxth	r4, r4
90000344:	fbb3 f0f8 	udiv	r0, r3, r8
90000348:	fb08 3310 	mls	r3, r8, r0, r3
9000034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
90000350:	fb00 fe0e 	mul.w	lr, r0, lr
90000354:	45a6      	cmp	lr, r4
90000356:	d909      	bls.n	9000036c <__udivmoddi4+0x8c>
90000358:	193c      	adds	r4, r7, r4
9000035a:	f100 33ff 	add.w	r3, r0, #4294967295
9000035e:	f080 8105 	bcs.w	9000056c <__udivmoddi4+0x28c>
90000362:	45a6      	cmp	lr, r4
90000364:	f240 8102 	bls.w	9000056c <__udivmoddi4+0x28c>
90000368:	3802      	subs	r0, #2
9000036a:	443c      	add	r4, r7
9000036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
90000370:	eba4 040e 	sub.w	r4, r4, lr
90000374:	2600      	movs	r6, #0
90000376:	b11d      	cbz	r5, 90000380 <__udivmoddi4+0xa0>
90000378:	40d4      	lsrs	r4, r2
9000037a:	2300      	movs	r3, #0
9000037c:	e9c5 4300 	strd	r4, r3, [r5]
90000380:	4631      	mov	r1, r6
90000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
90000386:	b902      	cbnz	r2, 9000038a <__udivmoddi4+0xaa>
90000388:	deff      	udf	#255	; 0xff
9000038a:	fab2 f282 	clz	r2, r2
9000038e:	2a00      	cmp	r2, #0
90000390:	d150      	bne.n	90000434 <__udivmoddi4+0x154>
90000392:	1bcb      	subs	r3, r1, r7
90000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
90000398:	fa1f f887 	uxth.w	r8, r7
9000039c:	2601      	movs	r6, #1
9000039e:	fbb3 fcfe 	udiv	ip, r3, lr
900003a2:	0c21      	lsrs	r1, r4, #16
900003a4:	fb0e 331c 	mls	r3, lr, ip, r3
900003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
900003ac:	fb08 f30c 	mul.w	r3, r8, ip
900003b0:	428b      	cmp	r3, r1
900003b2:	d907      	bls.n	900003c4 <__udivmoddi4+0xe4>
900003b4:	1879      	adds	r1, r7, r1
900003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
900003ba:	d202      	bcs.n	900003c2 <__udivmoddi4+0xe2>
900003bc:	428b      	cmp	r3, r1
900003be:	f200 80e9 	bhi.w	90000594 <__udivmoddi4+0x2b4>
900003c2:	4684      	mov	ip, r0
900003c4:	1ac9      	subs	r1, r1, r3
900003c6:	b2a3      	uxth	r3, r4
900003c8:	fbb1 f0fe 	udiv	r0, r1, lr
900003cc:	fb0e 1110 	mls	r1, lr, r0, r1
900003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
900003d4:	fb08 f800 	mul.w	r8, r8, r0
900003d8:	45a0      	cmp	r8, r4
900003da:	d907      	bls.n	900003ec <__udivmoddi4+0x10c>
900003dc:	193c      	adds	r4, r7, r4
900003de:	f100 33ff 	add.w	r3, r0, #4294967295
900003e2:	d202      	bcs.n	900003ea <__udivmoddi4+0x10a>
900003e4:	45a0      	cmp	r8, r4
900003e6:	f200 80d9 	bhi.w	9000059c <__udivmoddi4+0x2bc>
900003ea:	4618      	mov	r0, r3
900003ec:	eba4 0408 	sub.w	r4, r4, r8
900003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
900003f4:	e7bf      	b.n	90000376 <__udivmoddi4+0x96>
900003f6:	428b      	cmp	r3, r1
900003f8:	d909      	bls.n	9000040e <__udivmoddi4+0x12e>
900003fa:	2d00      	cmp	r5, #0
900003fc:	f000 80b1 	beq.w	90000562 <__udivmoddi4+0x282>
90000400:	2600      	movs	r6, #0
90000402:	e9c5 0100 	strd	r0, r1, [r5]
90000406:	4630      	mov	r0, r6
90000408:	4631      	mov	r1, r6
9000040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
9000040e:	fab3 f683 	clz	r6, r3
90000412:	2e00      	cmp	r6, #0
90000414:	d14a      	bne.n	900004ac <__udivmoddi4+0x1cc>
90000416:	428b      	cmp	r3, r1
90000418:	d302      	bcc.n	90000420 <__udivmoddi4+0x140>
9000041a:	4282      	cmp	r2, r0
9000041c:	f200 80b8 	bhi.w	90000590 <__udivmoddi4+0x2b0>
90000420:	1a84      	subs	r4, r0, r2
90000422:	eb61 0103 	sbc.w	r1, r1, r3
90000426:	2001      	movs	r0, #1
90000428:	468c      	mov	ip, r1
9000042a:	2d00      	cmp	r5, #0
9000042c:	d0a8      	beq.n	90000380 <__udivmoddi4+0xa0>
9000042e:	e9c5 4c00 	strd	r4, ip, [r5]
90000432:	e7a5      	b.n	90000380 <__udivmoddi4+0xa0>
90000434:	f1c2 0320 	rsb	r3, r2, #32
90000438:	fa20 f603 	lsr.w	r6, r0, r3
9000043c:	4097      	lsls	r7, r2
9000043e:	fa01 f002 	lsl.w	r0, r1, r2
90000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
90000446:	40d9      	lsrs	r1, r3
90000448:	4330      	orrs	r0, r6
9000044a:	0c03      	lsrs	r3, r0, #16
9000044c:	fbb1 f6fe 	udiv	r6, r1, lr
90000450:	fa1f f887 	uxth.w	r8, r7
90000454:	fb0e 1116 	mls	r1, lr, r6, r1
90000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
9000045c:	fb06 f108 	mul.w	r1, r6, r8
90000460:	4299      	cmp	r1, r3
90000462:	fa04 f402 	lsl.w	r4, r4, r2
90000466:	d909      	bls.n	9000047c <__udivmoddi4+0x19c>
90000468:	18fb      	adds	r3, r7, r3
9000046a:	f106 3cff 	add.w	ip, r6, #4294967295
9000046e:	f080 808d 	bcs.w	9000058c <__udivmoddi4+0x2ac>
90000472:	4299      	cmp	r1, r3
90000474:	f240 808a 	bls.w	9000058c <__udivmoddi4+0x2ac>
90000478:	3e02      	subs	r6, #2
9000047a:	443b      	add	r3, r7
9000047c:	1a5b      	subs	r3, r3, r1
9000047e:	b281      	uxth	r1, r0
90000480:	fbb3 f0fe 	udiv	r0, r3, lr
90000484:	fb0e 3310 	mls	r3, lr, r0, r3
90000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
9000048c:	fb00 f308 	mul.w	r3, r0, r8
90000490:	428b      	cmp	r3, r1
90000492:	d907      	bls.n	900004a4 <__udivmoddi4+0x1c4>
90000494:	1879      	adds	r1, r7, r1
90000496:	f100 3cff 	add.w	ip, r0, #4294967295
9000049a:	d273      	bcs.n	90000584 <__udivmoddi4+0x2a4>
9000049c:	428b      	cmp	r3, r1
9000049e:	d971      	bls.n	90000584 <__udivmoddi4+0x2a4>
900004a0:	3802      	subs	r0, #2
900004a2:	4439      	add	r1, r7
900004a4:	1acb      	subs	r3, r1, r3
900004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
900004aa:	e778      	b.n	9000039e <__udivmoddi4+0xbe>
900004ac:	f1c6 0c20 	rsb	ip, r6, #32
900004b0:	fa03 f406 	lsl.w	r4, r3, r6
900004b4:	fa22 f30c 	lsr.w	r3, r2, ip
900004b8:	431c      	orrs	r4, r3
900004ba:	fa20 f70c 	lsr.w	r7, r0, ip
900004be:	fa01 f306 	lsl.w	r3, r1, r6
900004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
900004c6:	fa21 f10c 	lsr.w	r1, r1, ip
900004ca:	431f      	orrs	r7, r3
900004cc:	0c3b      	lsrs	r3, r7, #16
900004ce:	fbb1 f9fe 	udiv	r9, r1, lr
900004d2:	fa1f f884 	uxth.w	r8, r4
900004d6:	fb0e 1119 	mls	r1, lr, r9, r1
900004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
900004de:	fb09 fa08 	mul.w	sl, r9, r8
900004e2:	458a      	cmp	sl, r1
900004e4:	fa02 f206 	lsl.w	r2, r2, r6
900004e8:	fa00 f306 	lsl.w	r3, r0, r6
900004ec:	d908      	bls.n	90000500 <__udivmoddi4+0x220>
900004ee:	1861      	adds	r1, r4, r1
900004f0:	f109 30ff 	add.w	r0, r9, #4294967295
900004f4:	d248      	bcs.n	90000588 <__udivmoddi4+0x2a8>
900004f6:	458a      	cmp	sl, r1
900004f8:	d946      	bls.n	90000588 <__udivmoddi4+0x2a8>
900004fa:	f1a9 0902 	sub.w	r9, r9, #2
900004fe:	4421      	add	r1, r4
90000500:	eba1 010a 	sub.w	r1, r1, sl
90000504:	b2bf      	uxth	r7, r7
90000506:	fbb1 f0fe 	udiv	r0, r1, lr
9000050a:	fb0e 1110 	mls	r1, lr, r0, r1
9000050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
90000512:	fb00 f808 	mul.w	r8, r0, r8
90000516:	45b8      	cmp	r8, r7
90000518:	d907      	bls.n	9000052a <__udivmoddi4+0x24a>
9000051a:	19e7      	adds	r7, r4, r7
9000051c:	f100 31ff 	add.w	r1, r0, #4294967295
90000520:	d22e      	bcs.n	90000580 <__udivmoddi4+0x2a0>
90000522:	45b8      	cmp	r8, r7
90000524:	d92c      	bls.n	90000580 <__udivmoddi4+0x2a0>
90000526:	3802      	subs	r0, #2
90000528:	4427      	add	r7, r4
9000052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
9000052e:	eba7 0708 	sub.w	r7, r7, r8
90000532:	fba0 8902 	umull	r8, r9, r0, r2
90000536:	454f      	cmp	r7, r9
90000538:	46c6      	mov	lr, r8
9000053a:	4649      	mov	r1, r9
9000053c:	d31a      	bcc.n	90000574 <__udivmoddi4+0x294>
9000053e:	d017      	beq.n	90000570 <__udivmoddi4+0x290>
90000540:	b15d      	cbz	r5, 9000055a <__udivmoddi4+0x27a>
90000542:	ebb3 020e 	subs.w	r2, r3, lr
90000546:	eb67 0701 	sbc.w	r7, r7, r1
9000054a:	fa07 fc0c 	lsl.w	ip, r7, ip
9000054e:	40f2      	lsrs	r2, r6
90000550:	ea4c 0202 	orr.w	r2, ip, r2
90000554:	40f7      	lsrs	r7, r6
90000556:	e9c5 2700 	strd	r2, r7, [r5]
9000055a:	2600      	movs	r6, #0
9000055c:	4631      	mov	r1, r6
9000055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
90000562:	462e      	mov	r6, r5
90000564:	4628      	mov	r0, r5
90000566:	e70b      	b.n	90000380 <__udivmoddi4+0xa0>
90000568:	4606      	mov	r6, r0
9000056a:	e6e9      	b.n	90000340 <__udivmoddi4+0x60>
9000056c:	4618      	mov	r0, r3
9000056e:	e6fd      	b.n	9000036c <__udivmoddi4+0x8c>
90000570:	4543      	cmp	r3, r8
90000572:	d2e5      	bcs.n	90000540 <__udivmoddi4+0x260>
90000574:	ebb8 0e02 	subs.w	lr, r8, r2
90000578:	eb69 0104 	sbc.w	r1, r9, r4
9000057c:	3801      	subs	r0, #1
9000057e:	e7df      	b.n	90000540 <__udivmoddi4+0x260>
90000580:	4608      	mov	r0, r1
90000582:	e7d2      	b.n	9000052a <__udivmoddi4+0x24a>
90000584:	4660      	mov	r0, ip
90000586:	e78d      	b.n	900004a4 <__udivmoddi4+0x1c4>
90000588:	4681      	mov	r9, r0
9000058a:	e7b9      	b.n	90000500 <__udivmoddi4+0x220>
9000058c:	4666      	mov	r6, ip
9000058e:	e775      	b.n	9000047c <__udivmoddi4+0x19c>
90000590:	4630      	mov	r0, r6
90000592:	e74a      	b.n	9000042a <__udivmoddi4+0x14a>
90000594:	f1ac 0c02 	sub.w	ip, ip, #2
90000598:	4439      	add	r1, r7
9000059a:	e713      	b.n	900003c4 <__udivmoddi4+0xe4>
9000059c:	3802      	subs	r0, #2
9000059e:	443c      	add	r4, r7
900005a0:	e724      	b.n	900003ec <__udivmoddi4+0x10c>
900005a2:	bf00      	nop

900005a4 <__aeabi_idiv0>:
900005a4:	4770      	bx	lr
900005a6:	bf00      	nop

900005a8 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
900005a8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
900005ac:	4c19      	ldr	r4, [pc, #100]	; (90000614 <LL_FillBuffer+0x6c>)
{
900005ae:	4698      	mov	r8, r3
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
900005b0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
{
900005b4:	460e      	mov	r6, r1
900005b6:	4617      	mov	r7, r2
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
900005b8:	2134      	movs	r1, #52	; 0x34
900005ba:	4a17      	ldr	r2, [pc, #92]	; (90000618 <LL_FillBuffer+0x70>)
{
900005bc:	4681      	mov	r9, r0
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
900005be:	6063      	str	r3, [r4, #4]
  hDma2dHandler.Init.OutputOffset = OffLine;      
  
  hDma2dHandler.Instance = DMA2D;
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
900005c0:	4620      	mov	r0, r4
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
900005c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
{
900005c4:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
900005c8:	fb01 2303 	mla	r3, r1, r3, r2
900005cc:	6c9d      	ldr	r5, [r3, #72]	; 0x48
  hDma2dHandler.Init.OutputOffset = OffLine;      
900005ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
900005d0:	2d02      	cmp	r5, #2
  hDma2dHandler.Init.OutputOffset = OffLine;      
900005d2:	60e3      	str	r3, [r4, #12]
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
900005d4:	bf18      	it	ne
900005d6:	2500      	movne	r5, #0
  hDma2dHandler.Instance = DMA2D;
900005d8:	4b10      	ldr	r3, [pc, #64]	; (9000061c <LL_FillBuffer+0x74>)
900005da:	60a5      	str	r5, [r4, #8]
900005dc:	6023      	str	r3, [r4, #0]
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
900005de:	f000 fee0 	bl	900013a2 <HAL_DMA2D_Init>
900005e2:	b9a0      	cbnz	r0, 9000060e <LL_FillBuffer+0x66>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
900005e4:	4649      	mov	r1, r9
900005e6:	4620      	mov	r0, r4
900005e8:	f000 ffa2 	bl	90001530 <HAL_DMA2D_ConfigLayer>
900005ec:	b978      	cbnz	r0, 9000060e <LL_FillBuffer+0x66>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
900005ee:	463b      	mov	r3, r7
900005f0:	4632      	mov	r2, r6
900005f2:	4651      	mov	r1, sl
900005f4:	4620      	mov	r0, r4
900005f6:	f8cd 8000 	str.w	r8, [sp]
900005fa:	f000 fefe 	bl	900013fa <HAL_DMA2D_Start>
900005fe:	b930      	cbnz	r0, 9000060e <LL_FillBuffer+0x66>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
90000600:	210a      	movs	r1, #10
90000602:	4620      	mov	r0, r4
      }
    }
  } 
}
90000604:	b002      	add	sp, #8
90000606:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
9000060a:	f000 bf10 	b.w	9000142e <HAL_DMA2D_PollForTransfer>
}
9000060e:	b002      	add	sp, #8
90000610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
90000614:	200002e0 	.word	0x200002e0
90000618:	200004c0 	.word	0x200004c0
9000061c:	4002b000 	.word	0x4002b000

90000620 <BSP_LCD_GetXSize>:
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
90000620:	4b03      	ldr	r3, [pc, #12]	; (90000630 <BSP_LCD_GetXSize+0x10>)
90000622:	2134      	movs	r1, #52	; 0x34
90000624:	4a03      	ldr	r2, [pc, #12]	; (90000634 <BSP_LCD_GetXSize+0x14>)
90000626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
90000628:	fb01 2303 	mla	r3, r1, r3, r2
}
9000062c:	6e18      	ldr	r0, [r3, #96]	; 0x60
9000062e:	4770      	bx	lr
90000630:	200002e0 	.word	0x200002e0
90000634:	200004c0 	.word	0x200004c0

90000638 <BSP_LCD_LayerDefaultInit>:
{     
90000638:	b570      	push	{r4, r5, r6, lr}
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
9000063a:	4d18      	ldr	r5, [pc, #96]	; (9000069c <BSP_LCD_LayerDefaultInit+0x64>)
{     
9000063c:	4604      	mov	r4, r0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
9000063e:	2634      	movs	r6, #52	; 0x34
90000640:	4817      	ldr	r0, [pc, #92]	; (900006a0 <BSP_LCD_LayerDefaultInit+0x68>)
90000642:	6c2a      	ldr	r2, [r5, #64]	; 0x40
{     
90000644:	b08e      	sub	sp, #56	; 0x38
  layer_cfg.WindowX0 = 0;
90000646:	2300      	movs	r3, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
90000648:	fb06 0202 	mla	r2, r6, r2, r0
  layer_cfg.FBStartAdress = FB_Address;
9000064c:	910a      	str	r1, [sp, #40]	; 0x28
  layer_cfg.Alpha = 255;
9000064e:	21ff      	movs	r1, #255	; 0xff
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
90000650:	6e16      	ldr	r6, [r2, #96]	; 0x60
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
90000652:	6e52      	ldr	r2, [r2, #100]	; 0x64
  layer_cfg.WindowX0 = 0;
90000654:	9301      	str	r3, [sp, #4]
  layer_cfg.Backcolor.Blue = 0;
90000656:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  layer_cfg.Backcolor.Red = 0;
9000065a:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
9000065e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  layer_cfg.Alpha0 = 0;
90000662:	e9cd 1306 	strd	r1, r3, [sp, #24]
  layer_cfg.WindowY0 = 0;
90000666:	e9cd 6302 	strd	r6, r3, [sp, #8]
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
9000066a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
9000066e:	2307      	movs	r3, #7
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
90000670:	e9cd 620b 	strd	r6, r2, [sp, #44]	; 0x2c
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
90000674:	e9cd 1308 	strd	r1, r3, [sp, #32]
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
90000678:	4622      	mov	r2, r4
9000067a:	a901      	add	r1, sp, #4
9000067c:	f001 f98c 	bl	90001998 <HAL_LTDC_ConfigLayer>
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
90000680:	200c      	movs	r0, #12
90000682:	f04f 33ff 	mov.w	r3, #4294967295
90000686:	fb00 5004 	mla	r0, r0, r4, r5
9000068a:	6483      	str	r3, [r0, #72]	; 0x48
  DrawProp[LayerIndex].pFont     = &Font24;
9000068c:	4b05      	ldr	r3, [pc, #20]	; (900006a4 <BSP_LCD_LayerDefaultInit+0x6c>)
9000068e:	64c3      	str	r3, [r0, #76]	; 0x4c
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
90000690:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
90000694:	6443      	str	r3, [r0, #68]	; 0x44
}
90000696:	b00e      	add	sp, #56	; 0x38
90000698:	bd70      	pop	{r4, r5, r6, pc}
9000069a:	bf00      	nop
9000069c:	200002e0 	.word	0x200002e0
900006a0:	200004c0 	.word	0x200004c0
900006a4:	20000000 	.word	0x20000000

900006a8 <BSP_LCD_SelectLayer>:
  ActiveLayer = LayerIndex;
900006a8:	4b01      	ldr	r3, [pc, #4]	; (900006b0 <BSP_LCD_SelectLayer+0x8>)
900006aa:	6418      	str	r0, [r3, #64]	; 0x40
} 
900006ac:	4770      	bx	lr
900006ae:	bf00      	nop
900006b0:	200002e0 	.word	0x200002e0

900006b4 <BSP_LCD_SetTextColor>:
  DrawProp[ActiveLayer].TextColor = Color;
900006b4:	4a03      	ldr	r2, [pc, #12]	; (900006c4 <BSP_LCD_SetTextColor+0x10>)
900006b6:	210c      	movs	r1, #12
900006b8:	6c13      	ldr	r3, [r2, #64]	; 0x40
900006ba:	fb01 2303 	mla	r3, r1, r3, r2
900006be:	6458      	str	r0, [r3, #68]	; 0x44
}
900006c0:	4770      	bx	lr
900006c2:	bf00      	nop
900006c4:	200002e0 	.word	0x200002e0

900006c8 <BSP_LCD_SetBackColor>:
  DrawProp[ActiveLayer].BackColor = Color;
900006c8:	4a03      	ldr	r2, [pc, #12]	; (900006d8 <BSP_LCD_SetBackColor+0x10>)
900006ca:	210c      	movs	r1, #12
900006cc:	6c13      	ldr	r3, [r2, #64]	; 0x40
900006ce:	fb01 2303 	mla	r3, r1, r3, r2
900006d2:	6498      	str	r0, [r3, #72]	; 0x48
}
900006d4:	4770      	bx	lr
900006d6:	bf00      	nop
900006d8:	200002e0 	.word	0x200002e0

900006dc <BSP_LCD_SetFont>:
  DrawProp[ActiveLayer].pFont = fonts;
900006dc:	4a03      	ldr	r2, [pc, #12]	; (900006ec <BSP_LCD_SetFont+0x10>)
900006de:	210c      	movs	r1, #12
900006e0:	6c13      	ldr	r3, [r2, #64]	; 0x40
900006e2:	fb01 2303 	mla	r3, r1, r3, r2
900006e6:	64d8      	str	r0, [r3, #76]	; 0x4c
}
900006e8:	4770      	bx	lr
900006ea:	bf00      	nop
900006ec:	200002e0 	.word	0x200002e0

900006f0 <BSP_LCD_GetFont>:
  return DrawProp[ActiveLayer].pFont;
900006f0:	4a03      	ldr	r2, [pc, #12]	; (90000700 <BSP_LCD_GetFont+0x10>)
900006f2:	210c      	movs	r1, #12
900006f4:	6c13      	ldr	r3, [r2, #64]	; 0x40
900006f6:	fb01 2303 	mla	r3, r1, r3, r2
}
900006fa:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
900006fc:	4770      	bx	lr
900006fe:	bf00      	nop
90000700:	200002e0 	.word	0x200002e0

90000704 <BSP_LCD_Clear>:
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
90000704:	4b08      	ldr	r3, [pc, #32]	; (90000728 <BSP_LCD_Clear+0x24>)
{ 
90000706:	b513      	push	{r0, r1, r4, lr}
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
90000708:	6c1c      	ldr	r4, [r3, #64]	; 0x40
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
9000070a:	2134      	movs	r1, #52	; 0x34
9000070c:	4b07      	ldr	r3, [pc, #28]	; (9000072c <BSP_LCD_Clear+0x28>)
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
9000070e:	9001      	str	r0, [sp, #4]
90000710:	4620      	mov	r0, r4
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
90000712:	fb01 3104 	mla	r1, r1, r4, r3
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
90000716:	2300      	movs	r3, #0
90000718:	9300      	str	r3, [sp, #0]
9000071a:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
9000071e:	6dc9      	ldr	r1, [r1, #92]	; 0x5c
90000720:	f7ff ff42 	bl	900005a8 <LL_FillBuffer>
}
90000724:	b002      	add	sp, #8
90000726:	bd10      	pop	{r4, pc}
90000728:	200002e0 	.word	0x200002e0
9000072c:	200004c0 	.word	0x200004c0

90000730 <BSP_LCD_DrawPixel>:
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
90000730:	4b0a      	ldr	r3, [pc, #40]	; (9000075c <BSP_LCD_DrawPixel+0x2c>)
{
90000732:	b530      	push	{r4, r5, lr}
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
90000734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
90000736:	2534      	movs	r5, #52	; 0x34
90000738:	4c09      	ldr	r4, [pc, #36]	; (90000760 <BSP_LCD_DrawPixel+0x30>)
9000073a:	fb05 4303 	mla	r3, r5, r3, r4
9000073e:	e9d3 4517 	ldrd	r4, r5, [r3, #92]	; 0x5c
90000742:	6c9b      	ldr	r3, [r3, #72]	; 0x48
90000744:	fb05 0101 	mla	r1, r5, r1, r0
90000748:	2b02      	cmp	r3, #2
9000074a:	d103      	bne.n	90000754 <BSP_LCD_DrawPixel+0x24>
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
9000074c:	b292      	uxth	r2, r2
9000074e:	f824 2011 	strh.w	r2, [r4, r1, lsl #1]
}
90000752:	bd30      	pop	{r4, r5, pc}
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
90000754:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
}
90000758:	e7fb      	b.n	90000752 <BSP_LCD_DrawPixel+0x22>
9000075a:	bf00      	nop
9000075c:	200002e0 	.word	0x200002e0
90000760:	200004c0 	.word	0x200004c0

90000764 <BSP_LCD_DisplayChar>:
{
90000764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
90000768:	b085      	sub	sp, #20
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
9000076a:	f1a2 0520 	sub.w	r5, r2, #32
  for(i = 0; i < height; i++)
9000076e:	f04f 0800 	mov.w	r8, #0
{
90000772:	e9cd 0100 	strd	r0, r1, [sp]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
90000776:	4828      	ldr	r0, [pc, #160]	; (90000818 <BSP_LCD_DisplayChar+0xb4>)
90000778:	210c      	movs	r1, #12
9000077a:	f8d0 b040 	ldr.w	fp, [r0, #64]	; 0x40
9000077e:	fb01 010b 	mla	r1, r1, fp, r0
90000782:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
90000784:	f8b1 9004 	ldrh.w	r9, [r1, #4]
90000788:	f8b1 a006 	ldrh.w	sl, [r1, #6]
9000078c:	f109 0607 	add.w	r6, r9, #7
90000790:	680a      	ldr	r2, [r1, #0]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
90000792:	fb0a f505 	mul.w	r5, sl, r5
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
90000796:	10f6      	asrs	r6, r6, #3
  offset =  8 *((width + 7)/8) -  width ;
90000798:	ebc9 00c6 	rsb	r0, r9, r6, lsl #3
  for(i = 0; i < height; i++)
9000079c:	fb06 2505 	mla	r5, r6, r5, r2
      if(line & (1 << (width- j + offset- 1))) 
900007a0:	f109 32ff 	add.w	r2, r9, #4294967295
900007a4:	fa52 f380 	uxtab	r3, r2, r0
900007a8:	9302      	str	r3, [sp, #8]
900007aa:	9b01      	ldr	r3, [sp, #4]
  for(i = 0; i < height; i++)
900007ac:	45d0      	cmp	r8, sl
900007ae:	eb03 0108 	add.w	r1, r3, r8
900007b2:	b289      	uxth	r1, r1
900007b4:	d302      	bcc.n	900007bc <BSP_LCD_DisplayChar+0x58>
}
900007b6:	b005      	add	sp, #20
900007b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    switch(((width + 7)/8))
900007bc:	2e01      	cmp	r6, #1
900007be:	782c      	ldrb	r4, [r5, #0]
900007c0:	d004      	beq.n	900007cc <BSP_LCD_DisplayChar+0x68>
900007c2:	2e02      	cmp	r6, #2
900007c4:	d109      	bne.n	900007da <BSP_LCD_DisplayChar+0x76>
      line =  (pchar[0]<< 8) | pchar[1];      
900007c6:	882c      	ldrh	r4, [r5, #0]
900007c8:	ba64      	rev16	r4, r4
900007ca:	b2a4      	uxth	r4, r4
    for (j = 0; j < width; j++)
900007cc:	2700      	movs	r7, #0
900007ce:	45b9      	cmp	r9, r7
900007d0:	d80a      	bhi.n	900007e8 <BSP_LCD_DisplayChar+0x84>
  for(i = 0; i < height; i++)
900007d2:	f108 0801 	add.w	r8, r8, #1
900007d6:	4435      	add	r5, r6
900007d8:	e7e7      	b.n	900007aa <BSP_LCD_DisplayChar+0x46>
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
900007da:	786a      	ldrb	r2, [r5, #1]
900007dc:	0424      	lsls	r4, r4, #16
900007de:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
900007e2:	78aa      	ldrb	r2, [r5, #2]
900007e4:	4314      	orrs	r4, r2
      break;
900007e6:	e7f1      	b.n	900007cc <BSP_LCD_DisplayChar+0x68>
      if(line & (1 << (width- j + offset- 1))) 
900007e8:	9b00      	ldr	r3, [sp, #0]
900007ea:	2201      	movs	r2, #1
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
900007ec:	9103      	str	r1, [sp, #12]
900007ee:	19d8      	adds	r0, r3, r7
      if(line & (1 << (width- j + offset- 1))) 
900007f0:	9b02      	ldr	r3, [sp, #8]
900007f2:	eba3 0c07 	sub.w	ip, r3, r7
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
900007f6:	4b08      	ldr	r3, [pc, #32]	; (90000818 <BSP_LCD_DisplayChar+0xb4>)
900007f8:	b280      	uxth	r0, r0
    for (j = 0; j < width; j++)
900007fa:	3701      	adds	r7, #1
      if(line & (1 << (width- j + offset- 1))) 
900007fc:	fa02 f20c 	lsl.w	r2, r2, ip
90000800:	4222      	tst	r2, r4
90000802:	f04f 020c 	mov.w	r2, #12
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
90000806:	fb02 320b 	mla	r2, r2, fp, r3
9000080a:	bf14      	ite	ne
9000080c:	6c52      	ldrne	r2, [r2, #68]	; 0x44
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
9000080e:	6c92      	ldreq	r2, [r2, #72]	; 0x48
90000810:	f7ff ff8e 	bl	90000730 <BSP_LCD_DrawPixel>
90000814:	9903      	ldr	r1, [sp, #12]
    for (j = 0; j < width; j++)
90000816:	e7da      	b.n	900007ce <BSP_LCD_DisplayChar+0x6a>
90000818:	200002e0 	.word	0x200002e0

9000081c <BSP_LCD_DisplayStringAt>:
{
9000081c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
90000820:	4605      	mov	r5, r0
90000822:	468a      	mov	sl, r1
90000824:	4616      	mov	r6, r2
  while (*ptr++) size ++ ;
90000826:	4614      	mov	r4, r2
90000828:	f812 0b01 	ldrb.w	r0, [r2], #1
9000082c:	2800      	cmp	r0, #0
9000082e:	d1fa      	bne.n	90000826 <BSP_LCD_DisplayStringAt+0xa>
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
90000830:	4824      	ldr	r0, [pc, #144]	; (900008c4 <BSP_LCD_DisplayStringAt+0xa8>)
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
90000832:	220c      	movs	r2, #12
  switch (Mode)
90000834:	2b01      	cmp	r3, #1
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
90000836:	6c01      	ldr	r1, [r0, #64]	; 0x40
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
90000838:	fb02 0201 	mla	r2, r2, r1, r0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
9000083c:	f04f 0034 	mov.w	r0, #52	; 0x34
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
90000840:	6cd7      	ldr	r7, [r2, #76]	; 0x4c
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
90000842:	4a21      	ldr	r2, [pc, #132]	; (900008c8 <BSP_LCD_DisplayStringAt+0xac>)
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
90000844:	f8b7 e004 	ldrh.w	lr, [r7, #4]
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
90000848:	fb00 2001 	mla	r0, r0, r1, r2
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
9000084c:	6e00      	ldr	r0, [r0, #96]	; 0x60
9000084e:	fbb0 f0fe 	udiv	r0, r0, lr
  switch (Mode)
90000852:	d021      	beq.n	90000898 <BSP_LCD_DisplayStringAt+0x7c>
90000854:	2b02      	cmp	r3, #2
90000856:	d027      	beq.n	900008a8 <BSP_LCD_DisplayStringAt+0x8c>
  if ((ref_column < 1) || (ref_column >= 0x8000))
90000858:	b22b      	sxth	r3, r5
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
9000085a:	f04f 0834 	mov.w	r8, #52	; 0x34
    ref_column = 1;
9000085e:	f04f 0900 	mov.w	r9, #0
90000862:	2b00      	cmp	r3, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
90000864:	fb08 2801 	mla	r8, r8, r1, r2
    ref_column = 1;
90000868:	bfd8      	it	le
9000086a:	2501      	movle	r5, #1
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
9000086c:	88bc      	ldrh	r4, [r7, #4]
9000086e:	fa1f f389 	uxth.w	r3, r9
90000872:	f8d8 0060 	ldr.w	r0, [r8, #96]	; 0x60
90000876:	f816 2009 	ldrb.w	r2, [r6, r9]
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
9000087a:	f109 0901 	add.w	r9, r9, #1
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
9000087e:	fb04 0313 	mls	r3, r4, r3, r0
90000882:	b29b      	uxth	r3, r3
90000884:	42a3      	cmp	r3, r4
90000886:	bf34      	ite	cc
90000888:	2300      	movcc	r3, #0
9000088a:	2301      	movcs	r3, #1
9000088c:	2a00      	cmp	r2, #0
9000088e:	bf08      	it	eq
90000890:	2300      	moveq	r3, #0
90000892:	b97b      	cbnz	r3, 900008b4 <BSP_LCD_DisplayStringAt+0x98>
}
90000894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
90000898:	1b34      	subs	r4, r6, r4
9000089a:	4404      	add	r4, r0
9000089c:	fb0e f404 	mul.w	r4, lr, r4
900008a0:	eb05 0054 	add.w	r0, r5, r4, lsr #1
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
900008a4:	b285      	uxth	r5, r0
      break;
900008a6:	e7d7      	b.n	90000858 <BSP_LCD_DisplayStringAt+0x3c>
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
900008a8:	1b34      	subs	r4, r6, r4
900008aa:	4404      	add	r4, r0
900008ac:	fb14 f40e 	smulbb	r4, r4, lr
900008b0:	1b60      	subs	r0, r4, r5
900008b2:	e7f7      	b.n	900008a4 <BSP_LCD_DisplayStringAt+0x88>
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
900008b4:	4628      	mov	r0, r5
900008b6:	4651      	mov	r1, sl
900008b8:	f7ff ff54 	bl	90000764 <BSP_LCD_DisplayChar>
    ref_column += DrawProp[ActiveLayer].pFont->Width;
900008bc:	88b8      	ldrh	r0, [r7, #4]
900008be:	4428      	add	r0, r5
900008c0:	b285      	uxth	r5, r0
    i++;
900008c2:	e7d3      	b.n	9000086c <BSP_LCD_DisplayStringAt+0x50>
900008c4:	200002e0 	.word	0x200002e0
900008c8:	200004c0 	.word	0x200004c0

900008cc <BSP_LCD_DisplayStringAtLine>:
{  
900008cc:	b410      	push	{r4}
  return DrawProp[ActiveLayer].pFont;
900008ce:	4c08      	ldr	r4, [pc, #32]	; (900008f0 <BSP_LCD_DisplayStringAtLine+0x24>)
{  
900008d0:	460a      	mov	r2, r1
  return DrawProp[ActiveLayer].pFont;
900008d2:	210c      	movs	r1, #12
900008d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
900008d6:	fb01 4303 	mla	r3, r1, r3, r4
}
900008da:	f85d 4b04 	ldr.w	r4, [sp], #4
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
900008de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
900008e0:	88db      	ldrh	r3, [r3, #6]
900008e2:	fb13 f000 	smulbb	r0, r3, r0
900008e6:	2303      	movs	r3, #3
900008e8:	b281      	uxth	r1, r0
900008ea:	2000      	movs	r0, #0
900008ec:	f7ff bf96 	b.w	9000081c <BSP_LCD_DisplayStringAt>
900008f0:	200002e0 	.word	0x200002e0

900008f4 <BSP_LCD_FillRect>:
{
900008f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
900008f6:	4d0f      	ldr	r5, [pc, #60]	; (90000934 <BSP_LCD_FillRect+0x40>)
900008f8:	240c      	movs	r4, #12
900008fa:	6c2f      	ldr	r7, [r5, #64]	; 0x40
900008fc:	fb04 5407 	mla	r4, r4, r7, r5
90000900:	2534      	movs	r5, #52	; 0x34
90000902:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
90000906:	4c0c      	ldr	r4, [pc, #48]	; (90000938 <BSP_LCD_FillRect+0x44>)
90000908:	fb05 4507 	mla	r5, r5, r7, r4
9000090c:	e9d5 4617 	ldrd	r4, r6, [r5, #92]	; 0x5c
90000910:	fb06 0101 	mla	r1, r6, r1, r0
90000914:	6ca8      	ldr	r0, [r5, #72]	; 0x48
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
90000916:	1ab6      	subs	r6, r6, r2
90000918:	f8cd c004 	str.w	ip, [sp, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
9000091c:	2802      	cmp	r0, #2
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
9000091e:	4638      	mov	r0, r7
90000920:	9600      	str	r6, [sp, #0]
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
90000922:	bf0c      	ite	eq
90000924:	eb04 0141 	addeq.w	r1, r4, r1, lsl #1
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
90000928:	eb04 0181 	addne.w	r1, r4, r1, lsl #2
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
9000092c:	f7ff fe3c 	bl	900005a8 <LL_FillBuffer>
}
90000930:	b003      	add	sp, #12
90000932:	bdf0      	pop	{r4, r5, r6, r7, pc}
90000934:	200002e0 	.word	0x200002e0
90000938:	200004c0 	.word	0x200004c0

9000093c <BSP_LCD_DisplayOn>:
{
9000093c:	b508      	push	{r3, lr}
  __HAL_LTDC_ENABLE(&hLtdcHandler);
9000093e:	4b09      	ldr	r3, [pc, #36]	; (90000964 <BSP_LCD_DisplayOn+0x28>)
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
90000940:	f44f 5180 	mov.w	r1, #4096	; 0x1000
90000944:	4808      	ldr	r0, [pc, #32]	; (90000968 <BSP_LCD_DisplayOn+0x2c>)
  __HAL_LTDC_ENABLE(&hLtdcHandler);
90000946:	681a      	ldr	r2, [r3, #0]
90000948:	6993      	ldr	r3, [r2, #24]
9000094a:	f043 0301 	orr.w	r3, r3, #1
9000094e:	6193      	str	r3, [r2, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
90000950:	2201      	movs	r2, #1
90000952:	f000 ff1b 	bl	9000178c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
90000956:	2201      	movs	r2, #1
90000958:	2108      	movs	r1, #8
9000095a:	4804      	ldr	r0, [pc, #16]	; (9000096c <BSP_LCD_DisplayOn+0x30>)
}
9000095c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
90000960:	f000 bf14 	b.w	9000178c <HAL_GPIO_WritePin>
90000964:	200004c0 	.word	0x200004c0
90000968:	40022000 	.word	0x40022000
9000096c:	40022800 	.word	0x40022800

90000970 <BSP_LCD_DisplayOff>:
{
90000970:	b508      	push	{r3, lr}
  __HAL_LTDC_DISABLE(&hLtdcHandler);
90000972:	4b09      	ldr	r3, [pc, #36]	; (90000998 <BSP_LCD_DisplayOff+0x28>)
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_RESET);      /* De-assert LCD_DISP pin */
90000974:	f44f 5180 	mov.w	r1, #4096	; 0x1000
90000978:	4808      	ldr	r0, [pc, #32]	; (9000099c <BSP_LCD_DisplayOff+0x2c>)
  __HAL_LTDC_DISABLE(&hLtdcHandler);
9000097a:	681a      	ldr	r2, [r3, #0]
9000097c:	6993      	ldr	r3, [r2, #24]
9000097e:	f023 0301 	bic.w	r3, r3, #1
90000982:	6193      	str	r3, [r2, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_RESET);      /* De-assert LCD_DISP pin */
90000984:	2200      	movs	r2, #0
90000986:	f000 ff01 	bl	9000178c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_RESET);/* De-assert LCD_BL_CTRL pin */
9000098a:	2200      	movs	r2, #0
9000098c:	2108      	movs	r1, #8
9000098e:	4804      	ldr	r0, [pc, #16]	; (900009a0 <BSP_LCD_DisplayOff+0x30>)
}
90000990:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_RESET);/* De-assert LCD_BL_CTRL pin */
90000994:	f000 befa 	b.w	9000178c <HAL_GPIO_WritePin>
90000998:	200004c0 	.word	0x200004c0
9000099c:	40022000 	.word	0x40022000
900009a0:	40022800 	.word	0x40022800

900009a4 <BSP_LCD_MspInit>:
  __HAL_RCC_LTDC_CLK_ENABLE();
900009a4:	4b4b      	ldr	r3, [pc, #300]	; (90000ad4 <BSP_LCD_MspInit+0x130>)
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
900009a6:	484c      	ldr	r0, [pc, #304]	; (90000ad8 <BSP_LCD_MspInit+0x134>)
  __HAL_RCC_LTDC_CLK_ENABLE();
900009a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
900009aa:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
{
900009ae:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_LTDC_CLK_ENABLE();
900009b0:	645a      	str	r2, [r3, #68]	; 0x44
{
900009b2:	b08f      	sub	sp, #60	; 0x3c
  __HAL_RCC_LTDC_CLK_ENABLE();
900009b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
900009b6:	2402      	movs	r4, #2
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
900009b8:	250e      	movs	r5, #14
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
900009ba:	a909      	add	r1, sp, #36	; 0x24
  __HAL_RCC_LTDC_CLK_ENABLE();
900009bc:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
  gpio_init_structure.Pin       = GPIO_PIN_12;
900009c0:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
900009c4:	4e45      	ldr	r6, [pc, #276]	; (90000adc <BSP_LCD_MspInit+0x138>)
  __HAL_RCC_LTDC_CLK_ENABLE();
900009c6:	9200      	str	r2, [sp, #0]
900009c8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2D_CLK_ENABLE();
900009ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
900009cc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
900009d0:	631a      	str	r2, [r3, #48]	; 0x30
900009d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
900009d4:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
900009d8:	9201      	str	r2, [sp, #4]
900009da:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
900009dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
900009de:	f042 0210 	orr.w	r2, r2, #16
900009e2:	631a      	str	r2, [r3, #48]	; 0x30
900009e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
900009e6:	f002 0210 	and.w	r2, r2, #16
900009ea:	9202      	str	r2, [sp, #8]
900009ec:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
900009ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
900009f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
900009f4:	631a      	str	r2, [r3, #48]	; 0x30
900009f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
900009f8:	f002 0240 	and.w	r2, r2, #64	; 0x40
900009fc:	9203      	str	r2, [sp, #12]
900009fe:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
90000a00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000a02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
90000a06:	631a      	str	r2, [r3, #48]	; 0x30
90000a08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000a0a:	f402 7280 	and.w	r2, r2, #256	; 0x100
90000a0e:	9204      	str	r2, [sp, #16]
90000a10:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
90000a12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000a14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
90000a18:	631a      	str	r2, [r3, #48]	; 0x30
90000a1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000a1c:	f402 7200 	and.w	r2, r2, #512	; 0x200
90000a20:	9205      	str	r2, [sp, #20]
90000a22:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
90000a24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000a26:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
90000a2a:	631a      	str	r2, [r3, #48]	; 0x30
90000a2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000a2e:	f402 6280 	and.w	r2, r2, #1024	; 0x400
90000a32:	9206      	str	r2, [sp, #24]
90000a34:	9a06      	ldr	r2, [sp, #24]
  LCD_DISP_GPIO_CLK_ENABLE();
90000a36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000a38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
90000a3c:	631a      	str	r2, [r3, #48]	; 0x30
90000a3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000a40:	f402 7280 	and.w	r2, r2, #256	; 0x100
90000a44:	9207      	str	r2, [sp, #28]
90000a46:	9a07      	ldr	r2, [sp, #28]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
90000a48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000a4a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
90000a4e:	631a      	str	r2, [r3, #48]	; 0x30
90000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
90000a52:	950d      	str	r5, [sp, #52]	; 0x34
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
90000a54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
90000a58:	9308      	str	r3, [sp, #32]
90000a5a:	9b08      	ldr	r3, [sp, #32]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
90000a5c:	2310      	movs	r3, #16
90000a5e:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
  gpio_init_structure.Pull      = GPIO_NOPULL;
90000a62:	2300      	movs	r3, #0
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
90000a64:	e9cd 340b 	strd	r3, r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
90000a68:	f000 fdaa 	bl	900015c0 <HAL_GPIO_Init>
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
90000a6c:	2309      	movs	r3, #9
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
90000a6e:	a909      	add	r1, sp, #36	; 0x24
90000a70:	481b      	ldr	r0, [pc, #108]	; (90000ae0 <BSP_LCD_MspInit+0x13c>)
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
90000a72:	930d      	str	r3, [sp, #52]	; 0x34
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
90000a74:	e9cd 7409 	strd	r7, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
90000a78:	f000 fda2 	bl	900015c0 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
90000a7c:	f44f 4366 	mov.w	r3, #58880	; 0xe600
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
90000a80:	a909      	add	r1, sp, #36	; 0x24
90000a82:	4630      	mov	r0, r6
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
90000a84:	950d      	str	r5, [sp, #52]	; 0x34
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
90000a86:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
90000a8a:	f000 fd99 	bl	900015c0 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
90000a8e:	f64e 73ff 	movw	r3, #61439	; 0xefff
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
90000a92:	a909      	add	r1, sp, #36	; 0x24
90000a94:	4813      	ldr	r0, [pc, #76]	; (90000ae4 <BSP_LCD_MspInit+0x140>)
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
90000a96:	950d      	str	r5, [sp, #52]	; 0x34
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
90000a98:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
90000a9c:	f000 fd90 	bl	900015c0 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
90000aa0:	23f7      	movs	r3, #247	; 0xf7
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
90000aa2:	a909      	add	r1, sp, #36	; 0x24
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
90000aa4:	950d      	str	r5, [sp, #52]	; 0x34
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
90000aa6:	2501      	movs	r5, #1
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
90000aa8:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
90000aac:	4c0e      	ldr	r4, [pc, #56]	; (90000ae8 <BSP_LCD_MspInit+0x144>)
90000aae:	4620      	mov	r0, r4
90000ab0:	f000 fd86 	bl	900015c0 <HAL_GPIO_Init>
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
90000ab4:	a909      	add	r1, sp, #36	; 0x24
90000ab6:	4630      	mov	r0, r6
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
90000ab8:	9709      	str	r7, [sp, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
90000aba:	950a      	str	r5, [sp, #40]	; 0x28
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
90000abc:	f000 fd80 	bl	900015c0 <HAL_GPIO_Init>
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
90000ac0:	2308      	movs	r3, #8
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
90000ac2:	a909      	add	r1, sp, #36	; 0x24
90000ac4:	4620      	mov	r0, r4
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
90000ac6:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
90000aca:	f000 fd79 	bl	900015c0 <HAL_GPIO_Init>
}
90000ace:	b00f      	add	sp, #60	; 0x3c
90000ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
90000ad2:	bf00      	nop
90000ad4:	40023800 	.word	0x40023800
90000ad8:	40021000 	.word	0x40021000
90000adc:	40022000 	.word	0x40022000
90000ae0:	40021800 	.word	0x40021800
90000ae4:	40022400 	.word	0x40022400
90000ae8:	40022800 	.word	0x40022800

90000aec <BSP_LCD_ClockConfig>:
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
90000aec:	4806      	ldr	r0, [pc, #24]	; (90000b08 <BSP_LCD_ClockConfig+0x1c>)
90000aee:	2308      	movs	r3, #8
90000af0:	65c3      	str	r3, [r0, #92]	; 0x5c
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
90000af2:	23c0      	movs	r3, #192	; 0xc0
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
90000af4:	305c      	adds	r0, #92	; 0x5c
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
90000af6:	6143      	str	r3, [r0, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
90000af8:	2305      	movs	r3, #5
90000afa:	61c3      	str	r3, [r0, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
90000afc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
90000b00:	62c3      	str	r3, [r0, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
90000b02:	f001 ba3d 	b.w	90001f80 <HAL_RCCEx_PeriphCLKConfig>
90000b06:	bf00      	nop
90000b08:	200002e0 	.word	0x200002e0

90000b0c <BSP_LCD_Init>:
{    
90000b0c:	b510      	push	{r4, lr}
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
90000b0e:	2228      	movs	r2, #40	; 0x28
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
90000b10:	4c24      	ldr	r4, [pc, #144]	; (90000ba4 <BSP_LCD_Init+0x98>)
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
90000b12:	2309      	movs	r3, #9
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
90000b14:	2135      	movs	r1, #53	; 0x35
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
90000b16:	f240 101b 	movw	r0, #283	; 0x11b
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
90000b1a:	f240 1c1d 	movw	ip, #285	; 0x11d
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
90000b1e:	e9c4 2305 	strd	r2, r3, [r4, #20]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
90000b22:	230b      	movs	r3, #11
90000b24:	e9c4 1307 	strd	r1, r3, [r4, #28]
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
90000b28:	f240 2315 	movw	r3, #533	; 0x215
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
90000b2c:	2100      	movs	r1, #0
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
90000b2e:	e9c4 3009 	strd	r3, r0, [r4, #36]	; 0x24
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
90000b32:	f240 2335 	movw	r3, #565	; 0x235
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
90000b36:	4620      	mov	r0, r4
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
90000b38:	e9c4 3c0b 	strd	r3, ip, [r4, #44]	; 0x2c
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
90000b3c:	f7ff ffd6 	bl	90000aec <BSP_LCD_ClockConfig>
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
90000b40:	f44f 7ef0 	mov.w	lr, #480	; 0x1e0
90000b44:	f44f 7388 	mov.w	r3, #272	; 0x110
  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
90000b48:	4620      	mov	r0, r4
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
90000b4a:	e9c4 e318 	strd	lr, r3, [r4, #96]	; 0x60
  hLtdcHandler.Init.Backcolor.Blue = 0;
90000b4e:	2300      	movs	r3, #0
90000b50:	86a3      	strh	r3, [r4, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Red = 0;
90000b52:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
90000b56:	e9c4 3301 	strd	r3, r3, [r4, #4]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
90000b5a:	e9c4 3303 	strd	r3, r3, [r4, #12]
  hLtdcHandler.Instance = LTDC;
90000b5e:	4b12      	ldr	r3, [pc, #72]	; (90000ba8 <BSP_LCD_Init+0x9c>)
90000b60:	6023      	str	r3, [r4, #0]
  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
90000b62:	f000 ff46 	bl	900019f2 <HAL_LTDC_GetState>
90000b66:	4601      	mov	r1, r0
90000b68:	b910      	cbnz	r0, 90000b70 <BSP_LCD_Init+0x64>
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
90000b6a:	4620      	mov	r0, r4
90000b6c:	f7ff ff1a 	bl	900009a4 <BSP_LCD_MspInit>
  HAL_LTDC_Init(&hLtdcHandler);
90000b70:	480c      	ldr	r0, [pc, #48]	; (90000ba4 <BSP_LCD_Init+0x98>)
90000b72:	f000 fea5 	bl	900018c0 <HAL_LTDC_Init>
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
90000b76:	2201      	movs	r2, #1
90000b78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
90000b7c:	480b      	ldr	r0, [pc, #44]	; (90000bac <BSP_LCD_Init+0xa0>)
90000b7e:	f000 fe05 	bl	9000178c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
90000b82:	2201      	movs	r2, #1
90000b84:	2108      	movs	r1, #8
90000b86:	480a      	ldr	r0, [pc, #40]	; (90000bb0 <BSP_LCD_Init+0xa4>)
90000b88:	f000 fe00 	bl	9000178c <HAL_GPIO_WritePin>
  BSP_SDRAM_Init();
90000b8c:	f000 f91e 	bl	90000dcc <BSP_SDRAM_Init>
  DrawProp[ActiveLayer].pFont = fonts;
90000b90:	4a08      	ldr	r2, [pc, #32]	; (90000bb4 <BSP_LCD_Init+0xa8>)
90000b92:	210c      	movs	r1, #12
}
90000b94:	2000      	movs	r0, #0
  DrawProp[ActiveLayer].pFont = fonts;
90000b96:	6c13      	ldr	r3, [r2, #64]	; 0x40
90000b98:	fb01 2303 	mla	r3, r1, r3, r2
90000b9c:	4a06      	ldr	r2, [pc, #24]	; (90000bb8 <BSP_LCD_Init+0xac>)
90000b9e:	64da      	str	r2, [r3, #76]	; 0x4c
}
90000ba0:	bd10      	pop	{r4, pc}
90000ba2:	bf00      	nop
90000ba4:	200004c0 	.word	0x200004c0
90000ba8:	40016800 	.word	0x40016800
90000bac:	40022000 	.word	0x40022000
90000bb0:	40022800 	.word	0x40022800
90000bb4:	200002e0 	.word	0x200002e0
90000bb8:	20000000 	.word	0x20000000

90000bbc <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
90000bbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  __IO uint32_t tmpmrd = 0;
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
90000bc0:	4c21      	ldr	r4, [pc, #132]	; (90000c48 <BSP_SDRAM_Initialization_sequence+0x8c>)
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
90000bc2:	2601      	movs	r6, #1
  Command.AutoRefreshNumber      = 1;
  Command.ModeRegisterDefinition = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
90000bc4:	4d21      	ldr	r5, [pc, #132]	; (90000c4c <BSP_SDRAM_Initialization_sequence+0x90>)
  __IO uint32_t tmpmrd = 0;
90000bc6:	f04f 0800 	mov.w	r8, #0
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
90000bca:	2710      	movs	r7, #16
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
90000bcc:	4621      	mov	r1, r4
{
90000bce:	4681      	mov	r9, r0
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
90000bd0:	f64f 72ff 	movw	r2, #65535	; 0xffff
90000bd4:	4628      	mov	r0, r5
  __IO uint32_t tmpmrd = 0;
90000bd6:	f8cd 8004 	str.w	r8, [sp, #4]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
90000bda:	e9c4 6700 	strd	r6, r7, [r4]
  Command.ModeRegisterDefinition = 0;
90000bde:	e9c4 6802 	strd	r6, r8, [r4, #8]
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
90000be2:	f001 fc78 	bl	900024d6 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
90000be6:	4630      	mov	r0, r6
90000be8:	f000 f9a0 	bl	90000f2c <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
90000bec:	2302      	movs	r3, #2
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
  Command.AutoRefreshNumber      = 1;
  Command.ModeRegisterDefinition = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
90000bee:	4621      	mov	r1, r4
90000bf0:	f64f 72ff 	movw	r2, #65535	; 0xffff
90000bf4:	4628      	mov	r0, r5
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
90000bf6:	e9c4 3700 	strd	r3, r7, [r4]
  Command.ModeRegisterDefinition = 0;
90000bfa:	e9c4 6802 	strd	r6, r8, [r4, #8]
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
90000bfe:	f001 fc6a 	bl	900024d6 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
90000c02:	2303      	movs	r3, #3
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
  Command.AutoRefreshNumber      = 8;
  Command.ModeRegisterDefinition = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
90000c04:	4621      	mov	r1, r4
90000c06:	f64f 72ff 	movw	r2, #65535	; 0xffff
90000c0a:	4628      	mov	r0, r5
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
90000c0c:	e9c4 3700 	strd	r3, r7, [r4]
  Command.AutoRefreshNumber      = 8;
90000c10:	2308      	movs	r3, #8
  Command.ModeRegisterDefinition = 0;
90000c12:	e9c4 3802 	strd	r3, r8, [r4, #8]
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
90000c16:	f001 fc5e 	bl	900024d6 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
90000c1a:	f44f 7308 	mov.w	r3, #544	; 0x220
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
  Command.AutoRefreshNumber      = 1;
  Command.ModeRegisterDefinition = tmpmrd;

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
90000c1e:	4621      	mov	r1, r4
90000c20:	f64f 72ff 	movw	r2, #65535	; 0xffff
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
90000c24:	9301      	str	r3, [sp, #4]
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
90000c26:	2304      	movs	r3, #4
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
90000c28:	4628      	mov	r0, r5
  Command.AutoRefreshNumber      = 1;
90000c2a:	60a6      	str	r6, [r4, #8]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
90000c2c:	e9c4 3700 	strd	r3, r7, [r4]
  Command.ModeRegisterDefinition = tmpmrd;
90000c30:	9b01      	ldr	r3, [sp, #4]
90000c32:	60e3      	str	r3, [r4, #12]
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
90000c34:	f001 fc4f 	bl	900024d6 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
90000c38:	4649      	mov	r1, r9
90000c3a:	4628      	mov	r0, r5
}
90000c3c:	b003      	add	sp, #12
90000c3e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
90000c42:	f001 bc5f 	b.w	90002504 <HAL_SDRAM_ProgramRefreshRate>
90000c46:	bf00      	nop
90000c48:	200003c0 	.word	0x200003c0
90000c4c:	20000568 	.word	0x20000568

90000c50 <BSP_SDRAM_MspInit>:
{  
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
90000c50:	4b55      	ldr	r3, [pc, #340]	; (90000da8 <BSP_SDRAM_MspInit+0x158>)
90000c52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
90000c54:	f042 0201 	orr.w	r2, r2, #1
{  
90000c58:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_FMC_CLK_ENABLE();
90000c5a:	639a      	str	r2, [r3, #56]	; 0x38
{  
90000c5c:	b08e      	sub	sp, #56	; 0x38
  __HAL_RCC_FMC_CLK_ENABLE();
90000c5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
{  
90000c60:	4606      	mov	r6, r0
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
90000c62:	a909      	add	r1, sp, #36	; 0x24
90000c64:	4851      	ldr	r0, [pc, #324]	; (90000dac <BSP_SDRAM_MspInit+0x15c>)
  __HAL_RCC_FMC_CLK_ENABLE();
90000c66:	f002 0201 	and.w	r2, r2, #1
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
90000c6a:	2400      	movs	r4, #0
  __HAL_RCC_FMC_CLK_ENABLE();
90000c6c:	9201      	str	r2, [sp, #4]
90000c6e:	9a01      	ldr	r2, [sp, #4]
  __DMAx_CLK_ENABLE();
90000c70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000c72:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
90000c76:	631a      	str	r2, [r3, #48]	; 0x30
90000c78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000c7a:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
90000c7e:	9202      	str	r2, [sp, #8]
90000c80:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
90000c82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000c84:	f042 0204 	orr.w	r2, r2, #4
90000c88:	631a      	str	r2, [r3, #48]	; 0x30
90000c8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000c8c:	f002 0204 	and.w	r2, r2, #4
90000c90:	9203      	str	r2, [sp, #12]
90000c92:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
90000c94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000c96:	f042 0208 	orr.w	r2, r2, #8
90000c9a:	631a      	str	r2, [r3, #48]	; 0x30
90000c9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000c9e:	f002 0208 	and.w	r2, r2, #8
90000ca2:	9204      	str	r2, [sp, #16]
90000ca4:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
90000ca6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000ca8:	f042 0210 	orr.w	r2, r2, #16
90000cac:	631a      	str	r2, [r3, #48]	; 0x30
90000cae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000cb0:	f002 0210 	and.w	r2, r2, #16
90000cb4:	9205      	str	r2, [sp, #20]
90000cb6:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
90000cb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000cba:	f042 0220 	orr.w	r2, r2, #32
90000cbe:	631a      	str	r2, [r3, #48]	; 0x30
90000cc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000cc2:	f002 0220 	and.w	r2, r2, #32
90000cc6:	9206      	str	r2, [sp, #24]
90000cc8:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
90000cca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000ccc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
90000cd0:	631a      	str	r2, [r3, #48]	; 0x30
90000cd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000cd4:	f002 0240 	and.w	r2, r2, #64	; 0x40
90000cd8:	9207      	str	r2, [sp, #28]
90000cda:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
90000cdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
90000cde:	f042 0280 	orr.w	r2, r2, #128	; 0x80
90000ce2:	631a      	str	r2, [r3, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
90000ce4:	2201      	movs	r2, #1
  __HAL_RCC_GPIOH_CLK_ENABLE();
90000ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
90000ce8:	f003 0380 	and.w	r3, r3, #128	; 0x80
90000cec:	9308      	str	r3, [sp, #32]
90000cee:	9b08      	ldr	r3, [sp, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
90000cf0:	2302      	movs	r3, #2
90000cf2:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
90000cf6:	930c      	str	r3, [sp, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
90000cf8:	230c      	movs	r3, #12
90000cfa:	930d      	str	r3, [sp, #52]	; 0x34
  gpio_init_structure.Pin   = GPIO_PIN_3;
90000cfc:	2308      	movs	r3, #8
90000cfe:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
90000d00:	f000 fc5e 	bl	900015c0 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
90000d04:	f24c 7303 	movw	r3, #50947	; 0xc703
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
90000d08:	a909      	add	r1, sp, #36	; 0x24
90000d0a:	4829      	ldr	r0, [pc, #164]	; (90000db0 <BSP_SDRAM_MspInit+0x160>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
90000d0c:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
90000d0e:	f000 fc57 	bl	900015c0 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
90000d12:	f64f 7383 	movw	r3, #65411	; 0xff83
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
90000d16:	a909      	add	r1, sp, #36	; 0x24
90000d18:	4826      	ldr	r0, [pc, #152]	; (90000db4 <BSP_SDRAM_MspInit+0x164>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
90000d1a:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
90000d1c:	f000 fc50 	bl	900015c0 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
90000d20:	f64f 033f 	movw	r3, #63551	; 0xf83f
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
90000d24:	a909      	add	r1, sp, #36	; 0x24
90000d26:	4824      	ldr	r0, [pc, #144]	; (90000db8 <BSP_SDRAM_MspInit+0x168>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
90000d28:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
90000d2a:	f000 fc49 	bl	900015c0 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
90000d2e:	f248 1333 	movw	r3, #33075	; 0x8133
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
90000d32:	a909      	add	r1, sp, #36	; 0x24
90000d34:	4821      	ldr	r0, [pc, #132]	; (90000dbc <BSP_SDRAM_MspInit+0x16c>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
90000d36:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
90000d38:	f000 fc42 	bl	900015c0 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
90000d3c:	2328      	movs	r3, #40	; 0x28
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
90000d3e:	a909      	add	r1, sp, #36	; 0x24
90000d40:	481f      	ldr	r0, [pc, #124]	; (90000dc0 <BSP_SDRAM_MspInit+0x170>)
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
90000d42:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
90000d44:	f000 fc3c 	bl	900015c0 <HAL_GPIO_Init>
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
90000d48:	4b1e      	ldr	r3, [pc, #120]	; (90000dc4 <BSP_SDRAM_MspInit+0x174>)
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
90000d4a:	2280      	movs	r2, #128	; 0x80
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
90000d4c:	f44f 7100 	mov.w	r1, #512	; 0x200
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
90000d50:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
90000d54:	461d      	mov	r5, r3
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
90000d56:	641c      	str	r4, [r3, #64]	; 0x40
  dma_handle.Init.Mode                = DMA_NORMAL;
90000d58:	62dc      	str	r4, [r3, #44]	; 0x2c
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
90000d5a:	e9c3 4205 	strd	r4, r2, [r3, #20]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
90000d5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
90000d62:	e9c3 1207 	strd	r1, r2, [r3, #28]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
90000d66:	f44f 4280 	mov.w	r2, #16384	; 0x4000
90000d6a:	e9c3 0209 	strd	r0, r2, [r3, #36]	; 0x24
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
90000d6e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
90000d72:	e9c3 240c 	strd	r2, r4, [r3, #48]	; 0x30
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
90000d76:	2203      	movs	r2, #3
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
90000d78:	e9c3 240e 	strd	r2, r4, [r3, #56]	; 0x38
  dma_handle.Instance = SDRAM_DMAx_STREAM;
90000d7c:	4a12      	ldr	r2, [pc, #72]	; (90000dc8 <BSP_SDRAM_MspInit+0x178>)
90000d7e:	f845 2f10 	str.w	r2, [r5, #16]!
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
90000d82:	4628      	mov	r0, r5
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
90000d84:	6335      	str	r5, [r6, #48]	; 0x30
90000d86:	649e      	str	r6, [r3, #72]	; 0x48
  HAL_DMA_DeInit(&dma_handle);
90000d88:	f000 f9e0 	bl	9000114c <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
90000d8c:	4628      	mov	r0, r5
90000d8e:	f000 f95d 	bl	9000104c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
90000d92:	4622      	mov	r2, r4
90000d94:	210f      	movs	r1, #15
90000d96:	2038      	movs	r0, #56	; 0x38
90000d98:	f000 f8ec 	bl	90000f74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
90000d9c:	2038      	movs	r0, #56	; 0x38
90000d9e:	f000 f91b 	bl	90000fd8 <HAL_NVIC_EnableIRQ>
}
90000da2:	b00e      	add	sp, #56	; 0x38
90000da4:	bd70      	pop	{r4, r5, r6, pc}
90000da6:	bf00      	nop
90000da8:	40023800 	.word	0x40023800
90000dac:	40020800 	.word	0x40020800
90000db0:	40020c00 	.word	0x40020c00
90000db4:	40021000 	.word	0x40021000
90000db8:	40021400 	.word	0x40021400
90000dbc:	40021800 	.word	0x40021800
90000dc0:	40021c00 	.word	0x40021c00
90000dc4:	200003c0 	.word	0x200003c0
90000dc8:	40026410 	.word	0x40026410

90000dcc <BSP_SDRAM_Init>:
{ 
90000dcc:	b538      	push	{r3, r4, r5, lr}
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
90000dce:	4c1a      	ldr	r4, [pc, #104]	; (90000e38 <BSP_SDRAM_Init+0x6c>)
  Timing.ExitSelfRefreshDelay = 7;
90000dd0:	2107      	movs	r1, #7
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
90000dd2:	4b1a      	ldr	r3, [pc, #104]	; (90000e3c <BSP_SDRAM_Init+0x70>)
  Timing.SelfRefreshTime      = 4;
90000dd4:	2204      	movs	r2, #4
  Timing.LoadToActiveDelay    = 2;
90000dd6:	4d1a      	ldr	r5, [pc, #104]	; (90000e40 <BSP_SDRAM_Init+0x74>)
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
90000dd8:	f44f 6000 	mov.w	r0, #2048	; 0x800
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
90000ddc:	6023      	str	r3, [r4, #0]
  Timing.ExitSelfRefreshDelay = 7;
90000dde:	2302      	movs	r3, #2
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
90000de0:	60e2      	str	r2, [r4, #12]
  Timing.RCDDelay             = 2;
90000de2:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
  Timing.ExitSelfRefreshDelay = 7;
90000de6:	e9c5 311c 	strd	r3, r1, [r5, #112]	; 0x70
  Timing.RowCycleDelay        = 7;
90000dea:	e9c5 211e 	strd	r2, r1, [r5, #120]	; 0x78
  Timing.RPDelay              = 2;
90000dee:	e9c5 3320 	strd	r3, r3, [r5, #128]	; 0x80
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
90000df2:	2210      	movs	r2, #16
90000df4:	2340      	movs	r3, #64	; 0x40
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
90000df6:	2100      	movs	r1, #0
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
90000df8:	e9c4 2304 	strd	r2, r3, [r4, #16]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
90000dfc:	f44f 7380 	mov.w	r3, #256	; 0x100
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
90000e00:	62a1      	str	r1, [r4, #40]	; 0x28
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
90000e02:	e9c4 3106 	strd	r3, r1, [r4, #24]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
90000e06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
90000e0a:	e9c4 0308 	strd	r0, r3, [r4, #32]
  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
90000e0e:	4620      	mov	r0, r4
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
90000e10:	e9c4 1101 	strd	r1, r1, [r4, #4]
  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
90000e14:	f7ff ff1c 	bl	90000c50 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
90000e18:	f105 0170 	add.w	r1, r5, #112	; 0x70
90000e1c:	4620      	mov	r0, r4
90000e1e:	4c09      	ldr	r4, [pc, #36]	; (90000e44 <BSP_SDRAM_Init+0x78>)
90000e20:	f001 fb39 	bl	90002496 <HAL_SDRAM_Init>
90000e24:	3800      	subs	r0, #0
90000e26:	bf18      	it	ne
90000e28:	2001      	movne	r0, #1
90000e2a:	7020      	strb	r0, [r4, #0]
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
90000e2c:	f240 6003 	movw	r0, #1539	; 0x603
90000e30:	f7ff fec4 	bl	90000bbc <BSP_SDRAM_Initialization_sequence>
}
90000e34:	7820      	ldrb	r0, [r4, #0]
90000e36:	bd38      	pop	{r3, r4, r5, pc}
90000e38:	20000568 	.word	0x20000568
90000e3c:	a0000140 	.word	0xa0000140
90000e40:	200003c0 	.word	0x200003c0
90000e44:	20000028 	.word	0x20000028

90000e48 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
90000e48:	490f      	ldr	r1, [pc, #60]	; (90000e88 <SystemInit+0x40>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
90000e4a:	2000      	movs	r0, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
90000e4c:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
90000e50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
90000e54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
90000e58:	4b0c      	ldr	r3, [pc, #48]	; (90000e8c <SystemInit+0x44>)
90000e5a:	681a      	ldr	r2, [r3, #0]
90000e5c:	f042 0201 	orr.w	r2, r2, #1
90000e60:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
90000e62:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
90000e64:	681a      	ldr	r2, [r3, #0]
90000e66:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
90000e6a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
90000e6e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
90000e70:	4a07      	ldr	r2, [pc, #28]	; (90000e90 <SystemInit+0x48>)
90000e72:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
90000e74:	681a      	ldr	r2, [r3, #0]
90000e76:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
90000e7a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
90000e7c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = APPLICATION_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation to APPLICATION_ADDRESS in preprocessor defines */
90000e7e:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
90000e82:	608b      	str	r3, [r1, #8]
#endif
}
90000e84:	4770      	bx	lr
90000e86:	bf00      	nop
90000e88:	e000ed00 	.word	0xe000ed00
90000e8c:	40023800 	.word	0x40023800
90000e90:	24003010 	.word	0x24003010

90000e94 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
90000e94:	4770      	bx	lr
	...

90000e98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
90000e98:	b570      	push	{r4, r5, r6, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
90000e9a:	4e0e      	ldr	r6, [pc, #56]	; (90000ed4 <HAL_InitTick+0x3c>)
{
90000e9c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
90000e9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
90000ea2:	4a0d      	ldr	r2, [pc, #52]	; (90000ed8 <HAL_InitTick+0x40>)
90000ea4:	7830      	ldrb	r0, [r6, #0]
90000ea6:	fbb3 f3f0 	udiv	r3, r3, r0
90000eaa:	6810      	ldr	r0, [r2, #0]
90000eac:	fbb0 f0f3 	udiv	r0, r0, r3
90000eb0:	f000 f8a0 	bl	90000ff4 <HAL_SYSTICK_Config>
90000eb4:	4604      	mov	r4, r0
90000eb6:	b950      	cbnz	r0, 90000ece <HAL_InitTick+0x36>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
90000eb8:	2d0f      	cmp	r5, #15
90000eba:	d808      	bhi.n	90000ece <HAL_InitTick+0x36>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
90000ebc:	4602      	mov	r2, r0
90000ebe:	4629      	mov	r1, r5
90000ec0:	f04f 30ff 	mov.w	r0, #4294967295
90000ec4:	f000 f856 	bl	90000f74 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
90000ec8:	4620      	mov	r0, r4
90000eca:	6075      	str	r5, [r6, #4]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
90000ecc:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
90000ece:	2001      	movs	r0, #1
90000ed0:	e7fc      	b.n	90000ecc <HAL_InitTick+0x34>
90000ed2:	bf00      	nop
90000ed4:	20000030 	.word	0x20000030
90000ed8:	2000002c 	.word	0x2000002c

90000edc <HAL_Init>:
{
90000edc:	b508      	push	{r3, lr}
   __HAL_FLASH_ART_ENABLE();
90000ede:	4b09      	ldr	r3, [pc, #36]	; (90000f04 <HAL_Init+0x28>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
90000ee0:	2003      	movs	r0, #3
   __HAL_FLASH_ART_ENABLE();
90000ee2:	681a      	ldr	r2, [r3, #0]
90000ee4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
90000ee8:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
90000eea:	681a      	ldr	r2, [r3, #0]
90000eec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
90000ef0:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
90000ef2:	f000 f82d 	bl	90000f50 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
90000ef6:	200f      	movs	r0, #15
90000ef8:	f7ff ffce 	bl	90000e98 <HAL_InitTick>
  HAL_MspInit();
90000efc:	f7ff ffca 	bl	90000e94 <HAL_MspInit>
}
90000f00:	2000      	movs	r0, #0
90000f02:	bd08      	pop	{r3, pc}
90000f04:	40023c00 	.word	0x40023c00

90000f08 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
90000f08:	4a03      	ldr	r2, [pc, #12]	; (90000f18 <HAL_IncTick+0x10>)
90000f0a:	4b04      	ldr	r3, [pc, #16]	; (90000f1c <HAL_IncTick+0x14>)
90000f0c:	6811      	ldr	r1, [r2, #0]
90000f0e:	781b      	ldrb	r3, [r3, #0]
90000f10:	440b      	add	r3, r1
90000f12:	6013      	str	r3, [r2, #0]
}
90000f14:	4770      	bx	lr
90000f16:	bf00      	nop
90000f18:	2000059c 	.word	0x2000059c
90000f1c:	20000030 	.word	0x20000030

90000f20 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
90000f20:	4b01      	ldr	r3, [pc, #4]	; (90000f28 <HAL_GetTick+0x8>)
90000f22:	6818      	ldr	r0, [r3, #0]
}
90000f24:	4770      	bx	lr
90000f26:	bf00      	nop
90000f28:	2000059c 	.word	0x2000059c

90000f2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
90000f2c:	b538      	push	{r3, r4, r5, lr}
90000f2e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
90000f30:	f7ff fff6 	bl	90000f20 <HAL_GetTick>
90000f34:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
90000f36:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
90000f38:	bf1e      	ittt	ne
90000f3a:	4b04      	ldrne	r3, [pc, #16]	; (90000f4c <HAL_Delay+0x20>)
90000f3c:	781b      	ldrbne	r3, [r3, #0]
90000f3e:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
90000f40:	f7ff ffee 	bl	90000f20 <HAL_GetTick>
90000f44:	1b43      	subs	r3, r0, r5
90000f46:	42a3      	cmp	r3, r4
90000f48:	d3fa      	bcc.n	90000f40 <HAL_Delay+0x14>
  {
  }
}
90000f4a:	bd38      	pop	{r3, r4, r5, pc}
90000f4c:	20000030 	.word	0x20000030

90000f50 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
90000f50:	4907      	ldr	r1, [pc, #28]	; (90000f70 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
90000f52:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
90000f54:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
90000f56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
90000f5a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
90000f5e:	0412      	lsls	r2, r2, #16
90000f60:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
90000f62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
90000f64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
90000f68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
90000f6c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
90000f6e:	4770      	bx	lr
90000f70:	e000ed00 	.word	0xe000ed00

90000f74 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
90000f74:	4b16      	ldr	r3, [pc, #88]	; (90000fd0 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
90000f76:	b530      	push	{r4, r5, lr}
90000f78:	68dc      	ldr	r4, [r3, #12]
90000f7a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
90000f7e:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
90000f82:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
90000f84:	2d04      	cmp	r5, #4
90000f86:	bf28      	it	cs
90000f88:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
90000f8a:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
90000f8c:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
90000f90:	bf8c      	ite	hi
90000f92:	3c03      	subhi	r4, #3
90000f94:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
90000f96:	fa03 f505 	lsl.w	r5, r3, r5
  if ((int32_t)(IRQn) >= 0)
90000f9a:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
90000f9c:	fa03 f304 	lsl.w	r3, r3, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
90000fa0:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
90000fa4:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
90000fa8:	fa01 f104 	lsl.w	r1, r1, r4
90000fac:	ea41 0302 	orr.w	r3, r1, r2
90000fb0:	ea4f 1303 	mov.w	r3, r3, lsl #4
90000fb4:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
90000fb6:	db06      	blt.n	90000fc6 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
90000fb8:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
90000fbc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
90000fc0:	f880 3300 	strb.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
90000fc4:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
90000fc6:	f000 000f 	and.w	r0, r0, #15
90000fca:	4a02      	ldr	r2, [pc, #8]	; (90000fd4 <HAL_NVIC_SetPriority+0x60>)
90000fcc:	5413      	strb	r3, [r2, r0]
90000fce:	e7f9      	b.n	90000fc4 <HAL_NVIC_SetPriority+0x50>
90000fd0:	e000ed00 	.word	0xe000ed00
90000fd4:	e000ed14 	.word	0xe000ed14

90000fd8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
90000fd8:	2800      	cmp	r0, #0
90000fda:	db08      	blt.n	90000fee <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
90000fdc:	0942      	lsrs	r2, r0, #5
90000fde:	2301      	movs	r3, #1
90000fe0:	f000 001f 	and.w	r0, r0, #31
90000fe4:	fa03 f000 	lsl.w	r0, r3, r0
90000fe8:	4b01      	ldr	r3, [pc, #4]	; (90000ff0 <HAL_NVIC_EnableIRQ+0x18>)
90000fea:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
90000fee:	4770      	bx	lr
90000ff0:	e000e100 	.word	0xe000e100

90000ff4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
90000ff4:	3801      	subs	r0, #1
90000ff6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
90000ffa:	d20a      	bcs.n	90001012 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
90000ffc:	4b06      	ldr	r3, [pc, #24]	; (90001018 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
90000ffe:	21f0      	movs	r1, #240	; 0xf0
90001000:	4a06      	ldr	r2, [pc, #24]	; (9000101c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
90001002:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
90001004:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
90001006:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
9000100a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
9000100c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
9000100e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
90001010:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
90001012:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
90001014:	4770      	bx	lr
90001016:	bf00      	nop
90001018:	e000e010 	.word	0xe000e010
9000101c:	e000ed00 	.word	0xe000ed00

90001020 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
90001020:	6803      	ldr	r3, [r0, #0]
{
90001022:	4602      	mov	r2, r0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
90001024:	2018      	movs	r0, #24
90001026:	b2d9      	uxtb	r1, r3
90001028:	3910      	subs	r1, #16
9000102a:	fbb1 f0f0 	udiv	r0, r1, r0
{
9000102e:	b510      	push	{r4, lr}
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
90001030:	4c05      	ldr	r4, [pc, #20]	; (90001048 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
90001032:	295f      	cmp	r1, #95	; 0x5f
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
90001034:	5c20      	ldrb	r0, [r4, r0]
90001036:	65d0      	str	r0, [r2, #92]	; 0x5c
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
90001038:	f423 707f 	bic.w	r0, r3, #1020	; 0x3fc
9000103c:	f020 0003 	bic.w	r0, r0, #3
90001040:	bf88      	it	hi
90001042:	3004      	addhi	r0, #4
90001044:	6590      	str	r0, [r2, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
90001046:	bd10      	pop	{r4, pc}
90001048:	900077b0 	.word	0x900077b0

9000104c <HAL_DMA_Init>:
{
9000104c:	b570      	push	{r4, r5, r6, lr}
9000104e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
90001050:	f7ff ff66 	bl	90000f20 <HAL_GetTick>
90001054:	4605      	mov	r5, r0
  if(hdma == NULL)
90001056:	2c00      	cmp	r4, #0
90001058:	d073      	beq.n	90001142 <HAL_DMA_Init+0xf6>
  __HAL_UNLOCK(hdma);
9000105a:	2300      	movs	r3, #0
  __HAL_DMA_DISABLE(hdma);
9000105c:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
9000105e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
90001062:	2302      	movs	r3, #2
90001064:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
90001068:	6813      	ldr	r3, [r2, #0]
9000106a:	f023 0301 	bic.w	r3, r3, #1
9000106e:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
90001070:	6821      	ldr	r1, [r4, #0]
90001072:	680b      	ldr	r3, [r1, #0]
90001074:	07d8      	lsls	r0, r3, #31
90001076:	d42f      	bmi.n	900010d8 <HAL_DMA_Init+0x8c>
  tmp = hdma->Instance->CR;
90001078:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
9000107a:	4d33      	ldr	r5, [pc, #204]	; (90001148 <HAL_DMA_Init+0xfc>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
9000107c:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
9000107e:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
90001080:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
90001084:	4313      	orrs	r3, r2
90001086:	68e2      	ldr	r2, [r4, #12]
90001088:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
9000108a:	6922      	ldr	r2, [r4, #16]
9000108c:	4313      	orrs	r3, r2
9000108e:	6962      	ldr	r2, [r4, #20]
90001090:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
90001092:	69e2      	ldr	r2, [r4, #28]
90001094:	4303      	orrs	r3, r0
90001096:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
90001098:	6a22      	ldr	r2, [r4, #32]
9000109a:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
9000109c:	6a62      	ldr	r2, [r4, #36]	; 0x24
9000109e:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
900010a0:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
900010a4:	bf02      	ittt	eq
900010a6:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
900010aa:	4335      	orreq	r5, r6
900010ac:	432b      	orreq	r3, r5
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
900010ae:	2a04      	cmp	r2, #4
  hdma->Instance->CR = tmp;  
900010b0:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
900010b2:	694b      	ldr	r3, [r1, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
900010b4:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
900010b8:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
900010bc:	d133      	bne.n	90001126 <HAL_DMA_Init+0xda>
    tmp |= hdma->Init.FIFOThreshold;
900010be:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
900010c0:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
900010c2:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
900010c4:	b37d      	cbz	r5, 90001126 <HAL_DMA_Init+0xda>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
900010c6:	b990      	cbnz	r0, 900010ee <HAL_DMA_Init+0xa2>
  {
    switch (tmp)
900010c8:	2a01      	cmp	r2, #1
900010ca:	d021      	beq.n	90001110 <HAL_DMA_Init+0xc4>
900010cc:	f032 0202 	bics.w	r2, r2, #2
900010d0:	d129      	bne.n	90001126 <HAL_DMA_Init+0xda>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
900010d2:	01ea      	lsls	r2, r5, #7
900010d4:	d527      	bpl.n	90001126 <HAL_DMA_Init+0xda>
900010d6:	e01e      	b.n	90001116 <HAL_DMA_Init+0xca>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
900010d8:	f7ff ff22 	bl	90000f20 <HAL_GetTick>
900010dc:	1b40      	subs	r0, r0, r5
900010de:	2805      	cmp	r0, #5
900010e0:	d9c6      	bls.n	90001070 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
900010e2:	2320      	movs	r3, #32
      hdma->State = HAL_DMA_STATE_TIMEOUT;
900010e4:	2003      	movs	r0, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
900010e6:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
900010e8:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
900010ec:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
900010ee:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
900010f2:	d114      	bne.n	9000111e <HAL_DMA_Init+0xd2>
    switch (tmp)
900010f4:	2a03      	cmp	r2, #3
900010f6:	d816      	bhi.n	90001126 <HAL_DMA_Init+0xda>
900010f8:	a001      	add	r0, pc, #4	; (adr r0, 90001100 <HAL_DMA_Init+0xb4>)
900010fa:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
900010fe:	bf00      	nop
90001100:	90001117 	.word	0x90001117
90001104:	900010d3 	.word	0x900010d3
90001108:	90001117 	.word	0x90001117
9000110c:	90001111 	.word	0x90001111
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
90001110:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
90001114:	d107      	bne.n	90001126 <HAL_DMA_Init+0xda>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
90001116:	2340      	movs	r3, #64	; 0x40
        hdma->State = HAL_DMA_STATE_READY;
90001118:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
9000111a:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
9000111c:	e7e4      	b.n	900010e8 <HAL_DMA_Init+0x9c>
    switch (tmp)
9000111e:	2a02      	cmp	r2, #2
90001120:	d9f9      	bls.n	90001116 <HAL_DMA_Init+0xca>
90001122:	2a03      	cmp	r2, #3
90001124:	d0d5      	beq.n	900010d2 <HAL_DMA_Init+0x86>
  hdma->Instance->FCR = tmp;
90001126:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
90001128:	4620      	mov	r0, r4
9000112a:	f7ff ff79 	bl	90001020 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
9000112e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
90001130:	233f      	movs	r3, #63	; 0x3f
90001132:	4093      	lsls	r3, r2
90001134:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
90001136:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
90001138:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
9000113a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
9000113c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
90001140:	e7d4      	b.n	900010ec <HAL_DMA_Init+0xa0>
    return HAL_ERROR;
90001142:	2001      	movs	r0, #1
90001144:	e7d2      	b.n	900010ec <HAL_DMA_Init+0xa0>
90001146:	bf00      	nop
90001148:	f010803f 	.word	0xf010803f

9000114c <HAL_DMA_DeInit>:
{
9000114c:	b538      	push	{r3, r4, r5, lr}
  if(hdma == NULL)
9000114e:	4605      	mov	r5, r0
90001150:	b320      	cbz	r0, 9000119c <HAL_DMA_DeInit+0x50>
  if(hdma->State == HAL_DMA_STATE_BUSY)
90001152:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
90001156:	2b02      	cmp	r3, #2
90001158:	b2dc      	uxtb	r4, r3
9000115a:	d01d      	beq.n	90001198 <HAL_DMA_DeInit+0x4c>
  __HAL_DMA_DISABLE(hdma);
9000115c:	6803      	ldr	r3, [r0, #0]
  hdma->Instance->CR   = 0U;
9000115e:	2400      	movs	r4, #0
  __HAL_DMA_DISABLE(hdma);
90001160:	681a      	ldr	r2, [r3, #0]
90001162:	f022 0201 	bic.w	r2, r2, #1
90001166:	601a      	str	r2, [r3, #0]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
90001168:	2221      	movs	r2, #33	; 0x21
  hdma->Instance->CR   = 0U;
9000116a:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
9000116c:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
9000116e:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
90001170:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
90001172:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
90001174:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
90001176:	f7ff ff53 	bl	90001020 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
9000117a:	6dea      	ldr	r2, [r5, #92]	; 0x5c
9000117c:	233f      	movs	r3, #63	; 0x3f
9000117e:	4093      	lsls	r3, r2
90001180:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
90001182:	656c      	str	r4, [r5, #84]	; 0x54
  __HAL_UNLOCK(hdma);
90001184:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
90001188:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
  hdma->XferHalfCpltCallback = NULL;
9000118c:	e9c5 440f 	strd	r4, r4, [r5, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
90001190:	e9c5 4411 	strd	r4, r4, [r5, #68]	; 0x44
  hdma->XferAbortCallback = NULL;  
90001194:	e9c5 4413 	strd	r4, r4, [r5, #76]	; 0x4c
}
90001198:	4620      	mov	r0, r4
9000119a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
9000119c:	2401      	movs	r4, #1
9000119e:	e7fb      	b.n	90001198 <HAL_DMA_DeInit+0x4c>

900011a0 <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0;
900011a0:	2300      	movs	r3, #0
{
900011a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0;
900011a4:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
900011a6:	2208      	movs	r2, #8
  uint32_t timeout = SystemCoreClock / 9600;
900011a8:	4b5b      	ldr	r3, [pc, #364]	; (90001318 <HAL_DMA_IRQHandler+0x178>)
{
900011aa:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
900011ac:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600;
900011ae:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
900011b0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
900011b2:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
900011b4:	409a      	lsls	r2, r3
900011b6:	4232      	tst	r2, r6
900011b8:	d00c      	beq.n	900011d4 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
900011ba:	6801      	ldr	r1, [r0, #0]
900011bc:	6808      	ldr	r0, [r1, #0]
900011be:	0740      	lsls	r0, r0, #29
900011c0:	d508      	bpl.n	900011d4 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
900011c2:	6808      	ldr	r0, [r1, #0]
900011c4:	f020 0004 	bic.w	r0, r0, #4
900011c8:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
900011ca:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
900011cc:	6d62      	ldr	r2, [r4, #84]	; 0x54
900011ce:	f042 0201 	orr.w	r2, r2, #1
900011d2:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
900011d4:	2201      	movs	r2, #1
900011d6:	409a      	lsls	r2, r3
900011d8:	4232      	tst	r2, r6
900011da:	d008      	beq.n	900011ee <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
900011dc:	6821      	ldr	r1, [r4, #0]
900011de:	6949      	ldr	r1, [r1, #20]
900011e0:	0609      	lsls	r1, r1, #24
900011e2:	d504      	bpl.n	900011ee <HAL_DMA_IRQHandler+0x4e>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
900011e4:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
900011e6:	6d62      	ldr	r2, [r4, #84]	; 0x54
900011e8:	f042 0202 	orr.w	r2, r2, #2
900011ec:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
900011ee:	2204      	movs	r2, #4
900011f0:	409a      	lsls	r2, r3
900011f2:	4232      	tst	r2, r6
900011f4:	d008      	beq.n	90001208 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
900011f6:	6821      	ldr	r1, [r4, #0]
900011f8:	6809      	ldr	r1, [r1, #0]
900011fa:	0788      	lsls	r0, r1, #30
900011fc:	d504      	bpl.n	90001208 <HAL_DMA_IRQHandler+0x68>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
900011fe:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
90001200:	6d62      	ldr	r2, [r4, #84]	; 0x54
90001202:	f042 0204 	orr.w	r2, r2, #4
90001206:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
90001208:	2210      	movs	r2, #16
9000120a:	409a      	lsls	r2, r3
9000120c:	4232      	tst	r2, r6
9000120e:	d010      	beq.n	90001232 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
90001210:	6823      	ldr	r3, [r4, #0]
90001212:	6819      	ldr	r1, [r3, #0]
90001214:	0709      	lsls	r1, r1, #28
90001216:	d50c      	bpl.n	90001232 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
90001218:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
9000121a:	681a      	ldr	r2, [r3, #0]
9000121c:	0350      	lsls	r0, r2, #13
9000121e:	d537      	bpl.n	90001290 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
90001220:	681b      	ldr	r3, [r3, #0]
90001222:	0319      	lsls	r1, r3, #12
90001224:	d401      	bmi.n	9000122a <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
90001226:	6c23      	ldr	r3, [r4, #64]	; 0x40
90001228:	e000      	b.n	9000122c <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
9000122a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
9000122c:	b10b      	cbz	r3, 90001232 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
9000122e:	4620      	mov	r0, r4
90001230:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
90001232:	6de1      	ldr	r1, [r4, #92]	; 0x5c
90001234:	2220      	movs	r2, #32
90001236:	408a      	lsls	r2, r1
90001238:	4232      	tst	r2, r6
9000123a:	d03a      	beq.n	900012b2 <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
9000123c:	6823      	ldr	r3, [r4, #0]
9000123e:	6818      	ldr	r0, [r3, #0]
90001240:	06c6      	lsls	r6, r0, #27
90001242:	d536      	bpl.n	900012b2 <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
90001244:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
90001246:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
9000124a:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
9000124c:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
9000124e:	d127      	bne.n	900012a0 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
90001250:	f022 0216 	bic.w	r2, r2, #22
90001254:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
90001256:	695a      	ldr	r2, [r3, #20]
90001258:	f022 0280 	bic.w	r2, r2, #128	; 0x80
9000125c:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
9000125e:	6c22      	ldr	r2, [r4, #64]	; 0x40
90001260:	b90a      	cbnz	r2, 90001266 <HAL_DMA_IRQHandler+0xc6>
90001262:	6ca2      	ldr	r2, [r4, #72]	; 0x48
90001264:	b11a      	cbz	r2, 9000126e <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
90001266:	681a      	ldr	r2, [r3, #0]
90001268:	f022 0208 	bic.w	r2, r2, #8
9000126c:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
9000126e:	233f      	movs	r3, #63	; 0x3f
90001270:	408b      	lsls	r3, r1
90001272:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
90001274:	2300      	movs	r3, #0
90001276:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
9000127a:	2301      	movs	r3, #1
9000127c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
90001280:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
90001282:	2b00      	cmp	r3, #0
90001284:	d045      	beq.n	90001312 <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
90001286:	4620      	mov	r0, r4
}
90001288:	b003      	add	sp, #12
9000128a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
9000128e:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
90001290:	681a      	ldr	r2, [r3, #0]
90001292:	05d2      	lsls	r2, r2, #23
90001294:	d4c7      	bmi.n	90001226 <HAL_DMA_IRQHandler+0x86>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
90001296:	681a      	ldr	r2, [r3, #0]
90001298:	f022 0208 	bic.w	r2, r2, #8
9000129c:	601a      	str	r2, [r3, #0]
9000129e:	e7c2      	b.n	90001226 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
900012a0:	0350      	lsls	r0, r2, #13
900012a2:	d527      	bpl.n	900012f4 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
900012a4:	681b      	ldr	r3, [r3, #0]
900012a6:	0319      	lsls	r1, r3, #12
900012a8:	d431      	bmi.n	9000130e <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
900012aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
900012ac:	b10b      	cbz	r3, 900012b2 <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
900012ae:	4620      	mov	r0, r4
900012b0:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
900012b2:	6d63      	ldr	r3, [r4, #84]	; 0x54
900012b4:	b36b      	cbz	r3, 90001312 <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
900012b6:	6d63      	ldr	r3, [r4, #84]	; 0x54
900012b8:	07da      	lsls	r2, r3, #31
900012ba:	d519      	bpl.n	900012f0 <HAL_DMA_IRQHandler+0x150>
  uint32_t timeout = SystemCoreClock / 9600;
900012bc:	f44f 5316 	mov.w	r3, #9600	; 0x2580
      __HAL_DMA_DISABLE(hdma);
900012c0:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600;
900012c2:	fbb7 f7f3 	udiv	r7, r7, r3
      hdma->State = HAL_DMA_STATE_ABORT;
900012c6:	2305      	movs	r3, #5
900012c8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
900012cc:	6813      	ldr	r3, [r2, #0]
900012ce:	f023 0301 	bic.w	r3, r3, #1
900012d2:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
900012d4:	9b01      	ldr	r3, [sp, #4]
900012d6:	3301      	adds	r3, #1
900012d8:	42bb      	cmp	r3, r7
900012da:	9301      	str	r3, [sp, #4]
900012dc:	d802      	bhi.n	900012e4 <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
900012de:	6813      	ldr	r3, [r2, #0]
900012e0:	07db      	lsls	r3, r3, #31
900012e2:	d4f7      	bmi.n	900012d4 <HAL_DMA_IRQHandler+0x134>
      __HAL_UNLOCK(hdma);
900012e4:	2300      	movs	r3, #0
900012e6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
900012ea:	2301      	movs	r3, #1
900012ec:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
900012f0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
900012f2:	e7c6      	b.n	90001282 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
900012f4:	681a      	ldr	r2, [r3, #0]
900012f6:	f412 7280 	ands.w	r2, r2, #256	; 0x100
900012fa:	d108      	bne.n	9000130e <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
900012fc:	6819      	ldr	r1, [r3, #0]
900012fe:	f021 0110 	bic.w	r1, r1, #16
90001302:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
90001304:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
90001306:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
9000130a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
9000130e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
90001310:	e7cc      	b.n	900012ac <HAL_DMA_IRQHandler+0x10c>
}
90001312:	b003      	add	sp, #12
90001314:	bdf0      	pop	{r4, r5, r6, r7, pc}
90001316:	bf00      	nop
90001318:	2000002c 	.word	0x2000002c

9000131c <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
9000131c:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
9000131e:	6804      	ldr	r4, [r0, #0]
90001320:	9d04      	ldr	r5, [sp, #16]
90001322:	6c66      	ldr	r6, [r4, #68]	; 0x44
90001324:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
90001328:	f006 4640 	and.w	r6, r6, #3221225472	; 0xc0000000
9000132c:	4333      	orrs	r3, r6
9000132e:	6463      	str	r3, [r4, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
90001330:	6843      	ldr	r3, [r0, #4]
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
90001332:	63e2      	str	r2, [r4, #60]	; 0x3c
  if (hdma2d->Init.Mode == DMA2D_R2M)
90001334:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
90001338:	d130      	bne.n	9000139c <DMA2D_SetConfig+0x80>
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
9000133a:	6886      	ldr	r6, [r0, #8]
9000133c:	b11e      	cbz	r6, 90001346 <DMA2D_SetConfig+0x2a>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
9000133e:	2e01      	cmp	r6, #1
90001340:	d103      	bne.n	9000134a <DMA2D_SetConfig+0x2e>
    {
      tmp = (tmp3 | tmp2 | tmp4);
90001342:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
      tmp3 = (tmp3 >> 12U);
      tmp4 = (tmp4 >> 4U );
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
90001346:	63a1      	str	r1, [r4, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
90001348:	bd70      	pop	{r4, r5, r6, pc}
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
9000134a:	2e02      	cmp	r6, #2
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
9000134c:	f401 037f 	and.w	r3, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
90001350:	f401 457f 	and.w	r5, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
90001354:	b2c8      	uxtb	r0, r1
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
90001356:	d107      	bne.n	90001368 <DMA2D_SetConfig+0x4c>
      tmp2 = (tmp2 >> 19U);
90001358:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 10U);
9000135a:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
9000135c:	02db      	lsls	r3, r3, #11
9000135e:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
90001362:	ea43 01d0 	orr.w	r1, r3, r0, lsr #3
90001366:	e7ee      	b.n	90001346 <DMA2D_SetConfig+0x2a>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
90001368:	2e03      	cmp	r6, #3
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
9000136a:	f001 427f 	and.w	r2, r1, #4278190080	; 0xff000000
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
9000136e:	d10a      	bne.n	90001386 <DMA2D_SetConfig+0x6a>
      tmp2 = (tmp2 >> 19U);
90001370:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 11U);
90001372:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
90001374:	029b      	lsls	r3, r3, #10
      tmp1 = (tmp1 >> 31U);
90001376:	0fd1      	lsrs	r1, r2, #31
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
90001378:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
9000137c:	ea43 03d0 	orr.w	r3, r3, r0, lsr #3
90001380:	ea43 31c1 	orr.w	r1, r3, r1, lsl #15
90001384:	e7df      	b.n	90001346 <DMA2D_SetConfig+0x2a>
      tmp2 = (tmp2 >> 20U);
90001386:	0d19      	lsrs	r1, r3, #20
      tmp3 = (tmp3 >> 12U);
90001388:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
9000138a:	0209      	lsls	r1, r1, #8
      tmp1 = (tmp1 >> 28U);
9000138c:	0f13      	lsrs	r3, r2, #28
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
9000138e:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
90001392:	ea41 1110 	orr.w	r1, r1, r0, lsr #4
90001396:	ea41 3103 	orr.w	r1, r1, r3, lsl #12
9000139a:	e7d4      	b.n	90001346 <DMA2D_SetConfig+0x2a>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
9000139c:	60e1      	str	r1, [r4, #12]
}
9000139e:	e7d3      	b.n	90001348 <DMA2D_SetConfig+0x2c>

900013a0 <HAL_DMA2D_MspInit>:
}
900013a0:	4770      	bx	lr

900013a2 <HAL_DMA2D_Init>:
{
900013a2:	b510      	push	{r4, lr}
  if(hdma2d == NULL)
900013a4:	4604      	mov	r4, r0
900013a6:	b330      	cbz	r0, 900013f6 <HAL_DMA2D_Init+0x54>
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
900013a8:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
900013ac:	f003 02ff 	and.w	r2, r3, #255	; 0xff
900013b0:	b91b      	cbnz	r3, 900013ba <HAL_DMA2D_Init+0x18>
    hdma2d->Lock = HAL_UNLOCKED;
900013b2:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_DMA2D_MspInit(hdma2d);
900013b6:	f7ff fff3 	bl	900013a0 <HAL_DMA2D_MspInit>
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
900013ba:	6822      	ldr	r2, [r4, #0]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
900013bc:	2302      	movs	r3, #2
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
900013be:	6861      	ldr	r1, [r4, #4]
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
900013c0:	2000      	movs	r0, #0
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
900013c2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
900013c6:	6813      	ldr	r3, [r2, #0]
900013c8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
900013cc:	430b      	orrs	r3, r1
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
900013ce:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
900013d0:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
900013d2:	6b53      	ldr	r3, [r2, #52]	; 0x34
900013d4:	f023 0307 	bic.w	r3, r3, #7
900013d8:	430b      	orrs	r3, r1
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
900013da:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
900013dc:	6353      	str	r3, [r2, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
900013de:	6c13      	ldr	r3, [r2, #64]	; 0x40
900013e0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
900013e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
900013e8:	430b      	orrs	r3, r1
900013ea:	6413      	str	r3, [r2, #64]	; 0x40
  hdma2d->State  = HAL_DMA2D_STATE_READY;
900013ec:	2301      	movs	r3, #1
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
900013ee:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma2d->State  = HAL_DMA2D_STATE_READY;
900013f0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
900013f4:	bd10      	pop	{r4, pc}
     return HAL_ERROR;
900013f6:	2001      	movs	r0, #1
900013f8:	e7fc      	b.n	900013f4 <HAL_DMA2D_Init+0x52>

900013fa <HAL_DMA2D_Start>:
{
900013fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __HAL_LOCK(hdma2d);
900013fc:	f890 5038 	ldrb.w	r5, [r0, #56]	; 0x38
{
90001400:	4604      	mov	r4, r0
  __HAL_LOCK(hdma2d);
90001402:	2d01      	cmp	r5, #1
90001404:	f04f 0502 	mov.w	r5, #2
90001408:	d00f      	beq.n	9000142a <HAL_DMA2D_Start+0x30>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
9000140a:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39
  __HAL_LOCK(hdma2d);
9000140e:	2601      	movs	r6, #1
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
90001410:	9d06      	ldr	r5, [sp, #24]
  __HAL_LOCK(hdma2d);
90001412:	f880 6038 	strb.w	r6, [r0, #56]	; 0x38
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
90001416:	9500      	str	r5, [sp, #0]
90001418:	f7ff ff80 	bl	9000131c <DMA2D_SetConfig>
  __HAL_DMA2D_ENABLE(hdma2d);
9000141c:	6822      	ldr	r2, [r4, #0]
  return HAL_OK;
9000141e:	2000      	movs	r0, #0
  __HAL_DMA2D_ENABLE(hdma2d);
90001420:	6813      	ldr	r3, [r2, #0]
90001422:	4333      	orrs	r3, r6
90001424:	6013      	str	r3, [r2, #0]
}
90001426:	b002      	add	sp, #8
90001428:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hdma2d);
9000142a:	4628      	mov	r0, r5
9000142c:	e7fb      	b.n	90001426 <HAL_DMA2D_Start+0x2c>

9000142e <HAL_DMA2D_PollForTransfer>:
  __IO uint32_t isrflags = 0x0U;
9000142e:	2300      	movs	r3, #0
{
90001430:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t isrflags = 0x0U;
90001432:	9301      	str	r3, [sp, #4]
{
90001434:	4604      	mov	r4, r0
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
90001436:	6803      	ldr	r3, [r0, #0]
{
90001438:	460d      	mov	r5, r1
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
9000143a:	681b      	ldr	r3, [r3, #0]
9000143c:	07db      	lsls	r3, r3, #31
9000143e:	d417      	bmi.n	90001470 <HAL_DMA2D_PollForTransfer+0x42>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
90001440:	6822      	ldr	r2, [r4, #0]
90001442:	69d3      	ldr	r3, [r2, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
90001444:	6a52      	ldr	r2, [r2, #36]	; 0x24
90001446:	4313      	orrs	r3, r2
  if (layer_start != 0U)
90001448:	069e      	lsls	r6, r3, #26
9000144a:	d506      	bpl.n	9000145a <HAL_DMA2D_PollForTransfer+0x2c>
    tickstart = HAL_GetTick();
9000144c:	f7ff fd68 	bl	90000f20 <HAL_GetTick>
90001450:	4606      	mov	r6, r0
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
90001452:	6823      	ldr	r3, [r4, #0]
90001454:	685a      	ldr	r2, [r3, #4]
90001456:	06d2      	lsls	r2, r2, #27
90001458:	d543      	bpl.n	900014e2 <HAL_DMA2D_PollForTransfer+0xb4>
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
9000145a:	6823      	ldr	r3, [r4, #0]
9000145c:	2212      	movs	r2, #18
  __HAL_UNLOCK(hdma2d);
9000145e:	2000      	movs	r0, #0
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
90001460:	609a      	str	r2, [r3, #8]
  hdma2d->State = HAL_DMA2D_STATE_READY;
90001462:	2301      	movs	r3, #1
  __HAL_UNLOCK(hdma2d);
90001464:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  hdma2d->State = HAL_DMA2D_STATE_READY;
90001468:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
9000146c:	b002      	add	sp, #8
9000146e:	bd70      	pop	{r4, r5, r6, pc}
   tickstart = HAL_GetTick();
90001470:	f7ff fd56 	bl	90000f20 <HAL_GetTick>
90001474:	4606      	mov	r6, r0
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
90001476:	6823      	ldr	r3, [r4, #0]
90001478:	685a      	ldr	r2, [r3, #4]
9000147a:	0792      	lsls	r2, r2, #30
9000147c:	d4e0      	bmi.n	90001440 <HAL_DMA2D_PollForTransfer+0x12>
      isrflags = READ_REG(hdma2d->Instance->ISR);
9000147e:	685a      	ldr	r2, [r3, #4]
90001480:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
90001482:	9a01      	ldr	r2, [sp, #4]
90001484:	f012 0f21 	tst.w	r2, #33	; 0x21
90001488:	d017      	beq.n	900014ba <HAL_DMA2D_PollForTransfer+0x8c>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
9000148a:	9a01      	ldr	r2, [sp, #4]
9000148c:	0695      	lsls	r5, r2, #26
9000148e:	d503      	bpl.n	90001498 <HAL_DMA2D_PollForTransfer+0x6a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
90001490:	6be2      	ldr	r2, [r4, #60]	; 0x3c
90001492:	f042 0202 	orr.w	r2, r2, #2
90001496:	63e2      	str	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
90001498:	9a01      	ldr	r2, [sp, #4]
9000149a:	07d0      	lsls	r0, r2, #31
9000149c:	d503      	bpl.n	900014a6 <HAL_DMA2D_PollForTransfer+0x78>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
9000149e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
900014a0:	f042 0201 	orr.w	r2, r2, #1
900014a4:	63e2      	str	r2, [r4, #60]	; 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
900014a6:	2221      	movs	r2, #33	; 0x21
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
900014a8:	609a      	str	r2, [r3, #8]
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
900014aa:	2304      	movs	r3, #4
        return HAL_ERROR;
900014ac:	2001      	movs	r0, #1
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
900014ae:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        __HAL_UNLOCK(hdma2d);
900014b2:	2300      	movs	r3, #0
900014b4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
        return HAL_ERROR;
900014b8:	e7d8      	b.n	9000146c <HAL_DMA2D_PollForTransfer+0x3e>
      if(Timeout != HAL_MAX_DELAY)
900014ba:	1c69      	adds	r1, r5, #1
900014bc:	d0dc      	beq.n	90001478 <HAL_DMA2D_PollForTransfer+0x4a>
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
900014be:	f7ff fd2f 	bl	90000f20 <HAL_GetTick>
900014c2:	1b80      	subs	r0, r0, r6
900014c4:	42a8      	cmp	r0, r5
900014c6:	d801      	bhi.n	900014cc <HAL_DMA2D_PollForTransfer+0x9e>
900014c8:	2d00      	cmp	r5, #0
900014ca:	d1d4      	bne.n	90001476 <HAL_DMA2D_PollForTransfer+0x48>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
900014cc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
900014ce:	2003      	movs	r0, #3
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
900014d0:	f043 0320 	orr.w	r3, r3, #32
900014d4:	63e3      	str	r3, [r4, #60]	; 0x3c
          __HAL_UNLOCK(hdma2d);
900014d6:	2300      	movs	r3, #0
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
900014d8:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
          __HAL_UNLOCK(hdma2d);
900014dc:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
          return HAL_TIMEOUT;
900014e0:	e7c4      	b.n	9000146c <HAL_DMA2D_PollForTransfer+0x3e>
      isrflags = READ_REG(hdma2d->Instance->ISR);
900014e2:	685a      	ldr	r2, [r3, #4]
900014e4:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
900014e6:	9a01      	ldr	r2, [sp, #4]
900014e8:	f012 0f29 	tst.w	r2, #41	; 0x29
900014ec:	d016      	beq.n	9000151c <HAL_DMA2D_PollForTransfer+0xee>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
900014ee:	9a01      	ldr	r2, [sp, #4]
900014f0:	0716      	lsls	r6, r2, #28
900014f2:	d503      	bpl.n	900014fc <HAL_DMA2D_PollForTransfer+0xce>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
900014f4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
900014f6:	f042 0204 	orr.w	r2, r2, #4
900014fa:	63e2      	str	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
900014fc:	9a01      	ldr	r2, [sp, #4]
900014fe:	0695      	lsls	r5, r2, #26
90001500:	d503      	bpl.n	9000150a <HAL_DMA2D_PollForTransfer+0xdc>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
90001502:	6be2      	ldr	r2, [r4, #60]	; 0x3c
90001504:	f042 0202 	orr.w	r2, r2, #2
90001508:	63e2      	str	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
9000150a:	9a01      	ldr	r2, [sp, #4]
9000150c:	07d0      	lsls	r0, r2, #31
9000150e:	d503      	bpl.n	90001518 <HAL_DMA2D_PollForTransfer+0xea>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
90001510:	6be2      	ldr	r2, [r4, #60]	; 0x3c
90001512:	f042 0201 	orr.w	r2, r2, #1
90001516:	63e2      	str	r2, [r4, #60]	; 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
90001518:	2229      	movs	r2, #41	; 0x29
9000151a:	e7c5      	b.n	900014a8 <HAL_DMA2D_PollForTransfer+0x7a>
      if(Timeout != HAL_MAX_DELAY)
9000151c:	1c69      	adds	r1, r5, #1
9000151e:	d099      	beq.n	90001454 <HAL_DMA2D_PollForTransfer+0x26>
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
90001520:	f7ff fcfe 	bl	90000f20 <HAL_GetTick>
90001524:	1b80      	subs	r0, r0, r6
90001526:	42a8      	cmp	r0, r5
90001528:	d8d0      	bhi.n	900014cc <HAL_DMA2D_PollForTransfer+0x9e>
9000152a:	2d00      	cmp	r5, #0
9000152c:	d191      	bne.n	90001452 <HAL_DMA2D_PollForTransfer+0x24>
9000152e:	e7cd      	b.n	900014cc <HAL_DMA2D_PollForTransfer+0x9e>

90001530 <HAL_DMA2D_ConfigLayer>:
{
90001530:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma2d);
90001532:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
90001536:	2b01      	cmp	r3, #1
90001538:	f04f 0302 	mov.w	r3, #2
9000153c:	d02b      	beq.n	90001596 <HAL_DMA2D_ConfigLayer+0x66>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
9000153e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_LOCK(hdma2d);
90001542:	2201      	movs	r2, #1
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
90001544:	eb00 1301 	add.w	r3, r0, r1, lsl #4
90001548:	4f1c      	ldr	r7, [pc, #112]	; (900015bc <HAL_DMA2D_ConfigLayer+0x8c>)
  __HAL_LOCK(hdma2d);
9000154a:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
9000154e:	010e      	lsls	r6, r1, #4
90001550:	6a5d      	ldr	r5, [r3, #36]	; 0x24
90001552:	e9d3 4207 	ldrd	r4, r2, [r3, #28]
90001556:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
9000155a:	3c09      	subs	r4, #9
9000155c:	2c01      	cmp	r4, #1
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
9000155e:	bf96      	itet	ls
90001560:	f005 437f 	andls.w	r3, r5, #4278190080	; 0xff000000
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
90001564:	ea42 6205 	orrhi.w	r2, r2, r5, lsl #24
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
90001568:	431a      	orrls	r2, r3
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
9000156a:	6803      	ldr	r3, [r0, #0]
9000156c:	b9a9      	cbnz	r1, 9000159a <HAL_DMA2D_ConfigLayer+0x6a>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
9000156e:	6a59      	ldr	r1, [r3, #36]	; 0x24
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
90001570:	2c01      	cmp	r4, #1
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
90001572:	ea01 0107 	and.w	r1, r1, r7
90001576:	ea42 0201 	orr.w	r2, r2, r1
9000157a:	625a      	str	r2, [r3, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
9000157c:	6982      	ldr	r2, [r0, #24]
9000157e:	619a      	str	r2, [r3, #24]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
90001580:	d803      	bhi.n	9000158a <HAL_DMA2D_ConfigLayer+0x5a>
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
90001582:	6a42      	ldr	r2, [r0, #36]	; 0x24
90001584:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
90001588:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d->State = HAL_DMA2D_STATE_READY;
9000158a:	2301      	movs	r3, #1
9000158c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(hdma2d);
90001590:	2300      	movs	r3, #0
90001592:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(hdma2d);
90001596:	4618      	mov	r0, r3
}
90001598:	bdf0      	pop	{r4, r5, r6, r7, pc}
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
9000159a:	69d9      	ldr	r1, [r3, #28]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
9000159c:	2c01      	cmp	r4, #1
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
9000159e:	ea01 0107 	and.w	r1, r1, r7
900015a2:	ea42 0201 	orr.w	r2, r2, r1
900015a6:	61da      	str	r2, [r3, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
900015a8:	eb00 0206 	add.w	r2, r0, r6
900015ac:	6992      	ldr	r2, [r2, #24]
900015ae:	611a      	str	r2, [r3, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
900015b0:	d8eb      	bhi.n	9000158a <HAL_DMA2D_ConfigLayer+0x5a>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
900015b2:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
900015b6:	621d      	str	r5, [r3, #32]
900015b8:	e7e7      	b.n	9000158a <HAL_DMA2D_ConfigLayer+0x5a>
900015ba:	bf00      	nop
900015bc:	00fcfff0 	.word	0x00fcfff0

900015c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
900015c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
900015c4:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
900015c6:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 90001784 <HAL_GPIO_Init+0x1c4>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
900015ca:	4a6c      	ldr	r2, [pc, #432]	; (9000177c <HAL_GPIO_Init+0x1bc>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
900015cc:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 90001788 <HAL_GPIO_Init+0x1c8>
    ioposition = ((uint32_t)0x01) << position;
900015d0:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
900015d2:	680d      	ldr	r5, [r1, #0]
    ioposition = ((uint32_t)0x01) << position;
900015d4:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
900015d6:	ea04 0605 	and.w	r6, r4, r5
    if(iocurrent == ioposition)
900015da:	43ac      	bics	r4, r5
900015dc:	f040 80b4 	bne.w	90001748 <HAL_GPIO_Init+0x188>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
900015e0:	684c      	ldr	r4, [r1, #4]
900015e2:	ea4f 0e43 	mov.w	lr, r3, lsl #1
900015e6:	2503      	movs	r5, #3
900015e8:	f024 0c10 	bic.w	ip, r4, #16
900015ec:	fa05 f50e 	lsl.w	r5, r5, lr
900015f0:	f10c 37ff 	add.w	r7, ip, #4294967295
900015f4:	43ed      	mvns	r5, r5
900015f6:	2f01      	cmp	r7, #1
900015f8:	d811      	bhi.n	9000161e <HAL_GPIO_Init+0x5e>
        temp = GPIOx->OSPEEDR; 
900015fa:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
900015fc:	ea07 0a05 	and.w	sl, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2));
90001600:	68cf      	ldr	r7, [r1, #12]
90001602:	fa07 f70e 	lsl.w	r7, r7, lr
90001606:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
9000160a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
9000160c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
9000160e:	ea27 0a06 	bic.w	sl, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
90001612:	f3c4 1700 	ubfx	r7, r4, #4, #1
90001616:	409f      	lsls	r7, r3
90001618:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
9000161c:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
9000161e:	68c7      	ldr	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
90001620:	f1bc 0f02 	cmp.w	ip, #2
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
90001624:	ea07 0a05 	and.w	sl, r7, r5
      temp |= ((GPIO_Init->Pull) << (position * 2));
90001628:	688f      	ldr	r7, [r1, #8]
9000162a:	fa07 f70e 	lsl.w	r7, r7, lr
9000162e:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->PUPDR = temp;
90001632:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
90001634:	d116      	bne.n	90001664 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3];
90001636:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
9000163a:	f003 0b07 	and.w	fp, r3, #7
9000163e:	f04f 0c0f 	mov.w	ip, #15
90001642:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
90001646:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
9000164a:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
9000164e:	fa0c fc0b 	lsl.w	ip, ip, fp
90001652:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
90001656:	690f      	ldr	r7, [r1, #16]
90001658:	fa07 f70b 	lsl.w	r7, r7, fp
9000165c:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3] = temp;
90001660:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
90001664:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
90001666:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
90001668:	f004 0703 	and.w	r7, r4, #3
9000166c:	fa07 fe0e 	lsl.w	lr, r7, lr
90001670:	ea4e 0505 	orr.w	r5, lr, r5
      GPIOx->MODER = temp;
90001674:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
90001676:	00e5      	lsls	r5, r4, #3
90001678:	d566      	bpl.n	90001748 <HAL_GPIO_Init+0x188>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
9000167a:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
9000167e:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
90001682:	f003 0c03 	and.w	ip, r3, #3
90001686:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
9000168a:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
9000168e:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
90001692:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
90001696:	f8c8 5044 	str.w	r5, [r8, #68]	; 0x44
9000169a:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
9000169e:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
900016a2:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
900016a6:	9501      	str	r5, [sp, #4]
900016a8:	9d01      	ldr	r5, [sp, #4]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
900016aa:	fa0e f50c 	lsl.w	r5, lr, ip
        temp = SYSCFG->EXTICR[position >> 2];
900016ae:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
900016b2:	ea2a 0e05 	bic.w	lr, sl, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
900016b6:	4d32      	ldr	r5, [pc, #200]	; (90001780 <HAL_GPIO_Init+0x1c0>)
900016b8:	42a8      	cmp	r0, r5
900016ba:	d04c      	beq.n	90001756 <HAL_GPIO_Init+0x196>
900016bc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
900016c0:	42a8      	cmp	r0, r5
900016c2:	d04a      	beq.n	9000175a <HAL_GPIO_Init+0x19a>
900016c4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
900016c8:	42a8      	cmp	r0, r5
900016ca:	d048      	beq.n	9000175e <HAL_GPIO_Init+0x19e>
900016cc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
900016d0:	42a8      	cmp	r0, r5
900016d2:	d046      	beq.n	90001762 <HAL_GPIO_Init+0x1a2>
900016d4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
900016d8:	42a8      	cmp	r0, r5
900016da:	d044      	beq.n	90001766 <HAL_GPIO_Init+0x1a6>
900016dc:	4548      	cmp	r0, r9
900016de:	d044      	beq.n	9000176a <HAL_GPIO_Init+0x1aa>
900016e0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
900016e4:	42a8      	cmp	r0, r5
900016e6:	d042      	beq.n	9000176e <HAL_GPIO_Init+0x1ae>
900016e8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
900016ec:	42a8      	cmp	r0, r5
900016ee:	d040      	beq.n	90001772 <HAL_GPIO_Init+0x1b2>
900016f0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
900016f4:	42a8      	cmp	r0, r5
900016f6:	d03e      	beq.n	90001776 <HAL_GPIO_Init+0x1b6>
900016f8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
900016fc:	42a8      	cmp	r0, r5
900016fe:	bf0c      	ite	eq
90001700:	2509      	moveq	r5, #9
90001702:	250a      	movne	r5, #10
90001704:	fa05 f50c 	lsl.w	r5, r5, ip
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
90001708:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
9000170c:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2] = temp;
90001710:	60bd      	str	r5, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
90001712:	ea6f 0706 	mvn.w	r7, r6
        temp = EXTI->IMR;
90001716:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
90001718:	bf0c      	ite	eq
9000171a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
9000171c:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
9000171e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        EXTI->IMR = temp;
90001722:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
90001724:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
90001726:	bf0c      	ite	eq
90001728:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
9000172a:	4335      	orrne	r5, r6
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
9000172c:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        EXTI->EMR = temp;
90001730:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
90001732:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
90001734:	bf0c      	ite	eq
90001736:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
90001738:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
9000173a:	02a4      	lsls	r4, r4, #10
        EXTI->RTSR = temp;
9000173c:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
9000173e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
90001740:	bf54      	ite	pl
90001742:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
90001744:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
90001746:	60d5      	str	r5, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
90001748:	3301      	adds	r3, #1
9000174a:	2b10      	cmp	r3, #16
9000174c:	f47f af40 	bne.w	900015d0 <HAL_GPIO_Init+0x10>
      }
    }
  }
}
90001750:	b003      	add	sp, #12
90001752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
90001756:	2500      	movs	r5, #0
90001758:	e7d4      	b.n	90001704 <HAL_GPIO_Init+0x144>
9000175a:	2501      	movs	r5, #1
9000175c:	e7d2      	b.n	90001704 <HAL_GPIO_Init+0x144>
9000175e:	2502      	movs	r5, #2
90001760:	e7d0      	b.n	90001704 <HAL_GPIO_Init+0x144>
90001762:	2503      	movs	r5, #3
90001764:	e7ce      	b.n	90001704 <HAL_GPIO_Init+0x144>
90001766:	2504      	movs	r5, #4
90001768:	e7cc      	b.n	90001704 <HAL_GPIO_Init+0x144>
9000176a:	2505      	movs	r5, #5
9000176c:	e7ca      	b.n	90001704 <HAL_GPIO_Init+0x144>
9000176e:	2506      	movs	r5, #6
90001770:	e7c8      	b.n	90001704 <HAL_GPIO_Init+0x144>
90001772:	2507      	movs	r5, #7
90001774:	e7c6      	b.n	90001704 <HAL_GPIO_Init+0x144>
90001776:	2508      	movs	r5, #8
90001778:	e7c4      	b.n	90001704 <HAL_GPIO_Init+0x144>
9000177a:	bf00      	nop
9000177c:	40013c00 	.word	0x40013c00
90001780:	40020000 	.word	0x40020000
90001784:	40023800 	.word	0x40023800
90001788:	40021400 	.word	0x40021400

9000178c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
9000178c:	b10a      	cbz	r2, 90001792 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
9000178e:	6181      	str	r1, [r0, #24]
  }
}
90001790:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
90001792:	0409      	lsls	r1, r1, #16
90001794:	e7fb      	b.n	9000178e <HAL_GPIO_WritePin+0x2>

90001796 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
90001796:	4770      	bx	lr

90001798 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
90001798:	4a04      	ldr	r2, [pc, #16]	; (900017ac <HAL_GPIO_EXTI_IRQHandler+0x14>)
9000179a:	6951      	ldr	r1, [r2, #20]
9000179c:	4201      	tst	r1, r0
{
9000179e:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
900017a0:	d002      	beq.n	900017a8 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
900017a2:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
900017a4:	f7ff fff7 	bl	90001796 <HAL_GPIO_EXTI_Callback>
}
900017a8:	bd08      	pop	{r3, pc}
900017aa:	bf00      	nop
900017ac:	40013c00 	.word	0x40013c00

900017b0 <LTDC_SetConfig>:
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
900017b0:	01d2      	lsls	r2, r2, #7
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
900017b2:	f8d1 c000 	ldr.w	ip, [r1]
{
900017b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
900017ba:	3284      	adds	r2, #132	; 0x84
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
900017bc:	6804      	ldr	r4, [r0, #0]
900017be:	684f      	ldr	r7, [r1, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
900017c0:	f10c 0601 	add.w	r6, ip, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
900017c4:	18a3      	adds	r3, r4, r2
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
900017c6:	68e5      	ldr	r5, [r4, #12]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
  tmp2 = (pLayerCfg->Alpha0 << 24U);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
900017c8:	f04f 0e00 	mov.w	lr, #0
  tmp2 = (pLayerCfg->Alpha0 << 24U);
900017cc:	f8d1 9018 	ldr.w	r9, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
900017d0:	6858      	ldr	r0, [r3, #4]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
900017d2:	f3c5 450b 	ubfx	r5, r5, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
900017d6:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
900017da:	443d      	add	r5, r7
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
900017dc:	6058      	str	r0, [r3, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
900017de:	68e0      	ldr	r0, [r4, #12]
900017e0:	f3c0 400b 	ubfx	r0, r0, #16, #12
900017e4:	4430      	add	r0, r6
900017e6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
900017ea:	68cd      	ldr	r5, [r1, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
900017ec:	6058      	str	r0, [r3, #4]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
900017ee:	68e0      	ldr	r0, [r4, #12]
900017f0:	f3c0 000a 	ubfx	r0, r0, #0, #11
900017f4:	4405      	add	r5, r0
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
900017f6:	6898      	ldr	r0, [r3, #8]
900017f8:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
900017fc:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
900017fe:	6888      	ldr	r0, [r1, #8]
90001800:	68e6      	ldr	r6, [r4, #12]
90001802:	3001      	adds	r0, #1
90001804:	f3c6 060a 	ubfx	r6, r6, #0, #11
90001808:	4430      	add	r0, r6
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
9000180a:	690e      	ldr	r6, [r1, #16]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
9000180c:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
90001810:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
90001812:	6918      	ldr	r0, [r3, #16]
90001814:	f020 0007 	bic.w	r0, r0, #7
90001818:	6118      	str	r0, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
9000181a:	611e      	str	r6, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
9000181c:	699d      	ldr	r5, [r3, #24]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
9000181e:	f891 0032 	ldrb.w	r0, [r1, #50]	; 0x32
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
90001822:	f891 8031 	ldrb.w	r8, [r1, #49]	; 0x31
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
90001826:	f8c3 e018 	str.w	lr, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
9000182a:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
9000182e:	ea45 6509 	orr.w	r5, r5, r9, lsl #24
90001832:	ea45 2508 	orr.w	r5, r5, r8, lsl #8
90001836:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
9000183a:	619d      	str	r5, [r3, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
9000183c:	6958      	ldr	r0, [r3, #20]
9000183e:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
90001842:	6158      	str	r0, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
90001844:	6948      	ldr	r0, [r1, #20]
90001846:	6158      	str	r0, [r3, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
90001848:	69d8      	ldr	r0, [r3, #28]
9000184a:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
9000184e:	f020 0007 	bic.w	r0, r0, #7
90001852:	61d8      	str	r0, [r3, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
90001854:	e9d1 5007 	ldrd	r5, r0, [r1, #28]
90001858:	4305      	orrs	r5, r0
9000185a:	61dd      	str	r5, [r3, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
9000185c:	6a98      	ldr	r0, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
9000185e:	6a48      	ldr	r0, [r1, #36]	; 0x24
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
90001860:	f8c3 e028 	str.w	lr, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
90001864:	6298      	str	r0, [r3, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
90001866:	b31e      	cbz	r6, 900018b0 <LTDC_SetConfig+0x100>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
90001868:	2e01      	cmp	r6, #1
9000186a:	d023      	beq.n	900018b4 <LTDC_SetConfig+0x104>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
9000186c:	1eb0      	subs	r0, r6, #2
9000186e:	2802      	cmp	r0, #2
90001870:	d922      	bls.n	900018b8 <LTDC_SetConfig+0x108>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
90001872:	2e07      	cmp	r6, #7
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
90001874:	bf0c      	ite	eq
90001876:	2002      	moveq	r0, #2
90001878:	2001      	movne	r0, #1
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
9000187a:	6add      	ldr	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
9000187c:	eba7 070c 	sub.w	r7, r7, ip
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
90001880:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
90001884:	62dd      	str	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
90001886:	6a8d      	ldr	r5, [r1, #40]	; 0x28
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
90001888:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
9000188a:	4345      	muls	r5, r0
9000188c:	4378      	muls	r0, r7
9000188e:	3003      	adds	r0, #3
90001890:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
90001894:	62d8      	str	r0, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
90001896:	6b18      	ldr	r0, [r3, #48]	; 0x30
90001898:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
9000189c:	f020 0007 	bic.w	r0, r0, #7
900018a0:	6318      	str	r0, [r3, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
900018a2:	6319      	str	r1, [r3, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
900018a4:	58a3      	ldr	r3, [r4, r2]
900018a6:	f043 0301 	orr.w	r3, r3, #1
900018aa:	50a3      	str	r3, [r4, r2]
}
900018ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tmp = 4U;
900018b0:	2004      	movs	r0, #4
900018b2:	e7e2      	b.n	9000187a <LTDC_SetConfig+0xca>
    tmp = 3U;
900018b4:	2003      	movs	r0, #3
900018b6:	e7e0      	b.n	9000187a <LTDC_SetConfig+0xca>
    tmp = 2U;
900018b8:	2002      	movs	r0, #2
900018ba:	e7de      	b.n	9000187a <LTDC_SetConfig+0xca>

900018bc <HAL_LTDC_MspInit>:
}
900018bc:	4770      	bx	lr
	...

900018c0 <HAL_LTDC_Init>:
{
900018c0:	b538      	push	{r3, r4, r5, lr}
  if (hltdc == NULL)
900018c2:	4604      	mov	r4, r0
900018c4:	2800      	cmp	r0, #0
900018c6:	d063      	beq.n	90001990 <HAL_LTDC_Init+0xd0>
  if (hltdc->State == HAL_LTDC_STATE_RESET)
900018c8:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
900018cc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
900018d0:	b91b      	cbnz	r3, 900018da <HAL_LTDC_Init+0x1a>
    hltdc->Lock = HAL_UNLOCKED;
900018d2:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
900018d6:	f7ff fff1 	bl	900018bc <HAL_LTDC_MspInit>
  hltdc->State = HAL_LTDC_STATE_BUSY;
900018da:	2302      	movs	r3, #2
900018dc:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
900018e0:	6823      	ldr	r3, [r4, #0]
900018e2:	699a      	ldr	r2, [r3, #24]
900018e4:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
900018e8:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
900018ea:	6999      	ldr	r1, [r3, #24]
900018ec:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
900018f0:	4302      	orrs	r2, r0
900018f2:	68e0      	ldr	r0, [r4, #12]
900018f4:	4302      	orrs	r2, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
900018f6:	6920      	ldr	r0, [r4, #16]
900018f8:	4302      	orrs	r2, r0
  tmp = (hltdc->Init.HorizontalSync << 16U);
900018fa:	6960      	ldr	r0, [r4, #20]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
900018fc:	430a      	orrs	r2, r1
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
900018fe:	4925      	ldr	r1, [pc, #148]	; (90001994 <HAL_LTDC_Init+0xd4>)
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
90001900:	619a      	str	r2, [r3, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
90001902:	689a      	ldr	r2, [r3, #8]
90001904:	400a      	ands	r2, r1
90001906:	609a      	str	r2, [r3, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
90001908:	689a      	ldr	r2, [r3, #8]
9000190a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
9000190e:	69a0      	ldr	r0, [r4, #24]
90001910:	4302      	orrs	r2, r0
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
90001912:	69e0      	ldr	r0, [r4, #28]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
90001914:	609a      	str	r2, [r3, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
90001916:	68da      	ldr	r2, [r3, #12]
90001918:	400a      	ands	r2, r1
9000191a:	60da      	str	r2, [r3, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
9000191c:	68da      	ldr	r2, [r3, #12]
9000191e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
90001922:	6a20      	ldr	r0, [r4, #32]
90001924:	4302      	orrs	r2, r0
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
90001926:	6a60      	ldr	r0, [r4, #36]	; 0x24
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
90001928:	60da      	str	r2, [r3, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
9000192a:	691a      	ldr	r2, [r3, #16]
9000192c:	400a      	ands	r2, r1
9000192e:	611a      	str	r2, [r3, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
90001930:	691a      	ldr	r2, [r3, #16]
90001932:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
90001936:	6aa0      	ldr	r0, [r4, #40]	; 0x28
90001938:	4302      	orrs	r2, r0
9000193a:	611a      	str	r2, [r3, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
9000193c:	695a      	ldr	r2, [r3, #20]
9000193e:	4011      	ands	r1, r2
90001940:	6159      	str	r1, [r3, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
90001942:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
90001944:	695a      	ldr	r2, [r3, #20]
90001946:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
9000194a:	6b21      	ldr	r1, [r4, #48]	; 0x30
9000194c:	430a      	orrs	r2, r1
9000194e:	615a      	str	r2, [r3, #20]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
90001950:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
90001952:	f894 0036 	ldrb.w	r0, [r4, #54]	; 0x36
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
90001956:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
9000195a:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
9000195e:	62d9      	str	r1, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
90001960:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
90001962:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
90001966:	430a      	orrs	r2, r1
90001968:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
9000196c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
90001970:	2000      	movs	r0, #0
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
90001972:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
90001974:	6b5a      	ldr	r2, [r3, #52]	; 0x34
90001976:	f042 0206 	orr.w	r2, r2, #6
9000197a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
9000197c:	699a      	ldr	r2, [r3, #24]
9000197e:	f042 0201 	orr.w	r2, r2, #1
90001982:	619a      	str	r2, [r3, #24]
  hltdc->State = HAL_LTDC_STATE_READY;
90001984:	2301      	movs	r3, #1
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
90001986:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
9000198a:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
}
9000198e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
90001990:	2001      	movs	r0, #1
90001992:	e7fc      	b.n	9000198e <HAL_LTDC_Init+0xce>
90001994:	f000f800 	.word	0xf000f800

90001998 <HAL_LTDC_ConfigLayer>:
{
90001998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hltdc);
9000199c:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
{
900019a0:	4606      	mov	r6, r0
900019a2:	460f      	mov	r7, r1
900019a4:	4694      	mov	ip, r2
  __HAL_LOCK(hltdc);
900019a6:	2b01      	cmp	r3, #1
900019a8:	f04f 0002 	mov.w	r0, #2
900019ac:	d01f      	beq.n	900019ee <HAL_LTDC_ConfigLayer+0x56>
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
900019ae:	2434      	movs	r4, #52	; 0x34
  __HAL_LOCK(hltdc);
900019b0:	f04f 0801 	mov.w	r8, #1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
900019b4:	460d      	mov	r5, r1
  hltdc->State = HAL_LTDC_STATE_BUSY;
900019b6:	f886 00a1 	strb.w	r0, [r6, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
900019ba:	fb04 6402 	mla	r4, r4, r2, r6
  __HAL_LOCK(hltdc);
900019be:	f886 80a0 	strb.w	r8, [r6, #160]	; 0xa0
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
900019c2:	3438      	adds	r4, #56	; 0x38
900019c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
900019c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
900019c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
900019ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
900019cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
900019ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
900019d0:	682b      	ldr	r3, [r5, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
900019d2:	4630      	mov	r0, r6
900019d4:	4662      	mov	r2, ip
900019d6:	4639      	mov	r1, r7
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
900019d8:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
900019da:	f7ff fee9 	bl	900017b0 <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
900019de:	6833      	ldr	r3, [r6, #0]
  __HAL_UNLOCK(hltdc);
900019e0:	2000      	movs	r0, #0
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
900019e2:	f8c3 8024 	str.w	r8, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
900019e6:	f886 80a1 	strb.w	r8, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
900019ea:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
}
900019ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

900019f2 <HAL_LTDC_GetState>:
  return hltdc->State;
900019f2:	f890 00a1 	ldrb.w	r0, [r0, #161]	; 0xa1
}
900019f6:	4770      	bx	lr

900019f8 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
900019f8:	4b19      	ldr	r3, [pc, #100]	; (90001a60 <HAL_PWREx_EnableOverDrive+0x68>)
{
900019fa:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
900019fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
900019fe:	4c19      	ldr	r4, [pc, #100]	; (90001a64 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
90001a00:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
90001a04:	641a      	str	r2, [r3, #64]	; 0x40
90001a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
90001a08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
90001a0c:	9301      	str	r3, [sp, #4]
90001a0e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
90001a10:	6823      	ldr	r3, [r4, #0]
90001a12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
90001a16:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
90001a18:	f7ff fa82 	bl	90000f20 <HAL_GetTick>
90001a1c:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
90001a1e:	6863      	ldr	r3, [r4, #4]
90001a20:	03da      	lsls	r2, r3, #15
90001a22:	d50c      	bpl.n	90001a3e <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
90001a24:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
90001a26:	4d0f      	ldr	r5, [pc, #60]	; (90001a64 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
90001a28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
90001a2c:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
90001a2e:	f7ff fa77 	bl	90000f20 <HAL_GetTick>
90001a32:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
90001a34:	686b      	ldr	r3, [r5, #4]
90001a36:	039b      	lsls	r3, r3, #14
90001a38:	d50a      	bpl.n	90001a50 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
90001a3a:	2000      	movs	r0, #0
90001a3c:	e006      	b.n	90001a4c <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
90001a3e:	f7ff fa6f 	bl	90000f20 <HAL_GetTick>
90001a42:	1b40      	subs	r0, r0, r5
90001a44:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
90001a48:	d9e9      	bls.n	90001a1e <HAL_PWREx_EnableOverDrive+0x26>
      return HAL_TIMEOUT;
90001a4a:	2003      	movs	r0, #3
}
90001a4c:	b003      	add	sp, #12
90001a4e:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
90001a50:	f7ff fa66 	bl	90000f20 <HAL_GetTick>
90001a54:	1b00      	subs	r0, r0, r4
90001a56:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
90001a5a:	d9eb      	bls.n	90001a34 <HAL_PWREx_EnableOverDrive+0x3c>
90001a5c:	e7f5      	b.n	90001a4a <HAL_PWREx_EnableOverDrive+0x52>
90001a5e:	bf00      	nop
90001a60:	40023800 	.word	0x40023800
90001a64:	40007000 	.word	0x40007000

90001a68 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
90001a68:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
90001a6c:	4604      	mov	r4, r0
90001a6e:	b340      	cbz	r0, 90001ac2 <HAL_RCC_OscConfig+0x5a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
90001a70:	6803      	ldr	r3, [r0, #0]
90001a72:	07d8      	lsls	r0, r3, #31
90001a74:	d410      	bmi.n	90001a98 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
90001a76:	6823      	ldr	r3, [r4, #0]
90001a78:	0799      	lsls	r1, r3, #30
90001a7a:	d464      	bmi.n	90001b46 <HAL_RCC_OscConfig+0xde>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
90001a7c:	6823      	ldr	r3, [r4, #0]
90001a7e:	0719      	lsls	r1, r3, #28
90001a80:	f100 80aa 	bmi.w	90001bd8 <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
90001a84:	6823      	ldr	r3, [r4, #0]
90001a86:	075a      	lsls	r2, r3, #29
90001a88:	f100 80cb 	bmi.w	90001c22 <HAL_RCC_OscConfig+0x1ba>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
90001a8c:	69a2      	ldr	r2, [r4, #24]
90001a8e:	2a00      	cmp	r2, #0
90001a90:	f040 8134 	bne.w	90001cfc <HAL_RCC_OscConfig+0x294>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
90001a94:	2000      	movs	r0, #0
90001a96:	e02b      	b.n	90001af0 <HAL_RCC_OscConfig+0x88>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
90001a98:	4b96      	ldr	r3, [pc, #600]	; (90001cf4 <HAL_RCC_OscConfig+0x28c>)
90001a9a:	689a      	ldr	r2, [r3, #8]
90001a9c:	f002 020c 	and.w	r2, r2, #12
90001aa0:	2a04      	cmp	r2, #4
90001aa2:	d007      	beq.n	90001ab4 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
90001aa4:	689a      	ldr	r2, [r3, #8]
90001aa6:	f002 020c 	and.w	r2, r2, #12
90001aaa:	2a08      	cmp	r2, #8
90001aac:	d10b      	bne.n	90001ac6 <HAL_RCC_OscConfig+0x5e>
90001aae:	685a      	ldr	r2, [r3, #4]
90001ab0:	0252      	lsls	r2, r2, #9
90001ab2:	d508      	bpl.n	90001ac6 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
90001ab4:	4b8f      	ldr	r3, [pc, #572]	; (90001cf4 <HAL_RCC_OscConfig+0x28c>)
90001ab6:	681b      	ldr	r3, [r3, #0]
90001ab8:	039b      	lsls	r3, r3, #14
90001aba:	d5dc      	bpl.n	90001a76 <HAL_RCC_OscConfig+0xe>
90001abc:	6863      	ldr	r3, [r4, #4]
90001abe:	2b00      	cmp	r3, #0
90001ac0:	d1d9      	bne.n	90001a76 <HAL_RCC_OscConfig+0xe>
        return HAL_ERROR;
90001ac2:	2001      	movs	r0, #1
90001ac4:	e014      	b.n	90001af0 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
90001ac6:	6862      	ldr	r2, [r4, #4]
90001ac8:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
90001acc:	d113      	bne.n	90001af6 <HAL_RCC_OscConfig+0x8e>
90001ace:	681a      	ldr	r2, [r3, #0]
90001ad0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
90001ad4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
90001ad6:	f7ff fa23 	bl	90000f20 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
90001ada:	4e86      	ldr	r6, [pc, #536]	; (90001cf4 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
90001adc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
90001ade:	6833      	ldr	r3, [r6, #0]
90001ae0:	039f      	lsls	r7, r3, #14
90001ae2:	d4c8      	bmi.n	90001a76 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
90001ae4:	f7ff fa1c 	bl	90000f20 <HAL_GetTick>
90001ae8:	1b40      	subs	r0, r0, r5
90001aea:	2864      	cmp	r0, #100	; 0x64
90001aec:	d9f7      	bls.n	90001ade <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
90001aee:	2003      	movs	r0, #3
}
90001af0:	b002      	add	sp, #8
90001af2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
90001af6:	4d7f      	ldr	r5, [pc, #508]	; (90001cf4 <HAL_RCC_OscConfig+0x28c>)
90001af8:	682b      	ldr	r3, [r5, #0]
90001afa:	b992      	cbnz	r2, 90001b22 <HAL_RCC_OscConfig+0xba>
90001afc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
90001b00:	602b      	str	r3, [r5, #0]
90001b02:	682b      	ldr	r3, [r5, #0]
90001b04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
90001b08:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
90001b0a:	f7ff fa09 	bl	90000f20 <HAL_GetTick>
90001b0e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
90001b10:	682b      	ldr	r3, [r5, #0]
90001b12:	0398      	lsls	r0, r3, #14
90001b14:	d5af      	bpl.n	90001a76 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
90001b16:	f7ff fa03 	bl	90000f20 <HAL_GetTick>
90001b1a:	1b80      	subs	r0, r0, r6
90001b1c:	2864      	cmp	r0, #100	; 0x64
90001b1e:	d9f7      	bls.n	90001b10 <HAL_RCC_OscConfig+0xa8>
90001b20:	e7e5      	b.n	90001aee <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
90001b22:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
90001b26:	d107      	bne.n	90001b38 <HAL_RCC_OscConfig+0xd0>
90001b28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
90001b2c:	602b      	str	r3, [r5, #0]
90001b2e:	682b      	ldr	r3, [r5, #0]
90001b30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
90001b34:	602b      	str	r3, [r5, #0]
90001b36:	e7ce      	b.n	90001ad6 <HAL_RCC_OscConfig+0x6e>
90001b38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
90001b3c:	602b      	str	r3, [r5, #0]
90001b3e:	682b      	ldr	r3, [r5, #0]
90001b40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
90001b44:	e7f6      	b.n	90001b34 <HAL_RCC_OscConfig+0xcc>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
90001b46:	4b6b      	ldr	r3, [pc, #428]	; (90001cf4 <HAL_RCC_OscConfig+0x28c>)
90001b48:	689a      	ldr	r2, [r3, #8]
90001b4a:	f012 0f0c 	tst.w	r2, #12
90001b4e:	d007      	beq.n	90001b60 <HAL_RCC_OscConfig+0xf8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
90001b50:	689a      	ldr	r2, [r3, #8]
90001b52:	f002 020c 	and.w	r2, r2, #12
90001b56:	2a08      	cmp	r2, #8
90001b58:	d111      	bne.n	90001b7e <HAL_RCC_OscConfig+0x116>
90001b5a:	685a      	ldr	r2, [r3, #4]
90001b5c:	0251      	lsls	r1, r2, #9
90001b5e:	d40e      	bmi.n	90001b7e <HAL_RCC_OscConfig+0x116>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
90001b60:	4b64      	ldr	r3, [pc, #400]	; (90001cf4 <HAL_RCC_OscConfig+0x28c>)
90001b62:	681a      	ldr	r2, [r3, #0]
90001b64:	0792      	lsls	r2, r2, #30
90001b66:	d502      	bpl.n	90001b6e <HAL_RCC_OscConfig+0x106>
90001b68:	68e2      	ldr	r2, [r4, #12]
90001b6a:	2a01      	cmp	r2, #1
90001b6c:	d1a9      	bne.n	90001ac2 <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
90001b6e:	681a      	ldr	r2, [r3, #0]
90001b70:	6921      	ldr	r1, [r4, #16]
90001b72:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
90001b76:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
90001b7a:	601a      	str	r2, [r3, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
90001b7c:	e77e      	b.n	90001a7c <HAL_RCC_OscConfig+0x14>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
90001b7e:	68e2      	ldr	r2, [r4, #12]
90001b80:	b1c2      	cbz	r2, 90001bb4 <HAL_RCC_OscConfig+0x14c>
        __HAL_RCC_HSI_ENABLE();
90001b82:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
90001b84:	4d5b      	ldr	r5, [pc, #364]	; (90001cf4 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
90001b86:	f042 0201 	orr.w	r2, r2, #1
90001b8a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
90001b8c:	f7ff f9c8 	bl	90000f20 <HAL_GetTick>
90001b90:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
90001b92:	682b      	ldr	r3, [r5, #0]
90001b94:	079f      	lsls	r7, r3, #30
90001b96:	d507      	bpl.n	90001ba8 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
90001b98:	682b      	ldr	r3, [r5, #0]
90001b9a:	6922      	ldr	r2, [r4, #16]
90001b9c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
90001ba0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
90001ba4:	602b      	str	r3, [r5, #0]
90001ba6:	e769      	b.n	90001a7c <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
90001ba8:	f7ff f9ba 	bl	90000f20 <HAL_GetTick>
90001bac:	1b80      	subs	r0, r0, r6
90001bae:	2802      	cmp	r0, #2
90001bb0:	d9ef      	bls.n	90001b92 <HAL_RCC_OscConfig+0x12a>
90001bb2:	e79c      	b.n	90001aee <HAL_RCC_OscConfig+0x86>
        __HAL_RCC_HSI_DISABLE();
90001bb4:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
90001bb6:	4e4f      	ldr	r6, [pc, #316]	; (90001cf4 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_DISABLE();
90001bb8:	f022 0201 	bic.w	r2, r2, #1
90001bbc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
90001bbe:	f7ff f9af 	bl	90000f20 <HAL_GetTick>
90001bc2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
90001bc4:	6833      	ldr	r3, [r6, #0]
90001bc6:	0798      	lsls	r0, r3, #30
90001bc8:	f57f af58 	bpl.w	90001a7c <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
90001bcc:	f7ff f9a8 	bl	90000f20 <HAL_GetTick>
90001bd0:	1b40      	subs	r0, r0, r5
90001bd2:	2802      	cmp	r0, #2
90001bd4:	d9f6      	bls.n	90001bc4 <HAL_RCC_OscConfig+0x15c>
90001bd6:	e78a      	b.n	90001aee <HAL_RCC_OscConfig+0x86>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
90001bd8:	6963      	ldr	r3, [r4, #20]
90001bda:	4d46      	ldr	r5, [pc, #280]	; (90001cf4 <HAL_RCC_OscConfig+0x28c>)
90001bdc:	b183      	cbz	r3, 90001c00 <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_LSI_ENABLE();
90001bde:	6f6b      	ldr	r3, [r5, #116]	; 0x74
90001be0:	f043 0301 	orr.w	r3, r3, #1
90001be4:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
90001be6:	f7ff f99b 	bl	90000f20 <HAL_GetTick>
90001bea:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
90001bec:	6f6b      	ldr	r3, [r5, #116]	; 0x74
90001bee:	079b      	lsls	r3, r3, #30
90001bf0:	f53f af48 	bmi.w	90001a84 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
90001bf4:	f7ff f994 	bl	90000f20 <HAL_GetTick>
90001bf8:	1b80      	subs	r0, r0, r6
90001bfa:	2802      	cmp	r0, #2
90001bfc:	d9f6      	bls.n	90001bec <HAL_RCC_OscConfig+0x184>
90001bfe:	e776      	b.n	90001aee <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_LSI_DISABLE();
90001c00:	6f6b      	ldr	r3, [r5, #116]	; 0x74
90001c02:	f023 0301 	bic.w	r3, r3, #1
90001c06:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
90001c08:	f7ff f98a 	bl	90000f20 <HAL_GetTick>
90001c0c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
90001c0e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
90001c10:	079f      	lsls	r7, r3, #30
90001c12:	f57f af37 	bpl.w	90001a84 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
90001c16:	f7ff f983 	bl	90000f20 <HAL_GetTick>
90001c1a:	1b80      	subs	r0, r0, r6
90001c1c:	2802      	cmp	r0, #2
90001c1e:	d9f6      	bls.n	90001c0e <HAL_RCC_OscConfig+0x1a6>
90001c20:	e765      	b.n	90001aee <HAL_RCC_OscConfig+0x86>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
90001c22:	4b34      	ldr	r3, [pc, #208]	; (90001cf4 <HAL_RCC_OscConfig+0x28c>)
90001c24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
90001c26:	00d0      	lsls	r0, r2, #3
90001c28:	d427      	bmi.n	90001c7a <HAL_RCC_OscConfig+0x212>
      __HAL_RCC_PWR_CLK_ENABLE();
90001c2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
90001c2c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
90001c2e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
90001c32:	641a      	str	r2, [r3, #64]	; 0x40
90001c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
90001c36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
90001c3a:	9301      	str	r3, [sp, #4]
90001c3c:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
90001c3e:	4d2e      	ldr	r5, [pc, #184]	; (90001cf8 <HAL_RCC_OscConfig+0x290>)
90001c40:	682b      	ldr	r3, [r5, #0]
90001c42:	05d9      	lsls	r1, r3, #23
90001c44:	d51b      	bpl.n	90001c7e <HAL_RCC_OscConfig+0x216>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
90001c46:	68a3      	ldr	r3, [r4, #8]
90001c48:	4d2a      	ldr	r5, [pc, #168]	; (90001cf4 <HAL_RCC_OscConfig+0x28c>)
90001c4a:	2b01      	cmp	r3, #1
90001c4c:	d127      	bne.n	90001c9e <HAL_RCC_OscConfig+0x236>
90001c4e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
90001c50:	f043 0301 	orr.w	r3, r3, #1
90001c54:	672b      	str	r3, [r5, #112]	; 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
90001c56:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
90001c5a:	f7ff f961 	bl	90000f20 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
90001c5e:	4e25      	ldr	r6, [pc, #148]	; (90001cf4 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
90001c60:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
90001c62:	6f33      	ldr	r3, [r6, #112]	; 0x70
90001c64:	079b      	lsls	r3, r3, #30
90001c66:	d53f      	bpl.n	90001ce8 <HAL_RCC_OscConfig+0x280>
    if (pwrclkchanged == SET)
90001c68:	2f00      	cmp	r7, #0
90001c6a:	f43f af0f 	beq.w	90001a8c <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
90001c6e:	4a21      	ldr	r2, [pc, #132]	; (90001cf4 <HAL_RCC_OscConfig+0x28c>)
90001c70:	6c13      	ldr	r3, [r2, #64]	; 0x40
90001c72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
90001c76:	6413      	str	r3, [r2, #64]	; 0x40
90001c78:	e708      	b.n	90001a8c <HAL_RCC_OscConfig+0x24>
  FlagStatus pwrclkchanged = RESET;
90001c7a:	2700      	movs	r7, #0
90001c7c:	e7df      	b.n	90001c3e <HAL_RCC_OscConfig+0x1d6>
      PWR->CR1 |= PWR_CR1_DBP;
90001c7e:	682b      	ldr	r3, [r5, #0]
90001c80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
90001c84:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
90001c86:	f7ff f94b 	bl	90000f20 <HAL_GetTick>
90001c8a:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
90001c8c:	682b      	ldr	r3, [r5, #0]
90001c8e:	05da      	lsls	r2, r3, #23
90001c90:	d4d9      	bmi.n	90001c46 <HAL_RCC_OscConfig+0x1de>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
90001c92:	f7ff f945 	bl	90000f20 <HAL_GetTick>
90001c96:	1b80      	subs	r0, r0, r6
90001c98:	2864      	cmp	r0, #100	; 0x64
90001c9a:	d9f7      	bls.n	90001c8c <HAL_RCC_OscConfig+0x224>
90001c9c:	e727      	b.n	90001aee <HAL_RCC_OscConfig+0x86>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
90001c9e:	b9ab      	cbnz	r3, 90001ccc <HAL_RCC_OscConfig+0x264>
90001ca0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
90001ca2:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
90001ca6:	f023 0301 	bic.w	r3, r3, #1
90001caa:	672b      	str	r3, [r5, #112]	; 0x70
90001cac:	6f2b      	ldr	r3, [r5, #112]	; 0x70
90001cae:	f023 0304 	bic.w	r3, r3, #4
90001cb2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
90001cb4:	f7ff f934 	bl	90000f20 <HAL_GetTick>
90001cb8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
90001cba:	6f2b      	ldr	r3, [r5, #112]	; 0x70
90001cbc:	0798      	lsls	r0, r3, #30
90001cbe:	d5d3      	bpl.n	90001c68 <HAL_RCC_OscConfig+0x200>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
90001cc0:	f7ff f92e 	bl	90000f20 <HAL_GetTick>
90001cc4:	1b80      	subs	r0, r0, r6
90001cc6:	4540      	cmp	r0, r8
90001cc8:	d9f7      	bls.n	90001cba <HAL_RCC_OscConfig+0x252>
90001cca:	e710      	b.n	90001aee <HAL_RCC_OscConfig+0x86>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
90001ccc:	2b05      	cmp	r3, #5
90001cce:	6f2b      	ldr	r3, [r5, #112]	; 0x70
90001cd0:	d103      	bne.n	90001cda <HAL_RCC_OscConfig+0x272>
90001cd2:	f043 0304 	orr.w	r3, r3, #4
90001cd6:	672b      	str	r3, [r5, #112]	; 0x70
90001cd8:	e7b9      	b.n	90001c4e <HAL_RCC_OscConfig+0x1e6>
90001cda:	f023 0301 	bic.w	r3, r3, #1
90001cde:	672b      	str	r3, [r5, #112]	; 0x70
90001ce0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
90001ce2:	f023 0304 	bic.w	r3, r3, #4
90001ce6:	e7b5      	b.n	90001c54 <HAL_RCC_OscConfig+0x1ec>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
90001ce8:	f7ff f91a 	bl	90000f20 <HAL_GetTick>
90001cec:	1b40      	subs	r0, r0, r5
90001cee:	4540      	cmp	r0, r8
90001cf0:	d9b7      	bls.n	90001c62 <HAL_RCC_OscConfig+0x1fa>
90001cf2:	e6fc      	b.n	90001aee <HAL_RCC_OscConfig+0x86>
90001cf4:	40023800 	.word	0x40023800
90001cf8:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
90001cfc:	4d38      	ldr	r5, [pc, #224]	; (90001de0 <HAL_RCC_OscConfig+0x378>)
90001cfe:	68ab      	ldr	r3, [r5, #8]
90001d00:	f003 030c 	and.w	r3, r3, #12
90001d04:	2b08      	cmp	r3, #8
90001d06:	d041      	beq.n	90001d8c <HAL_RCC_OscConfig+0x324>
        __HAL_RCC_PLL_DISABLE();
90001d08:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
90001d0a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
90001d0c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
90001d10:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
90001d12:	d12e      	bne.n	90001d72 <HAL_RCC_OscConfig+0x30a>
        tickstart = HAL_GetTick();
90001d14:	f7ff f904 	bl	90000f20 <HAL_GetTick>
90001d18:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
90001d1a:	682b      	ldr	r3, [r5, #0]
90001d1c:	0199      	lsls	r1, r3, #6
90001d1e:	d422      	bmi.n	90001d66 <HAL_RCC_OscConfig+0x2fe>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
90001d20:	6aa3      	ldr	r3, [r4, #40]	; 0x28
90001d22:	085b      	lsrs	r3, r3, #1
90001d24:	1e5a      	subs	r2, r3, #1
90001d26:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
90001d2a:	430b      	orrs	r3, r1
90001d2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
90001d30:	6a62      	ldr	r2, [r4, #36]	; 0x24
90001d32:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
90001d36:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
90001d38:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
90001d3c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
90001d40:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
90001d42:	682b      	ldr	r3, [r5, #0]
90001d44:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
90001d48:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
90001d4a:	f7ff f8e9 	bl	90000f20 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
90001d4e:	4d24      	ldr	r5, [pc, #144]	; (90001de0 <HAL_RCC_OscConfig+0x378>)
        tickstart = HAL_GetTick();
90001d50:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
90001d52:	682b      	ldr	r3, [r5, #0]
90001d54:	019a      	lsls	r2, r3, #6
90001d56:	f53f ae9d 	bmi.w	90001a94 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
90001d5a:	f7ff f8e1 	bl	90000f20 <HAL_GetTick>
90001d5e:	1b00      	subs	r0, r0, r4
90001d60:	2802      	cmp	r0, #2
90001d62:	d9f6      	bls.n	90001d52 <HAL_RCC_OscConfig+0x2ea>
90001d64:	e6c3      	b.n	90001aee <HAL_RCC_OscConfig+0x86>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
90001d66:	f7ff f8db 	bl	90000f20 <HAL_GetTick>
90001d6a:	1b80      	subs	r0, r0, r6
90001d6c:	2802      	cmp	r0, #2
90001d6e:	d9d4      	bls.n	90001d1a <HAL_RCC_OscConfig+0x2b2>
90001d70:	e6bd      	b.n	90001aee <HAL_RCC_OscConfig+0x86>
        tickstart = HAL_GetTick();
90001d72:	f7ff f8d5 	bl	90000f20 <HAL_GetTick>
90001d76:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
90001d78:	682b      	ldr	r3, [r5, #0]
90001d7a:	019b      	lsls	r3, r3, #6
90001d7c:	f57f ae8a 	bpl.w	90001a94 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
90001d80:	f7ff f8ce 	bl	90000f20 <HAL_GetTick>
90001d84:	1b00      	subs	r0, r0, r4
90001d86:	2802      	cmp	r0, #2
90001d88:	d9f6      	bls.n	90001d78 <HAL_RCC_OscConfig+0x310>
90001d8a:	e6b0      	b.n	90001aee <HAL_RCC_OscConfig+0x86>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
90001d8c:	2a01      	cmp	r2, #1
      pll_config = RCC->PLLCFGR;
90001d8e:	686b      	ldr	r3, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
90001d90:	f43f ae97 	beq.w	90001ac2 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
90001d94:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
90001d98:	69e1      	ldr	r1, [r4, #28]
90001d9a:	428a      	cmp	r2, r1
90001d9c:	f47f ae91 	bne.w	90001ac2 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
90001da0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
90001da4:	6a21      	ldr	r1, [r4, #32]
90001da6:	428a      	cmp	r2, r1
90001da8:	f47f ae8b 	bne.w	90001ac2 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
90001dac:	f647 72c0 	movw	r2, #32704	; 0x7fc0
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
90001db0:	6a61      	ldr	r1, [r4, #36]	; 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
90001db2:	401a      	ands	r2, r3
90001db4:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
90001db8:	f47f ae83 	bne.w	90001ac2 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
90001dbc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
90001dbe:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
90001dc2:	0852      	lsrs	r2, r2, #1
90001dc4:	3a01      	subs	r2, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
90001dc6:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
90001dca:	f47f ae7a 	bne.w	90001ac2 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
90001dce:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
90001dd2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
90001dd4:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
90001dd8:	f43f ae5c 	beq.w	90001a94 <HAL_RCC_OscConfig+0x2c>
90001ddc:	e671      	b.n	90001ac2 <HAL_RCC_OscConfig+0x5a>
90001dde:	bf00      	nop
90001de0:	40023800 	.word	0x40023800

90001de4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
90001de4:	4913      	ldr	r1, [pc, #76]	; (90001e34 <HAL_RCC_GetSysClockFreq+0x50>)
{
90001de6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
90001de8:	688b      	ldr	r3, [r1, #8]
90001dea:	f003 030c 	and.w	r3, r3, #12
90001dee:	2b04      	cmp	r3, #4
90001df0:	d01b      	beq.n	90001e2a <HAL_RCC_GetSysClockFreq+0x46>
90001df2:	2b08      	cmp	r3, #8
90001df4:	d11b      	bne.n	90001e2e <HAL_RCC_GetSysClockFreq+0x4a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
90001df6:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
90001df8:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
90001dfa:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
90001dfc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
90001e00:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
90001e04:	f3c1 1188 	ubfx	r1, r1, #6, #9
90001e08:	bf1a      	itte	ne
90001e0a:	480b      	ldrne	r0, [pc, #44]	; (90001e38 <HAL_RCC_GetSysClockFreq+0x54>)
90001e0c:	2300      	movne	r3, #0
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
90001e0e:	480b      	ldreq	r0, [pc, #44]	; (90001e3c <HAL_RCC_GetSysClockFreq+0x58>)
90001e10:	fba1 0100 	umull	r0, r1, r1, r0
90001e14:	f7fe fa4c 	bl	900002b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
90001e18:	4b06      	ldr	r3, [pc, #24]	; (90001e34 <HAL_RCC_GetSysClockFreq+0x50>)
90001e1a:	685b      	ldr	r3, [r3, #4]
90001e1c:	f3c3 4301 	ubfx	r3, r3, #16, #2
90001e20:	3301      	adds	r3, #1
90001e22:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
90001e24:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
90001e28:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
90001e2a:	4803      	ldr	r0, [pc, #12]	; (90001e38 <HAL_RCC_GetSysClockFreq+0x54>)
90001e2c:	e7fc      	b.n	90001e28 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSI_VALUE;
90001e2e:	4803      	ldr	r0, [pc, #12]	; (90001e3c <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
90001e30:	e7fa      	b.n	90001e28 <HAL_RCC_GetSysClockFreq+0x44>
90001e32:	bf00      	nop
90001e34:	40023800 	.word	0x40023800
90001e38:	017d7840 	.word	0x017d7840
90001e3c:	00f42400 	.word	0x00f42400

90001e40 <HAL_RCC_ClockConfig>:
{
90001e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
90001e44:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
90001e46:	4604      	mov	r4, r0
90001e48:	b910      	cbnz	r0, 90001e50 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
90001e4a:	2001      	movs	r0, #1
}
90001e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
90001e50:	4a46      	ldr	r2, [pc, #280]	; (90001f6c <HAL_RCC_ClockConfig+0x12c>)
90001e52:	6813      	ldr	r3, [r2, #0]
90001e54:	f003 030f 	and.w	r3, r3, #15
90001e58:	428b      	cmp	r3, r1
90001e5a:	d328      	bcc.n	90001eae <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
90001e5c:	6822      	ldr	r2, [r4, #0]
90001e5e:	0797      	lsls	r7, r2, #30
90001e60:	d430      	bmi.n	90001ec4 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
90001e62:	07d0      	lsls	r0, r2, #31
90001e64:	d444      	bmi.n	90001ef0 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
90001e66:	4a41      	ldr	r2, [pc, #260]	; (90001f6c <HAL_RCC_ClockConfig+0x12c>)
90001e68:	6813      	ldr	r3, [r2, #0]
90001e6a:	f003 030f 	and.w	r3, r3, #15
90001e6e:	42ab      	cmp	r3, r5
90001e70:	d867      	bhi.n	90001f42 <HAL_RCC_ClockConfig+0x102>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
90001e72:	6822      	ldr	r2, [r4, #0]
90001e74:	0751      	lsls	r1, r2, #29
90001e76:	d470      	bmi.n	90001f5a <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
90001e78:	0713      	lsls	r3, r2, #28
90001e7a:	d507      	bpl.n	90001e8c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
90001e7c:	4a3c      	ldr	r2, [pc, #240]	; (90001f70 <HAL_RCC_ClockConfig+0x130>)
90001e7e:	6921      	ldr	r1, [r4, #16]
90001e80:	6893      	ldr	r3, [r2, #8]
90001e82:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
90001e86:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
90001e8a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
90001e8c:	f7ff ffaa 	bl	90001de4 <HAL_RCC_GetSysClockFreq>
90001e90:	4b37      	ldr	r3, [pc, #220]	; (90001f70 <HAL_RCC_ClockConfig+0x130>)
90001e92:	4a38      	ldr	r2, [pc, #224]	; (90001f74 <HAL_RCC_ClockConfig+0x134>)
90001e94:	689b      	ldr	r3, [r3, #8]
90001e96:	f3c3 1303 	ubfx	r3, r3, #4, #4
90001e9a:	5cd3      	ldrb	r3, [r2, r3]
90001e9c:	40d8      	lsrs	r0, r3
90001e9e:	4b36      	ldr	r3, [pc, #216]	; (90001f78 <HAL_RCC_ClockConfig+0x138>)
90001ea0:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
90001ea2:	4b36      	ldr	r3, [pc, #216]	; (90001f7c <HAL_RCC_ClockConfig+0x13c>)
90001ea4:	6818      	ldr	r0, [r3, #0]
90001ea6:	f7fe fff7 	bl	90000e98 <HAL_InitTick>
  return HAL_OK;
90001eaa:	2000      	movs	r0, #0
90001eac:	e7ce      	b.n	90001e4c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
90001eae:	6813      	ldr	r3, [r2, #0]
90001eb0:	f023 030f 	bic.w	r3, r3, #15
90001eb4:	430b      	orrs	r3, r1
90001eb6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
90001eb8:	6813      	ldr	r3, [r2, #0]
90001eba:	f003 030f 	and.w	r3, r3, #15
90001ebe:	428b      	cmp	r3, r1
90001ec0:	d1c3      	bne.n	90001e4a <HAL_RCC_ClockConfig+0xa>
90001ec2:	e7cb      	b.n	90001e5c <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
90001ec4:	f012 0f04 	tst.w	r2, #4
90001ec8:	4b29      	ldr	r3, [pc, #164]	; (90001f70 <HAL_RCC_ClockConfig+0x130>)
90001eca:	d003      	beq.n	90001ed4 <HAL_RCC_ClockConfig+0x94>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
90001ecc:	6899      	ldr	r1, [r3, #8]
90001ece:	f441 51e0 	orr.w	r1, r1, #7168	; 0x1c00
90001ed2:	6099      	str	r1, [r3, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
90001ed4:	0716      	lsls	r6, r2, #28
90001ed6:	d503      	bpl.n	90001ee0 <HAL_RCC_ClockConfig+0xa0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
90001ed8:	6899      	ldr	r1, [r3, #8]
90001eda:	f441 4160 	orr.w	r1, r1, #57344	; 0xe000
90001ede:	6099      	str	r1, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
90001ee0:	4923      	ldr	r1, [pc, #140]	; (90001f70 <HAL_RCC_ClockConfig+0x130>)
90001ee2:	68a0      	ldr	r0, [r4, #8]
90001ee4:	688b      	ldr	r3, [r1, #8]
90001ee6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
90001eea:	4303      	orrs	r3, r0
90001eec:	608b      	str	r3, [r1, #8]
90001eee:	e7b8      	b.n	90001e62 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
90001ef0:	6861      	ldr	r1, [r4, #4]
90001ef2:	4b1f      	ldr	r3, [pc, #124]	; (90001f70 <HAL_RCC_ClockConfig+0x130>)
90001ef4:	2901      	cmp	r1, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
90001ef6:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
90001ef8:	d11b      	bne.n	90001f32 <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
90001efa:	f412 3f00 	tst.w	r2, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
90001efe:	d0a4      	beq.n	90001e4a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
90001f00:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
90001f02:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
90001f06:	4f1a      	ldr	r7, [pc, #104]	; (90001f70 <HAL_RCC_ClockConfig+0x130>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
90001f08:	f022 0203 	bic.w	r2, r2, #3
90001f0c:	430a      	orrs	r2, r1
90001f0e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
90001f10:	f7ff f806 	bl	90000f20 <HAL_GetTick>
90001f14:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
90001f16:	68bb      	ldr	r3, [r7, #8]
90001f18:	6862      	ldr	r2, [r4, #4]
90001f1a:	f003 030c 	and.w	r3, r3, #12
90001f1e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
90001f22:	d0a0      	beq.n	90001e66 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
90001f24:	f7fe fffc 	bl	90000f20 <HAL_GetTick>
90001f28:	1b80      	subs	r0, r0, r6
90001f2a:	4540      	cmp	r0, r8
90001f2c:	d9f3      	bls.n	90001f16 <HAL_RCC_ClockConfig+0xd6>
        return HAL_TIMEOUT;
90001f2e:	2003      	movs	r0, #3
90001f30:	e78c      	b.n	90001e4c <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
90001f32:	2902      	cmp	r1, #2
90001f34:	d102      	bne.n	90001f3c <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
90001f36:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
90001f3a:	e7e0      	b.n	90001efe <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
90001f3c:	f012 0f02 	tst.w	r2, #2
90001f40:	e7dd      	b.n	90001efe <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
90001f42:	6813      	ldr	r3, [r2, #0]
90001f44:	f023 030f 	bic.w	r3, r3, #15
90001f48:	432b      	orrs	r3, r5
90001f4a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
90001f4c:	6813      	ldr	r3, [r2, #0]
90001f4e:	f003 030f 	and.w	r3, r3, #15
90001f52:	42ab      	cmp	r3, r5
90001f54:	f47f af79 	bne.w	90001e4a <HAL_RCC_ClockConfig+0xa>
90001f58:	e78b      	b.n	90001e72 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
90001f5a:	4905      	ldr	r1, [pc, #20]	; (90001f70 <HAL_RCC_ClockConfig+0x130>)
90001f5c:	68e0      	ldr	r0, [r4, #12]
90001f5e:	688b      	ldr	r3, [r1, #8]
90001f60:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
90001f64:	4303      	orrs	r3, r0
90001f66:	608b      	str	r3, [r1, #8]
90001f68:	e786      	b.n	90001e78 <HAL_RCC_ClockConfig+0x38>
90001f6a:	bf00      	nop
90001f6c:	40023c00 	.word	0x40023c00
90001f70:	40023800 	.word	0x40023800
90001f74:	90007798 	.word	0x90007798
90001f78:	2000002c 	.word	0x2000002c
90001f7c:	20000034 	.word	0x20000034

90001f80 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
90001f80:	6803      	ldr	r3, [r0, #0]
{
90001f82:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
90001f86:	f013 0601 	ands.w	r6, r3, #1
{
90001f8a:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
90001f8c:	d00b      	beq.n	90001fa6 <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
90001f8e:	4aab      	ldr	r2, [pc, #684]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
90001f90:	6891      	ldr	r1, [r2, #8]
90001f92:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
90001f96:	6091      	str	r1, [r2, #8]
90001f98:	6b46      	ldr	r6, [r0, #52]	; 0x34
90001f9a:	6891      	ldr	r1, [r2, #8]
90001f9c:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
90001f9e:	fab6 f686 	clz	r6, r6
90001fa2:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
90001fa4:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
90001fa6:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
90001faa:	d012      	beq.n	90001fd2 <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
90001fac:	49a3      	ldr	r1, [pc, #652]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
90001fae:	6be5      	ldr	r5, [r4, #60]	; 0x3c
90001fb0:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
90001fb4:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
90001fb8:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
    {
      plli2sused = 1;
90001fbc:	bf08      	it	eq
90001fbe:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
90001fc0:	ea42 0205 	orr.w	r2, r2, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
90001fc4:	bf16      	itet	ne
90001fc6:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
90001fca:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
90001fcc:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
90001fce:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
90001fd2:	02d8      	lsls	r0, r3, #11
90001fd4:	d510      	bpl.n	90001ff8 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
90001fd6:	4899      	ldr	r0, [pc, #612]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
90001fd8:	6c21      	ldr	r1, [r4, #64]	; 0x40
90001fda:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
90001fde:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
90001fe2:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
90001fe6:	ea42 0201 	orr.w	r2, r2, r1
90001fea:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
90001fee:	f000 8186 	beq.w	900022fe <HAL_RCCEx_PeriphCLKConfig+0x37e>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
90001ff2:	2900      	cmp	r1, #0
90001ff4:	bf08      	it	eq
90001ff6:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
90001ff8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
90001ffc:	bf18      	it	ne
90001ffe:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
90002000:	0699      	lsls	r1, r3, #26
90002002:	d531      	bpl.n	90002068 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
90002004:	4b8d      	ldr	r3, [pc, #564]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
90002006:	4f8e      	ldr	r7, [pc, #568]	; (90002240 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
    __HAL_RCC_PWR_CLK_ENABLE();
90002008:	6c1a      	ldr	r2, [r3, #64]	; 0x40
9000200a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
9000200e:	641a      	str	r2, [r3, #64]	; 0x40
90002010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
90002012:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
90002016:	9301      	str	r3, [sp, #4]
90002018:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
9000201a:	683b      	ldr	r3, [r7, #0]
9000201c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
90002020:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
90002022:	f7fe ff7d 	bl	90000f20 <HAL_GetTick>
90002026:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
90002028:	683b      	ldr	r3, [r7, #0]
9000202a:	05da      	lsls	r2, r3, #23
9000202c:	f140 8169 	bpl.w	90002302 <HAL_RCCEx_PeriphCLKConfig+0x382>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
90002030:	4f82      	ldr	r7, [pc, #520]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
90002032:	6f3b      	ldr	r3, [r7, #112]	; 0x70

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
90002034:	f413 7340 	ands.w	r3, r3, #768	; 0x300
90002038:	f040 816e 	bne.w	90002318 <HAL_RCCEx_PeriphCLKConfig+0x398>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
9000203c:	6b23      	ldr	r3, [r4, #48]	; 0x30
9000203e:	f403 7240 	and.w	r2, r3, #768	; 0x300
90002042:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
90002046:	4a7d      	ldr	r2, [pc, #500]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
90002048:	f040 818c 	bne.w	90002364 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
9000204c:	6891      	ldr	r1, [r2, #8]
9000204e:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
90002052:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
90002056:	f420 7040 	bic.w	r0, r0, #768	; 0x300
9000205a:	4301      	orrs	r1, r0
9000205c:	6091      	str	r1, [r2, #8]
9000205e:	f3c3 030b 	ubfx	r3, r3, #0, #12
90002062:	6f11      	ldr	r1, [r2, #112]	; 0x70
90002064:	430b      	orrs	r3, r1
90002066:	6713      	str	r3, [r2, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
90002068:	6823      	ldr	r3, [r4, #0]
9000206a:	06d9      	lsls	r1, r3, #27
9000206c:	d50c      	bpl.n	90002088 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
9000206e:	4a73      	ldr	r2, [pc, #460]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
90002070:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
90002074:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
90002078:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
9000207c:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
90002080:	6ba0      	ldr	r0, [r4, #56]	; 0x38
90002082:	4301      	orrs	r1, r0
90002084:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
90002088:	045a      	lsls	r2, r3, #17
9000208a:	d508      	bpl.n	9000209e <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
9000208c:	496b      	ldr	r1, [pc, #428]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
9000208e:	6e60      	ldr	r0, [r4, #100]	; 0x64
90002090:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
90002094:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
90002098:	4302      	orrs	r2, r0
9000209a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
9000209e:	041f      	lsls	r7, r3, #16
900020a0:	d508      	bpl.n	900020b4 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
900020a2:	4966      	ldr	r1, [pc, #408]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
900020a4:	6ea0      	ldr	r0, [r4, #104]	; 0x68
900020a6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
900020aa:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
900020ae:	4302      	orrs	r2, r0
900020b0:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
900020b4:	03d8      	lsls	r0, r3, #15
900020b6:	d508      	bpl.n	900020ca <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
900020b8:	4960      	ldr	r1, [pc, #384]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
900020ba:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
900020bc:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
900020c0:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
900020c4:	4302      	orrs	r2, r0
900020c6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
900020ca:	0399      	lsls	r1, r3, #14
900020cc:	d508      	bpl.n	900020e0 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
900020ce:	495b      	ldr	r1, [pc, #364]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
900020d0:	6f20      	ldr	r0, [r4, #112]	; 0x70
900020d2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
900020d6:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
900020da:	4302      	orrs	r2, r0
900020dc:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
900020e0:	065a      	lsls	r2, r3, #25
900020e2:	d508      	bpl.n	900020f6 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
900020e4:	4955      	ldr	r1, [pc, #340]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
900020e6:	6c60      	ldr	r0, [r4, #68]	; 0x44
900020e8:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
900020ec:	f022 0203 	bic.w	r2, r2, #3
900020f0:	4302      	orrs	r2, r0
900020f2:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
900020f6:	061f      	lsls	r7, r3, #24
900020f8:	d508      	bpl.n	9000210c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
900020fa:	4950      	ldr	r1, [pc, #320]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
900020fc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
900020fe:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
90002102:	f022 020c 	bic.w	r2, r2, #12
90002106:	4302      	orrs	r2, r0
90002108:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
9000210c:	05d8      	lsls	r0, r3, #23
9000210e:	d508      	bpl.n	90002122 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
90002110:	494a      	ldr	r1, [pc, #296]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
90002112:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
90002114:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
90002118:	f022 0230 	bic.w	r2, r2, #48	; 0x30
9000211c:	4302      	orrs	r2, r0
9000211e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
90002122:	0599      	lsls	r1, r3, #22
90002124:	d508      	bpl.n	90002138 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
90002126:	4945      	ldr	r1, [pc, #276]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
90002128:	6d20      	ldr	r0, [r4, #80]	; 0x50
9000212a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
9000212e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
90002132:	4302      	orrs	r2, r0
90002134:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
90002138:	055a      	lsls	r2, r3, #21
9000213a:	d508      	bpl.n	9000214e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
9000213c:	493f      	ldr	r1, [pc, #252]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
9000213e:	6d60      	ldr	r0, [r4, #84]	; 0x54
90002140:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
90002144:	f422 7240 	bic.w	r2, r2, #768	; 0x300
90002148:	4302      	orrs	r2, r0
9000214a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
9000214e:	051f      	lsls	r7, r3, #20
90002150:	d508      	bpl.n	90002164 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
90002152:	493a      	ldr	r1, [pc, #232]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
90002154:	6da0      	ldr	r0, [r4, #88]	; 0x58
90002156:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
9000215a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
9000215e:	4302      	orrs	r2, r0
90002160:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
90002164:	04d8      	lsls	r0, r3, #19
90002166:	d508      	bpl.n	9000217a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
90002168:	4934      	ldr	r1, [pc, #208]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
9000216a:	6de0      	ldr	r0, [r4, #92]	; 0x5c
9000216c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
90002170:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
90002174:	4302      	orrs	r2, r0
90002176:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
9000217a:	0499      	lsls	r1, r3, #18
9000217c:	d508      	bpl.n	90002190 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
9000217e:	492f      	ldr	r1, [pc, #188]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
90002180:	6e20      	ldr	r0, [r4, #96]	; 0x60
90002182:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
90002186:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
9000218a:	4302      	orrs	r2, r0
9000218c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
90002190:	025a      	lsls	r2, r3, #9
90002192:	d508      	bpl.n	900021a6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
90002194:	4929      	ldr	r1, [pc, #164]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
90002196:	6fa0      	ldr	r0, [r4, #120]	; 0x78
90002198:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
9000219c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
900021a0:	4302      	orrs	r2, r0
900021a2:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
900021a6:	029f      	lsls	r7, r3, #10
900021a8:	d50c      	bpl.n	900021c4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
900021aa:	4824      	ldr	r0, [pc, #144]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
900021ac:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
900021ae:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
900021b2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
900021b6:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1;
900021ba:	bf08      	it	eq
900021bc:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
900021be:	430a      	orrs	r2, r1
900021c0:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
900021c4:	f013 0f08 	tst.w	r3, #8
900021c8:	bf18      	it	ne
900021ca:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
900021cc:	0358      	lsls	r0, r3, #13
900021ce:	d508      	bpl.n	900021e2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
900021d0:	491a      	ldr	r1, [pc, #104]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
900021d2:	6f60      	ldr	r0, [r4, #116]	; 0x74
900021d4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
900021d8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
900021dc:	4302      	orrs	r2, r0
900021de:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
900021e2:	0219      	lsls	r1, r3, #8
900021e4:	d509      	bpl.n	900021fa <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
900021e6:	4915      	ldr	r1, [pc, #84]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
900021e8:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
900021ec:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
900021f0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
900021f4:	4302      	orrs	r2, r0
900021f6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
900021fa:	2e01      	cmp	r6, #1
900021fc:	f000 80b6 	beq.w	9000236c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
90002200:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
90002204:	f000 80b2 	beq.w	9000236c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
90002208:	2d01      	cmp	r5, #1
9000220a:	d176      	bne.n	900022fa <HAL_RCCEx_PeriphCLKConfig+0x37a>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
9000220c:	4d0b      	ldr	r5, [pc, #44]	; (9000223c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
9000220e:	682b      	ldr	r3, [r5, #0]
90002210:	462e      	mov	r6, r5
90002212:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
90002216:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
90002218:	f7fe fe82 	bl	90000f20 <HAL_GetTick>
9000221c:	4607      	mov	r7, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
9000221e:	682b      	ldr	r3, [r5, #0]
90002220:	009b      	lsls	r3, r3, #2
90002222:	f100 8127 	bmi.w	90002474 <HAL_RCCEx_PeriphCLKConfig+0x4f4>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
90002226:	6822      	ldr	r2, [r4, #0]
90002228:	0315      	lsls	r5, r2, #12
9000222a:	d501      	bpl.n	90002230 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
9000222c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
9000222e:	b14b      	cbz	r3, 90002244 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
90002230:	02d0      	lsls	r0, r2, #11
90002232:	d522      	bpl.n	9000227a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
90002234:	6c23      	ldr	r3, [r4, #64]	; 0x40
90002236:	bb03      	cbnz	r3, 9000227a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
90002238:	e004      	b.n	90002244 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
9000223a:	bf00      	nop
9000223c:	40023800 	.word	0x40023800
90002240:	40007000 	.word	0x40007000
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
90002244:	f8d6 3088 	ldr.w	r3, [r6, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
90002248:	f8d6 1088 	ldr.w	r1, [r6, #136]	; 0x88
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
9000224c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
90002250:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
90002254:	430b      	orrs	r3, r1
90002256:	6961      	ldr	r1, [r4, #20]
90002258:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
9000225c:	69a1      	ldr	r1, [r4, #24]
9000225e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
90002262:	f8c6 3088 	str.w	r3, [r6, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
90002266:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
9000226a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
9000226c:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
90002270:	3901      	subs	r1, #1
90002272:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
90002276:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
9000227a:	0291      	lsls	r1, r2, #10
9000227c:	d515      	bpl.n	900022aa <HAL_RCCEx_PeriphCLKConfig+0x32a>
9000227e:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
90002280:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
90002284:	d111      	bne.n	900022aa <HAL_RCCEx_PeriphCLKConfig+0x32a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
90002286:	4982      	ldr	r1, [pc, #520]	; (90002490 <HAL_RCCEx_PeriphCLKConfig+0x510>)
90002288:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
9000228c:	f8d1 0088 	ldr.w	r0, [r1, #136]	; 0x88

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
90002290:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
90002294:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
90002298:	4303      	orrs	r3, r0
9000229a:	6960      	ldr	r0, [r4, #20]
9000229c:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
900022a0:	6a20      	ldr	r0, [r4, #32]
900022a2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
900022a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
900022aa:	0712      	lsls	r2, r2, #28
900022ac:	d519      	bpl.n	900022e2 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
900022ae:	4a78      	ldr	r2, [pc, #480]	; (90002490 <HAL_RCCEx_PeriphCLKConfig+0x510>)
900022b0:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
900022b4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
900022b8:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
900022bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
900022c0:	430b      	orrs	r3, r1
900022c2:	6961      	ldr	r1, [r4, #20]
900022c4:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
900022c8:	69e1      	ldr	r1, [r4, #28]
900022ca:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
900022ce:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
900022d2:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
900022d6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
900022d8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
900022dc:	430b      	orrs	r3, r1
900022de:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
900022e2:	4c6b      	ldr	r4, [pc, #428]	; (90002490 <HAL_RCCEx_PeriphCLKConfig+0x510>)
900022e4:	6823      	ldr	r3, [r4, #0]
900022e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
900022ea:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
900022ec:	f7fe fe18 	bl	90000f20 <HAL_GetTick>
900022f0:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
900022f2:	6823      	ldr	r3, [r4, #0]
900022f4:	009b      	lsls	r3, r3, #2
900022f6:	f140 80c4 	bpl.w	90002482 <HAL_RCCEx_PeriphCLKConfig+0x502>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
900022fa:	2000      	movs	r0, #0
900022fc:	e009      	b.n	90002312 <HAL_RCCEx_PeriphCLKConfig+0x392>
      plli2sused = 1;
900022fe:	2601      	movs	r6, #1
90002300:	e67a      	b.n	90001ff8 <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
90002302:	f7fe fe0d 	bl	90000f20 <HAL_GetTick>
90002306:	eba0 0008 	sub.w	r0, r0, r8
9000230a:	2864      	cmp	r0, #100	; 0x64
9000230c:	f67f ae8c 	bls.w	90002028 <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
90002310:	2003      	movs	r0, #3
}
90002312:	b003      	add	sp, #12
90002314:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
90002318:	6b22      	ldr	r2, [r4, #48]	; 0x30
9000231a:	f402 7240 	and.w	r2, r2, #768	; 0x300
9000231e:	4293      	cmp	r3, r2
90002320:	f43f ae8c 	beq.w	9000203c <HAL_RCCEx_PeriphCLKConfig+0xbc>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
90002324:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
90002326:	6f3a      	ldr	r2, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
90002328:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
9000232c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
90002330:	673a      	str	r2, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
90002332:	6f3a      	ldr	r2, [r7, #112]	; 0x70
90002334:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
90002338:	673a      	str	r2, [r7, #112]	; 0x70
      RCC->BDCR = tmpreg0;
9000233a:	673b      	str	r3, [r7, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
9000233c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
9000233e:	07db      	lsls	r3, r3, #31
90002340:	f57f ae7c 	bpl.w	9000203c <HAL_RCCEx_PeriphCLKConfig+0xbc>
        tickstart = HAL_GetTick();
90002344:	f7fe fdec 	bl	90000f20 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
90002348:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
9000234c:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
9000234e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
90002350:	0798      	lsls	r0, r3, #30
90002352:	f53f ae73 	bmi.w	9000203c <HAL_RCCEx_PeriphCLKConfig+0xbc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
90002356:	f7fe fde3 	bl	90000f20 <HAL_GetTick>
9000235a:	eba0 0008 	sub.w	r0, r0, r8
9000235e:	4548      	cmp	r0, r9
90002360:	d9f5      	bls.n	9000234e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
90002362:	e7d5      	b.n	90002310 <HAL_RCCEx_PeriphCLKConfig+0x390>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
90002364:	6891      	ldr	r1, [r2, #8]
90002366:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
9000236a:	e677      	b.n	9000205c <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_PLLI2S_DISABLE();
9000236c:	4e48      	ldr	r6, [pc, #288]	; (90002490 <HAL_RCCEx_PeriphCLKConfig+0x510>)
9000236e:	6833      	ldr	r3, [r6, #0]
90002370:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
90002374:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
90002376:	f7fe fdd3 	bl	90000f20 <HAL_GetTick>
9000237a:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
9000237c:	6833      	ldr	r3, [r6, #0]
9000237e:	011a      	lsls	r2, r3, #4
90002380:	d472      	bmi.n	90002468 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
90002382:	6822      	ldr	r2, [r4, #0]
90002384:	07d3      	lsls	r3, r2, #31
90002386:	d512      	bpl.n	900023ae <HAL_RCCEx_PeriphCLKConfig+0x42e>
90002388:	6b63      	ldr	r3, [r4, #52]	; 0x34
9000238a:	b983      	cbnz	r3, 900023ae <HAL_RCCEx_PeriphCLKConfig+0x42e>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
9000238c:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
90002390:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
90002394:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
90002398:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
9000239c:	430b      	orrs	r3, r1
9000239e:	6861      	ldr	r1, [r4, #4]
900023a0:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
900023a4:	68a1      	ldr	r1, [r4, #8]
900023a6:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
900023aa:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
900023ae:	0317      	lsls	r7, r2, #12
900023b0:	d503      	bpl.n	900023ba <HAL_RCCEx_PeriphCLKConfig+0x43a>
900023b2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
900023b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
900023b8:	d005      	beq.n	900023c6 <HAL_RCCEx_PeriphCLKConfig+0x446>
900023ba:	02d6      	lsls	r6, r2, #11
900023bc:	d51e      	bpl.n	900023fc <HAL_RCCEx_PeriphCLKConfig+0x47c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
900023be:	6c23      	ldr	r3, [r4, #64]	; 0x40
900023c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
900023c4:	d11a      	bne.n	900023fc <HAL_RCCEx_PeriphCLKConfig+0x47c>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
900023c6:	4932      	ldr	r1, [pc, #200]	; (90002490 <HAL_RCCEx_PeriphCLKConfig+0x510>)
900023c8:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
900023cc:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
900023d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
900023d4:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
900023d8:	4303      	orrs	r3, r0
900023da:	6860      	ldr	r0, [r4, #4]
900023dc:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
900023e0:	68e0      	ldr	r0, [r4, #12]
900023e2:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
900023e6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
900023ea:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
900023ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
900023f0:	f020 001f 	bic.w	r0, r0, #31
900023f4:	3b01      	subs	r3, #1
900023f6:	4303      	orrs	r3, r0
900023f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
900023fc:	01d0      	lsls	r0, r2, #7
900023fe:	d511      	bpl.n	90002424 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
90002400:	4923      	ldr	r1, [pc, #140]	; (90002490 <HAL_RCCEx_PeriphCLKConfig+0x510>)
90002402:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
90002406:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
9000240a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
9000240e:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
90002412:	4303      	orrs	r3, r0
90002414:	6860      	ldr	r0, [r4, #4]
90002416:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
9000241a:	6920      	ldr	r0, [r4, #16]
9000241c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
90002420:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
90002424:	0191      	lsls	r1, r2, #6
90002426:	d50d      	bpl.n	90002444 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
90002428:	6923      	ldr	r3, [r4, #16]
9000242a:	6862      	ldr	r2, [r4, #4]
9000242c:	041b      	lsls	r3, r3, #16
9000242e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
90002432:	68e2      	ldr	r2, [r4, #12]
90002434:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
90002438:	68a2      	ldr	r2, [r4, #8]
9000243a:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
9000243e:	4a14      	ldr	r2, [pc, #80]	; (90002490 <HAL_RCCEx_PeriphCLKConfig+0x510>)
90002440:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
90002444:	4e12      	ldr	r6, [pc, #72]	; (90002490 <HAL_RCCEx_PeriphCLKConfig+0x510>)
90002446:	6833      	ldr	r3, [r6, #0]
90002448:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
9000244c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
9000244e:	f7fe fd67 	bl	90000f20 <HAL_GetTick>
90002452:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
90002454:	6833      	ldr	r3, [r6, #0]
90002456:	011a      	lsls	r2, r3, #4
90002458:	f53f aed6 	bmi.w	90002208 <HAL_RCCEx_PeriphCLKConfig+0x288>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
9000245c:	f7fe fd60 	bl	90000f20 <HAL_GetTick>
90002460:	1bc0      	subs	r0, r0, r7
90002462:	2864      	cmp	r0, #100	; 0x64
90002464:	d9f6      	bls.n	90002454 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
90002466:	e753      	b.n	90002310 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
90002468:	f7fe fd5a 	bl	90000f20 <HAL_GetTick>
9000246c:	1bc0      	subs	r0, r0, r7
9000246e:	2864      	cmp	r0, #100	; 0x64
90002470:	d984      	bls.n	9000237c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
90002472:	e74d      	b.n	90002310 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
90002474:	f7fe fd54 	bl	90000f20 <HAL_GetTick>
90002478:	1bc0      	subs	r0, r0, r7
9000247a:	2864      	cmp	r0, #100	; 0x64
9000247c:	f67f aecf 	bls.w	9000221e <HAL_RCCEx_PeriphCLKConfig+0x29e>
90002480:	e746      	b.n	90002310 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
90002482:	f7fe fd4d 	bl	90000f20 <HAL_GetTick>
90002486:	1b40      	subs	r0, r0, r5
90002488:	2864      	cmp	r0, #100	; 0x64
9000248a:	f67f af32 	bls.w	900022f2 <HAL_RCCEx_PeriphCLKConfig+0x372>
9000248e:	e73f      	b.n	90002310 <HAL_RCCEx_PeriphCLKConfig+0x390>
90002490:	40023800 	.word	0x40023800

90002494 <HAL_SDRAM_MspInit>:
  UNUSED(hsdram);
 
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
90002494:	4770      	bx	lr

90002496 <HAL_SDRAM_Init>:
{   
90002496:	b538      	push	{r3, r4, r5, lr}
90002498:	460d      	mov	r5, r1
  if(hsdram == NULL)
9000249a:	4604      	mov	r4, r0
9000249c:	b1c8      	cbz	r0, 900024d2 <HAL_SDRAM_Init+0x3c>
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
9000249e:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
900024a2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
900024a6:	b91b      	cbnz	r3, 900024b0 <HAL_SDRAM_Init+0x1a>
    hsdram->Lock = HAL_UNLOCKED;
900024a8:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
900024ac:	f7ff fff2 	bl	90002494 <HAL_SDRAM_MspInit>
  hsdram->State = HAL_SDRAM_STATE_BUSY;
900024b0:	2302      	movs	r3, #2
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
900024b2:	1d21      	adds	r1, r4, #4
900024b4:	6820      	ldr	r0, [r4, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
900024b6:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
900024ba:	f000 f835 	bl	90002528 <FMC_SDRAM_Init>
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
900024be:	6862      	ldr	r2, [r4, #4]
900024c0:	4629      	mov	r1, r5
900024c2:	6820      	ldr	r0, [r4, #0]
900024c4:	f000 f866 	bl	90002594 <FMC_SDRAM_Timing_Init>
  hsdram->State = HAL_SDRAM_STATE_READY;
900024c8:	2301      	movs	r3, #1
  return HAL_OK;
900024ca:	2000      	movs	r0, #0
  hsdram->State = HAL_SDRAM_STATE_READY;
900024cc:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
900024d0:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
900024d2:	2001      	movs	r0, #1
900024d4:	e7fc      	b.n	900024d0 <HAL_SDRAM_Init+0x3a>

900024d6 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
900024d6:	b538      	push	{r3, r4, r5, lr}
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
900024d8:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
{
900024dc:	4604      	mov	r4, r0
900024de:	460d      	mov	r5, r1
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
900024e0:	2b02      	cmp	r3, #2
900024e2:	b2d8      	uxtb	r0, r3
900024e4:	d00d      	beq.n	90002502 <HAL_SDRAM_SendCommand+0x2c>
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
900024e6:	2302      	movs	r3, #2
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
900024e8:	6820      	ldr	r0, [r4, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
900024ea:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
900024ee:	f000 f894 	bl	9000261a <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
900024f2:	682b      	ldr	r3, [r5, #0]
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
  }
  
  return HAL_OK;  
900024f4:	2000      	movs	r0, #0
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
900024f6:	2b02      	cmp	r3, #2
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
900024f8:	bf0c      	ite	eq
900024fa:	2305      	moveq	r3, #5
    hsdram->State = HAL_SDRAM_STATE_READY;
900024fc:	2301      	movne	r3, #1
900024fe:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
90002502:	bd38      	pop	{r3, r4, r5, pc}

90002504 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
90002504:	b510      	push	{r4, lr}
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
90002506:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
{
9000250a:	4604      	mov	r4, r0
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
9000250c:	2b02      	cmp	r3, #2
9000250e:	b2d8      	uxtb	r0, r3
90002510:	d009      	beq.n	90002526 <HAL_SDRAM_ProgramRefreshRate+0x22>
  {
    return HAL_BUSY;
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
90002512:	2302      	movs	r3, #2
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
90002514:	6820      	ldr	r0, [r4, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
90002516:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
9000251a:	f000 f891 	bl	90002640 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
9000251e:	2301      	movs	r3, #1
  
  return HAL_OK;   
90002520:	2000      	movs	r0, #0
  hsdram->State = HAL_SDRAM_STATE_READY;
90002522:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
90002526:	bd10      	pop	{r4, pc}

90002528 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
90002528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
9000252c:	6a4a      	ldr	r2, [r1, #36]	; 0x24
9000252e:	e9d1 4307 	ldrd	r4, r3, [r1, #28]
90002532:	e9d1 5801 	ldrd	r5, r8, [r1, #4]
90002536:	e9d1 ec03 	ldrd	lr, ip, [r1, #12]
9000253a:	e9d1 7605 	ldrd	r7, r6, [r1, #20]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
9000253e:	6809      	ldr	r1, [r1, #0]
90002540:	4323      	orrs	r3, r4
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
90002542:	6804      	ldr	r4, [r0, #0]
  if (Init->SDBank != FMC_SDRAM_BANK2) 
90002544:	2901      	cmp	r1, #1
90002546:	4912      	ldr	r1, [pc, #72]	; (90002590 <FMC_SDRAM_Init+0x68>)
90002548:	d00f      	beq.n	9000256a <FMC_SDRAM_Init+0x42>
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
9000254a:	431a      	orrs	r2, r3
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
9000254c:	4021      	ands	r1, r4
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
9000254e:	432a      	orrs	r2, r5
90002550:	ea42 0308 	orr.w	r3, r2, r8
90002554:	ea43 030e 	orr.w	r3, r3, lr
90002558:	ea43 030c 	orr.w	r3, r3, ip
9000255c:	433b      	orrs	r3, r7
9000255e:	4333      	orrs	r3, r6
90002560:	430b      	orrs	r3, r1
                        Init->WriteProtection    |\
                        Init->SDClockPeriod      |\
                        Init->ReadBurst          |\
                        Init->ReadPipeDelay
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
90002562:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
90002564:	2000      	movs	r0, #0
90002566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
9000256a:	4313      	orrs	r3, r2
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
9000256c:	6842      	ldr	r2, [r0, #4]
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
9000256e:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
90002572:	4011      	ands	r1, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
90002574:	ea45 0208 	orr.w	r2, r5, r8
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
90002578:	4323      	orrs	r3, r4
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
9000257a:	ea42 020e 	orr.w	r2, r2, lr
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
9000257e:	6003      	str	r3, [r0, #0]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
90002580:	ea42 020c 	orr.w	r2, r2, ip
90002584:	433a      	orrs	r2, r7
90002586:	4332      	orrs	r2, r6
90002588:	430a      	orrs	r2, r1
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
9000258a:	6042      	str	r2, [r0, #4]
9000258c:	e7ea      	b.n	90002564 <FMC_SDRAM_Init+0x3c>
9000258e:	bf00      	nop
90002590:	ffff8000 	.word	0xffff8000

90002594 <FMC_SDRAM_Timing_Init>:
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
90002594:	68cb      	ldr	r3, [r1, #12]
90002596:	2a01      	cmp	r2, #1
{
90002598:	b5f0      	push	{r4, r5, r6, r7, lr}
9000259a:	680c      	ldr	r4, [r1, #0]
9000259c:	f103 37ff 	add.w	r7, r3, #4294967295
900025a0:	694b      	ldr	r3, [r1, #20]
900025a2:	688e      	ldr	r6, [r1, #8]
900025a4:	f104 3cff 	add.w	ip, r4, #4294967295
900025a8:	690d      	ldr	r5, [r1, #16]
900025aa:	f103 33ff 	add.w	r3, r3, #4294967295
900025ae:	684c      	ldr	r4, [r1, #4]
900025b0:	f106 36ff 	add.w	r6, r6, #4294967295
900025b4:	6989      	ldr	r1, [r1, #24]
900025b6:	ea4f 5303 	mov.w	r3, r3, lsl #20
900025ba:	f104 34ff 	add.w	r4, r4, #4294967295
900025be:	f105 35ff 	add.w	r5, r5, #4294967295
900025c2:	f101 31ff 	add.w	r1, r1, #4294967295
900025c6:	ea4f 2606 	mov.w	r6, r6, lsl #8
900025ca:	ea4f 1404 	mov.w	r4, r4, lsl #4
900025ce:	ea4f 4505 	mov.w	r5, r5, lsl #16
900025d2:	ea4f 6101 	mov.w	r1, r1, lsl #24
900025d6:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  if (Bank != FMC_SDRAM_BANK2) 
900025da:	d00c      	beq.n	900025f6 <FMC_SDRAM_Timing_Init+0x62>
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
900025dc:	ea43 030c 	orr.w	r3, r3, ip
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
900025e0:	6882      	ldr	r2, [r0, #8]
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
900025e2:	4323      	orrs	r3, r4
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
900025e4:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
900025e8:	4333      	orrs	r3, r6
900025ea:	432b      	orrs	r3, r5
900025ec:	430b      	orrs	r3, r1
900025ee:	4313      	orrs	r3, r2
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
                       (((Timing->RowCycleDelay)-1) << 12)       |\
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
                       (((Timing->RPDelay)-1) << 20)             |\
                       (((Timing->RCDDelay)-1) << 24));
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
900025f0:	6083      	str	r3, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
900025f2:	2000      	movs	r0, #0
900025f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
900025f6:	6887      	ldr	r7, [r0, #8]
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
900025f8:	4334      	orrs	r4, r6
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
900025fa:	f427 0770 	bic.w	r7, r7, #15728640	; 0xf00000
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
900025fe:	ea44 020c 	orr.w	r2, r4, ip
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
90002602:	f427 4770 	bic.w	r7, r7, #61440	; 0xf000
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
90002606:	432a      	orrs	r2, r5
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
90002608:	433b      	orrs	r3, r7
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
9000260a:	68c7      	ldr	r7, [r0, #12]
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
9000260c:	430a      	orrs	r2, r1
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
9000260e:	f007 4770 	and.w	r7, r7, #4026531840	; 0xf0000000
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
90002612:	6083      	str	r3, [r0, #8]
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
90002614:	433a      	orrs	r2, r7
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
90002616:	60c2      	str	r2, [r0, #12]
90002618:	e7eb      	b.n	900025f2 <FMC_SDRAM_Timing_Init+0x5e>

9000261a <FMC_SDRAM_SendCommand>:
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
9000261a:	e9d1 3200 	ldrd	r3, r2, [r1]
{
9000261e:	b513      	push	{r0, r1, r4, lr}
  tmpr = (uint32_t)((Command->CommandMode)                  |\
90002620:	4313      	orrs	r3, r2
                    (Command->CommandTarget)                |\
                    (((Command->AutoRefreshNumber)-1) << 5) |\
                    ((Command->ModeRegisterDefinition) << 9)
90002622:	68ca      	ldr	r2, [r1, #12]
  __IO uint32_t tmpr = 0;
90002624:	2400      	movs	r4, #0
  tmpr = (uint32_t)((Command->CommandMode)                  |\
90002626:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
                    (((Command->AutoRefreshNumber)-1) << 5) |\
9000262a:	688a      	ldr	r2, [r1, #8]
  __IO uint32_t tmpr = 0;
9000262c:	9401      	str	r4, [sp, #4]
                    (((Command->AutoRefreshNumber)-1) << 5) |\
9000262e:	3a01      	subs	r2, #1
  tmpr = (uint32_t)((Command->CommandMode)                  |\
90002630:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
90002634:	9301      	str	r3, [sp, #4]
                    );
    
  Device->SDCMR = tmpr;
90002636:	9b01      	ldr	r3, [sp, #4]
90002638:	6103      	str	r3, [r0, #16]
  
  return HAL_OK;  
}
9000263a:	4620      	mov	r0, r4
9000263c:	b002      	add	sp, #8
9000263e:	bd10      	pop	{r4, pc}

90002640 <FMC_SDRAM_ProgramRefreshRate>:
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
90002640:	6943      	ldr	r3, [r0, #20]
90002642:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
90002646:	6141      	str	r1, [r0, #20]
  
  return HAL_OK;   
}
90002648:	2000      	movs	r0, #0
9000264a:	4770      	bx	lr

9000264c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
9000264c:	f8df d034 	ldr.w	sp, [pc, #52]	; 90002684 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
90002650:	2100      	movs	r1, #0
  b  LoopCopyDataInit
90002652:	e003      	b.n	9000265c <LoopCopyDataInit>

90002654 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
90002654:	4b0c      	ldr	r3, [pc, #48]	; (90002688 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
90002656:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
90002658:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
9000265a:	3104      	adds	r1, #4

9000265c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
9000265c:	480b      	ldr	r0, [pc, #44]	; (9000268c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
9000265e:	4b0c      	ldr	r3, [pc, #48]	; (90002690 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
90002660:	1842      	adds	r2, r0, r1
  cmp  r2, r3
90002662:	429a      	cmp	r2, r3
  bcc  CopyDataInit
90002664:	d3f6      	bcc.n	90002654 <CopyDataInit>
  ldr  r2, =_sbss
90002666:	4a0b      	ldr	r2, [pc, #44]	; (90002694 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
90002668:	e002      	b.n	90002670 <LoopFillZerobss>

9000266a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
9000266a:	2300      	movs	r3, #0
  str  r3, [r2], #4
9000266c:	f842 3b04 	str.w	r3, [r2], #4

90002670 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
90002670:	4b09      	ldr	r3, [pc, #36]	; (90002698 <LoopFillZerobss+0x28>)
  cmp  r2, r3
90002672:	429a      	cmp	r2, r3
  bcc  FillZerobss
90002674:	d3f9      	bcc.n	9000266a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
90002676:	f7fe fbe7 	bl	90000e48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
9000267a:	f000 fa91 	bl	90002ba0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
9000267e:	f000 f84f 	bl	90002720 <main>
  bx  lr    
90002682:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
90002684:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
90002688:	90007968 	.word	0x90007968
  ldr  r0, =_sdata
9000268c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
90002690:	2000009c 	.word	0x2000009c
  ldr  r2, =_sbss
90002694:	2000009c 	.word	0x2000009c
  ldr  r3, = _ebss
90002698:	200051c4 	.word	0x200051c4

9000269c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
9000269c:	e7fe      	b.n	9000269c <ADC_IRQHandler>

9000269e <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
9000269e:	b570      	push	{r4, r5, r6, lr}
900026a0:	460e      	mov	r6, r1
900026a2:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
900026a4:	2500      	movs	r5, #0
900026a6:	42a5      	cmp	r5, r4
900026a8:	db01      	blt.n	900026ae <_read+0x10>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
900026aa:	4620      	mov	r0, r4
900026ac:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
900026ae:	f3af 8000 	nop.w
900026b2:	5570      	strb	r0, [r6, r5]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
900026b4:	3501      	adds	r5, #1
900026b6:	e7f6      	b.n	900026a6 <_read+0x8>

900026b8 <_write>:

int _write(int file, char *ptr, int len)
{
900026b8:	b570      	push	{r4, r5, r6, lr}
900026ba:	460e      	mov	r6, r1
900026bc:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
900026be:	2500      	movs	r5, #0
900026c0:	42a5      	cmp	r5, r4
900026c2:	db01      	blt.n	900026c8 <_write+0x10>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
900026c4:	4620      	mov	r0, r4
900026c6:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
900026c8:	5d70      	ldrb	r0, [r6, r5]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
900026ca:	3501      	adds	r5, #1
		__io_putchar(*ptr++);
900026cc:	f000 f9ca 	bl	90002a64 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
900026d0:	e7f6      	b.n	900026c0 <_write+0x8>
	...

900026d4 <_sbrk>:

caddr_t _sbrk(int incr)
{
900026d4:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
900026d6:	4b0a      	ldr	r3, [pc, #40]	; (90002700 <_sbrk+0x2c>)
{
900026d8:	4602      	mov	r2, r0
	if (heap_end == 0)
900026da:	6819      	ldr	r1, [r3, #0]
900026dc:	b909      	cbnz	r1, 900026e2 <_sbrk+0xe>
		heap_end = &end;
900026de:	4909      	ldr	r1, [pc, #36]	; (90002704 <_sbrk+0x30>)
900026e0:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
900026e2:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
900026e4:	4669      	mov	r1, sp
900026e6:	4402      	add	r2, r0
900026e8:	428a      	cmp	r2, r1
900026ea:	d906      	bls.n	900026fa <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
900026ec:	f000 fa52 	bl	90002b94 <__errno>
900026f0:	230c      	movs	r3, #12
900026f2:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
900026f4:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
900026f8:	bd08      	pop	{r3, pc}
	heap_end += incr;
900026fa:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
900026fc:	e7fc      	b.n	900026f8 <_sbrk+0x24>
900026fe:	bf00      	nop
90002700:	200004ac 	.word	0x200004ac
90002704:	200051c8 	.word	0x200051c8

90002708 <_close>:

int _close(int file)
{
	return -1;
}
90002708:	f04f 30ff 	mov.w	r0, #4294967295
9000270c:	4770      	bx	lr

9000270e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
9000270e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
90002712:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
90002714:	604b      	str	r3, [r1, #4]
}
90002716:	4770      	bx	lr

90002718 <_isatty>:

int _isatty(int file)
{
	return 1;
}
90002718:	2001      	movs	r0, #1
9000271a:	4770      	bx	lr

9000271c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
9000271c:	2000      	movs	r0, #0
9000271e:	4770      	bx	lr

90002720 <main>:
/**
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void) {
90002720:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t n;
  uint32_t acc = 0;
  HAL_InitTick(TICK_INT_PRIORITY);
90002722:	200f      	movs	r0, #15
int main(void) {
90002724:	b095      	sub	sp, #84	; 0x54
  HAL_InitTick(TICK_INT_PRIORITY);
90002726:	f7fe fbb7 	bl	90000e98 <HAL_InitTick>
  BSP_LCD_SelectLayer(0);
  BSP_LCD_DisplayOff();
  LCD_LOG_Init();
  LCD_LOG_SetHeader((uint8_t *)"Instruction Cache example - larger code");
#endif
  printf("WS: %2d, ART: %s, D_cache: %s, I_cache: %s\n", FLASH->ACR & 0xF, (FLASH->ACR & 0x200) ? "ON " : "OFF", ((SCB->CCR & 0x10000) ? "ON " : "OFF"), ((SCB->CCR & 0x20000) ? "ON " : "OFF"));
9000272a:	4d50      	ldr	r5, [pc, #320]	; (9000286c <main+0x14c>)
  HAL_Init();
9000272c:	f7fe fbd6 	bl	90000edc <HAL_Init>
  printf("WS: %2d, ART: %s, D_cache: %s, I_cache: %s\n", FLASH->ACR & 0xF, (FLASH->ACR & 0x200) ? "ON " : "OFF", ((SCB->CCR & 0x10000) ? "ON " : "OFF"), ((SCB->CCR & 0x20000) ? "ON " : "OFF"));
90002730:	4c4f      	ldr	r4, [pc, #316]	; (90002870 <main+0x150>)
  TPI->ACPR = (HAL_RCC_GetSysClockFreq() / 2000000) - 1; // make the SWO working whatever settings in the system frequency - output is always 2MHz
90002732:	f7ff fb57 	bl	90001de4 <HAL_RCC_GetSysClockFreq>
90002736:	4b4f      	ldr	r3, [pc, #316]	; (90002874 <main+0x154>)
  printf("System Clock: %9d, cycles: %d\n", HAL_RCC_GetSysClockFreq(), time_diff);
90002738:	4e4f      	ldr	r6, [pc, #316]	; (90002878 <main+0x158>)
  TPI->ACPR = (HAL_RCC_GetSysClockFreq() / 2000000) - 1; // make the SWO working whatever settings in the system frequency - output is always 2MHz
9000273a:	fbb0 f0f3 	udiv	r0, r0, r3
9000273e:	4b4f      	ldr	r3, [pc, #316]	; (9000287c <main+0x15c>)
90002740:	3801      	subs	r0, #1
90002742:	6118      	str	r0, [r3, #16]
  BSP_LCD_Init();
90002744:	f7fe f9e2 	bl	90000b0c <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
90002748:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
9000274c:	2000      	movs	r0, #0
9000274e:	f7fd ff73 	bl	90000638 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(0);
90002752:	2000      	movs	r0, #0
90002754:	f7fd ffa8 	bl	900006a8 <BSP_LCD_SelectLayer>
  BSP_LCD_DisplayOff();
90002758:	f7fe f90a 	bl	90000970 <BSP_LCD_DisplayOff>
  LCD_LOG_Init();
9000275c:	f000 f900 	bl	90002960 <LCD_LOG_Init>
  LCD_LOG_SetHeader((uint8_t *)"Instruction Cache example - larger code");
90002760:	4847      	ldr	r0, [pc, #284]	; (90002880 <main+0x160>)
90002762:	f000 f907 	bl	90002974 <LCD_LOG_SetHeader>
  printf("WS: %2d, ART: %s, D_cache: %s, I_cache: %s\n", FLASH->ACR & 0xF, (FLASH->ACR & 0x200) ? "ON " : "OFF", ((SCB->CCR & 0x10000) ? "ON " : "OFF"), ((SCB->CCR & 0x20000) ? "ON " : "OFF"));
90002766:	4b47      	ldr	r3, [pc, #284]	; (90002884 <main+0x164>)
90002768:	4847      	ldr	r0, [pc, #284]	; (90002888 <main+0x168>)
9000276a:	6819      	ldr	r1, [r3, #0]
9000276c:	681b      	ldr	r3, [r3, #0]
9000276e:	f001 010f 	and.w	r1, r1, #15
90002772:	f413 7f00 	tst.w	r3, #512	; 0x200
90002776:	696b      	ldr	r3, [r5, #20]
90002778:	696d      	ldr	r5, [r5, #20]
9000277a:	bf14      	ite	ne
9000277c:	4602      	movne	r2, r0
9000277e:	4622      	moveq	r2, r4
90002780:	f413 3f80 	tst.w	r3, #65536	; 0x10000
90002784:	bf14      	ite	ne
90002786:	4603      	movne	r3, r0
90002788:	4623      	moveq	r3, r4
9000278a:	f415 3f00 	tst.w	r5, #131072	; 0x20000
  printf("Running from address:   0x%08X \n", (uint32_t)main);
  printf("Data array1 at address: 0x%08X \n", (uint32_t)&array1);
9000278e:	4d3f      	ldr	r5, [pc, #252]	; (9000288c <main+0x16c>)
  printf("WS: %2d, ART: %s, D_cache: %s, I_cache: %s\n", FLASH->ACR & 0xF, (FLASH->ACR & 0x200) ? "ON " : "OFF", ((SCB->CCR & 0x10000) ? "ON " : "OFF"), ((SCB->CCR & 0x20000) ? "ON " : "OFF"));
90002790:	bf08      	it	eq
90002792:	4620      	moveq	r0, r4
90002794:	9000      	str	r0, [sp, #0]
90002796:	483e      	ldr	r0, [pc, #248]	; (90002890 <main+0x170>)
90002798:	f000 fa2e 	bl	90002bf8 <iprintf>
  printf("System Clock: %9d, cycles: %d\n", HAL_RCC_GetSysClockFreq(), time_diff);
9000279c:	f7ff fb22 	bl	90001de4 <HAL_RCC_GetSysClockFreq>
900027a0:	6832      	ldr	r2, [r6, #0]
900027a2:	4601      	mov	r1, r0
900027a4:	483b      	ldr	r0, [pc, #236]	; (90002894 <main+0x174>)
900027a6:	f000 fa27 	bl	90002bf8 <iprintf>
  printf("Running from address:   0x%08X \n", (uint32_t)main);
900027aa:	493b      	ldr	r1, [pc, #236]	; (90002898 <main+0x178>)
900027ac:	483b      	ldr	r0, [pc, #236]	; (9000289c <main+0x17c>)
900027ae:	f000 fa23 	bl	90002bf8 <iprintf>
  printf("Data array1 at address: 0x%08X \n", (uint32_t)&array1);
900027b2:	4629      	mov	r1, r5
900027b4:	483a      	ldr	r0, [pc, #232]	; (900028a0 <main+0x180>)
900027b6:	f000 fa1f 	bl	90002bf8 <iprintf>
 // printf("Compiler IAR, ver: %d\n\r", __VER__);
  printf("and Core is M7 | \n\r");
900027ba:	483a      	ldr	r0, [pc, #232]	; (900028a4 <main+0x184>)
900027bc:	f000 fa1c 	bl	90002bf8 <iprintf>
900027c0:	462a      	mov	r2, r5
  for (n = 0; n < NUM_SAMPLES; n++) {
900027c2:	2300      	movs	r3, #0
    array1[n] = n;
900027c4:	f842 3b04 	str.w	r3, [r2], #4
  for (n = 0; n < NUM_SAMPLES; n++) {
900027c8:	3301      	adds	r3, #1
900027ca:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
900027ce:	d1f9      	bne.n	900027c4 <main+0xa4>
  TIM_MEASURE_START;
900027d0:	4c35      	ldr	r4, [pc, #212]	; (900028a8 <main+0x188>)
  uint32_t acc = 0;
900027d2:	2700      	movs	r7, #0
  HAL_SYSTICK_Config(0xFFFFFF);
900027d4:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
900027d8:	f7fe fc0c 	bl	90000ff4 <HAL_SYSTICK_Config>
  TIM_MEASURE_START;
900027dc:	68a3      	ldr	r3, [r4, #8]
900027de:	4a33      	ldr	r2, [pc, #204]	; (900028ac <main+0x18c>)
  for (n = 0; n < NUM_SAMPLES; n++) {
900027e0:	4639      	mov	r1, r7
  TIM_MEASURE_START;
900027e2:	6013      	str	r3, [r2, #0]
  for (n = 0; n < NUM_SAMPLES; n++) {
900027e4:	3101      	adds	r1, #1
    acc += array1[n];
900027e6:	f855 2b04 	ldr.w	r2, [r5], #4
  for (n = 0; n < NUM_SAMPLES; n++) {
900027ea:	f5b1 7ffa 	cmp.w	r1, #500	; 0x1f4
    acc += array1[n];
900027ee:	4417      	add	r7, r2
  for (n = 0; n < NUM_SAMPLES; n++) {
900027f0:	d1f8      	bne.n	900027e4 <main+0xc4>
  TIM_MEASURE_END;
900027f2:	68a2      	ldr	r2, [r4, #8]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
900027f4:	2502      	movs	r5, #2
  TIM_MEASURE_END;
900027f6:	482e      	ldr	r0, [pc, #184]	; (900028b0 <main+0x190>)
900027f8:	1a9b      	subs	r3, r3, r2
900027fa:	6002      	str	r2, [r0, #0]
900027fc:	6033      	str	r3, [r6, #0]
  printf("->CPU cycles spent for sum of %d values : %d cycles\n\r", NUM_SAMPLES, time_diff);
900027fe:	482d      	ldr	r0, [pc, #180]	; (900028b4 <main+0x194>)
90002800:	6832      	ldr	r2, [r6, #0]
90002802:	f000 f9f9 	bl	90002bf8 <iprintf>
  result = acc;
90002806:	4b2c      	ldr	r3, [pc, #176]	; (900028b8 <main+0x198>)
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
90002808:	2101      	movs	r1, #1
  RCC_OscInitStruct.PLL.PLLN = 400;
9000280a:	2019      	movs	r0, #25
  result = acc;
9000280c:	601f      	str	r7, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
9000280e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
90002812:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
90002814:	e9cd 1308 	strd	r1, r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
90002818:	2300      	movs	r3, #0
9000281a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
9000281c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
90002820:	e9cd 530e 	strd	r5, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 400;
90002824:	f44f 73c8 	mov.w	r3, #400	; 0x190
90002828:	e9cd 0310 	strd	r0, r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 8;
9000282c:	2308      	movs	r3, #8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
9000282e:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 8;
90002830:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
90002832:	f7ff f919 	bl	90001a68 <HAL_RCC_OscConfig>
90002836:	b100      	cbz	r0, 9000283a <main+0x11a>
  * @param  None
  * @retval None
  */
static void Error_Handler(void) {
  /* User may add here some code to deal with this error */
  while (1) {
90002838:	e7fe      	b.n	90002838 <main+0x118>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
9000283a:	f7ff f8dd 	bl	900019f8 <HAL_PWREx_EnableOverDrive>
9000283e:	b100      	cbz	r0, 90002842 <main+0x122>
  while (1) {
90002840:	e7fe      	b.n	90002840 <main+0x120>
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
90002842:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
90002844:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
90002848:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK) {
9000284a:	2106      	movs	r1, #6
9000284c:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
9000284e:	e9cd 3503 	strd	r3, r5, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
90002852:	f44f 5380 	mov.w	r3, #4096	; 0x1000
90002856:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK) {
9000285a:	f7ff faf1 	bl	90001e40 <HAL_RCC_ClockConfig>
9000285e:	4605      	mov	r5, r0
90002860:	b100      	cbz	r0, 90002864 <main+0x144>
  while (1) {
90002862:	e7fe      	b.n	90002862 <main+0x142>
  BSP_LCD_DisplayOn();
90002864:	f7fe f86a 	bl	9000093c <BSP_LCD_DisplayOn>
  SysTick->CTRL = 0;
90002868:	6025      	str	r5, [r4, #0]
  while (1);
9000286a:	e7fe      	b.n	9000286a <main+0x14a>
9000286c:	e000ed00 	.word	0xe000ed00
90002870:	900077bc 	.word	0x900077bc
90002874:	001e8480 	.word	0x001e8480
90002878:	200005a0 	.word	0x200005a0
9000287c:	e0040000 	.word	0xe0040000
90002880:	900077c0 	.word	0x900077c0
90002884:	40023c00 	.word	0x40023c00
90002888:	900077b8 	.word	0x900077b8
9000288c:	20000d74 	.word	0x20000d74
90002890:	900077e8 	.word	0x900077e8
90002894:	90007814 	.word	0x90007814
90002898:	90002721 	.word	0x90002721
9000289c:	90007833 	.word	0x90007833
900028a0:	90007854 	.word	0x90007854
900028a4:	90007875 	.word	0x90007875
900028a8:	e000e010 	.word	0xe000e010
900028ac:	20001544 	.word	0x20001544
900028b0:	20001548 	.word	0x20001548
900028b4:	90007889 	.word	0x90007889
900028b8:	200004b4 	.word	0x200004b4

900028bc <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
900028bc:	4770      	bx	lr

900028be <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
900028be:	e7fe      	b.n	900028be <HardFault_Handler>

900028c0 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
900028c0:	e7fe      	b.n	900028c0 <MemManage_Handler>

900028c2 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
900028c2:	e7fe      	b.n	900028c2 <BusFault_Handler>

900028c4 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
900028c4:	e7fe      	b.n	900028c4 <UsageFault_Handler>

900028c6 <SVC_Handler>:
900028c6:	4770      	bx	lr

900028c8 <DebugMon_Handler>:
900028c8:	4770      	bx	lr

900028ca <PendSV_Handler>:
900028ca:	4770      	bx	lr

900028cc <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
900028cc:	f7fe bb1c 	b.w	90000f08 <HAL_IncTick>

900028d0 <EXTI0_IRQHandler>:
  * @param  None
  * @retval None
  */
void EXTI0_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(WAKEUP_BUTTON_PIN);
900028d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
900028d4:	f7fe bf60 	b.w	90001798 <HAL_GPIO_EXTI_IRQHandler>

900028d8 <EXTI2_IRQHandler>:
  * @param  None
  * @retval None
  */
void EXTI2_IRQHandler(void)
{
   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
900028d8:	2004      	movs	r0, #4
900028da:	f7fe bf5d 	b.w	90001798 <HAL_GPIO_EXTI_IRQHandler>
	...

900028e0 <DMA2_Stream7_IRQHandler>:
  * @param None
  * @retval None
  */
void AUDIO_IN_SAIx_DMAx_IRQHandler(void)
{
  HAL_DMA_IRQHandler(haudio_in_sai.hdmarx);
900028e0:	4b01      	ldr	r3, [pc, #4]	; (900028e8 <DMA2_Stream7_IRQHandler+0x8>)
900028e2:	6f18      	ldr	r0, [r3, #112]	; 0x70
900028e4:	f7fe bc5c 	b.w	900011a0 <HAL_DMA_IRQHandler>
900028e8:	2000013c 	.word	0x2000013c

900028ec <DMA2_Stream0_IRQHandler>:
  * @brief  Handles SDRAM DMA transfer interrupt request.
  * @retval None
  */
void BSP_SDRAM_DMA_IRQHandler(void)
{
  HAL_DMA_IRQHandler(sdramHandle.hdma); 
900028ec:	4b01      	ldr	r3, [pc, #4]	; (900028f4 <DMA2_Stream0_IRQHandler+0x8>)
900028ee:	6b18      	ldr	r0, [r3, #48]	; 0x30
900028f0:	f7fe bc56 	b.w	900011a0 <HAL_DMA_IRQHandler>
900028f4:	20000568 	.word	0x20000568

900028f8 <DMA2_Stream1_IRQHandler>:
  * @param  None
  * @retval None
  */
void DMA2_Stream1_IRQHandler(void)
{
  BSP_CAMERA_DMA_IRQHandler();
900028f8:	e7fe      	b.n	900028f8 <DMA2_Stream1_IRQHandler>
	...

900028fc <LCD_LOG_DeInit>:
  * @param  None
  * @retval None
  */
void LCD_LOG_DeInit(void)
{
  LCD_LineColor = LCD_LOG_TEXT_COLOR;
900028fc:	4b0c      	ldr	r3, [pc, #48]	; (90002930 <LCD_LOG_DeInit+0x34>)
  LCD_CacheBuffer_yptr_bottom = 0;
  
  LCD_CacheBuffer_yptr_top_bak = 0;
  LCD_CacheBuffer_yptr_bottom_bak = 0;
  
  LCD_CacheBuffer_yptr_invert= ENABLE;
900028fe:	2101      	movs	r1, #1
  LCD_LineColor = LCD_LOG_TEXT_COLOR;
90002900:	4a0c      	ldr	r2, [pc, #48]	; (90002934 <LCD_LOG_DeInit+0x38>)
90002902:	601a      	str	r2, [r3, #0]
  LCD_CacheBuffer_xptr = 0;
90002904:	2300      	movs	r3, #0
90002906:	4a0c      	ldr	r2, [pc, #48]	; (90002938 <LCD_LOG_DeInit+0x3c>)
90002908:	8013      	strh	r3, [r2, #0]
  LCD_CacheBuffer_yptr_top = 0;
9000290a:	4a0c      	ldr	r2, [pc, #48]	; (9000293c <LCD_LOG_DeInit+0x40>)
9000290c:	8013      	strh	r3, [r2, #0]
  LCD_CacheBuffer_yptr_bottom = 0;
9000290e:	4a0c      	ldr	r2, [pc, #48]	; (90002940 <LCD_LOG_DeInit+0x44>)
90002910:	8013      	strh	r3, [r2, #0]
  LCD_CacheBuffer_yptr_top_bak = 0;
90002912:	4a0c      	ldr	r2, [pc, #48]	; (90002944 <LCD_LOG_DeInit+0x48>)
90002914:	8013      	strh	r3, [r2, #0]
  LCD_CacheBuffer_yptr_bottom_bak = 0;
90002916:	4a0c      	ldr	r2, [pc, #48]	; (90002948 <LCD_LOG_DeInit+0x4c>)
90002918:	8013      	strh	r3, [r2, #0]
  LCD_CacheBuffer_yptr_invert= ENABLE;
9000291a:	4a0c      	ldr	r2, [pc, #48]	; (9000294c <LCD_LOG_DeInit+0x50>)
9000291c:	7011      	strb	r1, [r2, #0]
  LCD_ScrollActive = DISABLE;
9000291e:	4a0c      	ldr	r2, [pc, #48]	; (90002950 <LCD_LOG_DeInit+0x54>)
90002920:	7013      	strb	r3, [r2, #0]
  LCD_Lock = DISABLE;
90002922:	4a0c      	ldr	r2, [pc, #48]	; (90002954 <LCD_LOG_DeInit+0x58>)
90002924:	7013      	strb	r3, [r2, #0]
  LCD_Scrolled = DISABLE;
90002926:	4a0c      	ldr	r2, [pc, #48]	; (90002958 <LCD_LOG_DeInit+0x5c>)
90002928:	7013      	strb	r3, [r2, #0]
  LCD_ScrollBackStep = 0;
9000292a:	4a0c      	ldr	r2, [pc, #48]	; (9000295c <LCD_LOG_DeInit+0x60>)
9000292c:	8013      	strh	r3, [r2, #0]
}
9000292e:	4770      	bx	lr
90002930:	200051b0 	.word	0x200051b0
90002934:	ff000080 	.word	0xff000080
90002938:	20001552 	.word	0x20001552
9000293c:	20001558 	.word	0x20001558
90002940:	20001550 	.word	0x20001550
90002944:	2000154e 	.word	0x2000154e
90002948:	2000154c 	.word	0x2000154c
9000294c:	20001554 	.word	0x20001554
90002950:	2000155a 	.word	0x2000155a
90002954:	20001555 	.word	0x20001555
90002958:	20001556 	.word	0x20001556
9000295c:	200051b4 	.word	0x200051b4

90002960 <LCD_LOG_Init>:
{
90002960:	b508      	push	{r3, lr}
  LCD_LOG_DeInit();
90002962:	f7ff ffcb 	bl	900028fc <LCD_LOG_DeInit>
  BSP_LCD_Clear(LCD_LOG_BACKGROUND_COLOR);  
90002966:	f04f 30ff 	mov.w	r0, #4294967295
}
9000296a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  BSP_LCD_Clear(LCD_LOG_BACKGROUND_COLOR);  
9000296e:	f7fd bec9 	b.w	90000704 <BSP_LCD_Clear>
	...

90002974 <LCD_LOG_SetHeader>:
  * @brief  Display the application header on the LCD screen 
  * @param  header: pointer to the string to be displayed
  * @retval None
  */
void LCD_LOG_SetHeader (uint8_t *header)
{
90002974:	b570      	push	{r4, r5, r6, lr}
  /* Set the LCD Font */
  BSP_LCD_SetFont (&LCD_LOG_HEADER_FONT);
90002976:	4c16      	ldr	r4, [pc, #88]	; (900029d0 <LCD_LOG_SetHeader+0x5c>)
{
90002978:	4605      	mov	r5, r0

  BSP_LCD_SetTextColor(LCD_LOG_SOLID_BACKGROUND_COLOR);
9000297a:	4e16      	ldr	r6, [pc, #88]	; (900029d4 <LCD_LOG_SetHeader+0x60>)
  BSP_LCD_SetFont (&LCD_LOG_HEADER_FONT);
9000297c:	4620      	mov	r0, r4
9000297e:	f7fd fead 	bl	900006dc <BSP_LCD_SetFont>
  BSP_LCD_SetTextColor(LCD_LOG_SOLID_BACKGROUND_COLOR);
90002982:	4630      	mov	r0, r6
90002984:	f7fd fe96 	bl	900006b4 <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(0, 0, BSP_LCD_GetXSize(), LCD_LOG_HEADER_FONT.Height * 3);
90002988:	f7fd fe4a 	bl	90000620 <BSP_LCD_GetXSize>
9000298c:	88e3      	ldrh	r3, [r4, #6]
9000298e:	2100      	movs	r1, #0
90002990:	b282      	uxth	r2, r0
90002992:	eb03 0343 	add.w	r3, r3, r3, lsl #1
90002996:	4608      	mov	r0, r1
90002998:	b29b      	uxth	r3, r3
9000299a:	f7fd ffab 	bl	900008f4 <BSP_LCD_FillRect>
  
  /* Set the LCD Text Color */
  BSP_LCD_SetTextColor(LCD_LOG_SOLID_TEXT_COLOR);
9000299e:	f04f 30ff 	mov.w	r0, #4294967295
900029a2:	f7fd fe87 	bl	900006b4 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_LOG_SOLID_BACKGROUND_COLOR);
900029a6:	4630      	mov	r0, r6
900029a8:	f7fd fe8e 	bl	900006c8 <BSP_LCD_SetBackColor>

  BSP_LCD_DisplayStringAt(0, LCD_LOG_HEADER_FONT.Height, header, CENTER_MODE);
900029ac:	462a      	mov	r2, r5
900029ae:	88e1      	ldrh	r1, [r4, #6]
900029b0:	2301      	movs	r3, #1
900029b2:	2000      	movs	r0, #0
900029b4:	f7fd ff32 	bl	9000081c <BSP_LCD_DisplayStringAt>

  BSP_LCD_SetBackColor(LCD_LOG_BACKGROUND_COLOR);
900029b8:	f04f 30ff 	mov.w	r0, #4294967295
900029bc:	f7fd fe84 	bl	900006c8 <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_LOG_TEXT_COLOR);
900029c0:	4805      	ldr	r0, [pc, #20]	; (900029d8 <LCD_LOG_SetHeader+0x64>)
900029c2:	f7fd fe77 	bl	900006b4 <BSP_LCD_SetTextColor>
  BSP_LCD_SetFont (&LCD_LOG_TEXT_FONT);
900029c6:	4805      	ldr	r0, [pc, #20]	; (900029dc <LCD_LOG_SetHeader+0x68>)
}
900029c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  BSP_LCD_SetFont (&LCD_LOG_TEXT_FONT);
900029cc:	f7fd be86 	b.w	900006dc <BSP_LCD_SetFont>
900029d0:	20000018 	.word	0x20000018
900029d4:	ff0000ff 	.word	0xff0000ff
900029d8:	ff000080 	.word	0xff000080
900029dc:	20000010 	.word	0x20000010

900029e0 <LCD_LOG_UpdateDisplay>:
  * @brief  Update the text area display
  * @param  None
  * @retval None
  */
void LCD_LOG_UpdateDisplay (void)
{
900029e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint8_t cnt = 0 ;
  uint16_t length = 0 ;
  uint16_t ptr = 0, index = 0;
  
  if((LCD_CacheBuffer_yptr_bottom  < (YWINDOW_SIZE -1)) && 
900029e4:	4d1c      	ldr	r5, [pc, #112]	; (90002a58 <LCD_LOG_UpdateDisplay+0x78>)
900029e6:	4a1d      	ldr	r2, [pc, #116]	; (90002a5c <LCD_LOG_UpdateDisplay+0x7c>)
900029e8:	882b      	ldrh	r3, [r5, #0]
900029ea:	8812      	ldrh	r2, [r2, #0]
900029ec:	2b0f      	cmp	r3, #15
900029ee:	4f1c      	ldr	r7, [pc, #112]	; (90002a60 <LCD_LOG_UpdateDisplay+0x80>)
900029f0:	d811      	bhi.n	90002a16 <LCD_LOG_UpdateDisplay+0x36>
900029f2:	4293      	cmp	r3, r2
900029f4:	d311      	bcc.n	90002a1a <LCD_LOG_UpdateDisplay+0x3a>
     (LCD_CacheBuffer_yptr_bottom  >= LCD_CacheBuffer_yptr_top))
  {
    BSP_LCD_SetTextColor(LCD_CacheBuffer[cnt + LCD_CacheBuffer_yptr_bottom].color);
900029f6:	2484      	movs	r4, #132	; 0x84
900029f8:	fb04 7303 	mla	r3, r4, r3, r7
900029fc:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
90002a00:	f7fd fe58 	bl	900006b4 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAtLine ((YWINDOW_MIN + LCD_CacheBuffer_yptr_bottom),
90002a04:	8829      	ldrh	r1, [r5, #0]
90002a06:	1d08      	adds	r0, r1, #4
90002a08:	fb04 7101 	mla	r1, r4, r1, r7
90002a0c:	b280      	uxth	r0, r0
                             (uint8_t *)(LCD_CacheBuffer[index].line));
      
    }
  }
  
}
90002a0e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    BSP_LCD_DisplayStringAtLine ((YWINDOW_MIN + LCD_CacheBuffer_yptr_bottom),
90002a12:	f7fd bf5b 	b.w	900008cc <BSP_LCD_DisplayStringAtLine>
    if(LCD_CacheBuffer_yptr_bottom < LCD_CacheBuffer_yptr_top)
90002a16:	4293      	cmp	r3, r2
90002a18:	d201      	bcs.n	90002a1e <LCD_LOG_UpdateDisplay+0x3e>
      length = LCD_CACHE_DEPTH + LCD_CacheBuffer_yptr_bottom ;
90002a1a:	3375      	adds	r3, #117	; 0x75
90002a1c:	b29b      	uxth	r3, r3
    ptr = length - YWINDOW_SIZE + 1;
90002a1e:	3b10      	subs	r3, #16
90002a20:	2600      	movs	r6, #0
      index = (cnt + ptr )% LCD_CACHE_DEPTH ;
90002a22:	f04f 0875 	mov.w	r8, #117	; 0x75
      BSP_LCD_SetTextColor(LCD_CacheBuffer[index].color);
90002a26:	f04f 0984 	mov.w	r9, #132	; 0x84
    ptr = length - YWINDOW_SIZE + 1;
90002a2a:	b29c      	uxth	r4, r3
      index = (cnt + ptr )% LCD_CACHE_DEPTH ;
90002a2c:	19a1      	adds	r1, r4, r6
90002a2e:	fbb1 f5f8 	udiv	r5, r1, r8
90002a32:	fb08 1515 	mls	r5, r8, r5, r1
      BSP_LCD_SetTextColor(LCD_CacheBuffer[index].color);
90002a36:	fb09 7505 	mla	r5, r9, r5, r7
90002a3a:	f8d5 0080 	ldr.w	r0, [r5, #128]	; 0x80
90002a3e:	f7fd fe39 	bl	900006b4 <BSP_LCD_SetTextColor>
      BSP_LCD_DisplayStringAtLine ((cnt + YWINDOW_MIN), 
90002a42:	1d30      	adds	r0, r6, #4
90002a44:	3601      	adds	r6, #1
90002a46:	4629      	mov	r1, r5
90002a48:	b280      	uxth	r0, r0
90002a4a:	f7fd ff3f 	bl	900008cc <BSP_LCD_DisplayStringAtLine>
    for  (cnt = 0 ; cnt < YWINDOW_SIZE ; cnt ++)
90002a4e:	2e11      	cmp	r6, #17
90002a50:	d1ec      	bne.n	90002a2c <LCD_LOG_UpdateDisplay+0x4c>
}
90002a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
90002a56:	bf00      	nop
90002a58:	20001550 	.word	0x20001550
90002a5c:	20001558 	.word	0x20001558
90002a60:	2000155c 	.word	0x2000155c

90002a64 <__io_putchar>:
{
90002a64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
90002a68:	4605      	mov	r5, r0
  sFONT *cFont = BSP_LCD_GetFont();
90002a6a:	f7fd fe41 	bl	900006f0 <BSP_LCD_GetFont>
  if(LCD_Lock == DISABLE)
90002a6e:	4b3d      	ldr	r3, [pc, #244]	; (90002b64 <__io_putchar+0x100>)
  sFONT *cFont = BSP_LCD_GetFont();
90002a70:	4680      	mov	r8, r0
  if(LCD_Lock == DISABLE)
90002a72:	781b      	ldrb	r3, [r3, #0]
90002a74:	bb43      	cbnz	r3, 90002ac8 <__io_putchar+0x64>
    if(LCD_ScrollActive == ENABLE)
90002a76:	4a3c      	ldr	r2, [pc, #240]	; (90002b68 <__io_putchar+0x104>)
90002a78:	4c3c      	ldr	r4, [pc, #240]	; (90002b6c <__io_putchar+0x108>)
90002a7a:	7811      	ldrb	r1, [r2, #0]
90002a7c:	2901      	cmp	r1, #1
90002a7e:	d10b      	bne.n	90002a98 <__io_putchar+0x34>
      LCD_CacheBuffer_yptr_bottom = LCD_CacheBuffer_yptr_bottom_bak;
90002a80:	493b      	ldr	r1, [pc, #236]	; (90002b70 <__io_putchar+0x10c>)
      LCD_ScrollActive = DISABLE;
90002a82:	7013      	strb	r3, [r2, #0]
      LCD_CacheBuffer_yptr_bottom = LCD_CacheBuffer_yptr_bottom_bak;
90002a84:	8809      	ldrh	r1, [r1, #0]
      LCD_Scrolled = DISABLE;
90002a86:	4a3b      	ldr	r2, [pc, #236]	; (90002b74 <__io_putchar+0x110>)
      LCD_CacheBuffer_yptr_bottom = LCD_CacheBuffer_yptr_bottom_bak;
90002a88:	8021      	strh	r1, [r4, #0]
      LCD_CacheBuffer_yptr_top    = LCD_CacheBuffer_yptr_top_bak;
90002a8a:	493b      	ldr	r1, [pc, #236]	; (90002b78 <__io_putchar+0x114>)
      LCD_Scrolled = DISABLE;
90002a8c:	7013      	strb	r3, [r2, #0]
      LCD_CacheBuffer_yptr_top    = LCD_CacheBuffer_yptr_top_bak;
90002a8e:	8808      	ldrh	r0, [r1, #0]
      LCD_ScrollBackStep = 0;
90002a90:	4a3a      	ldr	r2, [pc, #232]	; (90002b7c <__io_putchar+0x118>)
      LCD_CacheBuffer_yptr_top    = LCD_CacheBuffer_yptr_top_bak;
90002a92:	493b      	ldr	r1, [pc, #236]	; (90002b80 <__io_putchar+0x11c>)
      LCD_ScrollBackStep = 0;
90002a94:	8013      	strh	r3, [r2, #0]
      LCD_CacheBuffer_yptr_top    = LCD_CacheBuffer_yptr_top_bak;
90002a96:	8008      	strh	r0, [r1, #0]
    if(( LCD_CacheBuffer_xptr < (BSP_LCD_GetXSize()) /cFont->Width ) &&  ( ch != '\n'))
90002a98:	4f3a      	ldr	r7, [pc, #232]	; (90002b84 <__io_putchar+0x120>)
90002a9a:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 90002b90 <__io_putchar+0x12c>
90002a9e:	883e      	ldrh	r6, [r7, #0]
90002aa0:	f7fd fdbe 	bl	90000620 <BSP_LCD_GetXSize>
90002aa4:	f8b8 3004 	ldrh.w	r3, [r8, #4]
90002aa8:	fbb0 f0f3 	udiv	r0, r0, r3
90002aac:	4286      	cmp	r6, r0
90002aae:	463e      	mov	r6, r7
90002ab0:	d20d      	bcs.n	90002ace <__io_putchar+0x6a>
90002ab2:	2d0a      	cmp	r5, #10
90002ab4:	d00b      	beq.n	90002ace <__io_putchar+0x6a>
90002ab6:	883a      	ldrh	r2, [r7, #0]
      LCD_CacheBuffer[LCD_CacheBuffer_yptr_bottom].line[LCD_CacheBuffer_xptr++] = (uint16_t)ch;
90002ab8:	8823      	ldrh	r3, [r4, #0]
90002aba:	1c51      	adds	r1, r2, #1
90002abc:	8039      	strh	r1, [r7, #0]
        LCD_CacheBuffer[LCD_CacheBuffer_yptr_bottom].line[LCD_CacheBuffer_xptr++] = (uint16_t)ch;
90002abe:	2184      	movs	r1, #132	; 0x84
90002ac0:	fb01 9903 	mla	r9, r1, r3, r9
90002ac4:	f809 5002 	strb.w	r5, [r9, r2]
}
90002ac8:	4628      	mov	r0, r5
90002aca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(LCD_CacheBuffer_yptr_top >= LCD_CacheBuffer_yptr_bottom)
90002ace:	4f2c      	ldr	r7, [pc, #176]	; (90002b80 <__io_putchar+0x11c>)
90002ad0:	8822      	ldrh	r2, [r4, #0]
90002ad2:	883b      	ldrh	r3, [r7, #0]
90002ad4:	429a      	cmp	r2, r3
90002ad6:	d809      	bhi.n	90002aec <__io_putchar+0x88>
        if(LCD_CacheBuffer_yptr_invert == DISABLE)
90002ad8:	4a2b      	ldr	r2, [pc, #172]	; (90002b88 <__io_putchar+0x124>)
90002ada:	7811      	ldrb	r1, [r2, #0]
90002adc:	2900      	cmp	r1, #0
90002ade:	d134      	bne.n	90002b4a <__io_putchar+0xe6>
          LCD_CacheBuffer_yptr_top++;
90002ae0:	3301      	adds	r3, #1
90002ae2:	b29b      	uxth	r3, r3
          if(LCD_CacheBuffer_yptr_top == LCD_CACHE_DEPTH)
90002ae4:	2b75      	cmp	r3, #117	; 0x75
          LCD_CacheBuffer_yptr_top++;
90002ae6:	bf14      	ite	ne
90002ae8:	803b      	strhne	r3, [r7, #0]
            LCD_CacheBuffer_yptr_top = 0;  
90002aea:	8039      	strheq	r1, [r7, #0]
      for(idx = LCD_CacheBuffer_xptr ; idx < (BSP_LCD_GetXSize()) /cFont->Width; idx++)
90002aec:	f8b6 a000 	ldrh.w	sl, [r6]
        LCD_CacheBuffer[LCD_CacheBuffer_yptr_bottom].line[LCD_CacheBuffer_xptr++] = ' ';
90002af0:	f04f 0b84 	mov.w	fp, #132	; 0x84
      for(idx = LCD_CacheBuffer_xptr ; idx < (BSP_LCD_GetXSize()) /cFont->Width; idx++)
90002af4:	f7fd fd94 	bl	90000620 <BSP_LCD_GetXSize>
90002af8:	f8b8 2004 	ldrh.w	r2, [r8, #4]
90002afc:	2320      	movs	r3, #32
90002afe:	fbb0 f0f2 	udiv	r0, r0, r2
90002b02:	4550      	cmp	r0, sl
90002b04:	d824      	bhi.n	90002b50 <__io_putchar+0xec>
      LCD_CacheBuffer[LCD_CacheBuffer_yptr_bottom].color = LCD_LineColor;  
90002b06:	8823      	ldrh	r3, [r4, #0]
90002b08:	2284      	movs	r2, #132	; 0x84
      LCD_CacheBuffer_xptr = 0;
90002b0a:	f04f 0800 	mov.w	r8, #0
      LCD_CacheBuffer[LCD_CacheBuffer_yptr_bottom].color = LCD_LineColor;  
90002b0e:	fb02 9303 	mla	r3, r2, r3, r9
90002b12:	4a1e      	ldr	r2, [pc, #120]	; (90002b8c <__io_putchar+0x128>)
      LCD_CacheBuffer_xptr = 0;
90002b14:	f8a6 8000 	strh.w	r8, [r6]
      LCD_CacheBuffer[LCD_CacheBuffer_yptr_bottom].color = LCD_LineColor;  
90002b18:	6812      	ldr	r2, [r2, #0]
90002b1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      LCD_LOG_UpdateDisplay (); 
90002b1e:	f7ff ff5f 	bl	900029e0 <LCD_LOG_UpdateDisplay>
      LCD_CacheBuffer_yptr_bottom ++; 
90002b22:	8823      	ldrh	r3, [r4, #0]
90002b24:	3301      	adds	r3, #1
90002b26:	b29b      	uxth	r3, r3
      if (LCD_CacheBuffer_yptr_bottom == LCD_CACHE_DEPTH) 
90002b28:	2b75      	cmp	r3, #117	; 0x75
        LCD_CacheBuffer_yptr_top = 1;    
90002b2a:	bf05      	ittet	eq
90002b2c:	2301      	moveq	r3, #1
        LCD_CacheBuffer_yptr_invert = ENABLE;
90002b2e:	4a16      	ldreq	r2, [pc, #88]	; (90002b88 <__io_putchar+0x124>)
      LCD_CacheBuffer_yptr_bottom ++; 
90002b30:	8023      	strhne	r3, [r4, #0]
        LCD_CacheBuffer_yptr_bottom = 0;
90002b32:	f8a4 8000 	strheq.w	r8, [r4]
        LCD_CacheBuffer_yptr_top = 1;    
90002b36:	bf04      	itt	eq
90002b38:	803b      	strheq	r3, [r7, #0]
        LCD_CacheBuffer_yptr_invert = ENABLE;
90002b3a:	7013      	strbeq	r3, [r2, #0]
      if( ch != '\n')
90002b3c:	2d0a      	cmp	r5, #10
90002b3e:	d0c3      	beq.n	90002ac8 <__io_putchar+0x64>
        LCD_CacheBuffer[LCD_CacheBuffer_yptr_bottom].line[LCD_CacheBuffer_xptr++] = (uint16_t)ch;
90002b40:	8832      	ldrh	r2, [r6, #0]
90002b42:	8823      	ldrh	r3, [r4, #0]
90002b44:	1c51      	adds	r1, r2, #1
90002b46:	8031      	strh	r1, [r6, #0]
90002b48:	e7b9      	b.n	90002abe <__io_putchar+0x5a>
          LCD_CacheBuffer_yptr_invert= DISABLE;
90002b4a:	2300      	movs	r3, #0
90002b4c:	7013      	strb	r3, [r2, #0]
90002b4e:	e7cd      	b.n	90002aec <__io_putchar+0x88>
        LCD_CacheBuffer[LCD_CacheBuffer_yptr_bottom].line[LCD_CacheBuffer_xptr++] = ' ';
90002b50:	8831      	ldrh	r1, [r6, #0]
      for(idx = LCD_CacheBuffer_xptr ; idx < (BSP_LCD_GetXSize()) /cFont->Width; idx++)
90002b52:	f10a 0a01 	add.w	sl, sl, #1
        LCD_CacheBuffer[LCD_CacheBuffer_yptr_bottom].line[LCD_CacheBuffer_xptr++] = ' ';
90002b56:	8822      	ldrh	r2, [r4, #0]
90002b58:	1c48      	adds	r0, r1, #1
90002b5a:	fb0b 9202 	mla	r2, fp, r2, r9
90002b5e:	8030      	strh	r0, [r6, #0]
90002b60:	5453      	strb	r3, [r2, r1]
      for(idx = LCD_CacheBuffer_xptr ; idx < (BSP_LCD_GetXSize()) /cFont->Width; idx++)
90002b62:	e7c7      	b.n	90002af4 <__io_putchar+0x90>
90002b64:	20001555 	.word	0x20001555
90002b68:	2000155a 	.word	0x2000155a
90002b6c:	20001550 	.word	0x20001550
90002b70:	2000154c 	.word	0x2000154c
90002b74:	20001556 	.word	0x20001556
90002b78:	2000154e 	.word	0x2000154e
90002b7c:	200051b4 	.word	0x200051b4
90002b80:	20001558 	.word	0x20001558
90002b84:	20001552 	.word	0x20001552
90002b88:	20001554 	.word	0x20001554
90002b8c:	200051b0 	.word	0x200051b0
90002b90:	2000155c 	.word	0x2000155c

90002b94 <__errno>:
90002b94:	4b01      	ldr	r3, [pc, #4]	; (90002b9c <__errno+0x8>)
90002b96:	6818      	ldr	r0, [r3, #0]
90002b98:	4770      	bx	lr
90002b9a:	bf00      	nop
90002b9c:	20000038 	.word	0x20000038

90002ba0 <__libc_init_array>:
90002ba0:	b570      	push	{r4, r5, r6, lr}
90002ba2:	4d0d      	ldr	r5, [pc, #52]	; (90002bd8 <__libc_init_array+0x38>)
90002ba4:	4c0d      	ldr	r4, [pc, #52]	; (90002bdc <__libc_init_array+0x3c>)
90002ba6:	1b64      	subs	r4, r4, r5
90002ba8:	10a4      	asrs	r4, r4, #2
90002baa:	2600      	movs	r6, #0
90002bac:	42a6      	cmp	r6, r4
90002bae:	d109      	bne.n	90002bc4 <__libc_init_array+0x24>
90002bb0:	4d0b      	ldr	r5, [pc, #44]	; (90002be0 <__libc_init_array+0x40>)
90002bb2:	4c0c      	ldr	r4, [pc, #48]	; (90002be4 <__libc_init_array+0x44>)
90002bb4:	f000 ff76 	bl	90003aa4 <_init>
90002bb8:	1b64      	subs	r4, r4, r5
90002bba:	10a4      	asrs	r4, r4, #2
90002bbc:	2600      	movs	r6, #0
90002bbe:	42a6      	cmp	r6, r4
90002bc0:	d105      	bne.n	90002bce <__libc_init_array+0x2e>
90002bc2:	bd70      	pop	{r4, r5, r6, pc}
90002bc4:	f855 3b04 	ldr.w	r3, [r5], #4
90002bc8:	4798      	blx	r3
90002bca:	3601      	adds	r6, #1
90002bcc:	e7ee      	b.n	90002bac <__libc_init_array+0xc>
90002bce:	f855 3b04 	ldr.w	r3, [r5], #4
90002bd2:	4798      	blx	r3
90002bd4:	3601      	adds	r6, #1
90002bd6:	e7f2      	b.n	90002bbe <__libc_init_array+0x1e>
90002bd8:	90007960 	.word	0x90007960
90002bdc:	90007960 	.word	0x90007960
90002be0:	90007960 	.word	0x90007960
90002be4:	90007964 	.word	0x90007964

90002be8 <memset>:
90002be8:	4402      	add	r2, r0
90002bea:	4603      	mov	r3, r0
90002bec:	4293      	cmp	r3, r2
90002bee:	d100      	bne.n	90002bf2 <memset+0xa>
90002bf0:	4770      	bx	lr
90002bf2:	f803 1b01 	strb.w	r1, [r3], #1
90002bf6:	e7f9      	b.n	90002bec <memset+0x4>

90002bf8 <iprintf>:
90002bf8:	b40f      	push	{r0, r1, r2, r3}
90002bfa:	4b0a      	ldr	r3, [pc, #40]	; (90002c24 <iprintf+0x2c>)
90002bfc:	b513      	push	{r0, r1, r4, lr}
90002bfe:	681c      	ldr	r4, [r3, #0]
90002c00:	b124      	cbz	r4, 90002c0c <iprintf+0x14>
90002c02:	69a3      	ldr	r3, [r4, #24]
90002c04:	b913      	cbnz	r3, 90002c0c <iprintf+0x14>
90002c06:	4620      	mov	r0, r4
90002c08:	f000 f866 	bl	90002cd8 <__sinit>
90002c0c:	ab05      	add	r3, sp, #20
90002c0e:	9a04      	ldr	r2, [sp, #16]
90002c10:	68a1      	ldr	r1, [r4, #8]
90002c12:	9301      	str	r3, [sp, #4]
90002c14:	4620      	mov	r0, r4
90002c16:	f000 f983 	bl	90002f20 <_vfiprintf_r>
90002c1a:	b002      	add	sp, #8
90002c1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
90002c20:	b004      	add	sp, #16
90002c22:	4770      	bx	lr
90002c24:	20000038 	.word	0x20000038

90002c28 <std>:
90002c28:	2300      	movs	r3, #0
90002c2a:	b510      	push	{r4, lr}
90002c2c:	4604      	mov	r4, r0
90002c2e:	e9c0 3300 	strd	r3, r3, [r0]
90002c32:	e9c0 3304 	strd	r3, r3, [r0, #16]
90002c36:	6083      	str	r3, [r0, #8]
90002c38:	8181      	strh	r1, [r0, #12]
90002c3a:	6643      	str	r3, [r0, #100]	; 0x64
90002c3c:	81c2      	strh	r2, [r0, #14]
90002c3e:	6183      	str	r3, [r0, #24]
90002c40:	4619      	mov	r1, r3
90002c42:	2208      	movs	r2, #8
90002c44:	305c      	adds	r0, #92	; 0x5c
90002c46:	f7ff ffcf 	bl	90002be8 <memset>
90002c4a:	4b05      	ldr	r3, [pc, #20]	; (90002c60 <std+0x38>)
90002c4c:	6263      	str	r3, [r4, #36]	; 0x24
90002c4e:	4b05      	ldr	r3, [pc, #20]	; (90002c64 <std+0x3c>)
90002c50:	62a3      	str	r3, [r4, #40]	; 0x28
90002c52:	4b05      	ldr	r3, [pc, #20]	; (90002c68 <std+0x40>)
90002c54:	62e3      	str	r3, [r4, #44]	; 0x2c
90002c56:	4b05      	ldr	r3, [pc, #20]	; (90002c6c <std+0x44>)
90002c58:	6224      	str	r4, [r4, #32]
90002c5a:	6323      	str	r3, [r4, #48]	; 0x30
90002c5c:	bd10      	pop	{r4, pc}
90002c5e:	bf00      	nop
90002c60:	900034c9 	.word	0x900034c9
90002c64:	900034eb 	.word	0x900034eb
90002c68:	90003523 	.word	0x90003523
90002c6c:	90003547 	.word	0x90003547

90002c70 <_cleanup_r>:
90002c70:	4901      	ldr	r1, [pc, #4]	; (90002c78 <_cleanup_r+0x8>)
90002c72:	f000 b8af 	b.w	90002dd4 <_fwalk_reent>
90002c76:	bf00      	nop
90002c78:	90003821 	.word	0x90003821

90002c7c <__sfmoreglue>:
90002c7c:	b570      	push	{r4, r5, r6, lr}
90002c7e:	1e4a      	subs	r2, r1, #1
90002c80:	2568      	movs	r5, #104	; 0x68
90002c82:	4355      	muls	r5, r2
90002c84:	460e      	mov	r6, r1
90002c86:	f105 0174 	add.w	r1, r5, #116	; 0x74
90002c8a:	f000 f8c5 	bl	90002e18 <_malloc_r>
90002c8e:	4604      	mov	r4, r0
90002c90:	b140      	cbz	r0, 90002ca4 <__sfmoreglue+0x28>
90002c92:	2100      	movs	r1, #0
90002c94:	e9c0 1600 	strd	r1, r6, [r0]
90002c98:	300c      	adds	r0, #12
90002c9a:	60a0      	str	r0, [r4, #8]
90002c9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
90002ca0:	f7ff ffa2 	bl	90002be8 <memset>
90002ca4:	4620      	mov	r0, r4
90002ca6:	bd70      	pop	{r4, r5, r6, pc}

90002ca8 <__sfp_lock_acquire>:
90002ca8:	4801      	ldr	r0, [pc, #4]	; (90002cb0 <__sfp_lock_acquire+0x8>)
90002caa:	f000 b8b3 	b.w	90002e14 <__retarget_lock_acquire_recursive>
90002cae:	bf00      	nop
90002cb0:	200051be 	.word	0x200051be

90002cb4 <__sfp_lock_release>:
90002cb4:	4801      	ldr	r0, [pc, #4]	; (90002cbc <__sfp_lock_release+0x8>)
90002cb6:	f000 b8ae 	b.w	90002e16 <__retarget_lock_release_recursive>
90002cba:	bf00      	nop
90002cbc:	200051be 	.word	0x200051be

90002cc0 <__sinit_lock_acquire>:
90002cc0:	4801      	ldr	r0, [pc, #4]	; (90002cc8 <__sinit_lock_acquire+0x8>)
90002cc2:	f000 b8a7 	b.w	90002e14 <__retarget_lock_acquire_recursive>
90002cc6:	bf00      	nop
90002cc8:	200051b9 	.word	0x200051b9

90002ccc <__sinit_lock_release>:
90002ccc:	4801      	ldr	r0, [pc, #4]	; (90002cd4 <__sinit_lock_release+0x8>)
90002cce:	f000 b8a2 	b.w	90002e16 <__retarget_lock_release_recursive>
90002cd2:	bf00      	nop
90002cd4:	200051b9 	.word	0x200051b9

90002cd8 <__sinit>:
90002cd8:	b510      	push	{r4, lr}
90002cda:	4604      	mov	r4, r0
90002cdc:	f7ff fff0 	bl	90002cc0 <__sinit_lock_acquire>
90002ce0:	69a3      	ldr	r3, [r4, #24]
90002ce2:	b11b      	cbz	r3, 90002cec <__sinit+0x14>
90002ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
90002ce8:	f7ff bff0 	b.w	90002ccc <__sinit_lock_release>
90002cec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
90002cf0:	6523      	str	r3, [r4, #80]	; 0x50
90002cf2:	4b13      	ldr	r3, [pc, #76]	; (90002d40 <__sinit+0x68>)
90002cf4:	4a13      	ldr	r2, [pc, #76]	; (90002d44 <__sinit+0x6c>)
90002cf6:	681b      	ldr	r3, [r3, #0]
90002cf8:	62a2      	str	r2, [r4, #40]	; 0x28
90002cfa:	42a3      	cmp	r3, r4
90002cfc:	bf04      	itt	eq
90002cfe:	2301      	moveq	r3, #1
90002d00:	61a3      	streq	r3, [r4, #24]
90002d02:	4620      	mov	r0, r4
90002d04:	f000 f820 	bl	90002d48 <__sfp>
90002d08:	6060      	str	r0, [r4, #4]
90002d0a:	4620      	mov	r0, r4
90002d0c:	f000 f81c 	bl	90002d48 <__sfp>
90002d10:	60a0      	str	r0, [r4, #8]
90002d12:	4620      	mov	r0, r4
90002d14:	f000 f818 	bl	90002d48 <__sfp>
90002d18:	2200      	movs	r2, #0
90002d1a:	60e0      	str	r0, [r4, #12]
90002d1c:	2104      	movs	r1, #4
90002d1e:	6860      	ldr	r0, [r4, #4]
90002d20:	f7ff ff82 	bl	90002c28 <std>
90002d24:	68a0      	ldr	r0, [r4, #8]
90002d26:	2201      	movs	r2, #1
90002d28:	2109      	movs	r1, #9
90002d2a:	f7ff ff7d 	bl	90002c28 <std>
90002d2e:	68e0      	ldr	r0, [r4, #12]
90002d30:	2202      	movs	r2, #2
90002d32:	2112      	movs	r1, #18
90002d34:	f7ff ff78 	bl	90002c28 <std>
90002d38:	2301      	movs	r3, #1
90002d3a:	61a3      	str	r3, [r4, #24]
90002d3c:	e7d2      	b.n	90002ce4 <__sinit+0xc>
90002d3e:	bf00      	nop
90002d40:	900078c0 	.word	0x900078c0
90002d44:	90002c71 	.word	0x90002c71

90002d48 <__sfp>:
90002d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
90002d4a:	4607      	mov	r7, r0
90002d4c:	f7ff ffac 	bl	90002ca8 <__sfp_lock_acquire>
90002d50:	4b1e      	ldr	r3, [pc, #120]	; (90002dcc <__sfp+0x84>)
90002d52:	681e      	ldr	r6, [r3, #0]
90002d54:	69b3      	ldr	r3, [r6, #24]
90002d56:	b913      	cbnz	r3, 90002d5e <__sfp+0x16>
90002d58:	4630      	mov	r0, r6
90002d5a:	f7ff ffbd 	bl	90002cd8 <__sinit>
90002d5e:	3648      	adds	r6, #72	; 0x48
90002d60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
90002d64:	3b01      	subs	r3, #1
90002d66:	d503      	bpl.n	90002d70 <__sfp+0x28>
90002d68:	6833      	ldr	r3, [r6, #0]
90002d6a:	b30b      	cbz	r3, 90002db0 <__sfp+0x68>
90002d6c:	6836      	ldr	r6, [r6, #0]
90002d6e:	e7f7      	b.n	90002d60 <__sfp+0x18>
90002d70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
90002d74:	b9d5      	cbnz	r5, 90002dac <__sfp+0x64>
90002d76:	4b16      	ldr	r3, [pc, #88]	; (90002dd0 <__sfp+0x88>)
90002d78:	60e3      	str	r3, [r4, #12]
90002d7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
90002d7e:	6665      	str	r5, [r4, #100]	; 0x64
90002d80:	f000 f847 	bl	90002e12 <__retarget_lock_init_recursive>
90002d84:	f7ff ff96 	bl	90002cb4 <__sfp_lock_release>
90002d88:	e9c4 5501 	strd	r5, r5, [r4, #4]
90002d8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
90002d90:	6025      	str	r5, [r4, #0]
90002d92:	61a5      	str	r5, [r4, #24]
90002d94:	2208      	movs	r2, #8
90002d96:	4629      	mov	r1, r5
90002d98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
90002d9c:	f7ff ff24 	bl	90002be8 <memset>
90002da0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
90002da4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
90002da8:	4620      	mov	r0, r4
90002daa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
90002dac:	3468      	adds	r4, #104	; 0x68
90002dae:	e7d9      	b.n	90002d64 <__sfp+0x1c>
90002db0:	2104      	movs	r1, #4
90002db2:	4638      	mov	r0, r7
90002db4:	f7ff ff62 	bl	90002c7c <__sfmoreglue>
90002db8:	4604      	mov	r4, r0
90002dba:	6030      	str	r0, [r6, #0]
90002dbc:	2800      	cmp	r0, #0
90002dbe:	d1d5      	bne.n	90002d6c <__sfp+0x24>
90002dc0:	f7ff ff78 	bl	90002cb4 <__sfp_lock_release>
90002dc4:	230c      	movs	r3, #12
90002dc6:	603b      	str	r3, [r7, #0]
90002dc8:	e7ee      	b.n	90002da8 <__sfp+0x60>
90002dca:	bf00      	nop
90002dcc:	900078c0 	.word	0x900078c0
90002dd0:	ffff0001 	.word	0xffff0001

90002dd4 <_fwalk_reent>:
90002dd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
90002dd8:	4606      	mov	r6, r0
90002dda:	4688      	mov	r8, r1
90002ddc:	f100 0448 	add.w	r4, r0, #72	; 0x48
90002de0:	2700      	movs	r7, #0
90002de2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
90002de6:	f1b9 0901 	subs.w	r9, r9, #1
90002dea:	d505      	bpl.n	90002df8 <_fwalk_reent+0x24>
90002dec:	6824      	ldr	r4, [r4, #0]
90002dee:	2c00      	cmp	r4, #0
90002df0:	d1f7      	bne.n	90002de2 <_fwalk_reent+0xe>
90002df2:	4638      	mov	r0, r7
90002df4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
90002df8:	89ab      	ldrh	r3, [r5, #12]
90002dfa:	2b01      	cmp	r3, #1
90002dfc:	d907      	bls.n	90002e0e <_fwalk_reent+0x3a>
90002dfe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
90002e02:	3301      	adds	r3, #1
90002e04:	d003      	beq.n	90002e0e <_fwalk_reent+0x3a>
90002e06:	4629      	mov	r1, r5
90002e08:	4630      	mov	r0, r6
90002e0a:	47c0      	blx	r8
90002e0c:	4307      	orrs	r7, r0
90002e0e:	3568      	adds	r5, #104	; 0x68
90002e10:	e7e9      	b.n	90002de6 <_fwalk_reent+0x12>

90002e12 <__retarget_lock_init_recursive>:
90002e12:	4770      	bx	lr

90002e14 <__retarget_lock_acquire_recursive>:
90002e14:	4770      	bx	lr

90002e16 <__retarget_lock_release_recursive>:
90002e16:	4770      	bx	lr

90002e18 <_malloc_r>:
90002e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
90002e1a:	1ccd      	adds	r5, r1, #3
90002e1c:	f025 0503 	bic.w	r5, r5, #3
90002e20:	3508      	adds	r5, #8
90002e22:	2d0c      	cmp	r5, #12
90002e24:	bf38      	it	cc
90002e26:	250c      	movcc	r5, #12
90002e28:	2d00      	cmp	r5, #0
90002e2a:	4606      	mov	r6, r0
90002e2c:	db01      	blt.n	90002e32 <_malloc_r+0x1a>
90002e2e:	42a9      	cmp	r1, r5
90002e30:	d903      	bls.n	90002e3a <_malloc_r+0x22>
90002e32:	230c      	movs	r3, #12
90002e34:	6033      	str	r3, [r6, #0]
90002e36:	2000      	movs	r0, #0
90002e38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
90002e3a:	f000 fda3 	bl	90003984 <__malloc_lock>
90002e3e:	4921      	ldr	r1, [pc, #132]	; (90002ec4 <_malloc_r+0xac>)
90002e40:	680a      	ldr	r2, [r1, #0]
90002e42:	4614      	mov	r4, r2
90002e44:	b99c      	cbnz	r4, 90002e6e <_malloc_r+0x56>
90002e46:	4f20      	ldr	r7, [pc, #128]	; (90002ec8 <_malloc_r+0xb0>)
90002e48:	683b      	ldr	r3, [r7, #0]
90002e4a:	b923      	cbnz	r3, 90002e56 <_malloc_r+0x3e>
90002e4c:	4621      	mov	r1, r4
90002e4e:	4630      	mov	r0, r6
90002e50:	f000 fb2a 	bl	900034a8 <_sbrk_r>
90002e54:	6038      	str	r0, [r7, #0]
90002e56:	4629      	mov	r1, r5
90002e58:	4630      	mov	r0, r6
90002e5a:	f000 fb25 	bl	900034a8 <_sbrk_r>
90002e5e:	1c43      	adds	r3, r0, #1
90002e60:	d123      	bne.n	90002eaa <_malloc_r+0x92>
90002e62:	230c      	movs	r3, #12
90002e64:	6033      	str	r3, [r6, #0]
90002e66:	4630      	mov	r0, r6
90002e68:	f000 fd92 	bl	90003990 <__malloc_unlock>
90002e6c:	e7e3      	b.n	90002e36 <_malloc_r+0x1e>
90002e6e:	6823      	ldr	r3, [r4, #0]
90002e70:	1b5b      	subs	r3, r3, r5
90002e72:	d417      	bmi.n	90002ea4 <_malloc_r+0x8c>
90002e74:	2b0b      	cmp	r3, #11
90002e76:	d903      	bls.n	90002e80 <_malloc_r+0x68>
90002e78:	6023      	str	r3, [r4, #0]
90002e7a:	441c      	add	r4, r3
90002e7c:	6025      	str	r5, [r4, #0]
90002e7e:	e004      	b.n	90002e8a <_malloc_r+0x72>
90002e80:	6863      	ldr	r3, [r4, #4]
90002e82:	42a2      	cmp	r2, r4
90002e84:	bf0c      	ite	eq
90002e86:	600b      	streq	r3, [r1, #0]
90002e88:	6053      	strne	r3, [r2, #4]
90002e8a:	4630      	mov	r0, r6
90002e8c:	f000 fd80 	bl	90003990 <__malloc_unlock>
90002e90:	f104 000b 	add.w	r0, r4, #11
90002e94:	1d23      	adds	r3, r4, #4
90002e96:	f020 0007 	bic.w	r0, r0, #7
90002e9a:	1ac2      	subs	r2, r0, r3
90002e9c:	d0cc      	beq.n	90002e38 <_malloc_r+0x20>
90002e9e:	1a1b      	subs	r3, r3, r0
90002ea0:	50a3      	str	r3, [r4, r2]
90002ea2:	e7c9      	b.n	90002e38 <_malloc_r+0x20>
90002ea4:	4622      	mov	r2, r4
90002ea6:	6864      	ldr	r4, [r4, #4]
90002ea8:	e7cc      	b.n	90002e44 <_malloc_r+0x2c>
90002eaa:	1cc4      	adds	r4, r0, #3
90002eac:	f024 0403 	bic.w	r4, r4, #3
90002eb0:	42a0      	cmp	r0, r4
90002eb2:	d0e3      	beq.n	90002e7c <_malloc_r+0x64>
90002eb4:	1a21      	subs	r1, r4, r0
90002eb6:	4630      	mov	r0, r6
90002eb8:	f000 faf6 	bl	900034a8 <_sbrk_r>
90002ebc:	3001      	adds	r0, #1
90002ebe:	d1dd      	bne.n	90002e7c <_malloc_r+0x64>
90002ec0:	e7cf      	b.n	90002e62 <_malloc_r+0x4a>
90002ec2:	bf00      	nop
90002ec4:	200004b8 	.word	0x200004b8
90002ec8:	200004bc 	.word	0x200004bc

90002ecc <__sfputc_r>:
90002ecc:	6893      	ldr	r3, [r2, #8]
90002ece:	3b01      	subs	r3, #1
90002ed0:	2b00      	cmp	r3, #0
90002ed2:	b410      	push	{r4}
90002ed4:	6093      	str	r3, [r2, #8]
90002ed6:	da08      	bge.n	90002eea <__sfputc_r+0x1e>
90002ed8:	6994      	ldr	r4, [r2, #24]
90002eda:	42a3      	cmp	r3, r4
90002edc:	db01      	blt.n	90002ee2 <__sfputc_r+0x16>
90002ede:	290a      	cmp	r1, #10
90002ee0:	d103      	bne.n	90002eea <__sfputc_r+0x1e>
90002ee2:	f85d 4b04 	ldr.w	r4, [sp], #4
90002ee6:	f000 bb33 	b.w	90003550 <__swbuf_r>
90002eea:	6813      	ldr	r3, [r2, #0]
90002eec:	1c58      	adds	r0, r3, #1
90002eee:	6010      	str	r0, [r2, #0]
90002ef0:	7019      	strb	r1, [r3, #0]
90002ef2:	4608      	mov	r0, r1
90002ef4:	f85d 4b04 	ldr.w	r4, [sp], #4
90002ef8:	4770      	bx	lr

90002efa <__sfputs_r>:
90002efa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
90002efc:	4606      	mov	r6, r0
90002efe:	460f      	mov	r7, r1
90002f00:	4614      	mov	r4, r2
90002f02:	18d5      	adds	r5, r2, r3
90002f04:	42ac      	cmp	r4, r5
90002f06:	d101      	bne.n	90002f0c <__sfputs_r+0x12>
90002f08:	2000      	movs	r0, #0
90002f0a:	e007      	b.n	90002f1c <__sfputs_r+0x22>
90002f0c:	f814 1b01 	ldrb.w	r1, [r4], #1
90002f10:	463a      	mov	r2, r7
90002f12:	4630      	mov	r0, r6
90002f14:	f7ff ffda 	bl	90002ecc <__sfputc_r>
90002f18:	1c43      	adds	r3, r0, #1
90002f1a:	d1f3      	bne.n	90002f04 <__sfputs_r+0xa>
90002f1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

90002f20 <_vfiprintf_r>:
90002f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
90002f24:	460d      	mov	r5, r1
90002f26:	b09d      	sub	sp, #116	; 0x74
90002f28:	4614      	mov	r4, r2
90002f2a:	4698      	mov	r8, r3
90002f2c:	4606      	mov	r6, r0
90002f2e:	b118      	cbz	r0, 90002f38 <_vfiprintf_r+0x18>
90002f30:	6983      	ldr	r3, [r0, #24]
90002f32:	b90b      	cbnz	r3, 90002f38 <_vfiprintf_r+0x18>
90002f34:	f7ff fed0 	bl	90002cd8 <__sinit>
90002f38:	4b89      	ldr	r3, [pc, #548]	; (90003160 <_vfiprintf_r+0x240>)
90002f3a:	429d      	cmp	r5, r3
90002f3c:	d11b      	bne.n	90002f76 <_vfiprintf_r+0x56>
90002f3e:	6875      	ldr	r5, [r6, #4]
90002f40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
90002f42:	07d9      	lsls	r1, r3, #31
90002f44:	d405      	bmi.n	90002f52 <_vfiprintf_r+0x32>
90002f46:	89ab      	ldrh	r3, [r5, #12]
90002f48:	059a      	lsls	r2, r3, #22
90002f4a:	d402      	bmi.n	90002f52 <_vfiprintf_r+0x32>
90002f4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
90002f4e:	f7ff ff61 	bl	90002e14 <__retarget_lock_acquire_recursive>
90002f52:	89ab      	ldrh	r3, [r5, #12]
90002f54:	071b      	lsls	r3, r3, #28
90002f56:	d501      	bpl.n	90002f5c <_vfiprintf_r+0x3c>
90002f58:	692b      	ldr	r3, [r5, #16]
90002f5a:	b9eb      	cbnz	r3, 90002f98 <_vfiprintf_r+0x78>
90002f5c:	4629      	mov	r1, r5
90002f5e:	4630      	mov	r0, r6
90002f60:	f000 fb5a 	bl	90003618 <__swsetup_r>
90002f64:	b1c0      	cbz	r0, 90002f98 <_vfiprintf_r+0x78>
90002f66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
90002f68:	07dc      	lsls	r4, r3, #31
90002f6a:	d50e      	bpl.n	90002f8a <_vfiprintf_r+0x6a>
90002f6c:	f04f 30ff 	mov.w	r0, #4294967295
90002f70:	b01d      	add	sp, #116	; 0x74
90002f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
90002f76:	4b7b      	ldr	r3, [pc, #492]	; (90003164 <_vfiprintf_r+0x244>)
90002f78:	429d      	cmp	r5, r3
90002f7a:	d101      	bne.n	90002f80 <_vfiprintf_r+0x60>
90002f7c:	68b5      	ldr	r5, [r6, #8]
90002f7e:	e7df      	b.n	90002f40 <_vfiprintf_r+0x20>
90002f80:	4b79      	ldr	r3, [pc, #484]	; (90003168 <_vfiprintf_r+0x248>)
90002f82:	429d      	cmp	r5, r3
90002f84:	bf08      	it	eq
90002f86:	68f5      	ldreq	r5, [r6, #12]
90002f88:	e7da      	b.n	90002f40 <_vfiprintf_r+0x20>
90002f8a:	89ab      	ldrh	r3, [r5, #12]
90002f8c:	0598      	lsls	r0, r3, #22
90002f8e:	d4ed      	bmi.n	90002f6c <_vfiprintf_r+0x4c>
90002f90:	6da8      	ldr	r0, [r5, #88]	; 0x58
90002f92:	f7ff ff40 	bl	90002e16 <__retarget_lock_release_recursive>
90002f96:	e7e9      	b.n	90002f6c <_vfiprintf_r+0x4c>
90002f98:	2300      	movs	r3, #0
90002f9a:	9309      	str	r3, [sp, #36]	; 0x24
90002f9c:	2320      	movs	r3, #32
90002f9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
90002fa2:	f8cd 800c 	str.w	r8, [sp, #12]
90002fa6:	2330      	movs	r3, #48	; 0x30
90002fa8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 9000316c <_vfiprintf_r+0x24c>
90002fac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
90002fb0:	f04f 0901 	mov.w	r9, #1
90002fb4:	4623      	mov	r3, r4
90002fb6:	469a      	mov	sl, r3
90002fb8:	f813 2b01 	ldrb.w	r2, [r3], #1
90002fbc:	b10a      	cbz	r2, 90002fc2 <_vfiprintf_r+0xa2>
90002fbe:	2a25      	cmp	r2, #37	; 0x25
90002fc0:	d1f9      	bne.n	90002fb6 <_vfiprintf_r+0x96>
90002fc2:	ebba 0b04 	subs.w	fp, sl, r4
90002fc6:	d00b      	beq.n	90002fe0 <_vfiprintf_r+0xc0>
90002fc8:	465b      	mov	r3, fp
90002fca:	4622      	mov	r2, r4
90002fcc:	4629      	mov	r1, r5
90002fce:	4630      	mov	r0, r6
90002fd0:	f7ff ff93 	bl	90002efa <__sfputs_r>
90002fd4:	3001      	adds	r0, #1
90002fd6:	f000 80aa 	beq.w	9000312e <_vfiprintf_r+0x20e>
90002fda:	9a09      	ldr	r2, [sp, #36]	; 0x24
90002fdc:	445a      	add	r2, fp
90002fde:	9209      	str	r2, [sp, #36]	; 0x24
90002fe0:	f89a 3000 	ldrb.w	r3, [sl]
90002fe4:	2b00      	cmp	r3, #0
90002fe6:	f000 80a2 	beq.w	9000312e <_vfiprintf_r+0x20e>
90002fea:	2300      	movs	r3, #0
90002fec:	f04f 32ff 	mov.w	r2, #4294967295
90002ff0:	e9cd 2305 	strd	r2, r3, [sp, #20]
90002ff4:	f10a 0a01 	add.w	sl, sl, #1
90002ff8:	9304      	str	r3, [sp, #16]
90002ffa:	9307      	str	r3, [sp, #28]
90002ffc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
90003000:	931a      	str	r3, [sp, #104]	; 0x68
90003002:	4654      	mov	r4, sl
90003004:	2205      	movs	r2, #5
90003006:	f814 1b01 	ldrb.w	r1, [r4], #1
9000300a:	4858      	ldr	r0, [pc, #352]	; (9000316c <_vfiprintf_r+0x24c>)
9000300c:	f7fd f900 	bl	90000210 <memchr>
90003010:	9a04      	ldr	r2, [sp, #16]
90003012:	b9d8      	cbnz	r0, 9000304c <_vfiprintf_r+0x12c>
90003014:	06d1      	lsls	r1, r2, #27
90003016:	bf44      	itt	mi
90003018:	2320      	movmi	r3, #32
9000301a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
9000301e:	0713      	lsls	r3, r2, #28
90003020:	bf44      	itt	mi
90003022:	232b      	movmi	r3, #43	; 0x2b
90003024:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
90003028:	f89a 3000 	ldrb.w	r3, [sl]
9000302c:	2b2a      	cmp	r3, #42	; 0x2a
9000302e:	d015      	beq.n	9000305c <_vfiprintf_r+0x13c>
90003030:	9a07      	ldr	r2, [sp, #28]
90003032:	4654      	mov	r4, sl
90003034:	2000      	movs	r0, #0
90003036:	f04f 0c0a 	mov.w	ip, #10
9000303a:	4621      	mov	r1, r4
9000303c:	f811 3b01 	ldrb.w	r3, [r1], #1
90003040:	3b30      	subs	r3, #48	; 0x30
90003042:	2b09      	cmp	r3, #9
90003044:	d94e      	bls.n	900030e4 <_vfiprintf_r+0x1c4>
90003046:	b1b0      	cbz	r0, 90003076 <_vfiprintf_r+0x156>
90003048:	9207      	str	r2, [sp, #28]
9000304a:	e014      	b.n	90003076 <_vfiprintf_r+0x156>
9000304c:	eba0 0308 	sub.w	r3, r0, r8
90003050:	fa09 f303 	lsl.w	r3, r9, r3
90003054:	4313      	orrs	r3, r2
90003056:	9304      	str	r3, [sp, #16]
90003058:	46a2      	mov	sl, r4
9000305a:	e7d2      	b.n	90003002 <_vfiprintf_r+0xe2>
9000305c:	9b03      	ldr	r3, [sp, #12]
9000305e:	1d19      	adds	r1, r3, #4
90003060:	681b      	ldr	r3, [r3, #0]
90003062:	9103      	str	r1, [sp, #12]
90003064:	2b00      	cmp	r3, #0
90003066:	bfbb      	ittet	lt
90003068:	425b      	neglt	r3, r3
9000306a:	f042 0202 	orrlt.w	r2, r2, #2
9000306e:	9307      	strge	r3, [sp, #28]
90003070:	9307      	strlt	r3, [sp, #28]
90003072:	bfb8      	it	lt
90003074:	9204      	strlt	r2, [sp, #16]
90003076:	7823      	ldrb	r3, [r4, #0]
90003078:	2b2e      	cmp	r3, #46	; 0x2e
9000307a:	d10c      	bne.n	90003096 <_vfiprintf_r+0x176>
9000307c:	7863      	ldrb	r3, [r4, #1]
9000307e:	2b2a      	cmp	r3, #42	; 0x2a
90003080:	d135      	bne.n	900030ee <_vfiprintf_r+0x1ce>
90003082:	9b03      	ldr	r3, [sp, #12]
90003084:	1d1a      	adds	r2, r3, #4
90003086:	681b      	ldr	r3, [r3, #0]
90003088:	9203      	str	r2, [sp, #12]
9000308a:	2b00      	cmp	r3, #0
9000308c:	bfb8      	it	lt
9000308e:	f04f 33ff 	movlt.w	r3, #4294967295
90003092:	3402      	adds	r4, #2
90003094:	9305      	str	r3, [sp, #20]
90003096:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 9000317c <_vfiprintf_r+0x25c>
9000309a:	7821      	ldrb	r1, [r4, #0]
9000309c:	2203      	movs	r2, #3
9000309e:	4650      	mov	r0, sl
900030a0:	f7fd f8b6 	bl	90000210 <memchr>
900030a4:	b140      	cbz	r0, 900030b8 <_vfiprintf_r+0x198>
900030a6:	2340      	movs	r3, #64	; 0x40
900030a8:	eba0 000a 	sub.w	r0, r0, sl
900030ac:	fa03 f000 	lsl.w	r0, r3, r0
900030b0:	9b04      	ldr	r3, [sp, #16]
900030b2:	4303      	orrs	r3, r0
900030b4:	3401      	adds	r4, #1
900030b6:	9304      	str	r3, [sp, #16]
900030b8:	f814 1b01 	ldrb.w	r1, [r4], #1
900030bc:	482c      	ldr	r0, [pc, #176]	; (90003170 <_vfiprintf_r+0x250>)
900030be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
900030c2:	2206      	movs	r2, #6
900030c4:	f7fd f8a4 	bl	90000210 <memchr>
900030c8:	2800      	cmp	r0, #0
900030ca:	d03f      	beq.n	9000314c <_vfiprintf_r+0x22c>
900030cc:	4b29      	ldr	r3, [pc, #164]	; (90003174 <_vfiprintf_r+0x254>)
900030ce:	bb1b      	cbnz	r3, 90003118 <_vfiprintf_r+0x1f8>
900030d0:	9b03      	ldr	r3, [sp, #12]
900030d2:	3307      	adds	r3, #7
900030d4:	f023 0307 	bic.w	r3, r3, #7
900030d8:	3308      	adds	r3, #8
900030da:	9303      	str	r3, [sp, #12]
900030dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
900030de:	443b      	add	r3, r7
900030e0:	9309      	str	r3, [sp, #36]	; 0x24
900030e2:	e767      	b.n	90002fb4 <_vfiprintf_r+0x94>
900030e4:	fb0c 3202 	mla	r2, ip, r2, r3
900030e8:	460c      	mov	r4, r1
900030ea:	2001      	movs	r0, #1
900030ec:	e7a5      	b.n	9000303a <_vfiprintf_r+0x11a>
900030ee:	2300      	movs	r3, #0
900030f0:	3401      	adds	r4, #1
900030f2:	9305      	str	r3, [sp, #20]
900030f4:	4619      	mov	r1, r3
900030f6:	f04f 0c0a 	mov.w	ip, #10
900030fa:	4620      	mov	r0, r4
900030fc:	f810 2b01 	ldrb.w	r2, [r0], #1
90003100:	3a30      	subs	r2, #48	; 0x30
90003102:	2a09      	cmp	r2, #9
90003104:	d903      	bls.n	9000310e <_vfiprintf_r+0x1ee>
90003106:	2b00      	cmp	r3, #0
90003108:	d0c5      	beq.n	90003096 <_vfiprintf_r+0x176>
9000310a:	9105      	str	r1, [sp, #20]
9000310c:	e7c3      	b.n	90003096 <_vfiprintf_r+0x176>
9000310e:	fb0c 2101 	mla	r1, ip, r1, r2
90003112:	4604      	mov	r4, r0
90003114:	2301      	movs	r3, #1
90003116:	e7f0      	b.n	900030fa <_vfiprintf_r+0x1da>
90003118:	ab03      	add	r3, sp, #12
9000311a:	9300      	str	r3, [sp, #0]
9000311c:	462a      	mov	r2, r5
9000311e:	4b16      	ldr	r3, [pc, #88]	; (90003178 <_vfiprintf_r+0x258>)
90003120:	a904      	add	r1, sp, #16
90003122:	4630      	mov	r0, r6
90003124:	f3af 8000 	nop.w
90003128:	4607      	mov	r7, r0
9000312a:	1c78      	adds	r0, r7, #1
9000312c:	d1d6      	bne.n	900030dc <_vfiprintf_r+0x1bc>
9000312e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
90003130:	07d9      	lsls	r1, r3, #31
90003132:	d405      	bmi.n	90003140 <_vfiprintf_r+0x220>
90003134:	89ab      	ldrh	r3, [r5, #12]
90003136:	059a      	lsls	r2, r3, #22
90003138:	d402      	bmi.n	90003140 <_vfiprintf_r+0x220>
9000313a:	6da8      	ldr	r0, [r5, #88]	; 0x58
9000313c:	f7ff fe6b 	bl	90002e16 <__retarget_lock_release_recursive>
90003140:	89ab      	ldrh	r3, [r5, #12]
90003142:	065b      	lsls	r3, r3, #25
90003144:	f53f af12 	bmi.w	90002f6c <_vfiprintf_r+0x4c>
90003148:	9809      	ldr	r0, [sp, #36]	; 0x24
9000314a:	e711      	b.n	90002f70 <_vfiprintf_r+0x50>
9000314c:	ab03      	add	r3, sp, #12
9000314e:	9300      	str	r3, [sp, #0]
90003150:	462a      	mov	r2, r5
90003152:	4b09      	ldr	r3, [pc, #36]	; (90003178 <_vfiprintf_r+0x258>)
90003154:	a904      	add	r1, sp, #16
90003156:	4630      	mov	r0, r6
90003158:	f000 f880 	bl	9000325c <_printf_i>
9000315c:	e7e4      	b.n	90003128 <_vfiprintf_r+0x208>
9000315e:	bf00      	nop
90003160:	900078e4 	.word	0x900078e4
90003164:	90007904 	.word	0x90007904
90003168:	900078c4 	.word	0x900078c4
9000316c:	90007924 	.word	0x90007924
90003170:	9000792e 	.word	0x9000792e
90003174:	00000000 	.word	0x00000000
90003178:	90002efb 	.word	0x90002efb
9000317c:	9000792a 	.word	0x9000792a

90003180 <_printf_common>:
90003180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
90003184:	4616      	mov	r6, r2
90003186:	4699      	mov	r9, r3
90003188:	688a      	ldr	r2, [r1, #8]
9000318a:	690b      	ldr	r3, [r1, #16]
9000318c:	f8dd 8020 	ldr.w	r8, [sp, #32]
90003190:	4293      	cmp	r3, r2
90003192:	bfb8      	it	lt
90003194:	4613      	movlt	r3, r2
90003196:	6033      	str	r3, [r6, #0]
90003198:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
9000319c:	4607      	mov	r7, r0
9000319e:	460c      	mov	r4, r1
900031a0:	b10a      	cbz	r2, 900031a6 <_printf_common+0x26>
900031a2:	3301      	adds	r3, #1
900031a4:	6033      	str	r3, [r6, #0]
900031a6:	6823      	ldr	r3, [r4, #0]
900031a8:	0699      	lsls	r1, r3, #26
900031aa:	bf42      	ittt	mi
900031ac:	6833      	ldrmi	r3, [r6, #0]
900031ae:	3302      	addmi	r3, #2
900031b0:	6033      	strmi	r3, [r6, #0]
900031b2:	6825      	ldr	r5, [r4, #0]
900031b4:	f015 0506 	ands.w	r5, r5, #6
900031b8:	d106      	bne.n	900031c8 <_printf_common+0x48>
900031ba:	f104 0a19 	add.w	sl, r4, #25
900031be:	68e3      	ldr	r3, [r4, #12]
900031c0:	6832      	ldr	r2, [r6, #0]
900031c2:	1a9b      	subs	r3, r3, r2
900031c4:	42ab      	cmp	r3, r5
900031c6:	dc26      	bgt.n	90003216 <_printf_common+0x96>
900031c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
900031cc:	1e13      	subs	r3, r2, #0
900031ce:	6822      	ldr	r2, [r4, #0]
900031d0:	bf18      	it	ne
900031d2:	2301      	movne	r3, #1
900031d4:	0692      	lsls	r2, r2, #26
900031d6:	d42b      	bmi.n	90003230 <_printf_common+0xb0>
900031d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
900031dc:	4649      	mov	r1, r9
900031de:	4638      	mov	r0, r7
900031e0:	47c0      	blx	r8
900031e2:	3001      	adds	r0, #1
900031e4:	d01e      	beq.n	90003224 <_printf_common+0xa4>
900031e6:	6823      	ldr	r3, [r4, #0]
900031e8:	68e5      	ldr	r5, [r4, #12]
900031ea:	6832      	ldr	r2, [r6, #0]
900031ec:	f003 0306 	and.w	r3, r3, #6
900031f0:	2b04      	cmp	r3, #4
900031f2:	bf08      	it	eq
900031f4:	1aad      	subeq	r5, r5, r2
900031f6:	68a3      	ldr	r3, [r4, #8]
900031f8:	6922      	ldr	r2, [r4, #16]
900031fa:	bf0c      	ite	eq
900031fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
90003200:	2500      	movne	r5, #0
90003202:	4293      	cmp	r3, r2
90003204:	bfc4      	itt	gt
90003206:	1a9b      	subgt	r3, r3, r2
90003208:	18ed      	addgt	r5, r5, r3
9000320a:	2600      	movs	r6, #0
9000320c:	341a      	adds	r4, #26
9000320e:	42b5      	cmp	r5, r6
90003210:	d11a      	bne.n	90003248 <_printf_common+0xc8>
90003212:	2000      	movs	r0, #0
90003214:	e008      	b.n	90003228 <_printf_common+0xa8>
90003216:	2301      	movs	r3, #1
90003218:	4652      	mov	r2, sl
9000321a:	4649      	mov	r1, r9
9000321c:	4638      	mov	r0, r7
9000321e:	47c0      	blx	r8
90003220:	3001      	adds	r0, #1
90003222:	d103      	bne.n	9000322c <_printf_common+0xac>
90003224:	f04f 30ff 	mov.w	r0, #4294967295
90003228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
9000322c:	3501      	adds	r5, #1
9000322e:	e7c6      	b.n	900031be <_printf_common+0x3e>
90003230:	18e1      	adds	r1, r4, r3
90003232:	1c5a      	adds	r2, r3, #1
90003234:	2030      	movs	r0, #48	; 0x30
90003236:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
9000323a:	4422      	add	r2, r4
9000323c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
90003240:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
90003244:	3302      	adds	r3, #2
90003246:	e7c7      	b.n	900031d8 <_printf_common+0x58>
90003248:	2301      	movs	r3, #1
9000324a:	4622      	mov	r2, r4
9000324c:	4649      	mov	r1, r9
9000324e:	4638      	mov	r0, r7
90003250:	47c0      	blx	r8
90003252:	3001      	adds	r0, #1
90003254:	d0e6      	beq.n	90003224 <_printf_common+0xa4>
90003256:	3601      	adds	r6, #1
90003258:	e7d9      	b.n	9000320e <_printf_common+0x8e>
	...

9000325c <_printf_i>:
9000325c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
90003260:	460c      	mov	r4, r1
90003262:	4691      	mov	r9, r2
90003264:	7e27      	ldrb	r7, [r4, #24]
90003266:	990c      	ldr	r1, [sp, #48]	; 0x30
90003268:	2f78      	cmp	r7, #120	; 0x78
9000326a:	4680      	mov	r8, r0
9000326c:	469a      	mov	sl, r3
9000326e:	f104 0243 	add.w	r2, r4, #67	; 0x43
90003272:	d807      	bhi.n	90003284 <_printf_i+0x28>
90003274:	2f62      	cmp	r7, #98	; 0x62
90003276:	d80a      	bhi.n	9000328e <_printf_i+0x32>
90003278:	2f00      	cmp	r7, #0
9000327a:	f000 80d8 	beq.w	9000342e <_printf_i+0x1d2>
9000327e:	2f58      	cmp	r7, #88	; 0x58
90003280:	f000 80a3 	beq.w	900033ca <_printf_i+0x16e>
90003284:	f104 0642 	add.w	r6, r4, #66	; 0x42
90003288:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
9000328c:	e03a      	b.n	90003304 <_printf_i+0xa8>
9000328e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
90003292:	2b15      	cmp	r3, #21
90003294:	d8f6      	bhi.n	90003284 <_printf_i+0x28>
90003296:	a001      	add	r0, pc, #4	; (adr r0, 9000329c <_printf_i+0x40>)
90003298:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
9000329c:	900032f5 	.word	0x900032f5
900032a0:	90003309 	.word	0x90003309
900032a4:	90003285 	.word	0x90003285
900032a8:	90003285 	.word	0x90003285
900032ac:	90003285 	.word	0x90003285
900032b0:	90003285 	.word	0x90003285
900032b4:	90003309 	.word	0x90003309
900032b8:	90003285 	.word	0x90003285
900032bc:	90003285 	.word	0x90003285
900032c0:	90003285 	.word	0x90003285
900032c4:	90003285 	.word	0x90003285
900032c8:	90003415 	.word	0x90003415
900032cc:	90003339 	.word	0x90003339
900032d0:	900033f7 	.word	0x900033f7
900032d4:	90003285 	.word	0x90003285
900032d8:	90003285 	.word	0x90003285
900032dc:	90003437 	.word	0x90003437
900032e0:	90003285 	.word	0x90003285
900032e4:	90003339 	.word	0x90003339
900032e8:	90003285 	.word	0x90003285
900032ec:	90003285 	.word	0x90003285
900032f0:	900033ff 	.word	0x900033ff
900032f4:	680b      	ldr	r3, [r1, #0]
900032f6:	1d1a      	adds	r2, r3, #4
900032f8:	681b      	ldr	r3, [r3, #0]
900032fa:	600a      	str	r2, [r1, #0]
900032fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
90003300:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
90003304:	2301      	movs	r3, #1
90003306:	e0a3      	b.n	90003450 <_printf_i+0x1f4>
90003308:	6825      	ldr	r5, [r4, #0]
9000330a:	6808      	ldr	r0, [r1, #0]
9000330c:	062e      	lsls	r6, r5, #24
9000330e:	f100 0304 	add.w	r3, r0, #4
90003312:	d50a      	bpl.n	9000332a <_printf_i+0xce>
90003314:	6805      	ldr	r5, [r0, #0]
90003316:	600b      	str	r3, [r1, #0]
90003318:	2d00      	cmp	r5, #0
9000331a:	da03      	bge.n	90003324 <_printf_i+0xc8>
9000331c:	232d      	movs	r3, #45	; 0x2d
9000331e:	426d      	negs	r5, r5
90003320:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
90003324:	485e      	ldr	r0, [pc, #376]	; (900034a0 <_printf_i+0x244>)
90003326:	230a      	movs	r3, #10
90003328:	e019      	b.n	9000335e <_printf_i+0x102>
9000332a:	f015 0f40 	tst.w	r5, #64	; 0x40
9000332e:	6805      	ldr	r5, [r0, #0]
90003330:	600b      	str	r3, [r1, #0]
90003332:	bf18      	it	ne
90003334:	b22d      	sxthne	r5, r5
90003336:	e7ef      	b.n	90003318 <_printf_i+0xbc>
90003338:	680b      	ldr	r3, [r1, #0]
9000333a:	6825      	ldr	r5, [r4, #0]
9000333c:	1d18      	adds	r0, r3, #4
9000333e:	6008      	str	r0, [r1, #0]
90003340:	0628      	lsls	r0, r5, #24
90003342:	d501      	bpl.n	90003348 <_printf_i+0xec>
90003344:	681d      	ldr	r5, [r3, #0]
90003346:	e002      	b.n	9000334e <_printf_i+0xf2>
90003348:	0669      	lsls	r1, r5, #25
9000334a:	d5fb      	bpl.n	90003344 <_printf_i+0xe8>
9000334c:	881d      	ldrh	r5, [r3, #0]
9000334e:	4854      	ldr	r0, [pc, #336]	; (900034a0 <_printf_i+0x244>)
90003350:	2f6f      	cmp	r7, #111	; 0x6f
90003352:	bf0c      	ite	eq
90003354:	2308      	moveq	r3, #8
90003356:	230a      	movne	r3, #10
90003358:	2100      	movs	r1, #0
9000335a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
9000335e:	6866      	ldr	r6, [r4, #4]
90003360:	60a6      	str	r6, [r4, #8]
90003362:	2e00      	cmp	r6, #0
90003364:	bfa2      	ittt	ge
90003366:	6821      	ldrge	r1, [r4, #0]
90003368:	f021 0104 	bicge.w	r1, r1, #4
9000336c:	6021      	strge	r1, [r4, #0]
9000336e:	b90d      	cbnz	r5, 90003374 <_printf_i+0x118>
90003370:	2e00      	cmp	r6, #0
90003372:	d04d      	beq.n	90003410 <_printf_i+0x1b4>
90003374:	4616      	mov	r6, r2
90003376:	fbb5 f1f3 	udiv	r1, r5, r3
9000337a:	fb03 5711 	mls	r7, r3, r1, r5
9000337e:	5dc7      	ldrb	r7, [r0, r7]
90003380:	f806 7d01 	strb.w	r7, [r6, #-1]!
90003384:	462f      	mov	r7, r5
90003386:	42bb      	cmp	r3, r7
90003388:	460d      	mov	r5, r1
9000338a:	d9f4      	bls.n	90003376 <_printf_i+0x11a>
9000338c:	2b08      	cmp	r3, #8
9000338e:	d10b      	bne.n	900033a8 <_printf_i+0x14c>
90003390:	6823      	ldr	r3, [r4, #0]
90003392:	07df      	lsls	r7, r3, #31
90003394:	d508      	bpl.n	900033a8 <_printf_i+0x14c>
90003396:	6923      	ldr	r3, [r4, #16]
90003398:	6861      	ldr	r1, [r4, #4]
9000339a:	4299      	cmp	r1, r3
9000339c:	bfde      	ittt	le
9000339e:	2330      	movle	r3, #48	; 0x30
900033a0:	f806 3c01 	strble.w	r3, [r6, #-1]
900033a4:	f106 36ff 	addle.w	r6, r6, #4294967295
900033a8:	1b92      	subs	r2, r2, r6
900033aa:	6122      	str	r2, [r4, #16]
900033ac:	f8cd a000 	str.w	sl, [sp]
900033b0:	464b      	mov	r3, r9
900033b2:	aa03      	add	r2, sp, #12
900033b4:	4621      	mov	r1, r4
900033b6:	4640      	mov	r0, r8
900033b8:	f7ff fee2 	bl	90003180 <_printf_common>
900033bc:	3001      	adds	r0, #1
900033be:	d14c      	bne.n	9000345a <_printf_i+0x1fe>
900033c0:	f04f 30ff 	mov.w	r0, #4294967295
900033c4:	b004      	add	sp, #16
900033c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
900033ca:	4835      	ldr	r0, [pc, #212]	; (900034a0 <_printf_i+0x244>)
900033cc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
900033d0:	6823      	ldr	r3, [r4, #0]
900033d2:	680e      	ldr	r6, [r1, #0]
900033d4:	061f      	lsls	r7, r3, #24
900033d6:	f856 5b04 	ldr.w	r5, [r6], #4
900033da:	600e      	str	r6, [r1, #0]
900033dc:	d514      	bpl.n	90003408 <_printf_i+0x1ac>
900033de:	07d9      	lsls	r1, r3, #31
900033e0:	bf44      	itt	mi
900033e2:	f043 0320 	orrmi.w	r3, r3, #32
900033e6:	6023      	strmi	r3, [r4, #0]
900033e8:	b91d      	cbnz	r5, 900033f2 <_printf_i+0x196>
900033ea:	6823      	ldr	r3, [r4, #0]
900033ec:	f023 0320 	bic.w	r3, r3, #32
900033f0:	6023      	str	r3, [r4, #0]
900033f2:	2310      	movs	r3, #16
900033f4:	e7b0      	b.n	90003358 <_printf_i+0xfc>
900033f6:	6823      	ldr	r3, [r4, #0]
900033f8:	f043 0320 	orr.w	r3, r3, #32
900033fc:	6023      	str	r3, [r4, #0]
900033fe:	2378      	movs	r3, #120	; 0x78
90003400:	4828      	ldr	r0, [pc, #160]	; (900034a4 <_printf_i+0x248>)
90003402:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
90003406:	e7e3      	b.n	900033d0 <_printf_i+0x174>
90003408:	065e      	lsls	r6, r3, #25
9000340a:	bf48      	it	mi
9000340c:	b2ad      	uxthmi	r5, r5
9000340e:	e7e6      	b.n	900033de <_printf_i+0x182>
90003410:	4616      	mov	r6, r2
90003412:	e7bb      	b.n	9000338c <_printf_i+0x130>
90003414:	680b      	ldr	r3, [r1, #0]
90003416:	6826      	ldr	r6, [r4, #0]
90003418:	6960      	ldr	r0, [r4, #20]
9000341a:	1d1d      	adds	r5, r3, #4
9000341c:	600d      	str	r5, [r1, #0]
9000341e:	0635      	lsls	r5, r6, #24
90003420:	681b      	ldr	r3, [r3, #0]
90003422:	d501      	bpl.n	90003428 <_printf_i+0x1cc>
90003424:	6018      	str	r0, [r3, #0]
90003426:	e002      	b.n	9000342e <_printf_i+0x1d2>
90003428:	0671      	lsls	r1, r6, #25
9000342a:	d5fb      	bpl.n	90003424 <_printf_i+0x1c8>
9000342c:	8018      	strh	r0, [r3, #0]
9000342e:	2300      	movs	r3, #0
90003430:	6123      	str	r3, [r4, #16]
90003432:	4616      	mov	r6, r2
90003434:	e7ba      	b.n	900033ac <_printf_i+0x150>
90003436:	680b      	ldr	r3, [r1, #0]
90003438:	1d1a      	adds	r2, r3, #4
9000343a:	600a      	str	r2, [r1, #0]
9000343c:	681e      	ldr	r6, [r3, #0]
9000343e:	6862      	ldr	r2, [r4, #4]
90003440:	2100      	movs	r1, #0
90003442:	4630      	mov	r0, r6
90003444:	f7fc fee4 	bl	90000210 <memchr>
90003448:	b108      	cbz	r0, 9000344e <_printf_i+0x1f2>
9000344a:	1b80      	subs	r0, r0, r6
9000344c:	6060      	str	r0, [r4, #4]
9000344e:	6863      	ldr	r3, [r4, #4]
90003450:	6123      	str	r3, [r4, #16]
90003452:	2300      	movs	r3, #0
90003454:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
90003458:	e7a8      	b.n	900033ac <_printf_i+0x150>
9000345a:	6923      	ldr	r3, [r4, #16]
9000345c:	4632      	mov	r2, r6
9000345e:	4649      	mov	r1, r9
90003460:	4640      	mov	r0, r8
90003462:	47d0      	blx	sl
90003464:	3001      	adds	r0, #1
90003466:	d0ab      	beq.n	900033c0 <_printf_i+0x164>
90003468:	6823      	ldr	r3, [r4, #0]
9000346a:	079b      	lsls	r3, r3, #30
9000346c:	d413      	bmi.n	90003496 <_printf_i+0x23a>
9000346e:	68e0      	ldr	r0, [r4, #12]
90003470:	9b03      	ldr	r3, [sp, #12]
90003472:	4298      	cmp	r0, r3
90003474:	bfb8      	it	lt
90003476:	4618      	movlt	r0, r3
90003478:	e7a4      	b.n	900033c4 <_printf_i+0x168>
9000347a:	2301      	movs	r3, #1
9000347c:	4632      	mov	r2, r6
9000347e:	4649      	mov	r1, r9
90003480:	4640      	mov	r0, r8
90003482:	47d0      	blx	sl
90003484:	3001      	adds	r0, #1
90003486:	d09b      	beq.n	900033c0 <_printf_i+0x164>
90003488:	3501      	adds	r5, #1
9000348a:	68e3      	ldr	r3, [r4, #12]
9000348c:	9903      	ldr	r1, [sp, #12]
9000348e:	1a5b      	subs	r3, r3, r1
90003490:	42ab      	cmp	r3, r5
90003492:	dcf2      	bgt.n	9000347a <_printf_i+0x21e>
90003494:	e7eb      	b.n	9000346e <_printf_i+0x212>
90003496:	2500      	movs	r5, #0
90003498:	f104 0619 	add.w	r6, r4, #25
9000349c:	e7f5      	b.n	9000348a <_printf_i+0x22e>
9000349e:	bf00      	nop
900034a0:	90007935 	.word	0x90007935
900034a4:	90007946 	.word	0x90007946

900034a8 <_sbrk_r>:
900034a8:	b538      	push	{r3, r4, r5, lr}
900034aa:	4d06      	ldr	r5, [pc, #24]	; (900034c4 <_sbrk_r+0x1c>)
900034ac:	2300      	movs	r3, #0
900034ae:	4604      	mov	r4, r0
900034b0:	4608      	mov	r0, r1
900034b2:	602b      	str	r3, [r5, #0]
900034b4:	f7ff f90e 	bl	900026d4 <_sbrk>
900034b8:	1c43      	adds	r3, r0, #1
900034ba:	d102      	bne.n	900034c2 <_sbrk_r+0x1a>
900034bc:	682b      	ldr	r3, [r5, #0]
900034be:	b103      	cbz	r3, 900034c2 <_sbrk_r+0x1a>
900034c0:	6023      	str	r3, [r4, #0]
900034c2:	bd38      	pop	{r3, r4, r5, pc}
900034c4:	200051c0 	.word	0x200051c0

900034c8 <__sread>:
900034c8:	b510      	push	{r4, lr}
900034ca:	460c      	mov	r4, r1
900034cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
900034d0:	f000 fab4 	bl	90003a3c <_read_r>
900034d4:	2800      	cmp	r0, #0
900034d6:	bfab      	itete	ge
900034d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
900034da:	89a3      	ldrhlt	r3, [r4, #12]
900034dc:	181b      	addge	r3, r3, r0
900034de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
900034e2:	bfac      	ite	ge
900034e4:	6563      	strge	r3, [r4, #84]	; 0x54
900034e6:	81a3      	strhlt	r3, [r4, #12]
900034e8:	bd10      	pop	{r4, pc}

900034ea <__swrite>:
900034ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
900034ee:	461f      	mov	r7, r3
900034f0:	898b      	ldrh	r3, [r1, #12]
900034f2:	05db      	lsls	r3, r3, #23
900034f4:	4605      	mov	r5, r0
900034f6:	460c      	mov	r4, r1
900034f8:	4616      	mov	r6, r2
900034fa:	d505      	bpl.n	90003508 <__swrite+0x1e>
900034fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
90003500:	2302      	movs	r3, #2
90003502:	2200      	movs	r2, #0
90003504:	f000 f9c8 	bl	90003898 <_lseek_r>
90003508:	89a3      	ldrh	r3, [r4, #12]
9000350a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
9000350e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
90003512:	81a3      	strh	r3, [r4, #12]
90003514:	4632      	mov	r2, r6
90003516:	463b      	mov	r3, r7
90003518:	4628      	mov	r0, r5
9000351a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
9000351e:	f000 b869 	b.w	900035f4 <_write_r>

90003522 <__sseek>:
90003522:	b510      	push	{r4, lr}
90003524:	460c      	mov	r4, r1
90003526:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
9000352a:	f000 f9b5 	bl	90003898 <_lseek_r>
9000352e:	1c43      	adds	r3, r0, #1
90003530:	89a3      	ldrh	r3, [r4, #12]
90003532:	bf15      	itete	ne
90003534:	6560      	strne	r0, [r4, #84]	; 0x54
90003536:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
9000353a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
9000353e:	81a3      	strheq	r3, [r4, #12]
90003540:	bf18      	it	ne
90003542:	81a3      	strhne	r3, [r4, #12]
90003544:	bd10      	pop	{r4, pc}

90003546 <__sclose>:
90003546:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
9000354a:	f000 b8d3 	b.w	900036f4 <_close_r>
	...

90003550 <__swbuf_r>:
90003550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
90003552:	460e      	mov	r6, r1
90003554:	4614      	mov	r4, r2
90003556:	4605      	mov	r5, r0
90003558:	b118      	cbz	r0, 90003562 <__swbuf_r+0x12>
9000355a:	6983      	ldr	r3, [r0, #24]
9000355c:	b90b      	cbnz	r3, 90003562 <__swbuf_r+0x12>
9000355e:	f7ff fbbb 	bl	90002cd8 <__sinit>
90003562:	4b21      	ldr	r3, [pc, #132]	; (900035e8 <__swbuf_r+0x98>)
90003564:	429c      	cmp	r4, r3
90003566:	d12b      	bne.n	900035c0 <__swbuf_r+0x70>
90003568:	686c      	ldr	r4, [r5, #4]
9000356a:	69a3      	ldr	r3, [r4, #24]
9000356c:	60a3      	str	r3, [r4, #8]
9000356e:	89a3      	ldrh	r3, [r4, #12]
90003570:	071a      	lsls	r2, r3, #28
90003572:	d52f      	bpl.n	900035d4 <__swbuf_r+0x84>
90003574:	6923      	ldr	r3, [r4, #16]
90003576:	b36b      	cbz	r3, 900035d4 <__swbuf_r+0x84>
90003578:	6923      	ldr	r3, [r4, #16]
9000357a:	6820      	ldr	r0, [r4, #0]
9000357c:	1ac0      	subs	r0, r0, r3
9000357e:	6963      	ldr	r3, [r4, #20]
90003580:	b2f6      	uxtb	r6, r6
90003582:	4283      	cmp	r3, r0
90003584:	4637      	mov	r7, r6
90003586:	dc04      	bgt.n	90003592 <__swbuf_r+0x42>
90003588:	4621      	mov	r1, r4
9000358a:	4628      	mov	r0, r5
9000358c:	f000 f948 	bl	90003820 <_fflush_r>
90003590:	bb30      	cbnz	r0, 900035e0 <__swbuf_r+0x90>
90003592:	68a3      	ldr	r3, [r4, #8]
90003594:	3b01      	subs	r3, #1
90003596:	60a3      	str	r3, [r4, #8]
90003598:	6823      	ldr	r3, [r4, #0]
9000359a:	1c5a      	adds	r2, r3, #1
9000359c:	6022      	str	r2, [r4, #0]
9000359e:	701e      	strb	r6, [r3, #0]
900035a0:	6963      	ldr	r3, [r4, #20]
900035a2:	3001      	adds	r0, #1
900035a4:	4283      	cmp	r3, r0
900035a6:	d004      	beq.n	900035b2 <__swbuf_r+0x62>
900035a8:	89a3      	ldrh	r3, [r4, #12]
900035aa:	07db      	lsls	r3, r3, #31
900035ac:	d506      	bpl.n	900035bc <__swbuf_r+0x6c>
900035ae:	2e0a      	cmp	r6, #10
900035b0:	d104      	bne.n	900035bc <__swbuf_r+0x6c>
900035b2:	4621      	mov	r1, r4
900035b4:	4628      	mov	r0, r5
900035b6:	f000 f933 	bl	90003820 <_fflush_r>
900035ba:	b988      	cbnz	r0, 900035e0 <__swbuf_r+0x90>
900035bc:	4638      	mov	r0, r7
900035be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
900035c0:	4b0a      	ldr	r3, [pc, #40]	; (900035ec <__swbuf_r+0x9c>)
900035c2:	429c      	cmp	r4, r3
900035c4:	d101      	bne.n	900035ca <__swbuf_r+0x7a>
900035c6:	68ac      	ldr	r4, [r5, #8]
900035c8:	e7cf      	b.n	9000356a <__swbuf_r+0x1a>
900035ca:	4b09      	ldr	r3, [pc, #36]	; (900035f0 <__swbuf_r+0xa0>)
900035cc:	429c      	cmp	r4, r3
900035ce:	bf08      	it	eq
900035d0:	68ec      	ldreq	r4, [r5, #12]
900035d2:	e7ca      	b.n	9000356a <__swbuf_r+0x1a>
900035d4:	4621      	mov	r1, r4
900035d6:	4628      	mov	r0, r5
900035d8:	f000 f81e 	bl	90003618 <__swsetup_r>
900035dc:	2800      	cmp	r0, #0
900035de:	d0cb      	beq.n	90003578 <__swbuf_r+0x28>
900035e0:	f04f 37ff 	mov.w	r7, #4294967295
900035e4:	e7ea      	b.n	900035bc <__swbuf_r+0x6c>
900035e6:	bf00      	nop
900035e8:	900078e4 	.word	0x900078e4
900035ec:	90007904 	.word	0x90007904
900035f0:	900078c4 	.word	0x900078c4

900035f4 <_write_r>:
900035f4:	b538      	push	{r3, r4, r5, lr}
900035f6:	4d07      	ldr	r5, [pc, #28]	; (90003614 <_write_r+0x20>)
900035f8:	4604      	mov	r4, r0
900035fa:	4608      	mov	r0, r1
900035fc:	4611      	mov	r1, r2
900035fe:	2200      	movs	r2, #0
90003600:	602a      	str	r2, [r5, #0]
90003602:	461a      	mov	r2, r3
90003604:	f7ff f858 	bl	900026b8 <_write>
90003608:	1c43      	adds	r3, r0, #1
9000360a:	d102      	bne.n	90003612 <_write_r+0x1e>
9000360c:	682b      	ldr	r3, [r5, #0]
9000360e:	b103      	cbz	r3, 90003612 <_write_r+0x1e>
90003610:	6023      	str	r3, [r4, #0]
90003612:	bd38      	pop	{r3, r4, r5, pc}
90003614:	200051c0 	.word	0x200051c0

90003618 <__swsetup_r>:
90003618:	4b32      	ldr	r3, [pc, #200]	; (900036e4 <__swsetup_r+0xcc>)
9000361a:	b570      	push	{r4, r5, r6, lr}
9000361c:	681d      	ldr	r5, [r3, #0]
9000361e:	4606      	mov	r6, r0
90003620:	460c      	mov	r4, r1
90003622:	b125      	cbz	r5, 9000362e <__swsetup_r+0x16>
90003624:	69ab      	ldr	r3, [r5, #24]
90003626:	b913      	cbnz	r3, 9000362e <__swsetup_r+0x16>
90003628:	4628      	mov	r0, r5
9000362a:	f7ff fb55 	bl	90002cd8 <__sinit>
9000362e:	4b2e      	ldr	r3, [pc, #184]	; (900036e8 <__swsetup_r+0xd0>)
90003630:	429c      	cmp	r4, r3
90003632:	d10f      	bne.n	90003654 <__swsetup_r+0x3c>
90003634:	686c      	ldr	r4, [r5, #4]
90003636:	89a3      	ldrh	r3, [r4, #12]
90003638:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
9000363c:	0719      	lsls	r1, r3, #28
9000363e:	d42c      	bmi.n	9000369a <__swsetup_r+0x82>
90003640:	06dd      	lsls	r5, r3, #27
90003642:	d411      	bmi.n	90003668 <__swsetup_r+0x50>
90003644:	2309      	movs	r3, #9
90003646:	6033      	str	r3, [r6, #0]
90003648:	f042 0340 	orr.w	r3, r2, #64	; 0x40
9000364c:	81a3      	strh	r3, [r4, #12]
9000364e:	f04f 30ff 	mov.w	r0, #4294967295
90003652:	e03e      	b.n	900036d2 <__swsetup_r+0xba>
90003654:	4b25      	ldr	r3, [pc, #148]	; (900036ec <__swsetup_r+0xd4>)
90003656:	429c      	cmp	r4, r3
90003658:	d101      	bne.n	9000365e <__swsetup_r+0x46>
9000365a:	68ac      	ldr	r4, [r5, #8]
9000365c:	e7eb      	b.n	90003636 <__swsetup_r+0x1e>
9000365e:	4b24      	ldr	r3, [pc, #144]	; (900036f0 <__swsetup_r+0xd8>)
90003660:	429c      	cmp	r4, r3
90003662:	bf08      	it	eq
90003664:	68ec      	ldreq	r4, [r5, #12]
90003666:	e7e6      	b.n	90003636 <__swsetup_r+0x1e>
90003668:	0758      	lsls	r0, r3, #29
9000366a:	d512      	bpl.n	90003692 <__swsetup_r+0x7a>
9000366c:	6b61      	ldr	r1, [r4, #52]	; 0x34
9000366e:	b141      	cbz	r1, 90003682 <__swsetup_r+0x6a>
90003670:	f104 0344 	add.w	r3, r4, #68	; 0x44
90003674:	4299      	cmp	r1, r3
90003676:	d002      	beq.n	9000367e <__swsetup_r+0x66>
90003678:	4630      	mov	r0, r6
9000367a:	f000 f98f 	bl	9000399c <_free_r>
9000367e:	2300      	movs	r3, #0
90003680:	6363      	str	r3, [r4, #52]	; 0x34
90003682:	89a3      	ldrh	r3, [r4, #12]
90003684:	f023 0324 	bic.w	r3, r3, #36	; 0x24
90003688:	81a3      	strh	r3, [r4, #12]
9000368a:	2300      	movs	r3, #0
9000368c:	6063      	str	r3, [r4, #4]
9000368e:	6923      	ldr	r3, [r4, #16]
90003690:	6023      	str	r3, [r4, #0]
90003692:	89a3      	ldrh	r3, [r4, #12]
90003694:	f043 0308 	orr.w	r3, r3, #8
90003698:	81a3      	strh	r3, [r4, #12]
9000369a:	6923      	ldr	r3, [r4, #16]
9000369c:	b94b      	cbnz	r3, 900036b2 <__swsetup_r+0x9a>
9000369e:	89a3      	ldrh	r3, [r4, #12]
900036a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
900036a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
900036a8:	d003      	beq.n	900036b2 <__swsetup_r+0x9a>
900036aa:	4621      	mov	r1, r4
900036ac:	4630      	mov	r0, r6
900036ae:	f000 f929 	bl	90003904 <__smakebuf_r>
900036b2:	89a0      	ldrh	r0, [r4, #12]
900036b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
900036b8:	f010 0301 	ands.w	r3, r0, #1
900036bc:	d00a      	beq.n	900036d4 <__swsetup_r+0xbc>
900036be:	2300      	movs	r3, #0
900036c0:	60a3      	str	r3, [r4, #8]
900036c2:	6963      	ldr	r3, [r4, #20]
900036c4:	425b      	negs	r3, r3
900036c6:	61a3      	str	r3, [r4, #24]
900036c8:	6923      	ldr	r3, [r4, #16]
900036ca:	b943      	cbnz	r3, 900036de <__swsetup_r+0xc6>
900036cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
900036d0:	d1ba      	bne.n	90003648 <__swsetup_r+0x30>
900036d2:	bd70      	pop	{r4, r5, r6, pc}
900036d4:	0781      	lsls	r1, r0, #30
900036d6:	bf58      	it	pl
900036d8:	6963      	ldrpl	r3, [r4, #20]
900036da:	60a3      	str	r3, [r4, #8]
900036dc:	e7f4      	b.n	900036c8 <__swsetup_r+0xb0>
900036de:	2000      	movs	r0, #0
900036e0:	e7f7      	b.n	900036d2 <__swsetup_r+0xba>
900036e2:	bf00      	nop
900036e4:	20000038 	.word	0x20000038
900036e8:	900078e4 	.word	0x900078e4
900036ec:	90007904 	.word	0x90007904
900036f0:	900078c4 	.word	0x900078c4

900036f4 <_close_r>:
900036f4:	b538      	push	{r3, r4, r5, lr}
900036f6:	4d06      	ldr	r5, [pc, #24]	; (90003710 <_close_r+0x1c>)
900036f8:	2300      	movs	r3, #0
900036fa:	4604      	mov	r4, r0
900036fc:	4608      	mov	r0, r1
900036fe:	602b      	str	r3, [r5, #0]
90003700:	f7ff f802 	bl	90002708 <_close>
90003704:	1c43      	adds	r3, r0, #1
90003706:	d102      	bne.n	9000370e <_close_r+0x1a>
90003708:	682b      	ldr	r3, [r5, #0]
9000370a:	b103      	cbz	r3, 9000370e <_close_r+0x1a>
9000370c:	6023      	str	r3, [r4, #0]
9000370e:	bd38      	pop	{r3, r4, r5, pc}
90003710:	200051c0 	.word	0x200051c0

90003714 <__sflush_r>:
90003714:	898a      	ldrh	r2, [r1, #12]
90003716:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
9000371a:	4605      	mov	r5, r0
9000371c:	0710      	lsls	r0, r2, #28
9000371e:	460c      	mov	r4, r1
90003720:	d458      	bmi.n	900037d4 <__sflush_r+0xc0>
90003722:	684b      	ldr	r3, [r1, #4]
90003724:	2b00      	cmp	r3, #0
90003726:	dc05      	bgt.n	90003734 <__sflush_r+0x20>
90003728:	6c0b      	ldr	r3, [r1, #64]	; 0x40
9000372a:	2b00      	cmp	r3, #0
9000372c:	dc02      	bgt.n	90003734 <__sflush_r+0x20>
9000372e:	2000      	movs	r0, #0
90003730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
90003734:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
90003736:	2e00      	cmp	r6, #0
90003738:	d0f9      	beq.n	9000372e <__sflush_r+0x1a>
9000373a:	2300      	movs	r3, #0
9000373c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
90003740:	682f      	ldr	r7, [r5, #0]
90003742:	602b      	str	r3, [r5, #0]
90003744:	d032      	beq.n	900037ac <__sflush_r+0x98>
90003746:	6d60      	ldr	r0, [r4, #84]	; 0x54
90003748:	89a3      	ldrh	r3, [r4, #12]
9000374a:	075a      	lsls	r2, r3, #29
9000374c:	d505      	bpl.n	9000375a <__sflush_r+0x46>
9000374e:	6863      	ldr	r3, [r4, #4]
90003750:	1ac0      	subs	r0, r0, r3
90003752:	6b63      	ldr	r3, [r4, #52]	; 0x34
90003754:	b10b      	cbz	r3, 9000375a <__sflush_r+0x46>
90003756:	6c23      	ldr	r3, [r4, #64]	; 0x40
90003758:	1ac0      	subs	r0, r0, r3
9000375a:	2300      	movs	r3, #0
9000375c:	4602      	mov	r2, r0
9000375e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
90003760:	6a21      	ldr	r1, [r4, #32]
90003762:	4628      	mov	r0, r5
90003764:	47b0      	blx	r6
90003766:	1c43      	adds	r3, r0, #1
90003768:	89a3      	ldrh	r3, [r4, #12]
9000376a:	d106      	bne.n	9000377a <__sflush_r+0x66>
9000376c:	6829      	ldr	r1, [r5, #0]
9000376e:	291d      	cmp	r1, #29
90003770:	d82c      	bhi.n	900037cc <__sflush_r+0xb8>
90003772:	4a2a      	ldr	r2, [pc, #168]	; (9000381c <__sflush_r+0x108>)
90003774:	40ca      	lsrs	r2, r1
90003776:	07d6      	lsls	r6, r2, #31
90003778:	d528      	bpl.n	900037cc <__sflush_r+0xb8>
9000377a:	2200      	movs	r2, #0
9000377c:	6062      	str	r2, [r4, #4]
9000377e:	04d9      	lsls	r1, r3, #19
90003780:	6922      	ldr	r2, [r4, #16]
90003782:	6022      	str	r2, [r4, #0]
90003784:	d504      	bpl.n	90003790 <__sflush_r+0x7c>
90003786:	1c42      	adds	r2, r0, #1
90003788:	d101      	bne.n	9000378e <__sflush_r+0x7a>
9000378a:	682b      	ldr	r3, [r5, #0]
9000378c:	b903      	cbnz	r3, 90003790 <__sflush_r+0x7c>
9000378e:	6560      	str	r0, [r4, #84]	; 0x54
90003790:	6b61      	ldr	r1, [r4, #52]	; 0x34
90003792:	602f      	str	r7, [r5, #0]
90003794:	2900      	cmp	r1, #0
90003796:	d0ca      	beq.n	9000372e <__sflush_r+0x1a>
90003798:	f104 0344 	add.w	r3, r4, #68	; 0x44
9000379c:	4299      	cmp	r1, r3
9000379e:	d002      	beq.n	900037a6 <__sflush_r+0x92>
900037a0:	4628      	mov	r0, r5
900037a2:	f000 f8fb 	bl	9000399c <_free_r>
900037a6:	2000      	movs	r0, #0
900037a8:	6360      	str	r0, [r4, #52]	; 0x34
900037aa:	e7c1      	b.n	90003730 <__sflush_r+0x1c>
900037ac:	6a21      	ldr	r1, [r4, #32]
900037ae:	2301      	movs	r3, #1
900037b0:	4628      	mov	r0, r5
900037b2:	47b0      	blx	r6
900037b4:	1c41      	adds	r1, r0, #1
900037b6:	d1c7      	bne.n	90003748 <__sflush_r+0x34>
900037b8:	682b      	ldr	r3, [r5, #0]
900037ba:	2b00      	cmp	r3, #0
900037bc:	d0c4      	beq.n	90003748 <__sflush_r+0x34>
900037be:	2b1d      	cmp	r3, #29
900037c0:	d001      	beq.n	900037c6 <__sflush_r+0xb2>
900037c2:	2b16      	cmp	r3, #22
900037c4:	d101      	bne.n	900037ca <__sflush_r+0xb6>
900037c6:	602f      	str	r7, [r5, #0]
900037c8:	e7b1      	b.n	9000372e <__sflush_r+0x1a>
900037ca:	89a3      	ldrh	r3, [r4, #12]
900037cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
900037d0:	81a3      	strh	r3, [r4, #12]
900037d2:	e7ad      	b.n	90003730 <__sflush_r+0x1c>
900037d4:	690f      	ldr	r7, [r1, #16]
900037d6:	2f00      	cmp	r7, #0
900037d8:	d0a9      	beq.n	9000372e <__sflush_r+0x1a>
900037da:	0793      	lsls	r3, r2, #30
900037dc:	680e      	ldr	r6, [r1, #0]
900037de:	bf08      	it	eq
900037e0:	694b      	ldreq	r3, [r1, #20]
900037e2:	600f      	str	r7, [r1, #0]
900037e4:	bf18      	it	ne
900037e6:	2300      	movne	r3, #0
900037e8:	eba6 0807 	sub.w	r8, r6, r7
900037ec:	608b      	str	r3, [r1, #8]
900037ee:	f1b8 0f00 	cmp.w	r8, #0
900037f2:	dd9c      	ble.n	9000372e <__sflush_r+0x1a>
900037f4:	6a21      	ldr	r1, [r4, #32]
900037f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
900037f8:	4643      	mov	r3, r8
900037fa:	463a      	mov	r2, r7
900037fc:	4628      	mov	r0, r5
900037fe:	47b0      	blx	r6
90003800:	2800      	cmp	r0, #0
90003802:	dc06      	bgt.n	90003812 <__sflush_r+0xfe>
90003804:	89a3      	ldrh	r3, [r4, #12]
90003806:	f043 0340 	orr.w	r3, r3, #64	; 0x40
9000380a:	81a3      	strh	r3, [r4, #12]
9000380c:	f04f 30ff 	mov.w	r0, #4294967295
90003810:	e78e      	b.n	90003730 <__sflush_r+0x1c>
90003812:	4407      	add	r7, r0
90003814:	eba8 0800 	sub.w	r8, r8, r0
90003818:	e7e9      	b.n	900037ee <__sflush_r+0xda>
9000381a:	bf00      	nop
9000381c:	20400001 	.word	0x20400001

90003820 <_fflush_r>:
90003820:	b538      	push	{r3, r4, r5, lr}
90003822:	690b      	ldr	r3, [r1, #16]
90003824:	4605      	mov	r5, r0
90003826:	460c      	mov	r4, r1
90003828:	b913      	cbnz	r3, 90003830 <_fflush_r+0x10>
9000382a:	2500      	movs	r5, #0
9000382c:	4628      	mov	r0, r5
9000382e:	bd38      	pop	{r3, r4, r5, pc}
90003830:	b118      	cbz	r0, 9000383a <_fflush_r+0x1a>
90003832:	6983      	ldr	r3, [r0, #24]
90003834:	b90b      	cbnz	r3, 9000383a <_fflush_r+0x1a>
90003836:	f7ff fa4f 	bl	90002cd8 <__sinit>
9000383a:	4b14      	ldr	r3, [pc, #80]	; (9000388c <_fflush_r+0x6c>)
9000383c:	429c      	cmp	r4, r3
9000383e:	d11b      	bne.n	90003878 <_fflush_r+0x58>
90003840:	686c      	ldr	r4, [r5, #4]
90003842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
90003846:	2b00      	cmp	r3, #0
90003848:	d0ef      	beq.n	9000382a <_fflush_r+0xa>
9000384a:	6e62      	ldr	r2, [r4, #100]	; 0x64
9000384c:	07d0      	lsls	r0, r2, #31
9000384e:	d404      	bmi.n	9000385a <_fflush_r+0x3a>
90003850:	0599      	lsls	r1, r3, #22
90003852:	d402      	bmi.n	9000385a <_fflush_r+0x3a>
90003854:	6da0      	ldr	r0, [r4, #88]	; 0x58
90003856:	f7ff fadd 	bl	90002e14 <__retarget_lock_acquire_recursive>
9000385a:	4628      	mov	r0, r5
9000385c:	4621      	mov	r1, r4
9000385e:	f7ff ff59 	bl	90003714 <__sflush_r>
90003862:	6e63      	ldr	r3, [r4, #100]	; 0x64
90003864:	07da      	lsls	r2, r3, #31
90003866:	4605      	mov	r5, r0
90003868:	d4e0      	bmi.n	9000382c <_fflush_r+0xc>
9000386a:	89a3      	ldrh	r3, [r4, #12]
9000386c:	059b      	lsls	r3, r3, #22
9000386e:	d4dd      	bmi.n	9000382c <_fflush_r+0xc>
90003870:	6da0      	ldr	r0, [r4, #88]	; 0x58
90003872:	f7ff fad0 	bl	90002e16 <__retarget_lock_release_recursive>
90003876:	e7d9      	b.n	9000382c <_fflush_r+0xc>
90003878:	4b05      	ldr	r3, [pc, #20]	; (90003890 <_fflush_r+0x70>)
9000387a:	429c      	cmp	r4, r3
9000387c:	d101      	bne.n	90003882 <_fflush_r+0x62>
9000387e:	68ac      	ldr	r4, [r5, #8]
90003880:	e7df      	b.n	90003842 <_fflush_r+0x22>
90003882:	4b04      	ldr	r3, [pc, #16]	; (90003894 <_fflush_r+0x74>)
90003884:	429c      	cmp	r4, r3
90003886:	bf08      	it	eq
90003888:	68ec      	ldreq	r4, [r5, #12]
9000388a:	e7da      	b.n	90003842 <_fflush_r+0x22>
9000388c:	900078e4 	.word	0x900078e4
90003890:	90007904 	.word	0x90007904
90003894:	900078c4 	.word	0x900078c4

90003898 <_lseek_r>:
90003898:	b538      	push	{r3, r4, r5, lr}
9000389a:	4d07      	ldr	r5, [pc, #28]	; (900038b8 <_lseek_r+0x20>)
9000389c:	4604      	mov	r4, r0
9000389e:	4608      	mov	r0, r1
900038a0:	4611      	mov	r1, r2
900038a2:	2200      	movs	r2, #0
900038a4:	602a      	str	r2, [r5, #0]
900038a6:	461a      	mov	r2, r3
900038a8:	f7fe ff38 	bl	9000271c <_lseek>
900038ac:	1c43      	adds	r3, r0, #1
900038ae:	d102      	bne.n	900038b6 <_lseek_r+0x1e>
900038b0:	682b      	ldr	r3, [r5, #0]
900038b2:	b103      	cbz	r3, 900038b6 <_lseek_r+0x1e>
900038b4:	6023      	str	r3, [r4, #0]
900038b6:	bd38      	pop	{r3, r4, r5, pc}
900038b8:	200051c0 	.word	0x200051c0

900038bc <__swhatbuf_r>:
900038bc:	b570      	push	{r4, r5, r6, lr}
900038be:	460e      	mov	r6, r1
900038c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
900038c4:	2900      	cmp	r1, #0
900038c6:	b096      	sub	sp, #88	; 0x58
900038c8:	4614      	mov	r4, r2
900038ca:	461d      	mov	r5, r3
900038cc:	da07      	bge.n	900038de <__swhatbuf_r+0x22>
900038ce:	2300      	movs	r3, #0
900038d0:	602b      	str	r3, [r5, #0]
900038d2:	89b3      	ldrh	r3, [r6, #12]
900038d4:	061a      	lsls	r2, r3, #24
900038d6:	d410      	bmi.n	900038fa <__swhatbuf_r+0x3e>
900038d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
900038dc:	e00e      	b.n	900038fc <__swhatbuf_r+0x40>
900038de:	466a      	mov	r2, sp
900038e0:	f000 f8be 	bl	90003a60 <_fstat_r>
900038e4:	2800      	cmp	r0, #0
900038e6:	dbf2      	blt.n	900038ce <__swhatbuf_r+0x12>
900038e8:	9a01      	ldr	r2, [sp, #4]
900038ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
900038ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
900038f2:	425a      	negs	r2, r3
900038f4:	415a      	adcs	r2, r3
900038f6:	602a      	str	r2, [r5, #0]
900038f8:	e7ee      	b.n	900038d8 <__swhatbuf_r+0x1c>
900038fa:	2340      	movs	r3, #64	; 0x40
900038fc:	2000      	movs	r0, #0
900038fe:	6023      	str	r3, [r4, #0]
90003900:	b016      	add	sp, #88	; 0x58
90003902:	bd70      	pop	{r4, r5, r6, pc}

90003904 <__smakebuf_r>:
90003904:	898b      	ldrh	r3, [r1, #12]
90003906:	b573      	push	{r0, r1, r4, r5, r6, lr}
90003908:	079d      	lsls	r5, r3, #30
9000390a:	4606      	mov	r6, r0
9000390c:	460c      	mov	r4, r1
9000390e:	d507      	bpl.n	90003920 <__smakebuf_r+0x1c>
90003910:	f104 0347 	add.w	r3, r4, #71	; 0x47
90003914:	6023      	str	r3, [r4, #0]
90003916:	6123      	str	r3, [r4, #16]
90003918:	2301      	movs	r3, #1
9000391a:	6163      	str	r3, [r4, #20]
9000391c:	b002      	add	sp, #8
9000391e:	bd70      	pop	{r4, r5, r6, pc}
90003920:	ab01      	add	r3, sp, #4
90003922:	466a      	mov	r2, sp
90003924:	f7ff ffca 	bl	900038bc <__swhatbuf_r>
90003928:	9900      	ldr	r1, [sp, #0]
9000392a:	4605      	mov	r5, r0
9000392c:	4630      	mov	r0, r6
9000392e:	f7ff fa73 	bl	90002e18 <_malloc_r>
90003932:	b948      	cbnz	r0, 90003948 <__smakebuf_r+0x44>
90003934:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
90003938:	059a      	lsls	r2, r3, #22
9000393a:	d4ef      	bmi.n	9000391c <__smakebuf_r+0x18>
9000393c:	f023 0303 	bic.w	r3, r3, #3
90003940:	f043 0302 	orr.w	r3, r3, #2
90003944:	81a3      	strh	r3, [r4, #12]
90003946:	e7e3      	b.n	90003910 <__smakebuf_r+0xc>
90003948:	4b0d      	ldr	r3, [pc, #52]	; (90003980 <__smakebuf_r+0x7c>)
9000394a:	62b3      	str	r3, [r6, #40]	; 0x28
9000394c:	89a3      	ldrh	r3, [r4, #12]
9000394e:	6020      	str	r0, [r4, #0]
90003950:	f043 0380 	orr.w	r3, r3, #128	; 0x80
90003954:	81a3      	strh	r3, [r4, #12]
90003956:	9b00      	ldr	r3, [sp, #0]
90003958:	6163      	str	r3, [r4, #20]
9000395a:	9b01      	ldr	r3, [sp, #4]
9000395c:	6120      	str	r0, [r4, #16]
9000395e:	b15b      	cbz	r3, 90003978 <__smakebuf_r+0x74>
90003960:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
90003964:	4630      	mov	r0, r6
90003966:	f000 f88d 	bl	90003a84 <_isatty_r>
9000396a:	b128      	cbz	r0, 90003978 <__smakebuf_r+0x74>
9000396c:	89a3      	ldrh	r3, [r4, #12]
9000396e:	f023 0303 	bic.w	r3, r3, #3
90003972:	f043 0301 	orr.w	r3, r3, #1
90003976:	81a3      	strh	r3, [r4, #12]
90003978:	89a0      	ldrh	r0, [r4, #12]
9000397a:	4305      	orrs	r5, r0
9000397c:	81a5      	strh	r5, [r4, #12]
9000397e:	e7cd      	b.n	9000391c <__smakebuf_r+0x18>
90003980:	90002c71 	.word	0x90002c71

90003984 <__malloc_lock>:
90003984:	4801      	ldr	r0, [pc, #4]	; (9000398c <__malloc_lock+0x8>)
90003986:	f7ff ba45 	b.w	90002e14 <__retarget_lock_acquire_recursive>
9000398a:	bf00      	nop
9000398c:	200051ba 	.word	0x200051ba

90003990 <__malloc_unlock>:
90003990:	4801      	ldr	r0, [pc, #4]	; (90003998 <__malloc_unlock+0x8>)
90003992:	f7ff ba40 	b.w	90002e16 <__retarget_lock_release_recursive>
90003996:	bf00      	nop
90003998:	200051ba 	.word	0x200051ba

9000399c <_free_r>:
9000399c:	b537      	push	{r0, r1, r2, r4, r5, lr}
9000399e:	2900      	cmp	r1, #0
900039a0:	d048      	beq.n	90003a34 <_free_r+0x98>
900039a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
900039a6:	9001      	str	r0, [sp, #4]
900039a8:	2b00      	cmp	r3, #0
900039aa:	f1a1 0404 	sub.w	r4, r1, #4
900039ae:	bfb8      	it	lt
900039b0:	18e4      	addlt	r4, r4, r3
900039b2:	f7ff ffe7 	bl	90003984 <__malloc_lock>
900039b6:	4a20      	ldr	r2, [pc, #128]	; (90003a38 <_free_r+0x9c>)
900039b8:	9801      	ldr	r0, [sp, #4]
900039ba:	6813      	ldr	r3, [r2, #0]
900039bc:	4615      	mov	r5, r2
900039be:	b933      	cbnz	r3, 900039ce <_free_r+0x32>
900039c0:	6063      	str	r3, [r4, #4]
900039c2:	6014      	str	r4, [r2, #0]
900039c4:	b003      	add	sp, #12
900039c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
900039ca:	f7ff bfe1 	b.w	90003990 <__malloc_unlock>
900039ce:	42a3      	cmp	r3, r4
900039d0:	d90b      	bls.n	900039ea <_free_r+0x4e>
900039d2:	6821      	ldr	r1, [r4, #0]
900039d4:	1862      	adds	r2, r4, r1
900039d6:	4293      	cmp	r3, r2
900039d8:	bf04      	itt	eq
900039da:	681a      	ldreq	r2, [r3, #0]
900039dc:	685b      	ldreq	r3, [r3, #4]
900039de:	6063      	str	r3, [r4, #4]
900039e0:	bf04      	itt	eq
900039e2:	1852      	addeq	r2, r2, r1
900039e4:	6022      	streq	r2, [r4, #0]
900039e6:	602c      	str	r4, [r5, #0]
900039e8:	e7ec      	b.n	900039c4 <_free_r+0x28>
900039ea:	461a      	mov	r2, r3
900039ec:	685b      	ldr	r3, [r3, #4]
900039ee:	b10b      	cbz	r3, 900039f4 <_free_r+0x58>
900039f0:	42a3      	cmp	r3, r4
900039f2:	d9fa      	bls.n	900039ea <_free_r+0x4e>
900039f4:	6811      	ldr	r1, [r2, #0]
900039f6:	1855      	adds	r5, r2, r1
900039f8:	42a5      	cmp	r5, r4
900039fa:	d10b      	bne.n	90003a14 <_free_r+0x78>
900039fc:	6824      	ldr	r4, [r4, #0]
900039fe:	4421      	add	r1, r4
90003a00:	1854      	adds	r4, r2, r1
90003a02:	42a3      	cmp	r3, r4
90003a04:	6011      	str	r1, [r2, #0]
90003a06:	d1dd      	bne.n	900039c4 <_free_r+0x28>
90003a08:	681c      	ldr	r4, [r3, #0]
90003a0a:	685b      	ldr	r3, [r3, #4]
90003a0c:	6053      	str	r3, [r2, #4]
90003a0e:	4421      	add	r1, r4
90003a10:	6011      	str	r1, [r2, #0]
90003a12:	e7d7      	b.n	900039c4 <_free_r+0x28>
90003a14:	d902      	bls.n	90003a1c <_free_r+0x80>
90003a16:	230c      	movs	r3, #12
90003a18:	6003      	str	r3, [r0, #0]
90003a1a:	e7d3      	b.n	900039c4 <_free_r+0x28>
90003a1c:	6825      	ldr	r5, [r4, #0]
90003a1e:	1961      	adds	r1, r4, r5
90003a20:	428b      	cmp	r3, r1
90003a22:	bf04      	itt	eq
90003a24:	6819      	ldreq	r1, [r3, #0]
90003a26:	685b      	ldreq	r3, [r3, #4]
90003a28:	6063      	str	r3, [r4, #4]
90003a2a:	bf04      	itt	eq
90003a2c:	1949      	addeq	r1, r1, r5
90003a2e:	6021      	streq	r1, [r4, #0]
90003a30:	6054      	str	r4, [r2, #4]
90003a32:	e7c7      	b.n	900039c4 <_free_r+0x28>
90003a34:	b003      	add	sp, #12
90003a36:	bd30      	pop	{r4, r5, pc}
90003a38:	200004b8 	.word	0x200004b8

90003a3c <_read_r>:
90003a3c:	b538      	push	{r3, r4, r5, lr}
90003a3e:	4d07      	ldr	r5, [pc, #28]	; (90003a5c <_read_r+0x20>)
90003a40:	4604      	mov	r4, r0
90003a42:	4608      	mov	r0, r1
90003a44:	4611      	mov	r1, r2
90003a46:	2200      	movs	r2, #0
90003a48:	602a      	str	r2, [r5, #0]
90003a4a:	461a      	mov	r2, r3
90003a4c:	f7fe fe27 	bl	9000269e <_read>
90003a50:	1c43      	adds	r3, r0, #1
90003a52:	d102      	bne.n	90003a5a <_read_r+0x1e>
90003a54:	682b      	ldr	r3, [r5, #0]
90003a56:	b103      	cbz	r3, 90003a5a <_read_r+0x1e>
90003a58:	6023      	str	r3, [r4, #0]
90003a5a:	bd38      	pop	{r3, r4, r5, pc}
90003a5c:	200051c0 	.word	0x200051c0

90003a60 <_fstat_r>:
90003a60:	b538      	push	{r3, r4, r5, lr}
90003a62:	4d07      	ldr	r5, [pc, #28]	; (90003a80 <_fstat_r+0x20>)
90003a64:	2300      	movs	r3, #0
90003a66:	4604      	mov	r4, r0
90003a68:	4608      	mov	r0, r1
90003a6a:	4611      	mov	r1, r2
90003a6c:	602b      	str	r3, [r5, #0]
90003a6e:	f7fe fe4e 	bl	9000270e <_fstat>
90003a72:	1c43      	adds	r3, r0, #1
90003a74:	d102      	bne.n	90003a7c <_fstat_r+0x1c>
90003a76:	682b      	ldr	r3, [r5, #0]
90003a78:	b103      	cbz	r3, 90003a7c <_fstat_r+0x1c>
90003a7a:	6023      	str	r3, [r4, #0]
90003a7c:	bd38      	pop	{r3, r4, r5, pc}
90003a7e:	bf00      	nop
90003a80:	200051c0 	.word	0x200051c0

90003a84 <_isatty_r>:
90003a84:	b538      	push	{r3, r4, r5, lr}
90003a86:	4d06      	ldr	r5, [pc, #24]	; (90003aa0 <_isatty_r+0x1c>)
90003a88:	2300      	movs	r3, #0
90003a8a:	4604      	mov	r4, r0
90003a8c:	4608      	mov	r0, r1
90003a8e:	602b      	str	r3, [r5, #0]
90003a90:	f7fe fe42 	bl	90002718 <_isatty>
90003a94:	1c43      	adds	r3, r0, #1
90003a96:	d102      	bne.n	90003a9e <_isatty_r+0x1a>
90003a98:	682b      	ldr	r3, [r5, #0]
90003a9a:	b103      	cbz	r3, 90003a9e <_isatty_r+0x1a>
90003a9c:	6023      	str	r3, [r4, #0]
90003a9e:	bd38      	pop	{r3, r4, r5, pc}
90003aa0:	200051c0 	.word	0x200051c0

90003aa4 <_init>:
90003aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
90003aa6:	bf00      	nop
90003aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
90003aaa:	bc08      	pop	{r3}
90003aac:	469e      	mov	lr, r3
90003aae:	4770      	bx	lr

90003ab0 <_fini>:
90003ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
90003ab2:	bf00      	nop
90003ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
90003ab6:	bc08      	pop	{r3}
90003ab8:	469e      	mov	lr, r3
90003aba:	4770      	bx	lr
