# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../ALU_spec.v" \
"../../../../../CPU.v" \
"../../../../../ControlUnit.v" \
"../../../../../Datapath.v" \
"../../../../../Memory.v" \
"../../../../../RegisterFile.v" \
"../../../../../testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
