// Seed: 1221766026
module module_0 (
    input supply0 id_0,
    output wand id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri id_4,
    output tri id_5,
    input tri0 id_6,
    input tri1 id_7
    , id_12,
    output wand id_8,
    output tri id_9,
    output wire id_10
);
  wire id_13, id_14, id_15, id_16;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input wand id_2
);
  logic [7:0] id_4 = id_4[-1];
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
