Protel Design System Design Rule Check
PCB File : D:\STM32\Learning\PCB\STM32F407VE\STM32F4VE.PcbDoc
Date     : 2021/2/13
Time     : 18:01:00

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=0.7mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.2mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Arc (35.177mm,32.907mm) on Top Overlay And Pad Q1-2(36.083mm,32.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (61mm,34.5mm) on Top Overlay And Pad C20-1(61mm,37.294mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Arc (94.167mm,44mm) on Top Overlay And Pad K1-2(91.5mm,44mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (14.619mm,73.812mm) (15.381mm,74.066mm) on Top Overlay And Pad R18-2(15.698mm,73.939mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (14.619mm,82.235mm) (15.381mm,82.489mm) on Top Overlay And Pad R17-2(15.698mm,82.362mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (17.068mm,48.373mm) (17.83mm,48.627mm) on Top Overlay And Pad C25-1(17.451mm,49.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (17.068mm,48.373mm) (17.83mm,48.627mm) on Top Overlay And Pad C25-2(17.449mm,47.801mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (17.619mm,66.315mm) (18.381mm,66.569mm) on Top Overlay And Pad C28-1(17.314mm,66.444mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (17.619mm,66.315mm) (18.381mm,66.569mm) on Top Overlay And Pad C28-2(18.699mm,66.442mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (17.756mm,53.186mm) (18.518mm,53.44mm) on Top Overlay And Pad R28-1(17.451mm,53.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (17.756mm,53.186mm) (18.518mm,53.44mm) on Top Overlay And Pad R28-2(18.835mm,53.313mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (17.756mm,55.601mm) (18.518mm,55.855mm) on Top Overlay And Pad R30-1(17.451mm,55.73mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (17.756mm,55.601mm) (18.518mm,55.855mm) on Top Overlay And Pad R30-2(18.835mm,55.728mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (17.756mm,60.371mm) (18.518mm,60.625mm) on Top Overlay And Pad R26-1(17.451mm,60.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (17.756mm,60.371mm) (18.518mm,60.625mm) on Top Overlay And Pad R26-2(18.835mm,60.498mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (17.756mm,63.095mm) (18.518mm,63.349mm) on Top Overlay And Pad R27-1(17.451mm,63.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (17.756mm,63.095mm) (18.518mm,63.349mm) on Top Overlay And Pad R27-2(18.835mm,63.222mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (21.789mm,77.419mm) (22.551mm,77.673mm) on Top Overlay And Pad R6-1(22.172mm,78.231mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (23.854mm,48.373mm) (24.616mm,48.627mm) on Top Overlay And Pad C26-1(24.237mm,49.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (23.854mm,48.373mm) (24.616mm,48.627mm) on Top Overlay And Pad C26-2(24.235mm,47.801mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (25.161mm,77.419mm) (25.923mm,77.673mm) on Top Overlay And Pad R5-1(25.54mm,76.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (25.161mm,77.419mm) (25.923mm,77.673mm) on Top Overlay And Pad R5-2(25.542mm,78.244mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (26.621mm,27.373mm) (27.383mm,27.627mm) on Top Overlay And Pad C23-1(27mm,26.814mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (26.621mm,27.373mm) (27.383mm,27.627mm) on Top Overlay And Pad C23-2(27.002mm,28.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (26.967mm,33.623mm) (27.729mm,33.877mm) on Top Overlay And Pad C24-1(27.346mm,33.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (26.967mm,33.623mm) (27.729mm,33.877mm) on Top Overlay And Pad C24-2(27.348mm,34.448mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (28.619mm,46.871mm) (29.381mm,47.125mm) on Top Overlay And Pad C43-1(28.314mm,47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (28.619mm,50.871mm) (29.381mm,51.125mm) on Top Overlay And Pad C44-1(28.314mm,51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (28.619mm,50.871mm) (29.381mm,51.125mm) on Top Overlay And Pad C44-2(29.698mm,50.998mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (28.619mm,54.187mm) (29.381mm,54.441mm) on Top Overlay And Pad C27-1(29.686mm,54.313mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (28.619mm,54.187mm) (29.381mm,54.441mm) on Top Overlay And Pad C27-2(28.301mm,54.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (29.465mm,33.623mm) (30.227mm,33.877mm) on Top Overlay And Pad R22-1(29.848mm,34.436mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (29.465mm,33.623mm) (30.227mm,33.877mm) on Top Overlay And Pad R22-2(29.846mm,33.051mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (32.054mm,33.623mm) (32.816mm,33.877mm) on Top Overlay And Pad R23-1(32.437mm,34.436mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (32.054mm,33.623mm) (32.816mm,33.877mm) on Top Overlay And Pad R23-2(32.435mm,33.051mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (41.661mm,91.51mm) (42.423mm,91.764mm) on Top Overlay And Pad C7-1(42.04mm,90.951mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (41.661mm,91.51mm) (42.423mm,91.764mm) on Top Overlay And Pad C7-2(42.042mm,92.336mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (48.993mm,33.623mm) (49.755mm,33.877mm) on Top Overlay And Pad R25-1(49.376mm,34.436mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (48.993mm,33.623mm) (49.755mm,33.877mm) on Top Overlay And Pad R25-2(49.374mm,33.051mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (51.698mm,104.373mm) (52.46mm,104.627mm) on Top Overlay And Pad C46-1(52.081mm,105.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (51.698mm,104.373mm) (52.46mm,104.627mm) on Top Overlay And Pad C46-2(52.079mm,103.802mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (53.018mm,33.621mm) (53.78mm,33.875mm) on Top Overlay And Pad C21-2(53.399mm,34.447mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (55.234mm,104.373mm) (55.996mm,104.627mm) on Top Overlay And Pad C45-1(55.617mm,105.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (56.619mm,50.873mm) (57.381mm,51.127mm) on Top Overlay And Pad C10-1(57.002mm,51.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (56.619mm,50.873mm) (57.381mm,51.127mm) on Top Overlay And Pad C10-2(57mm,50.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (56.621mm,54.873mm) (57.383mm,55.127mm) on Top Overlay And Pad R4-1(57mm,54.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (56.621mm,54.873mm) (57.383mm,55.127mm) on Top Overlay And Pad R4-2(57.002mm,55.698mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (57.617mm,80.6mm) (58.379mm,80.854mm) on Top Overlay And Pad C34-1(58mm,81.413mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (57.617mm,80.6mm) (58.379mm,80.854mm) on Top Overlay And Pad C34-2(57.998mm,80.029mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (58.464mm,99.373mm) (59.226mm,99.627mm) on Top Overlay And Pad C29-1(58.844mm,98.814mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (58.621mm,54.873mm) (59.383mm,55.127mm) on Top Overlay And Pad R16-1(59mm,54.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (58.621mm,54.873mm) (59.383mm,55.127mm) on Top Overlay And Pad R16-2(59.002mm,55.698mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (58.743mm,104.48mm) (59.505mm,104.734mm) on Top Overlay And Pad R34-1(59.123mm,103.921mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (58.743mm,104.48mm) (59.505mm,104.734mm) on Top Overlay And Pad R34-2(59.124mm,105.306mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (60.618mm,80.601mm) (61.38mm,80.855mm) on Top Overlay And Pad C35-1(61mm,81.413mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (60.618mm,80.601mm) (61.38mm,80.855mm) on Top Overlay And Pad C35-2(60.998mm,80.029mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (62.621mm,54.873mm) (63.383mm,55.127mm) on Top Overlay And Pad R1-1(63mm,54.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (62.621mm,54.873mm) (63.383mm,55.127mm) on Top Overlay And Pad R1-2(63.002mm,55.698mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (62.986mm,104.48mm) (63.748mm,104.734mm) on Top Overlay And Pad R35-2(63.367mm,105.306mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (64.117mm,73.388mm) (64.879mm,73.642mm) on Top Overlay And Pad C13-1(64.5mm,74.201mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (64.117mm,73.388mm) (64.879mm,73.642mm) on Top Overlay And Pad C13-2(64.498mm,72.817mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (65.461mm,99.373mm) (66.223mm,99.627mm) on Top Overlay And Pad C31-1(65.84mm,98.814mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (65.461mm,99.373mm) (66.223mm,99.627mm) on Top Overlay And Pad C31-2(65.842mm,100.198mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (66.928mm,54.873mm) (67.69mm,55.127mm) on Top Overlay And Pad R2-1(67.308mm,54.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (66.928mm,54.873mm) (67.69mm,55.127mm) on Top Overlay And Pad R2-2(67.309mm,55.698mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (67.27mm,104.482mm) (68.032mm,104.736mm) on Top Overlay And Pad R36-1(67.65mm,103.923mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (67.27mm,104.482mm) (68.032mm,104.736mm) on Top Overlay And Pad R36-2(67.651mm,105.307mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (68.101mm,28.873mm) (68.863mm,29.127mm) on Top Overlay And Pad C19-1(68.484mm,29.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (71.162mm,54.873mm) (71.924mm,55.127mm) on Top Overlay And Pad C40-1(71.545mm,55.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (71.162mm,54.873mm) (71.924mm,55.127mm) on Top Overlay And Pad C40-2(71.543mm,54.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (71.165mm,50.871mm) (71.927mm,51.125mm) on Top Overlay And Pad R19-1(71.545mm,50.313mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (71.165mm,50.871mm) (71.927mm,51.125mm) on Top Overlay And Pad R19-2(71.546mm,51.697mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (71.963mm,99.373mm) (72.725mm,99.627mm) on Top Overlay And Pad C33-1(72.342mm,98.814mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (71.963mm,99.373mm) (72.725mm,99.627mm) on Top Overlay And Pad C33-2(72.344mm,100.198mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (73.263mm,28.873mm) (74.025mm,29.127mm) on Top Overlay And Pad C16-1(73.642mm,28.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (73.263mm,28.873mm) (74.025mm,29.127mm) on Top Overlay And Pad C16-2(73.644mm,29.698mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (75.965mm,88.597mm) (76.727mm,88.851mm) on Bottom Overlay And Pad C37-1(75.66mm,88.722mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (75.965mm,88.597mm) (76.727mm,88.851mm) on Bottom Overlay And Pad C37-2(77.044mm,88.724mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (85.119mm,101.858mm) (85.881mm,102.112mm) on Top Overlay And Pad L1-1(84.814mm,101.986mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (85.119mm,101.858mm) (85.881mm,102.112mm) on Top Overlay And Pad L1-2(86.199mm,101.985mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (85.119mm,105.468mm) (85.881mm,105.722mm) on Top Overlay And Pad C42-1(86.186mm,105.593mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (91.895mm,97.415mm) (92.657mm,97.669mm) on Top Overlay And Pad R38-1(92.962mm,97.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (91.895mm,97.415mm) (92.657mm,97.669mm) on Top Overlay And Pad R38-2(91.578mm,97.542mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C10-1(57.002mm,51.686mm) on Top Layer And Track (56.492mm,51.635mm)(56.492mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C10-1(57.002mm,51.686mm) on Top Layer And Track (56.492mm,52.27mm)(57.508mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C10-1(57.002mm,51.686mm) on Top Layer And Track (57.508mm,51.635mm)(57.508mm,52.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C10-2(57mm,50.301mm) on Top Layer And Track (56.492mm,49.73mm)(56.492mm,50.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C10-2(57mm,50.301mm) on Top Layer And Track (56.492mm,49.73mm)(57.508mm,49.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C10-2(57mm,50.301mm) on Top Layer And Track (57.508mm,49.73mm)(57.508mm,50.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C13-1(64.5mm,74.201mm) on Top Layer And Track (63.99mm,74.15mm)(63.99mm,74.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C13-1(64.5mm,74.201mm) on Top Layer And Track (63.99mm,74.785mm)(65.006mm,74.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C13-1(64.5mm,74.201mm) on Top Layer And Track (65.006mm,74.15mm)(65.006mm,74.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C13-2(64.498mm,72.817mm) on Top Layer And Track (63.99mm,72.245mm)(63.99mm,72.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C13-2(64.498mm,72.817mm) on Top Layer And Track (63.99mm,72.245mm)(65.006mm,72.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C13-2(64.498mm,72.817mm) on Top Layer And Track (65.006mm,72.245mm)(65.006mm,72.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C16-1(73.642mm,28.314mm) on Top Layer And Track (73.136mm,27.73mm)(73.136mm,28.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C16-1(73.642mm,28.314mm) on Top Layer And Track (73.136mm,27.73mm)(74.152mm,27.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C16-1(73.642mm,28.314mm) on Top Layer And Track (74.152mm,27.73mm)(74.152mm,28.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C16-2(73.644mm,29.698mm) on Top Layer And Track (73.136mm,29.635mm)(73.136mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C16-2(73.644mm,29.698mm) on Top Layer And Track (73.136mm,30.27mm)(74.152mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C16-2(73.644mm,29.698mm) on Top Layer And Track (74.152mm,29.635mm)(74.152mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C19-1(68.484mm,29.686mm) on Top Layer And Track (67.974mm,29.635mm)(67.974mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C19-1(68.484mm,29.686mm) on Top Layer And Track (67.974mm,30.27mm)(68.99mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C19-1(68.484mm,29.686mm) on Top Layer And Track (68.99mm,29.635mm)(68.99mm,30.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-1(61mm,37.294mm) on Top Layer And Track (59.095mm,37.802mm)(62.905mm,37.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C21-2(53.399mm,34.447mm) on Top Layer And Track (52.891mm,34.383mm)(52.891mm,35.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C21-2(53.399mm,34.447mm) on Top Layer And Track (52.891mm,35.018mm)(53.907mm,35.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C21-2(53.399mm,34.447mm) on Top Layer And Track (53.907mm,34.383mm)(53.907mm,35.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C23-1(27mm,26.814mm) on Top Layer And Track (26.494mm,26.23mm)(26.494mm,26.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C23-1(27mm,26.814mm) on Top Layer And Track (26.494mm,26.23mm)(27.51mm,26.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C23-1(27mm,26.814mm) on Top Layer And Track (27.51mm,26.23mm)(27.51mm,26.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C23-2(27.002mm,28.199mm) on Top Layer And Track (26.494mm,28.135mm)(26.494mm,28.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C23-2(27.002mm,28.199mm) on Top Layer And Track (26.494mm,28.77mm)(27.51mm,28.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C23-2(27.002mm,28.199mm) on Top Layer And Track (27.51mm,28.135mm)(27.51mm,28.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C24-1(27.346mm,33.064mm) on Top Layer And Track (26.84mm,32.48mm)(26.84mm,33.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C24-1(27.346mm,33.064mm) on Top Layer And Track (26.84mm,32.48mm)(27.856mm,32.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C24-1(27.346mm,33.064mm) on Top Layer And Track (27.856mm,32.48mm)(27.856mm,33.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C24-2(27.348mm,34.448mm) on Top Layer And Track (26.84mm,34.385mm)(26.84mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C24-2(27.348mm,34.448mm) on Top Layer And Track (26.84mm,35.02mm)(27.856mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C24-2(27.348mm,34.448mm) on Top Layer And Track (27.856mm,34.385mm)(27.856mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C25-1(17.451mm,49.186mm) on Top Layer And Track (16.941mm,49.135mm)(16.941mm,49.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C25-1(17.451mm,49.186mm) on Top Layer And Track (16.941mm,49.77mm)(17.957mm,49.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C25-1(17.451mm,49.186mm) on Top Layer And Track (17.957mm,49.135mm)(17.957mm,49.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C25-2(17.449mm,47.801mm) on Top Layer And Track (16.941mm,47.23mm)(16.941mm,47.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C25-2(17.449mm,47.801mm) on Top Layer And Track (16.941mm,47.23mm)(17.957mm,47.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C25-2(17.449mm,47.801mm) on Top Layer And Track (17.957mm,47.23mm)(17.957mm,47.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C26-1(24.237mm,49.186mm) on Top Layer And Track (23.727mm,49.135mm)(23.727mm,49.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C26-1(24.237mm,49.186mm) on Top Layer And Track (23.727mm,49.77mm)(24.743mm,49.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C26-1(24.237mm,49.186mm) on Top Layer And Track (24.743mm,49.135mm)(24.743mm,49.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C26-2(24.235mm,47.801mm) on Top Layer And Track (23.727mm,47.23mm)(23.727mm,47.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C26-2(24.235mm,47.801mm) on Top Layer And Track (23.727mm,47.23mm)(24.743mm,47.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C26-2(24.235mm,47.801mm) on Top Layer And Track (24.743mm,47.23mm)(24.743mm,47.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C27-1(29.686mm,54.313mm) on Top Layer And Track (29.635mm,53.806mm)(30.27mm,53.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C27-1(29.686mm,54.313mm) on Top Layer And Track (29.635mm,54.822mm)(30.27mm,54.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C27-1(29.686mm,54.313mm) on Top Layer And Track (30.27mm,53.806mm)(30.27mm,54.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C27-2(28.301mm,54.314mm) on Top Layer And Track (27.73mm,53.806mm)(27.73mm,54.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C27-2(28.301mm,54.314mm) on Top Layer And Track (27.73mm,53.806mm)(28.365mm,53.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C27-2(28.301mm,54.314mm) on Top Layer And Track (27.73mm,54.822mm)(28.365mm,54.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C28-1(17.314mm,66.444mm) on Top Layer And Track (16.73mm,65.934mm)(16.73mm,66.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C28-1(17.314mm,66.444mm) on Top Layer And Track (16.73mm,65.934mm)(17.365mm,65.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C28-1(17.314mm,66.444mm) on Top Layer And Track (16.73mm,66.95mm)(17.365mm,66.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C28-2(18.699mm,66.442mm) on Top Layer And Track (18.635mm,65.934mm)(19.27mm,65.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C28-2(18.699mm,66.442mm) on Top Layer And Track (18.635mm,66.95mm)(19.27mm,66.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C28-2(18.699mm,66.442mm) on Top Layer And Track (19.27mm,65.934mm)(19.27mm,66.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C29-1(58.844mm,98.814mm) on Top Layer And Track (58.337mm,98.23mm)(58.337mm,98.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C29-1(58.844mm,98.814mm) on Top Layer And Track (58.337mm,98.23mm)(59.353mm,98.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C29-1(58.844mm,98.814mm) on Top Layer And Track (59.353mm,98.23mm)(59.353mm,98.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C29-2(58.845mm,100.198mm) on Top Layer And Track (58.337mm,100.135mm)(58.337mm,100.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C29-2(58.845mm,100.198mm) on Top Layer And Track (58.337mm,100.77mm)(59.353mm,100.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C29-2(58.845mm,100.198mm) on Top Layer And Track (59.353mm,100.135mm)(59.353mm,100.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C31-1(65.84mm,98.814mm) on Top Layer And Track (65.334mm,98.23mm)(65.334mm,98.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C31-1(65.84mm,98.814mm) on Top Layer And Track (65.334mm,98.23mm)(66.35mm,98.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C31-1(65.84mm,98.814mm) on Top Layer And Track (66.35mm,98.23mm)(66.35mm,98.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C31-2(65.842mm,100.198mm) on Top Layer And Track (65.334mm,100.135mm)(65.334mm,100.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C31-2(65.842mm,100.198mm) on Top Layer And Track (65.334mm,100.77mm)(66.35mm,100.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C31-2(65.842mm,100.198mm) on Top Layer And Track (66.35mm,100.135mm)(66.35mm,100.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C33-1(72.342mm,98.814mm) on Top Layer And Track (71.836mm,98.23mm)(71.836mm,98.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C33-1(72.342mm,98.814mm) on Top Layer And Track (71.836mm,98.23mm)(72.852mm,98.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C33-1(72.342mm,98.814mm) on Top Layer And Track (72.852mm,98.23mm)(72.852mm,98.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C33-2(72.344mm,100.198mm) on Top Layer And Track (71.836mm,100.135mm)(71.836mm,100.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C33-2(72.344mm,100.198mm) on Top Layer And Track (71.836mm,100.77mm)(72.852mm,100.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C33-2(72.344mm,100.198mm) on Top Layer And Track (72.852mm,100.135mm)(72.852mm,100.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C34-1(58mm,81.413mm) on Top Layer And Track (57.49mm,81.363mm)(57.49mm,81.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C34-1(58mm,81.413mm) on Top Layer And Track (57.49mm,81.998mm)(58.506mm,81.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C34-1(58mm,81.413mm) on Top Layer And Track (58.506mm,81.363mm)(58.506mm,81.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C34-2(57.998mm,80.029mm) on Top Layer And Track (57.49mm,79.458mm)(57.49mm,80.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C34-2(57.998mm,80.029mm) on Top Layer And Track (57.49mm,79.458mm)(58.506mm,79.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C34-2(57.998mm,80.029mm) on Top Layer And Track (58.506mm,79.458mm)(58.506mm,80.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C35-1(61mm,81.413mm) on Top Layer And Track (60.49mm,81.363mm)(60.49mm,81.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C35-1(61mm,81.413mm) on Top Layer And Track (60.49mm,81.998mm)(61.506mm,81.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C35-1(61mm,81.413mm) on Top Layer And Track (61.506mm,81.363mm)(61.506mm,81.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C35-2(60.998mm,80.029mm) on Top Layer And Track (60.49mm,79.458mm)(60.49mm,80.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C35-2(60.998mm,80.029mm) on Top Layer And Track (60.49mm,79.458mm)(61.506mm,79.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C35-2(60.998mm,80.029mm) on Top Layer And Track (61.506mm,79.458mm)(61.506mm,80.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C37-1(75.66mm,88.722mm) on Bottom Layer And Track (75.076mm,88.216mm)(75.076mm,89.232mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C37-1(75.66mm,88.722mm) on Bottom Layer And Track (75.076mm,88.216mm)(75.711mm,88.216mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C37-1(75.66mm,88.722mm) on Bottom Layer And Track (75.076mm,89.232mm)(75.711mm,89.232mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C37-2(77.044mm,88.724mm) on Bottom Layer And Track (76.981mm,88.216mm)(77.616mm,88.216mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C37-2(77.044mm,88.724mm) on Bottom Layer And Track (76.981mm,89.232mm)(77.616mm,89.232mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C37-2(77.044mm,88.724mm) on Bottom Layer And Track (77.616mm,88.216mm)(77.616mm,89.232mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C40-1(71.545mm,55.686mm) on Top Layer And Track (71.035mm,55.635mm)(71.035mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C40-1(71.545mm,55.686mm) on Top Layer And Track (71.035mm,56.27mm)(72.051mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C40-1(71.545mm,55.686mm) on Top Layer And Track (72.051mm,55.635mm)(72.051mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C40-2(71.543mm,54.301mm) on Top Layer And Track (71.035mm,53.73mm)(71.035mm,54.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C40-2(71.543mm,54.301mm) on Top Layer And Track (71.035mm,53.73mm)(72.051mm,53.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C40-2(71.543mm,54.301mm) on Top Layer And Track (72.051mm,53.73mm)(72.051mm,54.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C42-1(86.186mm,105.593mm) on Top Layer And Track (86.135mm,105.087mm)(86.77mm,105.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C42-1(86.186mm,105.593mm) on Top Layer And Track (86.135mm,106.103mm)(86.77mm,106.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C42-1(86.186mm,105.593mm) on Top Layer And Track (86.77mm,105.087mm)(86.77mm,106.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C43-1(28.314mm,47mm) on Top Layer And Track (27.73mm,46.49mm)(27.73mm,47.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C43-1(28.314mm,47mm) on Top Layer And Track (27.73mm,46.49mm)(28.365mm,46.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C43-1(28.314mm,47mm) on Top Layer And Track (27.73mm,47.506mm)(28.365mm,47.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C44-1(28.314mm,51mm) on Top Layer And Track (27.73mm,50.49mm)(27.73mm,51.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C44-1(28.314mm,51mm) on Top Layer And Track (27.73mm,50.49mm)(28.365mm,50.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C44-1(28.314mm,51mm) on Top Layer And Track (27.73mm,51.506mm)(28.365mm,51.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C44-2(29.698mm,50.998mm) on Top Layer And Track (29.635mm,50.49mm)(30.27mm,50.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C44-2(29.698mm,50.998mm) on Top Layer And Track (29.635mm,51.506mm)(30.27mm,51.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C44-2(29.698mm,50.998mm) on Top Layer And Track (30.27mm,50.49mm)(30.27mm,51.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C45-1(55.617mm,105.186mm) on Top Layer And Track (55.107mm,105.135mm)(55.107mm,105.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C45-1(55.617mm,105.186mm) on Top Layer And Track (55.107mm,105.77mm)(56.123mm,105.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C45-1(55.617mm,105.186mm) on Top Layer And Track (56.123mm,105.135mm)(56.123mm,105.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C46-1(52.081mm,105.186mm) on Top Layer And Track (51.571mm,105.135mm)(51.571mm,105.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C46-1(52.081mm,105.186mm) on Top Layer And Track (51.571mm,105.77mm)(52.587mm,105.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad C46-1(52.081mm,105.186mm) on Top Layer And Track (52.587mm,105.135mm)(52.587mm,105.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C46-2(52.079mm,103.802mm) on Top Layer And Track (51.571mm,103.23mm)(51.571mm,103.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C46-2(52.079mm,103.802mm) on Top Layer And Track (51.571mm,103.23mm)(52.587mm,103.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C46-2(52.079mm,103.802mm) on Top Layer And Track (52.587mm,103.23mm)(52.587mm,103.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C7-1(42.04mm,90.951mm) on Top Layer And Track (41.534mm,90.367mm)(41.534mm,91.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C7-1(42.04mm,90.951mm) on Top Layer And Track (41.534mm,90.367mm)(42.55mm,90.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad C7-1(42.04mm,90.951mm) on Top Layer And Track (42.55mm,90.367mm)(42.55mm,91.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C7-2(42.042mm,92.336mm) on Top Layer And Track (41.534mm,92.272mm)(41.534mm,92.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C7-2(42.042mm,92.336mm) on Top Layer And Track (41.534mm,92.907mm)(42.55mm,92.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C7-2(42.042mm,92.336mm) on Top Layer And Track (42.55mm,92.272mm)(42.55mm,92.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad DS1-1(93.961mm,51.905mm) on Top Layer And Track (90.951mm,51.016mm)(94.761mm,51.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad DS1-1(93.961mm,51.905mm) on Top Layer And Track (90.951mm,52.794mm)(94.761mm,52.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad DS1-1(93.961mm,51.905mm) on Top Layer And Track (92.564mm,51.905mm)(92.945mm,51.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad DS1-1(93.961mm,51.905mm) on Top Layer And Track (92.564mm,51.905mm)(92.945mm,52.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad DS1-1(93.961mm,51.905mm) on Top Layer And Track (92.945mm,51.397mm)(92.945mm,52.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Pad DS1-1(93.961mm,51.905mm) on Top Layer And Track (94.761mm,51.016mm)(94.761mm,51.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Pad DS1-1(93.961mm,51.905mm) on Top Layer And Track (94.761mm,51.905mm)(94.761mm,52.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Pad DS1-2(91.751mm,51.905mm) on Top Layer And Track (90.951mm,51.016mm)(90.951mm,52.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad DS1-2(91.751mm,51.905mm) on Top Layer And Track (90.951mm,51.016mm)(94.761mm,51.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad DS1-2(91.751mm,51.905mm) on Top Layer And Track (90.951mm,52.794mm)(94.761mm,52.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad DS1-2(91.751mm,51.905mm) on Top Layer And Track (90.95mm,51.016mm)(90.951mm,51.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad DS1-2(91.751mm,51.905mm) on Top Layer And Track (92.564mm,51.905mm)(92.945mm,51.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad DS1-2(91.751mm,51.905mm) on Top Layer And Track (92.564mm,51.905mm)(92.945mm,52.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad EARTHNET-11(93.75mm,90.13mm) on Multi-Layer And Text "R42" (94.328mm,88.01mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad L1-1(84.814mm,101.986mm) on Top Layer And Track (84.23mm,101.477mm)(84.23mm,102.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad L1-1(84.814mm,101.986mm) on Top Layer And Track (84.23mm,101.477mm)(84.865mm,101.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad L1-1(84.814mm,101.986mm) on Top Layer And Track (84.23mm,102.493mm)(84.865mm,102.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad L1-2(86.199mm,101.985mm) on Top Layer And Track (86.135mm,101.477mm)(86.77mm,101.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad L1-2(86.199mm,101.985mm) on Top Layer And Track (86.135mm,102.493mm)(86.77mm,102.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad L1-2(86.199mm,101.985mm) on Top Layer And Track (86.77mm,101.477mm)(86.77mm,102.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R1-1(63mm,54.314mm) on Top Layer And Track (62.494mm,53.73mm)(62.494mm,54.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R1-1(63mm,54.314mm) on Top Layer And Track (62.494mm,53.73mm)(63.51mm,53.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R1-1(63mm,54.314mm) on Top Layer And Track (63.51mm,53.73mm)(63.51mm,54.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R1-2(63.002mm,55.698mm) on Top Layer And Track (62.494mm,55.635mm)(62.494mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R1-2(63.002mm,55.698mm) on Top Layer And Track (62.494mm,56.27mm)(63.51mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R1-2(63.002mm,55.698mm) on Top Layer And Track (63.51mm,55.635mm)(63.51mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R16-1(59mm,54.314mm) on Top Layer And Track (58.494mm,53.73mm)(58.494mm,54.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R16-1(59mm,54.314mm) on Top Layer And Track (58.494mm,53.73mm)(59.51mm,53.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R16-1(59mm,54.314mm) on Top Layer And Track (59.51mm,53.73mm)(59.51mm,54.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R16-2(59.002mm,55.698mm) on Top Layer And Track (58.494mm,55.635mm)(58.494mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R16-2(59.002mm,55.698mm) on Top Layer And Track (58.494mm,56.27mm)(59.51mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R16-2(59.002mm,55.698mm) on Top Layer And Track (59.51mm,55.635mm)(59.51mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R17-2(15.698mm,82.362mm) on Top Layer And Track (15.635mm,81.854mm)(16.27mm,81.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R17-2(15.698mm,82.362mm) on Top Layer And Track (15.635mm,82.87mm)(16.27mm,82.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R17-2(15.698mm,82.362mm) on Top Layer And Track (16.27mm,81.854mm)(16.27mm,82.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R18-2(15.698mm,73.939mm) on Top Layer And Track (15.635mm,73.431mm)(16.27mm,73.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R18-2(15.698mm,73.939mm) on Top Layer And Track (15.635mm,74.447mm)(16.27mm,74.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R18-2(15.698mm,73.939mm) on Top Layer And Track (16.27mm,73.431mm)(16.27mm,74.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R19-1(71.545mm,50.313mm) on Top Layer And Track (71.038mm,49.728mm)(71.038mm,50.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R19-1(71.545mm,50.313mm) on Top Layer And Track (71.038mm,49.728mm)(72.054mm,49.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R19-1(71.545mm,50.313mm) on Top Layer And Track (72.054mm,49.728mm)(72.054mm,50.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R19-2(71.546mm,51.697mm) on Top Layer And Track (71.038mm,51.633mm)(71.038mm,52.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R19-2(71.546mm,51.697mm) on Top Layer And Track (71.038mm,52.268mm)(72.054mm,52.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R19-2(71.546mm,51.697mm) on Top Layer And Track (72.054mm,51.633mm)(72.054mm,52.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R2-1(67.308mm,54.314mm) on Top Layer And Track (66.801mm,53.73mm)(66.801mm,54.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R2-1(67.308mm,54.314mm) on Top Layer And Track (66.801mm,53.73mm)(67.817mm,53.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R2-1(67.308mm,54.314mm) on Top Layer And Track (67.817mm,53.73mm)(67.817mm,54.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R2-2(67.309mm,55.698mm) on Top Layer And Track (66.801mm,55.635mm)(66.801mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R2-2(67.309mm,55.698mm) on Top Layer And Track (66.801mm,56.27mm)(67.817mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R2-2(67.309mm,55.698mm) on Top Layer And Track (67.817mm,55.635mm)(67.817mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R22-1(29.848mm,34.436mm) on Top Layer And Track (29.338mm,34.385mm)(29.338mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R22-1(29.848mm,34.436mm) on Top Layer And Track (29.338mm,35.02mm)(30.354mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad R22-1(29.848mm,34.436mm) on Top Layer And Track (30.354mm,34.385mm)(30.354mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R22-2(29.846mm,33.051mm) on Top Layer And Track (29.338mm,32.48mm)(29.338mm,33.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R22-2(29.846mm,33.051mm) on Top Layer And Track (29.338mm,32.48mm)(30.354mm,32.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R22-2(29.846mm,33.051mm) on Top Layer And Track (30.354mm,32.48mm)(30.354mm,33.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R23-1(32.437mm,34.436mm) on Top Layer And Track (31.927mm,34.385mm)(31.927mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R23-1(32.437mm,34.436mm) on Top Layer And Track (31.927mm,35.02mm)(32.943mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad R23-1(32.437mm,34.436mm) on Top Layer And Track (32.943mm,34.385mm)(32.943mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R23-2(32.435mm,33.051mm) on Top Layer And Track (31.927mm,32.48mm)(31.927mm,33.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R23-2(32.435mm,33.051mm) on Top Layer And Track (31.927mm,32.48mm)(32.943mm,32.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R23-2(32.435mm,33.051mm) on Top Layer And Track (32.943mm,32.48mm)(32.943mm,33.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R25-1(49.376mm,34.436mm) on Top Layer And Track (48.866mm,34.385mm)(48.866mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R25-1(49.376mm,34.436mm) on Top Layer And Track (48.866mm,35.02mm)(49.882mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad R25-1(49.376mm,34.436mm) on Top Layer And Track (49.882mm,34.385mm)(49.882mm,35.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R25-2(49.374mm,33.051mm) on Top Layer And Track (48.866mm,32.48mm)(48.866mm,33.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R25-2(49.374mm,33.051mm) on Top Layer And Track (48.866mm,32.48mm)(49.882mm,32.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R25-2(49.374mm,33.051mm) on Top Layer And Track (49.882mm,32.48mm)(49.882mm,33.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R26-1(17.451mm,60.5mm) on Top Layer And Track (16.867mm,59.99mm)(16.867mm,61.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R26-1(17.451mm,60.5mm) on Top Layer And Track (16.867mm,59.99mm)(17.502mm,59.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad R26-1(17.451mm,60.5mm) on Top Layer And Track (16.867mm,61.006mm)(17.502mm,61.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R26-2(18.835mm,60.498mm) on Top Layer And Track (18.772mm,59.99mm)(19.407mm,59.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R26-2(18.835mm,60.498mm) on Top Layer And Track (18.772mm,61.006mm)(19.407mm,61.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R26-2(18.835mm,60.498mm) on Top Layer And Track (19.407mm,59.99mm)(19.407mm,61.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R27-1(17.451mm,63.224mm) on Top Layer And Track (16.867mm,62.714mm)(16.867mm,63.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R27-1(17.451mm,63.224mm) on Top Layer And Track (16.867mm,62.714mm)(17.502mm,62.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad R27-1(17.451mm,63.224mm) on Top Layer And Track (16.867mm,63.73mm)(17.502mm,63.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R27-2(18.835mm,63.222mm) on Top Layer And Track (18.772mm,62.714mm)(19.407mm,62.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R27-2(18.835mm,63.222mm) on Top Layer And Track (18.772mm,63.73mm)(19.407mm,63.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R27-2(18.835mm,63.222mm) on Top Layer And Track (19.407mm,62.714mm)(19.407mm,63.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R28-1(17.451mm,53.314mm) on Top Layer And Track (16.867mm,52.805mm)(16.867mm,53.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R28-1(17.451mm,53.314mm) on Top Layer And Track (16.867mm,52.805mm)(17.502mm,52.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad R28-1(17.451mm,53.314mm) on Top Layer And Track (16.867mm,53.821mm)(17.502mm,53.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R28-2(18.835mm,53.313mm) on Top Layer And Track (18.772mm,52.805mm)(19.407mm,52.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R28-2(18.835mm,53.313mm) on Top Layer And Track (18.772mm,53.821mm)(19.407mm,53.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R28-2(18.835mm,53.313mm) on Top Layer And Track (19.407mm,52.805mm)(19.407mm,53.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R30-1(17.451mm,55.73mm) on Top Layer And Track (16.867mm,55.22mm)(16.867mm,56.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R30-1(17.451mm,55.73mm) on Top Layer And Track (16.867mm,55.22mm)(17.502mm,55.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad R30-1(17.451mm,55.73mm) on Top Layer And Track (16.867mm,56.236mm)(17.502mm,56.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R30-2(18.835mm,55.728mm) on Top Layer And Track (18.772mm,55.22mm)(19.407mm,55.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R30-2(18.835mm,55.728mm) on Top Layer And Track (18.772mm,56.236mm)(19.407mm,56.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R30-2(18.835mm,55.728mm) on Top Layer And Track (19.407mm,55.22mm)(19.407mm,56.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R34-1(59.123mm,103.921mm) on Top Layer And Track (58.616mm,103.337mm)(58.616mm,103.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R34-1(59.123mm,103.921mm) on Top Layer And Track (58.616mm,103.337mm)(59.632mm,103.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R34-1(59.123mm,103.921mm) on Top Layer And Track (59.632mm,103.337mm)(59.632mm,103.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R34-2(59.124mm,105.306mm) on Top Layer And Track (58.616mm,105.242mm)(58.616mm,105.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R34-2(59.124mm,105.306mm) on Top Layer And Track (58.616mm,105.877mm)(59.632mm,105.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R34-2(59.124mm,105.306mm) on Top Layer And Track (59.632mm,105.242mm)(59.632mm,105.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R35-2(63.367mm,105.306mm) on Top Layer And Track (62.859mm,105.242mm)(62.859mm,105.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R35-2(63.367mm,105.306mm) on Top Layer And Track (62.859mm,105.877mm)(63.875mm,105.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R35-2(63.367mm,105.306mm) on Top Layer And Track (63.875mm,105.242mm)(63.875mm,105.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R36-1(67.65mm,103.923mm) on Top Layer And Track (67.143mm,103.339mm)(67.143mm,103.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R36-1(67.65mm,103.923mm) on Top Layer And Track (67.143mm,103.339mm)(68.159mm,103.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R36-1(67.65mm,103.923mm) on Top Layer And Track (68.159mm,103.339mm)(68.159mm,103.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R36-2(67.651mm,105.307mm) on Top Layer And Track (67.143mm,105.244mm)(67.143mm,105.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R36-2(67.651mm,105.307mm) on Top Layer And Track (67.143mm,105.879mm)(68.159mm,105.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R36-2(67.651mm,105.307mm) on Top Layer And Track (68.159mm,105.244mm)(68.159mm,105.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad R38-1(92.962mm,97.54mm) on Top Layer And Track (92.911mm,97.034mm)(93.546mm,97.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R38-1(92.962mm,97.54mm) on Top Layer And Track (92.911mm,98.05mm)(93.546mm,98.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R38-1(92.962mm,97.54mm) on Top Layer And Track (93.546mm,97.034mm)(93.546mm,98.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R38-2(91.578mm,97.542mm) on Top Layer And Track (91.006mm,97.034mm)(91.006mm,98.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R38-2(91.578mm,97.542mm) on Top Layer And Track (91.006mm,97.034mm)(91.641mm,97.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R38-2(91.578mm,97.542mm) on Top Layer And Track (91.006mm,98.05mm)(91.641mm,98.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R4-1(57mm,54.314mm) on Top Layer And Track (56.494mm,53.73mm)(56.494mm,54.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R4-1(57mm,54.314mm) on Top Layer And Track (56.494mm,53.73mm)(57.51mm,53.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R4-1(57mm,54.314mm) on Top Layer And Track (57.51mm,53.73mm)(57.51mm,54.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R4-2(57.002mm,55.698mm) on Top Layer And Track (56.494mm,55.635mm)(56.494mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R4-2(57.002mm,55.698mm) on Top Layer And Track (56.494mm,56.27mm)(57.51mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R4-2(57.002mm,55.698mm) on Top Layer And Track (57.51mm,55.635mm)(57.51mm,56.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R5-1(25.54mm,76.86mm) on Top Layer And Track (25.034mm,76.276mm)(25.034mm,76.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R5-1(25.54mm,76.86mm) on Top Layer And Track (25.034mm,76.276mm)(26.05mm,76.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R5-1(25.54mm,76.86mm) on Top Layer And Track (26.05mm,76.276mm)(26.05mm,76.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R5-2(25.542mm,78.244mm) on Top Layer And Track (25.034mm,78.181mm)(25.034mm,78.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R5-2(25.542mm,78.244mm) on Top Layer And Track (25.034mm,78.816mm)(26.05mm,78.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R5-2(25.542mm,78.244mm) on Top Layer And Track (26.05mm,78.181mm)(26.05mm,78.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R6-1(22.172mm,78.231mm) on Top Layer And Track (21.662mm,78.181mm)(21.662mm,78.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R6-1(22.172mm,78.231mm) on Top Layer And Track (21.662mm,78.816mm)(22.678mm,78.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad R6-1(22.172mm,78.231mm) on Top Layer And Track (22.678mm,78.181mm)(22.678mm,78.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad RESET-1(78.251mm,41.58mm) on Multi-Layer And Track (78.25mm,37.516mm)(78.25mm,40.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad RESET-1(78.251mm,41.58mm) on Multi-Layer And Track (79.266mm,41.58mm)(83.712mm,41.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad RESET-1(84.751mm,41.58mm) on Multi-Layer And Track (79.266mm,41.58mm)(83.712mm,41.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad RESET-1(84.751mm,41.58mm) on Multi-Layer And Track (84.728mm,37.516mm)(84.728mm,40.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad RESET-2(78.251mm,36.5mm) on Multi-Layer And Track (78.25mm,37.516mm)(78.25mm,40.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad RESET-2(78.251mm,36.5mm) on Multi-Layer And Track (79.266mm,36.5mm)(83.712mm,36.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad RESET-2(84.751mm,36.5mm) on Multi-Layer And Track (79.266mm,36.5mm)(83.712mm,36.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad RESET-2(84.751mm,36.5mm) on Multi-Layer And Track (84.728mm,37.516mm)(84.728mm,40.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad SD_CARD-10(22mm,68.55mm) on Bottom Layer And Track (14.004mm,68.612mm)(20.862mm,68.612mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-10(50.313mm,68.565mm) on Top Layer And Text "Y1" (49.657mm,67.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-11(50.667mm,68.919mm) on Top Layer And Text "Y1" (49.657mm,67.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad U1-12(51.02mm,69.272mm) on Top Layer And Text "Y1" (49.657mm,67.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U1-58(42.394mm,82.142mm) on Top Layer And Text "Y2" (41.962mm,80.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad U1-59(42.04mm,81.788mm) on Top Layer And Text "Y2" (41.962mm,80.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-60(41.687mm,81.435mm) on Top Layer And Text "Y2" (41.962mm,80.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad U1-61(41.333mm,81.081mm) on Top Layer And Text "Y2" (41.962mm,80.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U1-8(49.606mm,67.858mm) on Top Layer And Text "Y1" (49.657mm,67.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-9(49.96mm,68.212mm) on Top Layer And Text "Y1" (49.657mm,67.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-4(71.102mm,41.58mm) on Top Layer And Track (69.426mm,41.91mm)(70.442mm,42.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-4(71.102mm,41.58mm) on Top Layer And Track (70.442mm,42.926mm)(71.966mm,42.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-4(71.102mm,41.58mm) on Top Layer And Track (71.966mm,42.926mm)(72.474mm,41.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad U2-4(71.102mm,41.58mm) on Top Layer And Track (72.474mm,41.91mm)(74.506mm,41.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U5-1(68.13mm,89.528mm) on Top Layer And Track (67.672mm,90.13mm)(68.007mm,89.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U5-12(72.87mm,89.528mm) on Top Layer And Track (72.993mm,89.794mm)(73.328mm,90.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U5-13(72.87mm,90.731mm) on Top Layer And Track (72.993mm,90.466mm)(73.328mm,90.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U5-24(68.13mm,90.731mm) on Top Layer And Track (67.672mm,90.13mm)(68.007mm,90.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U5-6(69.898mm,87.76mm) on Top Layer And Track (70.164mm,87.637mm)(70.5mm,87.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Pad USB_SLAVE-7(97.004mm,35.315mm) on Top Layer And Track (98.4mm,35.815mm)(99.7mm,35.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad Y2-1(60mm,70.77mm) on Multi-Layer And Track (60.539mm,70.231mm)(60.969mm,69.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad Y2-2(58.84mm,69.61mm) on Multi-Layer And Track (59.379mm,69.071mm)(59.82mm,68.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad Y2-3(65.308mm,64.224mm) on Top Layer And Track (59.413mm,68.245mm)(64.646mm,63.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad Y2-3(65.308mm,64.224mm) on Top Layer And Track (61.344mm,70.176mm)(66.576mm,64.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad Y2-3(65.308mm,64.224mm) on Top Layer And Track (64.646mm,63.013mm)(64.971mm,62.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad Y2-3(65.308mm,64.224mm) on Top Layer And Track (64.971mm,62.687mm)(65.209mm,62.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad Y2-3(65.308mm,64.224mm) on Top Layer And Track (66.576mm,64.943mm)(67.005mm,64.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad Y3-1(14.339mm,43.5mm) on Top Layer And Track (13.45mm,41.239mm)(13.45mm,42.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad Y3-1(14.339mm,43.5mm) on Top Layer And Track (13.45mm,44.44mm)(13.45mm,45.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad Y3-2(23.737mm,43.5mm) on Top Layer And Track (24.829mm,41.239mm)(24.829mm,42.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Y3-2(23.737mm,43.5mm) on Top Layer And Track (24.829mm,44.465mm)(24.829mm,45.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Y4-1(63.355mm,86.645mm) on Top Layer And Track (61.127mm,85.676mm)(62.061mm,86.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Y4-1(63.355mm,86.645mm) on Top Layer And Track (63.391mm,87.939mm)(64.324mm,88.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Y4-2(70mm,80mm) on Top Layer And Track (69.174mm,77.629mm)(70.108mm,78.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Y4-2(70mm,80mm) on Top Layer And Track (71.455mm,79.91mm)(72.371mm,80.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
Rule Violations :384

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "19" (58.266mm,43.492mm) on Top Overlay And Track (58.012mm,42.73mm)(58.012mm,47.81mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "19" (8.452mm,88.396mm) on Top Overlay And Track (7.69mm,88.65mm)(12.77mm,88.65mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "2" (10.992mm,115.32mm) on Top Overlay And Track (7.69mm,114.05mm)(12.77mm,114.05mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "20" (10.992mm,88.396mm) on Top Overlay And Track (7.69mm,88.65mm)(12.77mm,88.65mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "20" (58.266mm,46.032mm) on Top Overlay And Track (58.012mm,42.73mm)(58.012mm,47.81mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "BL" (52.537mm,108.714mm) on Top Overlay And Text "BL" (52.539mm,108.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "BL" (52.537mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "BL" (52.539mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "C11" (31.68mm,82.851mm) on Top Overlay And Text "C12" (34.182mm,82.843mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "C23" (29mm,26mm) on Top Overlay And Track (29.44mm,26.23mm)(29.44mm,26.865mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "C23" (29mm,26mm) on Top Overlay And Track (29.44mm,26.23mm)(30.456mm,26.23mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "C23" (29mm,26mm) on Top Overlay And Track (29.44mm,28.135mm)(29.44mm,28.77mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CLK" (64.628mm,115.1mm) on Top Overlay And Text "CLK" (64.63mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "CLK" (64.628mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "CLK" (64.63mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CS" (24.472mm,108.708mm) on Top Overlay And Text "CS" (24.47mm,108.714mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "CS" (24.472mm,108.708mm) on Top Overlay And Track (23.72mm,109.714mm)(26.3mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "CS" (24.47mm,108.714mm) on Top Overlay And Track (23.72mm,109.714mm)(26.3mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D0" (29.628mm,115.1mm) on Top Overlay And Text "D0" (29.63mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "D0" (29.628mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "D0" (29.63mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D1" (32.217mm,108.714mm) on Top Overlay And Text "D1" (32.219mm,108.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "D1" (32.217mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "D1" (32.219mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D10" (41.878mm,115.1mm) on Top Overlay And Text "D10" (41.88mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "D10" (41.878mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "D10" (41.88mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D11" (44.536mm,108.714mm) on Top Overlay And Text "D11" (44.538mm,108.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "D11" (44.536mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "D11" (44.538mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D12" (44.503mm,115.1mm) on Top Overlay And Text "D12" (44.505mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "D12" (44.503mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "D12" (44.505mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "D13" (47.005mm,108.698mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D14" (47.003mm,115.1mm) on Top Overlay And Text "D14" (47.005mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "D14" (47.003mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "D14" (47.005mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D15" (49.616mm,108.714mm) on Top Overlay And Text "D15" (49.618mm,108.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "D15" (49.616mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "D15" (49.618mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D2" (32.128mm,115.1mm) on Top Overlay And Text "D2" (32.13mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "D2" (32.128mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "D2" (32.13mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D3" (34.632mm,108.708mm) on Top Overlay And Text "D3" (34.63mm,108.714mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "D3" (34.632mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "D3" (34.63mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D4" (34.628mm,115.1mm) on Top Overlay And Text "D4" (34.63mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "D4" (34.628mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "D4" (34.63mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D5" (37.172mm,108.708mm) on Top Overlay And Text "D5" (37.17mm,108.714mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "D5" (37.172mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "D5" (37.17mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D6" (37.253mm,115.1mm) on Top Overlay And Text "D6" (37.255mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "D6" (37.253mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "D6" (37.255mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D7" (39.583mm,108.714mm) on Top Overlay And Text "D7" (39.585mm,108.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "D7" (39.583mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "D7" (39.585mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D8" (39.378mm,115.1mm) on Top Overlay And Text "D8" (39.38mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "D8" (39.378mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "D8" (39.38mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D9" (42.123mm,108.714mm) on Top Overlay And Text "D9" (42.125mm,108.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "D9" (42.123mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "D9" (42.125mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND" (49.503mm,115.1mm) on Top Overlay And Text "GND" (49.505mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "GND" (49.503mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "GND" (49.505mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND" (54.503mm,115.1mm) on Top Overlay And Text "GND" (54.505mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "GND" (54.503mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "GND" (54.505mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND" (56.982mm,108.714mm) on Top Overlay And Text "GND" (56.984mm,108.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "GND" (56.982mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "GND" (56.984mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MISO" (59.268mm,108.714mm) on Top Overlay And Text "MISO" (59.27mm,108.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "MISO" (59.268mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "MISO" (59.27mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MO" (62.628mm,115.1mm) on Top Overlay And Text "MO" (62.63mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "MO" (62.628mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "MO" (62.63mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOSI" (59.378mm,115.1mm) on Top Overlay And Text "MOSI" (59.38mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "MOSI" (59.378mm,115.1mm) on Top Overlay And Text "VDD" (57.128mm,115.1mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "MOSI" (59.378mm,115.1mm) on Top Overlay And Text "VDD" (57.13mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "MOSI" (59.378mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "MOSI" (59.38mm,115.094mm) on Top Overlay And Text "VDD" (57.128mm,115.1mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "MOSI" (59.38mm,115.094mm) on Top Overlay And Text "VDD" (57.13mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "MOSI" (59.38mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PEN" (62.189mm,108.714mm) on Top Overlay And Text "PEN" (62.191mm,108.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "PEN" (62.189mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "PEN" (62.191mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R32" (75.484mm,106.724mm) on Top Overlay And Track (76.173mm,116.113mm)(76.173mm,108.113mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.074mm < 0.254mm) Between Text "R39" (91.334mm,88.011mm) on Bottom Overlay And Text "R42" (94.328mm,88.01mm) on Bottom Overlay Silk Text to Silk Clearance [0.074mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD" (27.003mm,115.1mm) on Top Overlay And Text "RD" (27.005mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "RD" (27.003mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "RD" (27.005mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RS" (24.503mm,115.1mm) on Top Overlay And Text "RS" (24.505mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "RS" (24.503mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "RS" (24.505mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RST" (29.169mm,108.714mm) on Top Overlay And Text "RST" (29.171mm,108.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "RST" (29.169mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "RST" (29.171mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "TCS" (64.729mm,108.714mm) on Top Overlay And Text "TCS" (64.731mm,108.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "TCS" (64.729mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "TCS" (64.731mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "VDD" (52.003mm,115.1mm) on Top Overlay And Text "VDD" (52.005mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "VDD" (52.003mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "VDD" (52.005mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "VDD" (54.569mm,108.714mm) on Top Overlay And Text "VDD" (54.571mm,108.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "VDD" (54.569mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "VDD" (54.571mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "VDD" (57.128mm,115.1mm) on Top Overlay And Text "VDD" (57.13mm,115.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "VDD" (57.128mm,115.1mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "VDD" (57.13mm,115.094mm) on Top Overlay And Track (23.71mm,114.814mm)(66.89mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "WR" (27.012mm,108.708mm) on Top Overlay And Text "WR" (27.01mm,108.714mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "WR" (27.012mm,108.708mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "WR" (27.01mm,108.714mm) on Top Overlay And Track (26.19mm,109.714mm)(66.89mm,109.714mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Y2" (41.962mm,80.239mm) on Top Overlay And Track (37.02mm,75mm)(46mm,83.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :116

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01