false sharing
bus-based multiprocessors
cache prefetching
memory latency hiding
