
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: cells_cmos.v
Parsing formal SystemVerilog input from `cells_cmos.v' to AST representation.
Generating RTLIL representation for module `\NOT'.
Generating RTLIL representation for module `\NAND'.
Generating RTLIL representation for module `\NOR'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFSR'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: cells_cyclone_v.v
Parsing formal SystemVerilog input from `cells_cyclone_v.v' to AST representation.
Generating RTLIL representation for module `\dffeas'.
Generating RTLIL representation for module `\cyclonev_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:131 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclonev_clkena'.
Generating RTLIL representation for module `\cyclonev_io_ibuf'.
Generating RTLIL representation for module `\cyclonev_io_obuf'.
Generating RTLIL representation for module `\cyclone10lp_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:351 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclone10lp_io_ibuf'.
Generating RTLIL representation for module `\cyclone10lp_io_obuf'.
Generating RTLIL representation for module `\cyclone10lp_clkena'.
Generating RTLIL representation for module `\cyclone10gx_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:570 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclone10gx_io_ibuf'.
Generating RTLIL representation for module `\cyclone10gx_io_obuf'.
Generating RTLIL representation for module `\cyclone10gx_clkena'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: cells_verific.v
Parsing formal SystemVerilog input from `cells_verific.v' to AST representation.
Generating RTLIL representation for module `\VERIFIC_FADD'.
Generating RTLIL representation for module `\VERIFIC_DFFRS'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: cells_xilinx_7.v
Parsing formal SystemVerilog input from `cells_xilinx_7.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (cells_xilinx_7.v:18)
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\FD_1'.
Generating RTLIL representation for module `\FDC_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:148 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:163 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:179 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:195 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:212 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:230 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:248 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDC'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:264 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDDRCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:288 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\FDE_1'.
Generating RTLIL representation for module `\FDE'.
Generating RTLIL representation for module `\FDP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:401 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:416 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:432 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:448 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDR_1'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRS_1'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRS'.
Generating RTLIL representation for module `\FDR'.
Generating RTLIL representation for module `\FDS_1'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDS'.
Generating RTLIL representation for module `\FD'.
Generating RTLIL representation for module `\LD_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:664 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDC_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:677 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:692 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:707 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:722 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:739 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:756 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:773 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDC'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:790 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:805 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:818 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:831 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:846 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:861 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:876 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LD'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:891 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFCF'.
Generating RTLIL representation for module `\BUFE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCTRL'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:958 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFG_LB'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:998 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1001 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1004 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1009 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1042 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1045 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1048 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1053 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFGP'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFIODQS'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1146 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1150 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\BUF'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: cells_yosys.v
Parsing formal SystemVerilog input from `cells_yosys.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: syn_identity.v
Parsing formal SystemVerilog input from `syn_identity.v' to AST representation.
Generating RTLIL representation for module `\top_1'.
Generating RTLIL representation for module `\module18_1'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: syn_vivado.v
Parsing formal SystemVerilog input from `syn_vivado.v' to AST representation.
Generating RTLIL representation for module `\module18_2'.
Generating RTLIL representation for module `\top_2'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: top.v
Parsing formal SystemVerilog input from `top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

9. Executing PREP pass.

9.1. Executing HIERARCHY pass (managing design hierarchy).

9.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:         \OBUF
Used module:         \LUT5
Used module:         \LUT4
Used module:         \LUT6
Used module:         \LUT2
Used module:         \CARRY4
Used module:         \LUT3
Used module:         \IBUF
Used module:         \FDRE
Used module:         \LUT1
Used module:         \FDSE
Used module:         \module18_2
Used module:             \VCC
Used module:             \GND
Used module:         \BUFG
Used module:     \top_1
Used module:         \module18_1

9.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111111111111111111110
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.

9.1.3. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111110000000000000001
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111110000000000000001'.

9.1.4. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0110111101100000
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0110111101100000'.

9.1.5. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000011110001
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0000000011110001'.

9.1.6. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0111011101110111011101110111011101110111011101110111011101110100
Generating RTLIL representation for module `$paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6'.

9.1.7. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.8. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.9. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0101011010100110111111111111111101010110101001100000000000000000
Generating RTLIL representation for module `$paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6'.

9.1.10. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Generating RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.11. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000010
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'00000010'.

9.1.12. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.13. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.14. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.15. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.16. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.17. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.18. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.19. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.20. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.21. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.22. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.23. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.24. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.25. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.26. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1111111111111111111111111111111111111111111111111111111111111110
Generating RTLIL representation for module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.

9.1.27. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1010111110000000
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1010111110000000'.

9.1.28. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.29. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'11111110
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'11111110'.

9.1.30. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'11111110
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'11111110'.

9.1.31. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111111111111111111110
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.

9.1.32. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.33. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1111111111111111111111111111111111111111111111111111111111111110
Found cached RTLIL representation for module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.

9.1.34. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111111111111111111110
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.

9.1.35. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000111100001110
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0000111100001110'.

9.1.36. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111111111111111111110
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.

9.1.37. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111100010001000
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0111100010001000'.

9.1.38. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1000011101110111
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1000011101110111'.

9.1.39. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0111100010001000100001110111011110000111011101110111100010001000
Generating RTLIL representation for module `$paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6'.

9.1.40. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.41. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.42. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.43. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000000000000000000000000000000000000000000000010000
Generating RTLIL representation for module `$paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6'.

9.1.44. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.45. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1001000000001001
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1001000000001001'.

9.1.46. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1001000000001001
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1001000000001001'.

9.1.47. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1001000000001001
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1001000000001001'.

9.1.48. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1001000000001001
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1001000000001001'.

9.1.49. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0010001010110010
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0010001010110010'.

9.1.50. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0010001010110010
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0010001010110010'.

9.1.51. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0010001010110010
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0010001010110010'.

9.1.52. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0010001010110010
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'0010001010110010'.

9.1.53. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01000001
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'01000001'.

9.1.54. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.55. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.56. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.57. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'10111010
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'10111010'.

9.1.58. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.59. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'10010110
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'10010110'.

9.1.60. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.61. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'1110
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'1110'.

9.1.62. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.63. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.64. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.65. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.66. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.67. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.68. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.69. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0101010101010110010101010101010110101010101001101010101010101010
Generating RTLIL representation for module `$paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6'.

9.1.70. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.71. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.72. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0111111111111111
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0111111111111111'.

9.1.73. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000010000000
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0000000010000000'.

9.1.74. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.75. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.76. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.77. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.78. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.79. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.80. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0010
Generating RTLIL representation for module `$paramod\LUT2\INIT=4'0010'.

9.1.81. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0010
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0010'.

9.1.82. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'10111000
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'10111000'.

9.1.83. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.84. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.85. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'10010110011010010110100110010110
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'10010110011010010110100110010110'.

9.1.86. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'10010110011010010110100110010110
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'10010110011010010110100110010110'.

9.1.87. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.88. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.89. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.90. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.91. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1111111111111110111111111111111011111111111111100000000000000010
Generating RTLIL representation for module `$paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6'.

9.1.92. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1111111111111111111111111111111111111111111111111111111111111110
Found cached RTLIL representation for module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.

9.1.93. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.94. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'01000001
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'01000001'.

9.1.95. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.96. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.97. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0001
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0001'.

9.1.98. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000010
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'00000010'.

9.1.99. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Generating RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.100. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.101. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 892387525
Generating RTLIL representation for module `$paramod\LUT5\INIT=892387525'.

9.1.102. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000001
Generating RTLIL representation for module `$paramod\LUT3\INIT=8'00000001'.

9.1.103. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'00000001
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'00000001'.

9.1.104. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT1'.
Parameter \INIT = 2'01
Found cached RTLIL representation for module `$paramod\LUT1\INIT=2'01'.

9.1.105. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 168443706
Generating RTLIL representation for module `$paramod\LUT5\INIT=168443706'.

9.1.106. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'11111110
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'11111110'.

9.1.107. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT3'.
Parameter \INIT = 8'11111110
Found cached RTLIL representation for module `$paramod\LUT3\INIT=8'11111110'.

9.1.108. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1010101010001010
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1010101010001010'.

9.1.109. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1010101010001010
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1010101010001010'.

9.1.110. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.111. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0000000000000001
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0000000000000001'.

9.1.112. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111111111111111111110
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.

9.1.113. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.114. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1111111111111111111111111111111111111111111111111111111111111110
Found cached RTLIL representation for module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.

9.1.115. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0100010001000100010001000100010001000100010001000100010001001111
Generating RTLIL representation for module `$paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6'.

9.1.116. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1010001110100011101000111010001100110011001100111010001100110011
Generating RTLIL representation for module `$paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6'.

9.1.117. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.118. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.119. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.120. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0010
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0010'.

9.1.121. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0100010001000101010101010101010111111111111111111111111111111111
Generating RTLIL representation for module `$paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6'.

9.1.122. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1110111011101111
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'1110111011101111'.

9.1.123. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0011001100110011111111111011111100000000000000000000000010000000
Generating RTLIL representation for module `$paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6'.

9.1.124. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0010
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0010'.

9.1.125. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.126. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.127. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.128. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.129. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.130. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 1
Generating RTLIL representation for module `$paramod\LUT5\INIT=1'.

9.1.131. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1010101010101010101010101010101000000000000000001000100010000000
Generating RTLIL representation for module `$paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6'.

9.1.132. Executing AST frontend in derive mode using pre-parsed AST for module `\FDSE'.
Parameter \INIT = 1'0
Generating RTLIL representation for module `$paramod\FDSE\INIT=1'0'.

9.1.133. Executing AST frontend in derive mode using pre-parsed AST for module `\FDSE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDSE\INIT=1'0'.

9.1.134. Executing AST frontend in derive mode using pre-parsed AST for module `\FDSE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDSE\INIT=1'0'.

9.1.135. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.136. Executing AST frontend in derive mode using pre-parsed AST for module `\FDSE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDSE\INIT=1'0'.

9.1.137. Executing AST frontend in derive mode using pre-parsed AST for module `\FDSE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDSE\INIT=1'0'.

9.1.138. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT2'.
Parameter \INIT = 4'0010
Found cached RTLIL representation for module `$paramod\LUT2\INIT=4'0010'.

9.1.139. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.140. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.141. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.142. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.143. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.144. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.145. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.146. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.147. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.148. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.149. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.150. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.151. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.152. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.153. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.154. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.155. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.156. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.157. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.158. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.159. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.160. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.161. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'0110100110010110
Generating RTLIL representation for module `$paramod\LUT4\INIT=16'0110100110010110'.

9.1.162. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0001010001000001010000010001010001000001000101000001010001000001
Generating RTLIL representation for module `$paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6'.

9.1.163. Executing AST frontend in derive mode using pre-parsed AST for module `\FDRE'.
Parameter \INIT = 1'0
Found cached RTLIL representation for module `$paramod\FDRE\INIT=1'0'.

9.1.164. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT4'.
Parameter \INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\LUT4\INIT=16'1111111111111110'.

9.1.165. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111111111111111111110
Found cached RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.

9.1.166. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT5'.
Parameter \INIT = 32'11111111111111111110111111101110
Generating RTLIL representation for module `$paramod\LUT5\INIT=32'11111111111111111110111111101110'.

9.1.167. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'1111111111111111111111111111111111111111111111111111111111111110
Found cached RTLIL representation for module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.

9.1.168. Executing AST frontend in derive mode using pre-parsed AST for module `\LUT6'.
Parameter \INIT = 64'0000000000000000000000000000000000000000000000001111111111111110
Generating RTLIL representation for module `$paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6'.

9.1.169. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:         \OBUF
Used module:         $paramod\LUT5\INIT=32'11111111111111111111111111111110
Used module:         $paramod\LUT4\INIT=16'0111100010001000
Used module:         $paramod\LUT4\INIT=16'1000011101110111
Used module:         $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6
Used module:         $paramod\LUT2\INIT=4'1110
Used module:         \CARRY4
Used module:         $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6
Used module:         $paramod\LUT4\INIT=16'1001000000001001
Used module:         $paramod\LUT4\INIT=16'0010001010110010
Used module:         $paramod\LUT3\INIT=8'01000001
Used module:         $paramod\LUT2\INIT=4'0001
Used module:         $paramod\LUT3\INIT=8'10111010
Used module:         $paramod\LUT3\INIT=8'10010110
Used module:         $paramod\LUT4\INIT=16'1111111111111110
Used module:         $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6
Used module:         \IBUF
Used module:         $paramod\FDRE\INIT=1'0
Used module:         $paramod\LUT4\INIT=16'0111111111111111
Used module:         $paramod\LUT4\INIT=16'0000000010000000
Used module:         $paramod\LUT2\INIT=4'0010
Used module:         $paramod\LUT3\INIT=8'10111000
Used module:         $paramod\LUT5\INIT=32'10010110011010010110100110010110
Used module:         $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6
Used module:         $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6
Used module:         $paramod\LUT3\INIT=8'00000010
Used module:         $paramod\LUT1\INIT=2'01
Used module:         $paramod\LUT5\INIT=892387525
Used module:         $paramod\LUT3\INIT=8'00000001
Used module:         $paramod\LUT5\INIT=168443706
Used module:         $paramod\LUT3\INIT=8'11111110
Used module:         $paramod\LUT4\INIT=16'1010101010001010
Used module:         $paramod\LUT4\INIT=16'0000000000000001
Used module:         $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6
Used module:         $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6
Used module:         $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6
Used module:         $paramod\LUT4\INIT=16'1110111011101111
Used module:         $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6
Used module:         $paramod\LUT5\INIT=1
Used module:         $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6
Used module:         $paramod\FDSE\INIT=1'0
Used module:         $paramod\LUT4\INIT=16'0110100110010110
Used module:         $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6
Used module:         $paramod\LUT5\INIT=32'11111111111111111110111111101110
Used module:         $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6
Used module:         \module18_2
Used module:             $paramod\LUT5\INIT=32'11111111111111110000000000000001
Used module:             $paramod\LUT4\INIT=16'0110111101100000
Used module:             $paramod\LUT4\INIT=16'0000000011110001
Used module:             $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6
Used module:             $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6
Used module:             $paramod\LUT4\INIT=16'1010111110000000
Used module:             $paramod\LUT4\INIT=16'0000111100001110
Used module:             \VCC
Used module:             \GND
Used module:         \BUFG
Used module:     \top_1
Used module:         \module18_1

9.1.170. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:         \OBUF
Used module:         $paramod\LUT5\INIT=32'11111111111111111111111111111110
Used module:         $paramod\LUT4\INIT=16'0111100010001000
Used module:         $paramod\LUT4\INIT=16'1000011101110111
Used module:         $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6
Used module:         $paramod\LUT2\INIT=4'1110
Used module:         \CARRY4
Used module:         $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6
Used module:         $paramod\LUT4\INIT=16'1001000000001001
Used module:         $paramod\LUT4\INIT=16'0010001010110010
Used module:         $paramod\LUT3\INIT=8'01000001
Used module:         $paramod\LUT2\INIT=4'0001
Used module:         $paramod\LUT3\INIT=8'10111010
Used module:         $paramod\LUT3\INIT=8'10010110
Used module:         $paramod\LUT4\INIT=16'1111111111111110
Used module:         $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6
Used module:         \IBUF
Used module:         $paramod\FDRE\INIT=1'0
Used module:         $paramod\LUT4\INIT=16'0111111111111111
Used module:         $paramod\LUT4\INIT=16'0000000010000000
Used module:         $paramod\LUT2\INIT=4'0010
Used module:         $paramod\LUT3\INIT=8'10111000
Used module:         $paramod\LUT5\INIT=32'10010110011010010110100110010110
Used module:         $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6
Used module:         $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6
Used module:         $paramod\LUT3\INIT=8'00000010
Used module:         $paramod\LUT1\INIT=2'01
Used module:         $paramod\LUT5\INIT=892387525
Used module:         $paramod\LUT3\INIT=8'00000001
Used module:         $paramod\LUT5\INIT=168443706
Used module:         $paramod\LUT3\INIT=8'11111110
Used module:         $paramod\LUT4\INIT=16'1010101010001010
Used module:         $paramod\LUT4\INIT=16'0000000000000001
Used module:         $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6
Used module:         $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6
Used module:         $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6
Used module:         $paramod\LUT4\INIT=16'1110111011101111
Used module:         $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6
Used module:         $paramod\LUT5\INIT=1
Used module:         $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6
Used module:         $paramod\FDSE\INIT=1'0
Used module:         $paramod\LUT4\INIT=16'0110100110010110
Used module:         $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6
Used module:         $paramod\LUT5\INIT=32'11111111111111111110111111101110
Used module:         $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6
Used module:         \module18_2
Used module:             $paramod\LUT5\INIT=32'11111111111111110000000000000001
Used module:             $paramod\LUT4\INIT=16'0110111101100000
Used module:             $paramod\LUT4\INIT=16'0000000011110001
Used module:             $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6
Used module:             $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6
Used module:             $paramod\LUT4\INIT=16'1010111110000000
Used module:             $paramod\LUT4\INIT=16'0000111100001110
Used module:             \VCC
Used module:             \GND
Used module:         \BUFG
Used module:     \top_1
Used module:         \module18_1
Removing unused module `\$_DLATCH_P_'.
Removing unused module `\$_DLATCH_N_'.
Removing unused module `\BUF'.
Removing unused module `\BUFT'.
Removing unused module `\BUFMR'.
Removing unused module `\BUFMRCE'.
Removing unused module `\BUFIO'.
Removing unused module `\BUFIODQS'.
Removing unused module `\BUFIO2FB'.
Removing unused module `\BUFH'.
Removing unused module `\BUFHCE'.
Removing unused module `\BUFGP'.
Removing unused module `\BUFGMUX_VIRTEX4'.
Removing unused module `\BUFGMUX'.
Removing unused module `\BUFGMUX_CTRL'.
Removing unused module `\BUFGMUX_1'.
Removing unused module `\BUFG_LB'.
Removing unused module `\BUFGCTRL'.
Removing unused module `\BUFGCE'.
Removing unused module `\BUFGCE_1'.
Removing unused module `\BUFE'.
Removing unused module `\BUFCF'.
Removing unused module `\LD'.
Removing unused module `\LDP'.
Removing unused module `\LDPE'.
Removing unused module `\LDPE_1'.
Removing unused module `\LDP_1'.
Removing unused module `\LDE'.
Removing unused module `\LDE_1'.
Removing unused module `\LDC'.
Removing unused module `\LDCP'.
Removing unused module `\LDCPE'.
Removing unused module `\LDCPE_1'.
Removing unused module `\LDCP_1'.
Removing unused module `\LDCE'.
Removing unused module `\LDCE_1'.
Removing unused module `\LDC_1'.
Removing unused module `\LD_1'.
Removing unused module `\FD'.
Removing unused module `\FDS'.
Removing unused module `\FDSE'.
Removing unused module `\FDSE_1'.
Removing unused module `\FDS_1'.
Removing unused module `\FDR'.
Removing unused module `\FDRS'.
Removing unused module `\FDRSE'.
Removing unused module `\FDRSE_1'.
Removing unused module `\FDRS_1'.
Removing unused module `\FDRE'.
Removing unused module `\FDRE_1'.
Removing unused module `\FDR_1'.
Removing unused module `\FDP'.
Removing unused module `\FDPE'.
Removing unused module `\FDPE_1'.
Removing unused module `\FDP_1'.
Removing unused module `\FDE'.
Removing unused module `\FDE_1'.
Removing unused module `\FDDRRSE'.
Removing unused module `\FDDRCPE'.
Removing unused module `\FDC'.
Removing unused module `\FDCP'.
Removing unused module `\FDCPE'.
Removing unused module `\FDCPE_1'.
Removing unused module `\FDCP_1'.
Removing unused module `\FDCE'.
Removing unused module `\FDCE_1'.
Removing unused module `\FDC_1'.
Removing unused module `\FD_1'.
Removing unused module `\XORCY'.
Removing unused module `\MUXF8'.
Removing unused module `\MUXF7'.
Removing unused module `\MUXCY'.
Removing unused module `\LUT6'.
Removing unused module `\LUT5'.
Removing unused module `\LUT4'.
Removing unused module `\LUT3'.
Removing unused module `\LUT2'.
Removing unused module `\LUT1'.
Removing unused module `\INV'.
Removing unused module `\OBUFT'.
Removing unused module `\VERIFIC_DFFRS'.
Removing unused module `\VERIFIC_FADD'.
Removing unused module `\cyclone10gx_clkena'.
Removing unused module `\cyclone10gx_io_obuf'.
Removing unused module `\cyclone10gx_io_ibuf'.
Removing unused module `\cyclone10gx_lcell_comb'.
Removing unused module `\cyclone10lp_clkena'.
Removing unused module `\cyclone10lp_io_obuf'.
Removing unused module `\cyclone10lp_io_ibuf'.
Removing unused module `\cyclone10lp_lcell_comb'.
Removing unused module `\cyclonev_io_obuf'.
Removing unused module `\cyclonev_io_ibuf'.
Removing unused module `\cyclonev_clkena'.
Removing unused module `\cyclonev_lcell_comb'.
Removing unused module `\dffeas'.
Removing unused module `\DFFSR'.
Removing unused module `\DFF'.
Removing unused module `\NOR'.
Removing unused module `\NAND'.
Removing unused module `\NOT'.
Removed 100 unused modules.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.
Warning: Resizing cell port top.top_2.y from 91 bits to 376 bits.
Warning: Resizing cell port top.top_1.y from 91 bits to 376 bits.
Warning: Resizing cell port top_2.y_OBUF[157]_inst_i_3.CO from 3 bits to 4 bits.
Warning: Resizing cell port top_2.reg69_reg[0]_i_1.CO from 1 bits to 4 bits.
Warning: Resizing cell port top_1.modinst59.wire22 from 22 bits to 6 bits.
Warning: Resizing cell port top_1.modinst59.wire20 from 20 bits to 19 bits.
Warning: Resizing cell port top_1.modinst59.wire21 from 13 bits to 3 bits.
Warning: Resizing cell port top_1.modinst59.y from 11 bits to 413 bits.

9.2. Executing PROC pass (convert processes to netlists).

9.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\top_1.$proc$syn_identity.v:76$696'.
Cleaned up 1 empty switch.

9.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$syn_identity.v:416$1150 in module module18_1.
Marked 2 switch rules as full_case in process $proc$syn_identity.v:356$1048 in module module18_1.
Marked 3 switch rules as full_case in process $proc$syn_identity.v:269$896 in module module18_1.
Marked 2 switch rules as full_case in process $proc$syn_identity.v:118$749 in module top_1.
Marked 1 switch rules as full_case in process $proc$cells_xilinx_7.v:621$1322 in module $paramod\FDSE\INIT=1'0.
Marked 1 switch rules as full_case in process $proc$cells_xilinx_7.v:493$1284 in module $paramod\FDRE\INIT=1'0.
Removed a total of 0 dead cases.

9.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$top.v:13$1275'.
  Set init value: $formal$top.v:13$1269_EN = 1'0
Found init rule in `\module18_1.$proc$syn_identity.v:232$1268'.
  Set init value: \reg23 = 20'00000000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:231$1267'.
  Set init value: \reg24 = 13'0000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:230$1266'.
  Set init value: \reg25 = 14'00000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:229$1265'.
  Set init value: \reg26 = 11'00000000000
Found init rule in `\module18_1.$proc$syn_identity.v:228$1264'.
  Set init value: \reg27 = 6'000000
Found init rule in `\module18_1.$proc$syn_identity.v:227$1263'.
  Set init value: \reg28 = 6'000000
Found init rule in `\module18_1.$proc$syn_identity.v:226$1262'.
  Set init value: \reg29 = 12'000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:225$1261'.
  Set init value: \reg30 = 12'000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:224$1260'.
  Set init value: \reg31 = 15'000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:223$1259'.
  Set init value: \reg32 = 19'0000000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:222$1258'.
  Set init value: \reg33 = 15'000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:221$1257'.
  Set init value: \reg34 = 7'0000000
Found init rule in `\module18_1.$proc$syn_identity.v:220$1256'.
  Set init value: \reg35 = 10'0000000000
Found init rule in `\module18_1.$proc$syn_identity.v:219$1255'.
  Set init value: \reg36 = 14'00000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:217$1254'.
  Set init value: \reg38 = 15'000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:216$1253'.
  Set init value: \reg39 = 6'000000
Found init rule in `\module18_1.$proc$syn_identity.v:214$1252'.
  Set init value: \reg41 = 15'000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:213$1251'.
  Set init value: \reg42 = 9'000000000
Found init rule in `\module18_1.$proc$syn_identity.v:212$1250'.
  Set init value: \reg43 = 19'0000000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:211$1249'.
  Set init value: \reg44 = 15'000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:210$1248'.
  Set init value: \reg45 = 14'00000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:209$1247'.
  Set init value: \reg46 = 13'0000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:208$1246'.
  Set init value: \reg47 = 15'000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:207$1245'.
  Set init value: \reg48 = 10'0000000000
Found init rule in `\module18_1.$proc$syn_identity.v:206$1244'.
  Set init value: \reg49 = 13'0000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:205$1243'.
  Set init value: \reg50 = 20'00000000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:204$1242'.
  Set init value: \reg51 = 19'0000000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:202$1241'.
  Set init value: \reg53 = 10'0000000000
Found init rule in `\module18_1.$proc$syn_identity.v:201$1240'.
  Set init value: \reg54 = 5'00000
Found init rule in `\module18_1.$proc$syn_identity.v:200$1239'.
  Set init value: \reg55 = 5'00000
Found init rule in `\module18_1.$proc$syn_identity.v:199$1238'.
  Set init value: \reg56 = 22'0000000000000000000000
Found init rule in `\module18_1.$proc$syn_identity.v:198$1237'.
  Set init value: \reg57 = 7'0000000
Found init rule in `\top_1.$proc$syn_identity.v:36$895'.
  Set init value: \reg7 = 15'000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:35$894'.
  Set init value: \reg8 = 5'00000
Found init rule in `\top_1.$proc$syn_identity.v:34$893'.
  Set init value: \reg9 = 13'0000000000000
Found init rule in `\top_1.$proc$syn_identity.v:33$892'.
  Set init value: \reg10 = 3'000
Found init rule in `\top_1.$proc$syn_identity.v:32$891'.
  Set init value: \reg11 = 20'00000000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:31$890'.
  Set init value: \reg12 = 13'0000000000000
Found init rule in `\top_1.$proc$syn_identity.v:30$889'.
  Set init value: \reg13 = 20'00000000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:29$888'.
  Set init value: \reg14 = 22'0000000000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:21$887'.
  Set init value: \reg63 = 6'000000
Found init rule in `\top_1.$proc$syn_identity.v:20$886'.
  Set init value: \reg64 = 7'0000000
Found init rule in `\top_1.$proc$syn_identity.v:19$885'.
  Set init value: \reg65 = 16'0000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:18$884'.
  Set init value: \reg66 = 13'0000000000000
Found init rule in `\top_1.$proc$syn_identity.v:17$883'.
  Set init value: \reg67 = 13'0000000000000
Found init rule in `\top_1.$proc$syn_identity.v:16$882'.
  Set init value: \reg68 = 5'00000
Found init rule in `\top_1.$proc$syn_identity.v:15$881'.
  Set init value: \reg69 = 20'00000000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:14$880'.
  Set init value: \reg70 = 4'0000
Found init rule in `\top_1.$proc$syn_identity.v:11$879'.
  Set init value: \reg73 = 21'000000000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:10$878'.
  Set init value: \reg74 = 7'0000000
Found init rule in `\top_1.$proc$syn_identity.v:9$877'.
  Set init value: \reg75 = 22'0000000000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:8$876'.
  Set init value: \reg76 = 12'000000000000
Found init rule in `$paramod\FDSE\INIT=1'0.$proc$cells_xilinx_7.v:619$1323'.
  Set init value: \q_out = 1'0
Found init rule in `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:491$1285'.
  Set init value: \q_out = 1'0

9.2.4. Executing PROC_ARST pass (detect async resets in processes).

9.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$top.v:13$1275'.
     1/1: $0$formal$top.v:13$1269_EN[0:0]$1276
Creating decoders for process `\top.$proc$top.v:11$1270'.
     1/2: $0$formal$top.v:13$1269_EN[0:0]$1272
     2/2: $0$formal$top.v:13$1269_CHECK[0:0]$1271
Creating decoders for process `\module18_1.$proc$syn_identity.v:232$1268'.
     1/1: $1\reg23[19:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:231$1267'.
     1/1: $1\reg24[12:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:230$1266'.
     1/1: $1\reg25[13:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:229$1265'.
     1/1: $1\reg26[10:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:228$1264'.
     1/1: $1\reg27[5:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:227$1263'.
     1/1: $1\reg28[5:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:226$1262'.
     1/1: $1\reg29[11:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:225$1261'.
     1/1: $1\reg30[11:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:224$1260'.
     1/1: $1\reg31[14:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:223$1259'.
     1/1: $1\reg32[18:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:222$1258'.
     1/1: $1\reg33[14:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:221$1257'.
     1/1: $1\reg34[6:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:220$1256'.
     1/1: $1\reg35[9:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:219$1255'.
     1/1: $1\reg36[13:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:217$1254'.
     1/1: $1\reg38[14:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:216$1253'.
     1/1: $1\reg39[5:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:214$1252'.
     1/1: $1\reg41[14:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:213$1251'.
     1/1: $1\reg42[8:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:212$1250'.
     1/1: $1\reg43[18:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:211$1249'.
     1/1: $1\reg44[14:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:210$1248'.
     1/1: $1\reg45[13:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:209$1247'.
     1/1: $1\reg46[12:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:208$1246'.
     1/1: $1\reg47[14:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:207$1245'.
     1/1: $1\reg48[9:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:206$1244'.
     1/1: $1\reg49[12:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:205$1243'.
     1/1: $1\reg50[19:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:204$1242'.
     1/1: $1\reg51[18:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:202$1241'.
     1/1: $1\reg53[9:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:201$1240'.
     1/1: $1\reg54[4:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:200$1239'.
     1/1: $1\reg55[4:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:199$1238'.
     1/1: $1\reg56[21:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:198$1237'.
     1/1: $1\reg57[6:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:416$1150'.
     1/5: $0\reg54[4:0]
     2/5: $0\reg55[4:0]
     3/5: $0\reg56[21:0]
     4/5: $0\reg57[6:0]
     5/5: $0\reg53[9:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:356$1048'.
     1/11: $0\reg51[18:0]
     2/11: $0\reg50[19:0]
     3/11: $0\reg49[12:0]
     4/11: $0\reg48[9:0]
     5/11: $0\reg41[14:0]
     6/11: $0\reg42[8:0]
     7/11: $0\reg43[18:0]
     8/11: $0\reg44[14:0]
     9/11: $0\reg45[13:0]
    10/11: $0\reg46[12:0]
    11/11: $0\reg47[14:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:344$1018'.
     1/2: $0\reg39[5:0]
     2/2: $0\reg38[14:0]
Creating decoders for process `\module18_1.$proc$syn_identity.v:269$896'.
     1/14: $0\reg30[11:0]
     2/14: $0\reg29[11:0]
     3/14: $0\reg28[5:0]
     4/14: $0\reg23[19:0]
     5/14: $0\reg24[12:0]
     6/14: $0\reg25[13:0]
     7/14: $0\reg26[10:0]
     8/14: $0\reg27[5:0]
     9/14: $0\reg31[14:0]
    10/14: $0\reg32[18:0]
    11/14: $0\reg33[14:0]
    12/14: $0\reg34[6:0]
    13/14: $0\reg35[9:0]
    14/14: $0\reg36[13:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:36$895'.
     1/1: $1\reg7[14:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:35$894'.
     1/1: $1\reg8[4:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:34$893'.
     1/1: $1\reg9[12:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:33$892'.
     1/1: $1\reg10[2:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:32$891'.
     1/1: $1\reg11[19:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:31$890'.
     1/1: $1\reg12[12:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:30$889'.
     1/1: $1\reg13[19:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:29$888'.
     1/1: $1\reg14[21:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:21$887'.
     1/1: $1\reg63[5:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:20$886'.
     1/1: $1\reg64[6:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:19$885'.
     1/1: $1\reg65[15:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:18$884'.
     1/1: $1\reg66[12:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:17$883'.
     1/1: $1\reg67[12:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:16$882'.
     1/1: $1\reg68[4:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:15$881'.
     1/1: $1\reg69[19:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:14$880'.
     1/1: $1\reg70[3:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:11$879'.
     1/1: $1\reg73[20:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:10$878'.
     1/1: $1\reg74[6:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:9$877'.
     1/1: $1\reg75[21:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:8$876'.
     1/1: $1\reg76[11:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:174$855'.
     1/4: $0\reg76[11:0]
     2/4: $0\reg75[21:0]
     3/4: $0\reg74[6:0]
     4/4: $0\reg73[20:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:118$749'.
     1/8: $0\reg63[5:0]
     2/8: $0\reg64[6:0]
     3/8: $0\reg65[15:0]
     4/8: $0\reg66[12:0]
     5/8: $0\reg67[12:0]
     6/8: $0\reg68[4:0]
     7/8: $0\reg69[19:0]
     8/8: $0\reg70[3:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:76$696'.
     1/8: $0\reg14[21:0]
     2/8: $0\reg13[19:0]
     3/8: $0\reg7[14:0]
     4/8: $0\reg8[4:0]
     5/8: $0\reg9[12:0]
     6/8: $0\reg10[2:0]
     7/8: $0\reg11[19:0]
     8/8: $0\reg12[12:0]
Creating decoders for process `$paramod\FDSE\INIT=1'0.$proc$cells_xilinx_7.v:619$1323'.
     1/1: $1\q_out[0:0]
Creating decoders for process `$paramod\FDSE\INIT=1'0.$proc$cells_xilinx_7.v:621$1322'.
     1/1: $0\q_out[0:0]
Creating decoders for process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:491$1285'.
     1/1: $1\q_out[0:0]
Creating decoders for process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:493$1284'.
     1/1: $0\q_out[0:0]

9.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

9.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.$formal$top.v:13$1269_CHECK' using process `\top.$proc$top.v:11$1270'.
  created $dff cell `$procdff$1487' with positive edge clock.
Creating register for signal `\top.$formal$top.v:13$1269_EN' using process `\top.$proc$top.v:11$1270'.
  created $dff cell `$procdff$1488' with positive edge clock.
Creating register for signal `\module18_1.\reg53' using process `\module18_1.$proc$syn_identity.v:416$1150'.
  created $dff cell `$procdff$1489' with positive edge clock.
Creating register for signal `\module18_1.\reg57' using process `\module18_1.$proc$syn_identity.v:416$1150'.
  created $dff cell `$procdff$1490' with positive edge clock.
Creating register for signal `\module18_1.\reg56' using process `\module18_1.$proc$syn_identity.v:416$1150'.
  created $dff cell `$procdff$1491' with positive edge clock.
Creating register for signal `\module18_1.\reg55' using process `\module18_1.$proc$syn_identity.v:416$1150'.
  created $dff cell `$procdff$1492' with positive edge clock.
Creating register for signal `\module18_1.\reg54' using process `\module18_1.$proc$syn_identity.v:416$1150'.
  created $dff cell `$procdff$1493' with positive edge clock.
Creating register for signal `\module18_1.\reg50' using process `\module18_1.$proc$syn_identity.v:356$1048'.
  created $dff cell `$procdff$1494' with positive edge clock.
Creating register for signal `\module18_1.\reg51' using process `\module18_1.$proc$syn_identity.v:356$1048'.
  created $dff cell `$procdff$1495' with positive edge clock.
Creating register for signal `\module18_1.\reg49' using process `\module18_1.$proc$syn_identity.v:356$1048'.
  created $dff cell `$procdff$1496' with positive edge clock.
Creating register for signal `\module18_1.\reg48' using process `\module18_1.$proc$syn_identity.v:356$1048'.
  created $dff cell `$procdff$1497' with positive edge clock.
Creating register for signal `\module18_1.\reg47' using process `\module18_1.$proc$syn_identity.v:356$1048'.
  created $dff cell `$procdff$1498' with positive edge clock.
Creating register for signal `\module18_1.\reg46' using process `\module18_1.$proc$syn_identity.v:356$1048'.
  created $dff cell `$procdff$1499' with positive edge clock.
Creating register for signal `\module18_1.\reg45' using process `\module18_1.$proc$syn_identity.v:356$1048'.
  created $dff cell `$procdff$1500' with positive edge clock.
Creating register for signal `\module18_1.\reg44' using process `\module18_1.$proc$syn_identity.v:356$1048'.
  created $dff cell `$procdff$1501' with positive edge clock.
Creating register for signal `\module18_1.\reg43' using process `\module18_1.$proc$syn_identity.v:356$1048'.
  created $dff cell `$procdff$1502' with positive edge clock.
Creating register for signal `\module18_1.\reg42' using process `\module18_1.$proc$syn_identity.v:356$1048'.
  created $dff cell `$procdff$1503' with positive edge clock.
Creating register for signal `\module18_1.\reg41' using process `\module18_1.$proc$syn_identity.v:356$1048'.
  created $dff cell `$procdff$1504' with positive edge clock.
Creating register for signal `\module18_1.\reg39' using process `\module18_1.$proc$syn_identity.v:344$1018'.
  created $dff cell `$procdff$1505' with positive edge clock.
Creating register for signal `\module18_1.\reg38' using process `\module18_1.$proc$syn_identity.v:344$1018'.
  created $dff cell `$procdff$1506' with positive edge clock.
Creating register for signal `\module18_1.\reg36' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1507' with positive edge clock.
Creating register for signal `\module18_1.\reg35' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1508' with positive edge clock.
Creating register for signal `\module18_1.\reg34' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1509' with positive edge clock.
Creating register for signal `\module18_1.\reg33' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1510' with positive edge clock.
Creating register for signal `\module18_1.\reg32' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1511' with positive edge clock.
Creating register for signal `\module18_1.\reg31' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1512' with positive edge clock.
Creating register for signal `\module18_1.\reg30' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1513' with positive edge clock.
Creating register for signal `\module18_1.\reg29' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1514' with positive edge clock.
Creating register for signal `\module18_1.\reg28' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1515' with positive edge clock.
Creating register for signal `\module18_1.\reg27' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1516' with positive edge clock.
Creating register for signal `\module18_1.\reg26' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1517' with positive edge clock.
Creating register for signal `\module18_1.\reg25' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1518' with positive edge clock.
Creating register for signal `\module18_1.\reg24' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1519' with positive edge clock.
Creating register for signal `\module18_1.\reg23' using process `\module18_1.$proc$syn_identity.v:269$896'.
  created $dff cell `$procdff$1520' with positive edge clock.
Creating register for signal `\top_1.\reg73' using process `\top_1.$proc$syn_identity.v:174$855'.
  created $dff cell `$procdff$1521' with positive edge clock.
Creating register for signal `\top_1.\reg76' using process `\top_1.$proc$syn_identity.v:174$855'.
  created $dff cell `$procdff$1522' with positive edge clock.
Creating register for signal `\top_1.\reg75' using process `\top_1.$proc$syn_identity.v:174$855'.
  created $dff cell `$procdff$1523' with positive edge clock.
Creating register for signal `\top_1.\reg74' using process `\top_1.$proc$syn_identity.v:174$855'.
  created $dff cell `$procdff$1524' with positive edge clock.
Creating register for signal `\top_1.\reg70' using process `\top_1.$proc$syn_identity.v:118$749'.
  created $dff cell `$procdff$1525' with positive edge clock.
Creating register for signal `\top_1.\reg69' using process `\top_1.$proc$syn_identity.v:118$749'.
  created $dff cell `$procdff$1526' with positive edge clock.
Creating register for signal `\top_1.\reg68' using process `\top_1.$proc$syn_identity.v:118$749'.
  created $dff cell `$procdff$1527' with positive edge clock.
Creating register for signal `\top_1.\reg67' using process `\top_1.$proc$syn_identity.v:118$749'.
  created $dff cell `$procdff$1528' with positive edge clock.
Creating register for signal `\top_1.\reg66' using process `\top_1.$proc$syn_identity.v:118$749'.
  created $dff cell `$procdff$1529' with positive edge clock.
Creating register for signal `\top_1.\reg65' using process `\top_1.$proc$syn_identity.v:118$749'.
  created $dff cell `$procdff$1530' with positive edge clock.
Creating register for signal `\top_1.\reg64' using process `\top_1.$proc$syn_identity.v:118$749'.
  created $dff cell `$procdff$1531' with positive edge clock.
Creating register for signal `\top_1.\reg63' using process `\top_1.$proc$syn_identity.v:118$749'.
  created $dff cell `$procdff$1532' with positive edge clock.
Creating register for signal `\top_1.\reg14' using process `\top_1.$proc$syn_identity.v:76$696'.
  created $dff cell `$procdff$1533' with positive edge clock.
Creating register for signal `\top_1.\reg13' using process `\top_1.$proc$syn_identity.v:76$696'.
  created $dff cell `$procdff$1534' with positive edge clock.
Creating register for signal `\top_1.\reg12' using process `\top_1.$proc$syn_identity.v:76$696'.
  created $dff cell `$procdff$1535' with positive edge clock.
Creating register for signal `\top_1.\reg11' using process `\top_1.$proc$syn_identity.v:76$696'.
  created $dff cell `$procdff$1536' with positive edge clock.
Creating register for signal `\top_1.\reg10' using process `\top_1.$proc$syn_identity.v:76$696'.
  created $dff cell `$procdff$1537' with positive edge clock.
Creating register for signal `\top_1.\reg9' using process `\top_1.$proc$syn_identity.v:76$696'.
  created $dff cell `$procdff$1538' with positive edge clock.
Creating register for signal `\top_1.\reg8' using process `\top_1.$proc$syn_identity.v:76$696'.
  created $dff cell `$procdff$1539' with positive edge clock.
Creating register for signal `\top_1.\reg7' using process `\top_1.$proc$syn_identity.v:76$696'.
  created $dff cell `$procdff$1540' with positive edge clock.
Creating register for signal `$paramod\FDSE\INIT=1'0.\q_out' using process `$paramod\FDSE\INIT=1'0.$proc$cells_xilinx_7.v:621$1322'.
  created $dff cell `$procdff$1541' with positive edge clock.
Creating register for signal `$paramod\FDRE\INIT=1'0.\q_out' using process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:493$1284'.
  created $dff cell `$procdff$1542' with positive edge clock.

9.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$top.v:13$1275'.
Removing empty process `top.$proc$top.v:11$1270'.
Removing empty process `module18_1.$proc$syn_identity.v:232$1268'.
Removing empty process `module18_1.$proc$syn_identity.v:231$1267'.
Removing empty process `module18_1.$proc$syn_identity.v:230$1266'.
Removing empty process `module18_1.$proc$syn_identity.v:229$1265'.
Removing empty process `module18_1.$proc$syn_identity.v:228$1264'.
Removing empty process `module18_1.$proc$syn_identity.v:227$1263'.
Removing empty process `module18_1.$proc$syn_identity.v:226$1262'.
Removing empty process `module18_1.$proc$syn_identity.v:225$1261'.
Removing empty process `module18_1.$proc$syn_identity.v:224$1260'.
Removing empty process `module18_1.$proc$syn_identity.v:223$1259'.
Removing empty process `module18_1.$proc$syn_identity.v:222$1258'.
Removing empty process `module18_1.$proc$syn_identity.v:221$1257'.
Removing empty process `module18_1.$proc$syn_identity.v:220$1256'.
Removing empty process `module18_1.$proc$syn_identity.v:219$1255'.
Removing empty process `module18_1.$proc$syn_identity.v:217$1254'.
Removing empty process `module18_1.$proc$syn_identity.v:216$1253'.
Removing empty process `module18_1.$proc$syn_identity.v:214$1252'.
Removing empty process `module18_1.$proc$syn_identity.v:213$1251'.
Removing empty process `module18_1.$proc$syn_identity.v:212$1250'.
Removing empty process `module18_1.$proc$syn_identity.v:211$1249'.
Removing empty process `module18_1.$proc$syn_identity.v:210$1248'.
Removing empty process `module18_1.$proc$syn_identity.v:209$1247'.
Removing empty process `module18_1.$proc$syn_identity.v:208$1246'.
Removing empty process `module18_1.$proc$syn_identity.v:207$1245'.
Removing empty process `module18_1.$proc$syn_identity.v:206$1244'.
Removing empty process `module18_1.$proc$syn_identity.v:205$1243'.
Removing empty process `module18_1.$proc$syn_identity.v:204$1242'.
Removing empty process `module18_1.$proc$syn_identity.v:202$1241'.
Removing empty process `module18_1.$proc$syn_identity.v:201$1240'.
Removing empty process `module18_1.$proc$syn_identity.v:200$1239'.
Removing empty process `module18_1.$proc$syn_identity.v:199$1238'.
Removing empty process `module18_1.$proc$syn_identity.v:198$1237'.
Found and cleaned up 4 empty switches in `\module18_1.$proc$syn_identity.v:416$1150'.
Removing empty process `module18_1.$proc$syn_identity.v:416$1150'.
Found and cleaned up 2 empty switches in `\module18_1.$proc$syn_identity.v:356$1048'.
Removing empty process `module18_1.$proc$syn_identity.v:356$1048'.
Removing empty process `module18_1.$proc$syn_identity.v:344$1018'.
Found and cleaned up 3 empty switches in `\module18_1.$proc$syn_identity.v:269$896'.
Removing empty process `module18_1.$proc$syn_identity.v:269$896'.
Removing empty process `top_1.$proc$syn_identity.v:36$895'.
Removing empty process `top_1.$proc$syn_identity.v:35$894'.
Removing empty process `top_1.$proc$syn_identity.v:34$893'.
Removing empty process `top_1.$proc$syn_identity.v:33$892'.
Removing empty process `top_1.$proc$syn_identity.v:32$891'.
Removing empty process `top_1.$proc$syn_identity.v:31$890'.
Removing empty process `top_1.$proc$syn_identity.v:30$889'.
Removing empty process `top_1.$proc$syn_identity.v:29$888'.
Removing empty process `top_1.$proc$syn_identity.v:21$887'.
Removing empty process `top_1.$proc$syn_identity.v:20$886'.
Removing empty process `top_1.$proc$syn_identity.v:19$885'.
Removing empty process `top_1.$proc$syn_identity.v:18$884'.
Removing empty process `top_1.$proc$syn_identity.v:17$883'.
Removing empty process `top_1.$proc$syn_identity.v:16$882'.
Removing empty process `top_1.$proc$syn_identity.v:15$881'.
Removing empty process `top_1.$proc$syn_identity.v:14$880'.
Removing empty process `top_1.$proc$syn_identity.v:11$879'.
Removing empty process `top_1.$proc$syn_identity.v:10$878'.
Removing empty process `top_1.$proc$syn_identity.v:9$877'.
Removing empty process `top_1.$proc$syn_identity.v:8$876'.
Removing empty process `top_1.$proc$syn_identity.v:174$855'.
Found and cleaned up 2 empty switches in `\top_1.$proc$syn_identity.v:118$749'.
Removing empty process `top_1.$proc$syn_identity.v:118$749'.
Removing empty process `top_1.$proc$syn_identity.v:76$696'.
Removing empty process `$paramod\FDSE\INIT=1'0.$proc$cells_xilinx_7.v:619$1323'.
Found and cleaned up 2 empty switches in `$paramod\FDSE\INIT=1'0.$proc$cells_xilinx_7.v:621$1322'.
Removing empty process `$paramod\FDSE\INIT=1'0.$proc$cells_xilinx_7.v:621$1322'.
Removing empty process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:491$1285'.
Found and cleaned up 2 empty switches in `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:493$1284'.
Removing empty process `$paramod\FDRE\INIT=1'0.$proc$cells_xilinx_7.v:493$1284'.
Cleaned up 15 empty switches.

9.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\LUT4\INIT=16'0000000011110001.
Optimizing module $paramod\LUT4\INIT=16'0110111101100000.
Optimizing module $paramod\LUT5\INIT=32'11111111111111110000000000000001.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module top.
Optimizing module top_2.
Optimizing module module18_2.
Optimizing module module18_1.
<suppressed ~44 debug messages>
Optimizing module top_1.
<suppressed ~50 debug messages>
Optimizing module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111110111111101110.
Optimizing module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6.
Optimizing module $paramod\LUT4\INIT=16'0110100110010110.
Optimizing module $paramod\FDSE\INIT=1'0.
Optimizing module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6.
Optimizing module $paramod\LUT4\INIT=16'1110111011101111.
Optimizing module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6.
Optimizing module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6.
Optimizing module BUFG.
Optimizing module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module CARRY4.
Optimizing module $paramod\LUT4\INIT=16'1010101010001010.
Optimizing module VCC.
Optimizing module $paramod\LUT5\INIT=168443706.
Optimizing module $paramod\LUT3\INIT=8'00000001.
Optimizing module $paramod\LUT5\INIT=892387525.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6.
Optimizing module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
Optimizing module $paramod\LUT3\INIT=8'10111000.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT4\INIT=16'0000000010000000.
Optimizing module $paramod\LUT4\INIT=16'0111111111111111.
Optimizing module GND.
Optimizing module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6.
Optimizing module OBUF.
Optimizing module IBUF.
Optimizing module $paramod\LUT3\INIT=8'10010110.
Optimizing module $paramod\LUT3\INIT=8'10111010.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT3\INIT=8'01000001.
Optimizing module $paramod\LUT4\INIT=16'0010001010110010.
Optimizing module $paramod\LUT4\INIT=16'1001000000001001.
Optimizing module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6.
Optimizing module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6.
Optimizing module $paramod\LUT4\INIT=16'1000011101110111.
Optimizing module $paramod\LUT4\INIT=16'0111100010001000.
Optimizing module $paramod\LUT4\INIT=16'0000111100001110.
Optimizing module $paramod\LUT3\INIT=8'11111110.
Optimizing module $paramod\LUT4\INIT=16'1010111110000000.
Optimizing module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT3\INIT=8'00000010.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6.

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000011110001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110111101100000..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111110000000000000001..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_2..
Finding unused cells or wires in module \module18_2..
Finding unused cells or wires in module \module18_1..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111110111111101110..
Finding unused cells or wires in module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110100110010110..
Finding unused cells or wires in module $paramod\FDSE\INIT=1'0..
Finding unused cells or wires in module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1110111011101111..
Finding unused cells or wires in module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6..
Finding unused cells or wires in module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010101010001010..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module $paramod\LUT5\INIT=168443706..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000001..
Finding unused cells or wires in module $paramod\LUT5\INIT=892387525..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10111000..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000010000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111111111111111..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10010110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10111010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0010001010110010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1001000000001001..
Finding unused cells or wires in module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6..
Finding unused cells or wires in module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1000011101110111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111100010001000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000111100001110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11111110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010111110000000..
Finding unused cells or wires in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000010..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6..
Removed 35 unused cells and 381 unused wires.
<suppressed ~141 debug messages>

9.5. Executing CHECK pass (checking for obvious problems).
checking module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6..
checking module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6..
checking module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6..
checking module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
checking module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6..
checking module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6..
checking module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6..
checking module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6..
checking module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6..
checking module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6..
checking module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6..
checking module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6..
checking module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6..
checking module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6..
checking module $paramod\FDRE\INIT=1'0..
checking module $paramod\FDSE\INIT=1'0..
checking module $paramod\LUT1\INIT=2'01..
checking module $paramod\LUT2\INIT=4'0001..
checking module $paramod\LUT2\INIT=4'0010..
checking module $paramod\LUT2\INIT=4'1110..
checking module $paramod\LUT3\INIT=8'00000001..
checking module $paramod\LUT3\INIT=8'00000010..
checking module $paramod\LUT3\INIT=8'01000001..
checking module $paramod\LUT3\INIT=8'10010110..
checking module $paramod\LUT3\INIT=8'10111000..
checking module $paramod\LUT3\INIT=8'10111010..
checking module $paramod\LUT3\INIT=8'11111110..
checking module $paramod\LUT4\INIT=16'0000000000000001..
checking module $paramod\LUT4\INIT=16'0000000010000000..
checking module $paramod\LUT4\INIT=16'0000000011110001..
checking module $paramod\LUT4\INIT=16'0000111100001110..
checking module $paramod\LUT4\INIT=16'0010001010110010..
checking module $paramod\LUT4\INIT=16'0110100110010110..
checking module $paramod\LUT4\INIT=16'0110111101100000..
checking module $paramod\LUT4\INIT=16'0111100010001000..
checking module $paramod\LUT4\INIT=16'0111111111111111..
checking module $paramod\LUT4\INIT=16'1000011101110111..
checking module $paramod\LUT4\INIT=16'1001000000001001..
checking module $paramod\LUT4\INIT=16'1010101010001010..
checking module $paramod\LUT4\INIT=16'1010111110000000..
checking module $paramod\LUT4\INIT=16'1110111011101111..
checking module $paramod\LUT4\INIT=16'1111111111111110..
checking module $paramod\LUT5\INIT=1..
checking module $paramod\LUT5\INIT=168443706..
checking module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
checking module $paramod\LUT5\INIT=32'11111111111111110000000000000001..
checking module $paramod\LUT5\INIT=32'11111111111111111110111111101110..
checking module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
checking module $paramod\LUT5\INIT=892387525..
checking module BUFG..
checking module CARRY4..
checking module GND..
checking module IBUF..
checking module OBUF..
checking module VCC..
checking module module18_1..
checking module module18_2..
checking module top..
checking module top_1..
checking module top_2..
found and reported 0 problems.

9.6. Executing OPT pass (performing simple optimizations).

9.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6.
Optimizing module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6.
Optimizing module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6.
Optimizing module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
Optimizing module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6.
Optimizing module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6.
Optimizing module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6.
Optimizing module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6.
Optimizing module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6.
Optimizing module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6.
Optimizing module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6.
Optimizing module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6.
Optimizing module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6.
Optimizing module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\FDSE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00000001.
Optimizing module $paramod\LUT3\INIT=8'00000010.
Optimizing module $paramod\LUT3\INIT=8'01000001.
Optimizing module $paramod\LUT3\INIT=8'10010110.
Optimizing module $paramod\LUT3\INIT=8'10111000.
Optimizing module $paramod\LUT3\INIT=8'10111010.
Optimizing module $paramod\LUT3\INIT=8'11111110.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000010000000.
Optimizing module $paramod\LUT4\INIT=16'0000000011110001.
Optimizing module $paramod\LUT4\INIT=16'0000111100001110.
Optimizing module $paramod\LUT4\INIT=16'0010001010110010.
Optimizing module $paramod\LUT4\INIT=16'0110100110010110.
Optimizing module $paramod\LUT4\INIT=16'0110111101100000.
Optimizing module $paramod\LUT4\INIT=16'0111100010001000.
Optimizing module $paramod\LUT4\INIT=16'0111111111111111.
Optimizing module $paramod\LUT4\INIT=16'1000011101110111.
Optimizing module $paramod\LUT4\INIT=16'1001000000001001.
Optimizing module $paramod\LUT4\INIT=16'1010101010001010.
Optimizing module $paramod\LUT4\INIT=16'1010111110000000.
Optimizing module $paramod\LUT4\INIT=16'1110111011101111.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=168443706.
Optimizing module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111110000000000000001.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111110111111101110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module $paramod\LUT5\INIT=892387525.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module18_1.
Optimizing module module18_2.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6'.
Finding identical cells in module `$paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6'.
Finding identical cells in module `$paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6'.
Finding identical cells in module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.
Finding identical cells in module `$paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6'.
Finding identical cells in module `$paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6'.
Finding identical cells in module `$paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6'.
Finding identical cells in module `$paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6'.
Finding identical cells in module `$paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6'.
Finding identical cells in module `$paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6'.
Finding identical cells in module `$paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6'.
Finding identical cells in module `$paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6'.
Finding identical cells in module `$paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6'.
Finding identical cells in module `$paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\FDSE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10010110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10111000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10111010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11111110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000010000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000011110001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000111100001110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0010001010110010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110100110010110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110111101100000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111100010001000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111111111111111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1000011101110111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1001000000001001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010101010001010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010111110000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1110111011101111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=168443706'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10010110011010010110100110010110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111110000000000000001'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111110111111101110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=892387525'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module18_1'.
<suppressed ~36 debug messages>
Finding identical cells in module `\module18_2'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\top_2'.
Removed a total of 13 cells.

9.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FDRE\INIT=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FDSE\INIT=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\LUT1\INIT=2'01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00000010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'10010110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'10111000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'10111010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'11111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000000000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000011110001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000111100001110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0010001010110010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0110100110010110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0110111101100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0111100010001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0111111111111111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1000011101110111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1001000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1010101010001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1010111110000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1110111011101111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=168443706..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111110000000000000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111111110111111101110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=892387525..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \BUFG..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \CARRY4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \GND..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \IBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \OBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \VCC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $ternary$syn_identity.v:275$906.
Running muxtree optimizer on module \module18_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 1 multiplexer ports.
<suppressed ~94 debug messages>

9.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6.
  Optimizing cells in module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6.
  Optimizing cells in module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6.
  Optimizing cells in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
  Optimizing cells in module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6.
  Optimizing cells in module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6.
  Optimizing cells in module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6.
  Optimizing cells in module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6.
  Optimizing cells in module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6.
  Optimizing cells in module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6.
  Optimizing cells in module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6.
  Optimizing cells in module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6.
  Optimizing cells in module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6.
  Optimizing cells in module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6.
  Optimizing cells in module $paramod\FDRE\INIT=1'0.
  Optimizing cells in module $paramod\FDSE\INIT=1'0.
  Optimizing cells in module $paramod\LUT1\INIT=2'01.
  Optimizing cells in module $paramod\LUT2\INIT=4'0001.
  Optimizing cells in module $paramod\LUT2\INIT=4'0010.
  Optimizing cells in module $paramod\LUT2\INIT=4'1110.
  Optimizing cells in module $paramod\LUT3\INIT=8'00000001.
  Optimizing cells in module $paramod\LUT3\INIT=8'00000010.
  Optimizing cells in module $paramod\LUT3\INIT=8'01000001.
  Optimizing cells in module $paramod\LUT3\INIT=8'10010110.
  Optimizing cells in module $paramod\LUT3\INIT=8'10111000.
  Optimizing cells in module $paramod\LUT3\INIT=8'10111010.
  Optimizing cells in module $paramod\LUT3\INIT=8'11111110.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000000000001.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000010000000.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000011110001.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000111100001110.
  Optimizing cells in module $paramod\LUT4\INIT=16'0010001010110010.
  Optimizing cells in module $paramod\LUT4\INIT=16'0110100110010110.
  Optimizing cells in module $paramod\LUT4\INIT=16'0110111101100000.
  Optimizing cells in module $paramod\LUT4\INIT=16'0111100010001000.
  Optimizing cells in module $paramod\LUT4\INIT=16'0111111111111111.
  Optimizing cells in module $paramod\LUT4\INIT=16'1000011101110111.
  Optimizing cells in module $paramod\LUT4\INIT=16'1001000000001001.
  Optimizing cells in module $paramod\LUT4\INIT=16'1010101010001010.
  Optimizing cells in module $paramod\LUT4\INIT=16'1010111110000000.
  Optimizing cells in module $paramod\LUT4\INIT=16'1110111011101111.
  Optimizing cells in module $paramod\LUT4\INIT=16'1111111111111110.
  Optimizing cells in module $paramod\LUT5\INIT=1.
  Optimizing cells in module $paramod\LUT5\INIT=168443706.
  Optimizing cells in module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111110000000000000001.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111111110111111101110.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
  Optimizing cells in module $paramod\LUT5\INIT=892387525.
  Optimizing cells in module \BUFG.
  Optimizing cells in module \CARRY4.
  Optimizing cells in module \GND.
  Optimizing cells in module \IBUF.
  Optimizing cells in module \OBUF.
  Optimizing cells in module \VCC.
  Optimizing cells in module \module18_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:460$1207: { \reg49 [0] \reg49 [1] \reg49 [2] \reg49 [3] \reg49 [4] \reg49 [5] \reg49 [6] \reg49 [7] \reg49 [8] \reg49 [9] \reg49 [10] \reg49 [11] \reg49 [12] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:455$1197: { $ternary$syn_identity.v:455$1196_Y [0] $ternary$syn_identity.v:455$1196_Y [1] $ternary$syn_identity.v:455$1196_Y [2] $ternary$syn_identity.v:455$1196_Y [3] $ternary$syn_identity.v:455$1196_Y [4] $ternary$syn_identity.v:455$1196_Y [5] $ternary$syn_identity.v:455$1196_Y [6] $ternary$syn_identity.v:455$1196_Y [7] $ternary$syn_identity.v:455$1196_Y [8] $ternary$syn_identity.v:455$1196_Y [9] $ternary$syn_identity.v:455$1196_Y [10] $ternary$syn_identity.v:455$1196_Y [11] $ternary$syn_identity.v:455$1196_Y [12] $ternary$syn_identity.v:455$1196_Y [13] $ternary$syn_identity.v:455$1196_Y [14] $ternary$syn_identity.v:455$1196_Y [15] $ternary$syn_identity.v:455$1196_Y [16] $ternary$syn_identity.v:455$1196_Y [17] $ternary$syn_identity.v:455$1196_Y [18] $ternary$syn_identity.v:455$1196_Y [19] $ternary$syn_identity.v:455$1196_Y [20] $ternary$syn_identity.v:455$1196_Y [21] $ternary$syn_identity.v:455$1196_Y [22] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:412$1143: { \wire20 [0] \wire20 [1] \wire20 [2] \wire20 [3] \wire20 [4] \wire20 [5] \wire20 [6] \wire20 [7] \wire20 [8] \wire20 [9] \wire20 [10] \wire20 [11] \wire20 [12] \wire20 [13] \wire20 [14] \wire20 [15] \wire20 [16] \wire20 [17] \wire20 [18] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:402$1134: { \reg23 [0] \reg23 [1] \reg23 [2] \reg23 [3] \reg23 [4] \reg23 [5] \reg23 [6] \reg23 [7] \reg23 [8] \reg23 [9] \reg23 [10] \reg23 [11] \reg23 [12] \reg23 [13] \reg23 [14] \reg23 [15] \reg23 [16] \reg23 [17] \reg23 [18] \reg23 [19] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:401$1129: { \reg45 [0] \reg45 [1] \reg45 [2] \reg45 [3] \reg45 [4] \reg45 [5] \reg45 [6] \reg45 [7] \reg45 [8] \reg45 [9] \reg45 [10] \reg45 [11] \reg45 [12] \reg45 [13] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:396$1114: { \reg36 [0] \reg36 [1] \reg36 [2] \reg36 [3] \reg36 [4] \reg36 [5] \reg36 [6] \reg36 [7] \reg36 [8] \reg36 [9] \reg36 [10] \reg36 [11] \reg36 [12] \reg36 [13] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:362$1055: { \reg33 [5] \reg33 [6] \reg33 [7] \reg33 [8] \reg33 [9] \reg33 [10] \reg33 [11] \reg33 [12] \reg33 [13] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:355$1046: { $ternary$syn_identity.v:355$1045_Y [0] $ternary$syn_identity.v:355$1045_Y [1] $ternary$syn_identity.v:355$1045_Y [2] $ternary$syn_identity.v:355$1045_Y [3] $ternary$syn_identity.v:355$1045_Y [4] $ternary$syn_identity.v:355$1045_Y [5] $ternary$syn_identity.v:355$1045_Y [6] $ternary$syn_identity.v:355$1045_Y [7] $ternary$syn_identity.v:355$1045_Y [8] $ternary$syn_identity.v:355$1045_Y [9] $ternary$syn_identity.v:355$1045_Y [10] $ternary$syn_identity.v:355$1045_Y [11] $ternary$syn_identity.v:355$1045_Y [12] $ternary$syn_identity.v:355$1045_Y [13] $ternary$syn_identity.v:355$1045_Y [14] $ternary$syn_identity.v:355$1045_Y [15] $ternary$syn_identity.v:355$1045_Y [16] $ternary$syn_identity.v:355$1045_Y [17] $ternary$syn_identity.v:355$1045_Y [18] $ternary$syn_identity.v:355$1045_Y [19] $ternary$syn_identity.v:355$1045_Y [20] $ternary$syn_identity.v:355$1045_Y [21] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:355$1040: { \reg24 [0] \reg24 [1] \reg24 [2] \reg24 [3] \reg24 [4] \reg24 [5] \reg24 [6] \reg24 [7] \reg24 [8] \reg24 [9] \reg24 [10] \reg24 [11] \reg24 [12] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:346$1021: { \reg27 [0] \reg27 [1] \reg27 [2] \reg27 [3] \reg27 [4] \reg27 [5] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:335$997: { \reg32 [0] \reg32 [1] \reg32 [2] \reg32 [3] \reg32 [4] \reg32 [5] \reg32 [6] \reg32 [7] \reg32 [8] \reg32 [9] \reg32 [10] \reg32 [11] \reg32 [12] \reg32 [13] \reg32 [14] \reg32 [15] \reg32 [16] \reg32 [17] \reg32 [18] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:301$944: { \wire21 [0] \wire21 [1] \wire21 [2] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:286$918: { $ternary$syn_identity.v:286$917_Y [0] $ternary$syn_identity.v:286$917_Y [1] $ternary$syn_identity.v:286$917_Y [2] $ternary$syn_identity.v:286$917_Y [3] $ternary$syn_identity.v:286$917_Y [4] $ternary$syn_identity.v:286$917_Y [5] $ternary$syn_identity.v:286$917_Y [6] $ternary$syn_identity.v:286$917_Y [7] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:271$900: { \wire19 [0] \wire19 [1] \wire19 [2] \wire19 [3] \wire19 [4] \wire19 [5] \wire19 [6] \wire19 [7] \wire19 [8] \wire19 [9] \wire19 [10] \wire19 [11] \wire19 [12] \wire19 [13] \wire19 [14] \wire19 [15] \wire19 [16] \wire19 [17] \wire19 [18] \wire19 [19] \wire22 [0] \wire22 [1] \wire22 [2] \wire22 [3] \wire22 [4] \wire22 [5] $ternary$syn_identity.v:271$899_Y [0] $ternary$syn_identity.v:271$899_Y [1] $ternary$syn_identity.v:271$899_Y [2] $ternary$syn_identity.v:271$899_Y [3] $ternary$syn_identity.v:271$899_Y [4] $ternary$syn_identity.v:271$899_Y [5] $ternary$syn_identity.v:271$899_Y [6] $ternary$syn_identity.v:271$899_Y [7] $ternary$syn_identity.v:271$899_Y [8] $ternary$syn_identity.v:271$899_Y [9] $ternary$syn_identity.v:271$899_Y [10] $ternary$syn_identity.v:271$899_Y [11] $ternary$syn_identity.v:271$899_Y [12] $ternary$syn_identity.v:271$899_Y [13] $ternary$syn_identity.v:271$899_Y [14] $ternary$syn_identity.v:271$899_Y [15] $ternary$syn_identity.v:271$899_Y [16] $ternary$syn_identity.v:271$899_Y [17] $ternary$syn_identity.v:271$899_Y [18] $ternary$syn_identity.v:271$899_Y [19] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:465$1218: { \reg24 [0] \reg24 [1] \reg24 [2] \reg24 [3] \reg24 [4] \reg24 [5] \reg24 [6] \reg24 [7] \reg24 [8] \reg24 [9] \reg24 [10] \reg24 [11] \reg24 [12] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:460$1211: { $logic_not$syn_identity.v:460$1208_Y [0] $logic_not$syn_identity.v:460$1208_Y [1] $logic_not$syn_identity.v:460$1208_Y [2] $logic_not$syn_identity.v:460$1208_Y [3] $logic_not$syn_identity.v:460$1208_Y [4] $logic_not$syn_identity.v:460$1208_Y [5] $logic_not$syn_identity.v:460$1208_Y [6] $logic_not$syn_identity.v:460$1208_Y [7] $logic_not$syn_identity.v:460$1208_Y [8] $logic_not$syn_identity.v:460$1208_Y [9] $logic_not$syn_identity.v:460$1208_Y [10] $logic_not$syn_identity.v:460$1208_Y [11] $logic_not$syn_identity.v:460$1208_Y [12] $logic_not$syn_identity.v:460$1208_Y [13] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:448$1180: { $xnor$syn_identity.v:448$1179_Y [0] $xnor$syn_identity.v:448$1179_Y [1] $xnor$syn_identity.v:448$1179_Y [2] $xnor$syn_identity.v:448$1179_Y [3] $xnor$syn_identity.v:448$1179_Y [4] $xnor$syn_identity.v:448$1179_Y [5] $xnor$syn_identity.v:448$1179_Y [6] $xnor$syn_identity.v:448$1179_Y [7] $xnor$syn_identity.v:448$1179_Y [8] $xnor$syn_identity.v:448$1179_Y [9] $xnor$syn_identity.v:448$1179_Y [10] $xnor$syn_identity.v:448$1179_Y [11] $xnor$syn_identity.v:448$1179_Y [12] $xnor$syn_identity.v:448$1179_Y [13] $xnor$syn_identity.v:448$1179_Y [14] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:423$1160: { \reg49 [0] \reg49 [1] \reg49 [2] \reg49 [3] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:421$1153: { \wire40 [0] \wire40 [1] \wire40 [2] \wire40 [3] \wire40 [4] \wire40 [5] \wire40 [6] \wire40 [7] \wire40 [8] \wire40 [9] \wire40 [10] \wire40 [11] \wire40 [12] \wire40 [13] \wire40 [14] \wire40 [15] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:402$1132: { \reg35 [0] \reg35 [1] \reg35 [2] \reg35 [3] \reg35 [4] \reg35 [5] \reg35 [6] \reg35 [7] \reg35 [8] \reg35 [9] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:378$1080: { \reg36 [1] \reg36 [2] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:346$1020: { $not$syn_identity.v:346$1019_Y [0] $not$syn_identity.v:346$1019_Y [1] $not$syn_identity.v:346$1019_Y [2] $not$syn_identity.v:346$1019_Y [3] $not$syn_identity.v:346$1019_Y [4] $not$syn_identity.v:346$1019_Y [5] $not$syn_identity.v:346$1019_Y [6] $not$syn_identity.v:346$1019_Y [7] $not$syn_identity.v:346$1019_Y [8] $not$syn_identity.v:346$1019_Y [9] $not$syn_identity.v:346$1019_Y [10] $not$syn_identity.v:346$1019_Y [11] $not$syn_identity.v:346$1019_Y [12] $not$syn_identity.v:346$1019_Y [13] }
  Optimizing cells in module \module18_1.
  Optimizing cells in module \module18_2.
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:84$705: { $logic_not$syn_identity.v:84$702_Y $sshr$syn_identity.v:83$704_Y [0] $sshr$syn_identity.v:83$704_Y [1] $sshr$syn_identity.v:83$704_Y [2] $sshr$syn_identity.v:83$704_Y [3] $sshr$syn_identity.v:83$704_Y [4] $sshr$syn_identity.v:83$704_Y [5] $sshr$syn_identity.v:83$704_Y [6] $sshr$syn_identity.v:83$704_Y [7] $sshr$syn_identity.v:83$704_Y [8] $sshr$syn_identity.v:83$704_Y [9] $sshr$syn_identity.v:83$704_Y [10] $sshr$syn_identity.v:83$704_Y [11] $sshr$syn_identity.v:83$704_Y [12] $sshr$syn_identity.v:83$704_Y [13] $sshr$syn_identity.v:83$704_Y [14] $sshr$syn_identity.v:83$704_Y [15] $sshr$syn_identity.v:83$704_Y [16] $sshr$syn_identity.v:83$704_Y [17] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:84$701: { $ternary$syn_identity.v:84$700_Y [0] $ternary$syn_identity.v:84$700_Y [1] $ternary$syn_identity.v:84$700_Y [2] $ternary$syn_identity.v:84$700_Y [3] $ternary$syn_identity.v:84$700_Y [4] $ternary$syn_identity.v:84$700_Y [5] $ternary$syn_identity.v:84$700_Y [6] $ternary$syn_identity.v:84$700_Y [7] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:115$734: { \reg9 [0] \reg9 [1] \reg9 [2] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:81$697: { \wire2 [1] \wire2 [2] \wire2 [3] \wire2 [4] \wire2 [5] \wire2 [6] \wire2 [7] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:152$806: { $sshr$syn_identity.v:152$805_Y [0] $sshr$syn_identity.v:152$805_Y [1] $sshr$syn_identity.v:152$805_Y [2] $sshr$syn_identity.v:152$805_Y [3] $sshr$syn_identity.v:152$805_Y [4] $sshr$syn_identity.v:152$805_Y [5] $sshr$syn_identity.v:152$805_Y [6] $sshr$syn_identity.v:152$805_Y [7] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:144$790: { \wire3 [0] \wire3 [1] \wire3 [2] \wire3 [3] \wire3 [4] \wire3 [5] \wire3 [6] \wire3 [7] \wire3 [8] \wire3 [9] \wire3 [10] \wire3 [11] \wire3 [12] \wire3 [13] \wire3 [14] \wire3 [15] \wire3 [16] \wire3 [17] \reg10 [0] \reg10 [1] \reg10 [2] \reg7 [0] \reg7 [1] \reg7 [2] \reg7 [3] \reg7 [4] \reg7 [5] \reg7 [6] \reg7 [7] \reg7 [8] \reg7 [9] \reg7 [10] \reg7 [11] \reg7 [12] \reg7 [13] \reg7 [14] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:132$780: { $ternary$syn_identity.v:132$779_Y [0] $ternary$syn_identity.v:132$779_Y [1] $ternary$syn_identity.v:132$779_Y [2] $ternary$syn_identity.v:132$779_Y [3] $ternary$syn_identity.v:132$779_Y [4] $ternary$syn_identity.v:132$779_Y [5] $ternary$syn_identity.v:132$779_Y [6] $ternary$syn_identity.v:132$779_Y [7] $ternary$syn_identity.v:132$779_Y [8] $ternary$syn_identity.v:132$779_Y [9] $ternary$syn_identity.v:132$779_Y [10] $ternary$syn_identity.v:132$779_Y [11] $ternary$syn_identity.v:132$779_Y [12] $ternary$syn_identity.v:132$779_Y [13] $ternary$syn_identity.v:132$779_Y [14] $ternary$syn_identity.v:132$779_Y [15] $ternary$syn_identity.v:132$779_Y [16] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:132$775: { \wire62 [0] \wire62 [1] \wire62 [2] \wire62 [3] \wire62 [4] \wire62 [5] \wire62 [6] \wire62 [7] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:107$724: { \reg7 [0] \reg7 [1] \reg7 [2] \reg7 [3] \reg7 [4] \reg7 [5] \reg7 [6] \reg7 [7] \reg7 [8] \reg7 [9] \reg7 [10] \reg7 [11] \reg7 [12] \reg7 [13] \reg7 [14] }
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 31 changes.

9.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6'.
Finding identical cells in module `$paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6'.
Finding identical cells in module `$paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6'.
Finding identical cells in module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.
Finding identical cells in module `$paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6'.
Finding identical cells in module `$paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6'.
Finding identical cells in module `$paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6'.
Finding identical cells in module `$paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6'.
Finding identical cells in module `$paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6'.
Finding identical cells in module `$paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6'.
Finding identical cells in module `$paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6'.
Finding identical cells in module `$paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6'.
Finding identical cells in module `$paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6'.
Finding identical cells in module `$paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\FDSE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10010110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10111000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10111010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11111110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000010000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000011110001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000111100001110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0010001010110010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110100110010110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110111101100000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111100010001000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111111111111111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1000011101110111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1001000000001001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010101010001010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010111110000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1110111011101111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=168443706'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10010110011010010110100110010110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111110000000000000001'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111110111111101110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=892387525'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module18_1'.
Finding identical cells in module `\module18_2'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \reg57 = 7'0000000 to constant driver in module module18_1.
Promoting init spec \reg76 = 12'000000000000 to constant driver in module top_1.
Promoted 2 init specs to constant drivers.

9.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6..
Finding unused cells or wires in module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6..
Finding unused cells or wires in module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6..
Finding unused cells or wires in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
Finding unused cells or wires in module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6..
Finding unused cells or wires in module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6..
Finding unused cells or wires in module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6..
Finding unused cells or wires in module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6..
Finding unused cells or wires in module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6..
Finding unused cells or wires in module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6..
Finding unused cells or wires in module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6..
Finding unused cells or wires in module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6..
Finding unused cells or wires in module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6..
Finding unused cells or wires in module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\FDSE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10010110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10111000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10111010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11111110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000010000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000011110001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000111100001110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0010001010110010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110100110010110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110111101100000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111100010001000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111111111111111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1000011101110111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1001000000001001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010101010001010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010111110000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1110111011101111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=168443706..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111110000000000000001..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111110111111101110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=892387525..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module18_1..
Finding unused cells or wires in module \module18_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 0 unused cells and 14 unused wires.
<suppressed ~2 debug messages>

9.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6.
Optimizing module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6.
Optimizing module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6.
Optimizing module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
Optimizing module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6.
Optimizing module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6.
Optimizing module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6.
Optimizing module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6.
Optimizing module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6.
Optimizing module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6.
Optimizing module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6.
Optimizing module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6.
Optimizing module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6.
Optimizing module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\FDSE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00000001.
Optimizing module $paramod\LUT3\INIT=8'00000010.
Optimizing module $paramod\LUT3\INIT=8'01000001.
Optimizing module $paramod\LUT3\INIT=8'10010110.
Optimizing module $paramod\LUT3\INIT=8'10111000.
Optimizing module $paramod\LUT3\INIT=8'10111010.
Optimizing module $paramod\LUT3\INIT=8'11111110.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000010000000.
Optimizing module $paramod\LUT4\INIT=16'0000000011110001.
Optimizing module $paramod\LUT4\INIT=16'0000111100001110.
Optimizing module $paramod\LUT4\INIT=16'0010001010110010.
Optimizing module $paramod\LUT4\INIT=16'0110100110010110.
Optimizing module $paramod\LUT4\INIT=16'0110111101100000.
Optimizing module $paramod\LUT4\INIT=16'0111100010001000.
Optimizing module $paramod\LUT4\INIT=16'0111111111111111.
Optimizing module $paramod\LUT4\INIT=16'1000011101110111.
Optimizing module $paramod\LUT4\INIT=16'1001000000001001.
Optimizing module $paramod\LUT4\INIT=16'1010101010001010.
Optimizing module $paramod\LUT4\INIT=16'1010111110000000.
Optimizing module $paramod\LUT4\INIT=16'1110111011101111.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=168443706.
Optimizing module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111110000000000000001.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111110111111101110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module $paramod\LUT5\INIT=892387525.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module18_1.
Optimizing module module18_2.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.9. Rerunning OPT passes. (Maybe there is more to do..)

9.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FDRE\INIT=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\FDSE\INIT=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\LUT1\INIT=2'01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'0010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT2\INIT=4'1110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'00000010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'01000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'10010110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'10111000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'10111010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT3\INIT=8'11111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000000000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000010000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000000011110001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0000111100001110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0010001010110010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0110100110010110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0110111101100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0111100010001000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'0111111111111111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1000011101110111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1001000000001001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1010101010001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1010111110000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1110111011101111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT4\INIT=16'1111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=168443706..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111110000000000000001..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111111110111111101110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\LUT5\INIT=892387525..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \BUFG..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \CARRY4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \GND..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \IBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \OBUF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \VCC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module18_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~94 debug messages>

9.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6.
  Optimizing cells in module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6.
  Optimizing cells in module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6.
  Optimizing cells in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
  Optimizing cells in module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6.
  Optimizing cells in module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6.
  Optimizing cells in module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6.
  Optimizing cells in module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6.
  Optimizing cells in module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6.
  Optimizing cells in module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6.
  Optimizing cells in module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6.
  Optimizing cells in module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6.
  Optimizing cells in module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6.
  Optimizing cells in module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6.
  Optimizing cells in module $paramod\FDRE\INIT=1'0.
  Optimizing cells in module $paramod\FDSE\INIT=1'0.
  Optimizing cells in module $paramod\LUT1\INIT=2'01.
  Optimizing cells in module $paramod\LUT2\INIT=4'0001.
  Optimizing cells in module $paramod\LUT2\INIT=4'0010.
  Optimizing cells in module $paramod\LUT2\INIT=4'1110.
  Optimizing cells in module $paramod\LUT3\INIT=8'00000001.
  Optimizing cells in module $paramod\LUT3\INIT=8'00000010.
  Optimizing cells in module $paramod\LUT3\INIT=8'01000001.
  Optimizing cells in module $paramod\LUT3\INIT=8'10010110.
  Optimizing cells in module $paramod\LUT3\INIT=8'10111000.
  Optimizing cells in module $paramod\LUT3\INIT=8'10111010.
  Optimizing cells in module $paramod\LUT3\INIT=8'11111110.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000000000001.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000010000000.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000000011110001.
  Optimizing cells in module $paramod\LUT4\INIT=16'0000111100001110.
  Optimizing cells in module $paramod\LUT4\INIT=16'0010001010110010.
  Optimizing cells in module $paramod\LUT4\INIT=16'0110100110010110.
  Optimizing cells in module $paramod\LUT4\INIT=16'0110111101100000.
  Optimizing cells in module $paramod\LUT4\INIT=16'0111100010001000.
  Optimizing cells in module $paramod\LUT4\INIT=16'0111111111111111.
  Optimizing cells in module $paramod\LUT4\INIT=16'1000011101110111.
  Optimizing cells in module $paramod\LUT4\INIT=16'1001000000001001.
  Optimizing cells in module $paramod\LUT4\INIT=16'1010101010001010.
  Optimizing cells in module $paramod\LUT4\INIT=16'1010111110000000.
  Optimizing cells in module $paramod\LUT4\INIT=16'1110111011101111.
  Optimizing cells in module $paramod\LUT4\INIT=16'1111111111111110.
  Optimizing cells in module $paramod\LUT5\INIT=1.
  Optimizing cells in module $paramod\LUT5\INIT=168443706.
  Optimizing cells in module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111110000000000000001.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111111110111111101110.
  Optimizing cells in module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
  Optimizing cells in module $paramod\LUT5\INIT=892387525.
  Optimizing cells in module \BUFG.
  Optimizing cells in module \CARRY4.
  Optimizing cells in module \GND.
  Optimizing cells in module \IBUF.
  Optimizing cells in module \OBUF.
  Optimizing cells in module \VCC.
  Optimizing cells in module \module18_1.
  Optimizing cells in module \module18_2.
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 0 changes.

9.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6'.
Finding identical cells in module `$paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6'.
Finding identical cells in module `$paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6'.
Finding identical cells in module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.
Finding identical cells in module `$paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6'.
Finding identical cells in module `$paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6'.
Finding identical cells in module `$paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6'.
Finding identical cells in module `$paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6'.
Finding identical cells in module `$paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6'.
Finding identical cells in module `$paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6'.
Finding identical cells in module `$paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6'.
Finding identical cells in module `$paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6'.
Finding identical cells in module `$paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6'.
Finding identical cells in module `$paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\FDSE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10010110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10111000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10111010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11111110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000010000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000011110001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000111100001110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0010001010110010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110100110010110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110111101100000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111100010001000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111111111111111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1000011101110111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1001000000001001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010101010001010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010111110000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1110111011101111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=168443706'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10010110011010010110100110010110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111110000000000000001'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111110111111101110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=892387525'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module18_1'.
Finding identical cells in module `\module18_2'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

9.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6..
Finding unused cells or wires in module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6..
Finding unused cells or wires in module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6..
Finding unused cells or wires in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
Finding unused cells or wires in module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6..
Finding unused cells or wires in module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6..
Finding unused cells or wires in module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6..
Finding unused cells or wires in module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6..
Finding unused cells or wires in module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6..
Finding unused cells or wires in module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6..
Finding unused cells or wires in module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6..
Finding unused cells or wires in module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6..
Finding unused cells or wires in module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6..
Finding unused cells or wires in module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\FDSE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10010110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10111000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10111010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11111110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000010000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000011110001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000111100001110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0010001010110010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110100110010110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110111101100000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111100010001000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111111111111111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1000011101110111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1001000000001001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010101010001010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010111110000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1110111011101111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=168443706..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111110000000000000001..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111110111111101110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=892387525..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module18_1..
Finding unused cells or wires in module \module18_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..

9.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6.
Optimizing module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6.
Optimizing module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6.
Optimizing module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
Optimizing module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6.
Optimizing module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6.
Optimizing module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6.
Optimizing module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6.
Optimizing module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6.
Optimizing module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6.
Optimizing module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6.
Optimizing module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6.
Optimizing module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6.
Optimizing module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\FDSE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00000001.
Optimizing module $paramod\LUT3\INIT=8'00000010.
Optimizing module $paramod\LUT3\INIT=8'01000001.
Optimizing module $paramod\LUT3\INIT=8'10010110.
Optimizing module $paramod\LUT3\INIT=8'10111000.
Optimizing module $paramod\LUT3\INIT=8'10111010.
Optimizing module $paramod\LUT3\INIT=8'11111110.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000010000000.
Optimizing module $paramod\LUT4\INIT=16'0000000011110001.
Optimizing module $paramod\LUT4\INIT=16'0000111100001110.
Optimizing module $paramod\LUT4\INIT=16'0010001010110010.
Optimizing module $paramod\LUT4\INIT=16'0110100110010110.
Optimizing module $paramod\LUT4\INIT=16'0110111101100000.
Optimizing module $paramod\LUT4\INIT=16'0111100010001000.
Optimizing module $paramod\LUT4\INIT=16'0111111111111111.
Optimizing module $paramod\LUT4\INIT=16'1000011101110111.
Optimizing module $paramod\LUT4\INIT=16'1001000000001001.
Optimizing module $paramod\LUT4\INIT=16'1010101010001010.
Optimizing module $paramod\LUT4\INIT=16'1010111110000000.
Optimizing module $paramod\LUT4\INIT=16'1110111011101111.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=168443706.
Optimizing module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111110000000000000001.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111110111111101110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module $paramod\LUT5\INIT=892387525.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module18_1.
Optimizing module module18_2.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.16. Finished OPT passes. (There is nothing left to do.)

9.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 7 bits (of 14) from mux cell module18_1.$procmux$1388 ($mux).
Removed top 11 bits (of 12) from FF cell module18_1.$procdff$1513 ($dff).
Removed top 14 bits (of 15) from FF cell module18_1.$procdff$1506 ($dff).
Removed top 11 bits (of 13) from FF cell module18_1.$procdff$1496 ($dff).
Removed top 18 bits (of 19) from FF cell module18_1.$procdff$1495 ($dff).
Removed top 9 bits (of 10) from mux cell module18_1.$procmux$1437 ($mux).
Removed top 14 bits (of 15) from mux cell module18_1.$procmux$1425 ($mux).
Removed top 5 bits (of 19) from mux cell module18_1.$procmux$1419 ($mux).
Removed top 8 bits (of 14) from mux cell module18_1.$procmux$1406 ($mux).
Removed top 14 bits (of 20) from mux cell module18_1.$ternary$syn_identity.v:275$908 ($mux).
Removed top 14 bits (of 20) from port B of cell module18_1.$lt$syn_identity.v:275$909 ($lt).
Removed top 6 bits (of 20) from mux cell module18_1.$ternary$syn_identity.v:280$913 ($mux).
Removed top 32 bits (of 33) from port B of cell module18_1.$gt$syn_identity.v:286$919 ($gt).
Removed top 5 bits (of 11) from mux cell module18_1.$ternary$syn_identity.v:287$921 ($mux).
Removed top 8 bits (of 20) from mux cell module18_1.$ternary$syn_identity.v:291$925 ($mux).
Removed top 8 bits (of 19) from mux cell module18_1.$ternary$syn_identity.v:315$960 ($mux).
Removed top 12 bits (of 19) from port B of cell module18_1.$gt$syn_identity.v:315$964 ($gt).
Removed top 6 bits (of 14) from port A of cell module18_1.$ne$syn_identity.v:318$968 ($ne).
Removed top 8 bits (of 20) from mux cell module18_1.$ternary$syn_identity.v:322$979 ($mux).
Removed top 12 bits (of 20) from port A of cell module18_1.$le$syn_identity.v:323$985 ($le).
Removed top 5 bits (of 19) from port A of cell module18_1.$ge$syn_identity.v:324$986 ($ge).
Removed top 1 bits (of 2) from port B of cell module18_1.$or$syn_identity.v:324$987 ($or).
Removed top 5 bits (of 19) from port Y of cell module18_1.$xnor$syn_identity.v:325$990 ($xnor).
Removed top 4 bits (of 19) from port B of cell module18_1.$xnor$syn_identity.v:331$991 ($xnor).
Removed top 11 bits (of 12) from port B of cell module18_1.$eq$syn_identity.v:334$993 ($eq).
Removed top 6 bits (of 12) from port B of cell module18_1.$le$syn_identity.v:334$996 ($le).
Removed top 14 bits (of 15) from port A of cell module18_1.$xnor$syn_identity.v:343$1010 ($xnor).
Removed top 6 bits (of 15) from port Y of cell module18_1.$xnor$syn_identity.v:343$1010 ($xnor).
Removed top 7 bits (of 8) from port B of cell module18_1.$xnor$syn_identity.v:347$1032 ($xnor).
Removed top 8 bits (of 14) from mux cell module18_1.$ternary$syn_identity.v:350$1035 ($mux).
Removed top 3 bits (of 22) from mux cell module18_1.$ternary$syn_identity.v:355$1043 ($mux).
Removed top 10 bits (of 12) from port B of cell module18_1.$mul$syn_identity.v:358$1049 ($mul).
Removed top 15 bits (of 16) from port B of cell module18_1.$gt$syn_identity.v:362$1057 ($gt).
Removed top 16 bits (of 24) from port A of cell module18_1.$add$syn_identity.v:372$1063 ($add).
Removed top 14 bits (of 24) from port B of cell module18_1.$add$syn_identity.v:372$1063 ($add).
Removed top 13 bits (of 24) from port Y of cell module18_1.$add$syn_identity.v:372$1063 ($add).
Removed top 5 bits (of 20) from mux cell module18_1.$ternary$syn_identity.v:375$1075 ($mux).
Removed top 5 bits (of 19) from port Y of cell module18_1.$xor$syn_identity.v:381$1081 ($xor).
Removed top 5 bits (of 19) from port A of cell module18_1.$sub$syn_identity.v:382$1087 ($sub).
Removed top 18 bits (of 19) from port A of cell module18_1.$sub$syn_identity.v:383$1094 ($sub).
Removed top 3 bits (of 15) from port A of cell module18_1.$not$syn_identity.v:392$1102 ($not).
Removed top 4 bits (of 5) from port A of cell module18_1.$neg$syn_identity.v:393$1109 ($neg).
Removed top 14 bits (of 15) from port A of cell module18_1.$mul$syn_identity.v:392$1106 ($mul).
Removed top 14 bits (of 15) from port B of cell module18_1.$mul$syn_identity.v:392$1106 ($mul).
Removed top 13 bits (of 15) from port Y of cell module18_1.$mul$syn_identity.v:392$1106 ($mul).
Removed top 13 bits (of 15) from port A of cell module18_1.$lt$syn_identity.v:392$1107 ($lt).
Removed top 14 bits (of 15) from port B of cell module18_1.$lt$syn_identity.v:392$1107 ($lt).
Removed top 6 bits (of 20) from mux cell module18_1.$ternary$syn_identity.v:397$1118 ($mux).
Removed top 10 bits (of 11) from port A of cell module18_1.$xor$syn_identity.v:395$1113 ($xor).
Removed top 6 bits (of 8) from mux cell module18_1.$ternary$syn_identity.v:396$1116 ($mux).
Removed top 11 bits (of 20) from mux cell module18_1.$ternary$syn_identity.v:397$1123 ($mux).
Removed top 11 bits (of 20) from mux cell module18_1.$ternary$syn_identity.v:397$1121 ($mux).
Removed top 14 bits (of 15) from port A of cell module18_1.$gt$syn_identity.v:401$1128 ($gt).
Removed top 15 bits (of 16) from mux cell module18_1.$ternary$syn_identity.v:402$1135 ($mux).
Removed top 15 bits (of 16) from mux cell module18_1.$ternary$syn_identity.v:402$1137 ($mux).
Removed top 11 bits (of 12) from port B of cell module18_1.$shr$syn_identity.v:403$1138 ($shr).
Removed top 4 bits (of 14) from mux cell module18_1.$ternary$syn_identity.v:408$1142 ($mux).
Removed top 1 bits (of 20) from mux cell module18_1.$ternary$syn_identity.v:412$1149 ($mux).
Removed top 2 bits (of 3) from port A of cell module18_1.$gt$syn_identity.v:418$1152 ($gt).
Removed top 2 bits (of 3) from port B of cell module18_1.$gt$syn_identity.v:418$1152 ($gt).
Removed top 8 bits (of 15) from port B of cell module18_1.$ne$syn_identity.v:423$1159 ($ne).
Removed top 6 bits (of 13) from port A of cell module18_1.$sub$syn_identity.v:431$1166 ($sub).
Removed top 1 bits (of 14) from port A of cell module18_1.$or$syn_identity.v:431$1167 ($or).
Removed top 9 bits (of 14) from mux cell module18_1.$ternary$syn_identity.v:431$1170 ($mux).
Removed top 14 bits (of 15) from port B of cell module18_1.$xnor$syn_identity.v:448$1179 ($xnor).
Removed top 19 bits (of 20) from port A of cell module18_1.$ne$syn_identity.v:455$1200 ($ne).
Removed top 2 bits (of 8) from port A of cell module18_1.$sub$syn_identity.v:459$1205 ($sub).
Removed top 14 bits (of 22) from mux cell module18_1.$ternary$syn_identity.v:460$1213 ($mux).
Removed top 7 bits (of 15) from port B of cell module18_1.$lt$syn_identity.v:465$1217 ($lt).
Removed top 14 bits (of 15) from mux cell module18_1.$ternary$syn_identity.v:465$1221 ($mux).
Removed top 1 bits (of 15) from port B of cell module18_1.$mul$syn_identity.v:466$1225 ($mul).
Removed top 14 bits (of 15) from port B of cell module18_1.$lt$syn_identity.v:467$1231 ($lt).
Removed top 8 bits (of 14) from FF cell module18_1.$procdff$1518 ($dff).
Removed top 7 bits (of 13) from mux cell module18_1.$procmux$1403 ($mux).
Removed top 7 bits (of 14) from port A of cell module18_1.$xnor$syn_identity.v:297$935 ($xnor).
Removed top 8 bits (of 14) from mux cell module18_1.$ternary$syn_identity.v:300$939 ($mux).
Removed top 8 bits (of 14) from mux cell module18_1.$ternary$syn_identity.v:300$942 ($mux).
Removed top 8 bits (of 14) from port A of cell module18_1.$not$syn_identity.v:346$1019 ($not).
Removed top 5 bits (of 20) from mux cell module18_1.$ternary$syn_identity.v:375$1073 ($mux).
Removed top 5 bits (of 14) from mux cell module18_1.$ternary$syn_identity.v:397$1118 ($mux).
Removed top 4 bits (of 10) from mux cell module18_1.$ternary$syn_identity.v:408$1142 ($mux).
Removed top 9 bits (of 14) from port Y of cell module18_1.$or$syn_identity.v:431$1167 ($or).
Removed top 8 bits (of 13) from port A of cell module18_1.$or$syn_identity.v:431$1167 ($or).
Removed top 9 bits (of 14) from port B of cell module18_1.$or$syn_identity.v:431$1167 ($or).
Removed top 7 bits (of 14) from port A of cell module18_1.$shl$syn_identity.v:466$1223 ($shl).
Removed top 1 bits (of 15) from mux cell module18_1.$procmux$1427 ($mux).
Removed top 8 bits (of 13) from port Y of cell module18_1.$sub$syn_identity.v:431$1166 ($sub).
Removed top 6 bits (of 7) from port A of cell module18_1.$sub$syn_identity.v:431$1166 ($sub).
Removed top 8 bits (of 13) from port B of cell module18_1.$sub$syn_identity.v:431$1166 ($sub).
Removed top 14 bits (of 15) from port B of cell module18_1.$xor$syn_identity.v:465$1222 ($xor).
Removed top 14 bits (of 15) from port Y of cell module18_1.$xor$syn_identity.v:465$1222 ($xor).
Removed top 7 bits (of 13) from FF cell module18_1.$procdff$1519 ($dff).
Removed top 7 bits (of 33) from port A of cell module18_1.$not$syn_identity.v:285$914 ($not).
Removed top 2 bits (of 3) from port A of cell module18_1.$ne$syn_identity.v:296$933 ($ne).
Removed top 7 bits (of 13) from port B of cell module18_1.$shl$syn_identity.v:323$980 ($shl).
Removed top 7 bits (of 13) from mux cell module18_1.$ternary$syn_identity.v:370$1061 ($mux).
Removed top 7 bits (of 13) from wire module18_1.$0\reg24[12:0].
Removed top 8 bits (of 14) from wire module18_1.$0\reg25[13:0].
Removed top 1 bits (of 15) from wire module18_1.$0\reg33[14:0].
Removed top 14 bits (of 15) from wire module18_1.$0\reg38[14:0].
Removed top 4 bits (of 10) from wire module18_1.$0\reg48[9:0].
Removed top 1 bits (of 20) from wire module18_1.$0\reg50[19:0].
Removed top 13 bits (of 24) from wire module18_1.$add$syn_identity.v:372$1063_Y.
Removed top 5 bits (of 6) from wire module18_1.$eq$syn_identity.v:334$993_Y.
Removed top 1 bits (of 2) from wire module18_1.$ge$syn_identity.v:324$986_Y.
Removed top 18 bits (of 19) from wire module18_1.$gt$syn_identity.v:315$964_Y.
Removed top 14 bits (of 15) from wire module18_1.$gt$syn_identity.v:362$1057_Y.
Removed top 11 bits (of 12) from wire module18_1.$le$syn_identity.v:334$992_Y.
Removed top 6 bits (of 7) from wire module18_1.$le$syn_identity.v:334$996_Y.
Removed top 14 bits (of 15) from wire module18_1.$le$syn_identity.v:392$1105_Y.
Removed top 14 bits (of 15) from wire module18_1.$logic_and$syn_identity.v:392$1100_Y.
Removed top 18 bits (of 19) from wire module18_1.$logic_not$syn_identity.v:315$958_Y.
Removed top 7 bits (of 8) from wire module18_1.$logic_not$syn_identity.v:347$1031_Y.
Removed top 4 bits (of 5) from wire module18_1.$logic_not$syn_identity.v:442$1177_Y.
Removed top 14 bits (of 15) from wire module18_1.$logic_not$syn_identity.v:448$1178_Y.
Removed top 13 bits (of 14) from wire module18_1.$logic_not$syn_identity.v:460$1208_Y.
Removed top 21 bits (of 22) from wire module18_1.$logic_not$syn_identity.v:460$1212_Y.
Removed top 14 bits (of 15) from wire module18_1.$logic_not$syn_identity.v:465$1219_Y.
Removed top 9 bits (of 10) from wire module18_1.$logic_or$syn_identity.v:324$989_Y.
Removed top 19 bits (of 20) from wire module18_1.$logic_or$syn_identity.v:455$1199_Y.
Removed top 14 bits (of 15) from wire module18_1.$logic_or$syn_identity.v:467$1230_Y.
Removed top 12 bits (of 13) from wire module18_1.$lt$syn_identity.v:275$909_Y.
Removed top 14 bits (of 15) from wire module18_1.$lt$syn_identity.v:392$1107_Y.
Removed top 13 bits (of 14) from wire module18_1.$lt$syn_identity.v:403$1140_Y.
Removed top 14 bits (of 15) from wire module18_1.$lt$syn_identity.v:465$1217_Y.
Removed top 4 bits (of 5) from wire module18_1.$lt$syn_identity.v:467$1231_Y.
Removed top 13 bits (of 15) from wire module18_1.$mul$syn_identity.v:392$1106_Y.
Removed top 14 bits (of 15) from wire module18_1.$ne$syn_identity.v:296$934_Y.
Removed top 6 bits (of 7) from wire module18_1.$ne$syn_identity.v:318$968_Y.
Removed top 9 bits (of 14) from wire module18_1.$or$syn_identity.v:431$1167_Y.
Removed top 7 bits (of 14) from wire module18_1.$procmux$1388_Y.
Removed top 5 bits (of 19) from wire module18_1.$procmux$1419_Y.
Removed top 5 bits (of 7) from wire module18_1.$procmux$1431_Y.
Removed top 9 bits (of 10) from wire module18_1.$procmux$1437_Y.
Removed top 32 bits (of 33) from wire module18_1.$reduce_or$syn_identity.v:286$918_Y.
Removed top 14 bits (of 15) from wire module18_1.$reduce_or$syn_identity.v:342$1006_Y.
Removed top 21 bits (of 22) from wire module18_1.$reduce_or$syn_identity.v:355$1040_Y.
Removed top 15 bits (of 16) from wire module18_1.$reduce_or$syn_identity.v:402$1134_Y.
Removed top 18 bits (of 19) from wire module18_1.$reduce_or$syn_identity.v:412$1143_Y.
Removed top 14 bits (of 15) from wire module18_1.$reduce_xnor$syn_identity.v:318$971_Y.
Removed top 18 bits (of 19) from wire module18_1.$reduce_xnor$syn_identity.v:383$1093_Y.
Removed top 14 bits (of 15) from wire module18_1.$reduce_xnor$syn_identity.v:390$1099_Y.
Removed top 21 bits (of 22) from wire module18_1.$reduce_xor$syn_identity.v:353$1038_Y.
Removed top 4 bits (of 5) from wire module18_1.$reduce_xor$syn_identity.v:359$1051_Y.
Removed top 14 bits (of 15) from wire module18_1.$reduce_xor$syn_identity.v:401$1125_Y.
Removed top 2 bits (of 3) from wire module18_1.$reduce_xor$syn_identity.v:418$1151_Y.
Removed top 7 bits (of 15) from wire module18_1.$sshl$syn_identity.v:372$1062_Y.
Removed top 12 bits (of 13) from wire module18_1.$sub$syn_identity.v:431$1166_Y.
Removed top 14 bits (of 20) from wire module18_1.$ternary$syn_identity.v:275$908_Y.
Removed top 6 bits (of 20) from wire module18_1.$ternary$syn_identity.v:280$913_Y.
Removed top 5 bits (of 11) from wire module18_1.$ternary$syn_identity.v:287$921_Y.
Removed top 8 bits (of 14) from wire module18_1.$ternary$syn_identity.v:300$939_Y.
Removed top 8 bits (of 14) from wire module18_1.$ternary$syn_identity.v:300$942_Y.
Removed top 8 bits (of 19) from wire module18_1.$ternary$syn_identity.v:315$960_Y.
Removed top 8 bits (of 20) from wire module18_1.$ternary$syn_identity.v:322$979_Y.
Removed top 3 bits (of 22) from wire module18_1.$ternary$syn_identity.v:355$1043_Y.
Removed top 7 bits (of 13) from wire module18_1.$ternary$syn_identity.v:370$1061_Y.
Removed top 5 bits (of 20) from wire module18_1.$ternary$syn_identity.v:375$1073_Y.
Removed top 5 bits (of 20) from wire module18_1.$ternary$syn_identity.v:375$1075_Y.
Removed top 5 bits (of 19) from wire module18_1.$ternary$syn_identity.v:382$1086_Y.
Removed top 1 bits (of 15) from wire module18_1.$ternary$syn_identity.v:392$1104_Y.
Removed top 5 bits (of 19) from wire module18_1.$xnor$syn_identity.v:325$990_Y.
Removed top 15 bits (of 16) from wire module18_1.wire40.
Removed top 12 bits (of 15) from FF cell top_1.$procdff$1540 ($dff).
Removed top 4 bits (of 5) from FF cell top_1.$procdff$1539 ($dff).
Removed top 12 bits (of 13) from FF cell top_1.$procdff$1538 ($dff).
Removed top 2 bits (of 3) from FF cell top_1.$procdff$1537 ($dff).
Removed top 19 bits (of 20) from FF cell top_1.$procdff$1536 ($dff).
Removed top 11 bits (of 20) from FF cell top_1.$procdff$1534 ($dff).
Removed top 21 bits (of 22) from FF cell top_1.$procdff$1533 ($dff).
Removed top 6 bits (of 7) from FF cell top_1.$procdff$1524 ($dff).
Removed top 19 bits (of 22) from FF cell top_1.$procdff$1523 ($dff).
Removed top 3 bits (of 4) from port B of cell top_1.$sshr$syn_identity.v:83$704 ($sshr).
Removed top 12 bits (of 13) from port A of cell top_1.$lt$syn_identity.v:85$709 ($lt).
Removed top 12 bits (of 13) from port B of cell top_1.$lt$syn_identity.v:85$709 ($lt).
Removed top 14 bits (of 22) from mux cell top_1.$ternary$syn_identity.v:87$713 ($mux).
Removed top 18 bits (of 20) from port A of cell top_1.$ne$syn_identity.v:88$716 ($ne).
Removed top 18 bits (of 20) from port B of cell top_1.$ne$syn_identity.v:88$716 ($ne).
Converting cell top_1.$ne$syn_identity.v:88$716 ($ne) from signed to unsigned.
Removed top 1 bits (of 2) from port A of cell top_1.$ne$syn_identity.v:88$716 ($ne).
Removed top 1 bits (of 2) from port B of cell top_1.$ne$syn_identity.v:88$716 ($ne).
Removed top 2 bits (of 20) from mux cell top_1.$ternary$syn_identity.v:90$720 ($mux).
Removed top 9 bits (of 22) from mux cell top_1.$ternary$syn_identity.v:90$723 ($mux).
Removed top 19 bits (of 20) from port A of cell top_1.$xnor$syn_identity.v:112$733 ($xnor).
Removed top 1 bits (of 20) from port Y of cell top_1.$xnor$syn_identity.v:112$733 ($xnor).
Removed top 11 bits (of 20) from port A of cell top_1.$le$syn_identity.v:112$729 ($le).
Removed top 19 bits (of 20) from mux cell top_1.$ternary$syn_identity.v:112$732 ($mux).
Removed top 18 bits (of 19) from port A of cell top_1.$le$syn_identity.v:115$736 ($le).
Removed top 16 bits (of 22) from port A of cell top_1.$and$syn_identity.v:117$747 ($and).
Removed top 7 bits (of 13) from port Y of cell top_1.$add$syn_identity.v:122$759 ($add).
Removed top 7 bits (of 13) from port B of cell top_1.$add$syn_identity.v:122$759 ($add).
Removed top 7 bits (of 13) from mux cell top_1.$ternary$syn_identity.v:122$758 ($mux).
Removed top 19 bits (of 20) from mux cell top_1.$ternary$syn_identity.v:127$773 ($mux).
Removed top 16 bits (of 17) from port A of cell top_1.$xor$syn_identity.v:132$777 ($xor).
Removed top 16 bits (of 17) from port B of cell top_1.$xor$syn_identity.v:132$777 ($xor).
Removed top 16 bits (of 17) from port Y of cell top_1.$xor$syn_identity.v:132$777 ($xor).
Removed top 13 bits (of 16) from mux cell top_1.$ternary$syn_identity.v:132$783 ($mux).
Removed top 21 bits (of 22) from port B of cell top_1.$xor$syn_identity.v:147$795 ($xor).
Removed top 9 bits (of 22) from port Y of cell top_1.$xor$syn_identity.v:147$795 ($xor).
Removed top 9 bits (of 22) from mux cell top_1.$ternary$syn_identity.v:147$798 ($mux).
Removed top 9 bits (of 22) from port A of cell top_1.$neg$syn_identity.v:148$801 ($neg).
Removed top 9 bits (of 22) from port A of cell top_1.$ne$syn_identity.v:148$802 ($ne).
Removed top 3 bits (of 7) from mux cell top_1.$ternary$syn_identity.v:148$804 ($mux).
Removed top 10 bits (of 26) from mux cell top_1.$ternary$syn_identity.v:155$813 ($mux).
Removed top 2 bits (of 3) from port B of cell top_1.$sshr$syn_identity.v:152$805 ($sshr).
Removed top 5 bits (of 13) from mux cell top_1.$ternary$syn_identity.v:157$822 ($mux).
Removed top 2 bits (of 3) from port A of cell top_1.$mul$syn_identity.v:159$823 ($mul).
Removed top 4 bits (of 5) from port B of cell top_1.$xnor$syn_identity.v:160$828 ($xnor).
Removed top 12 bits (of 20) from mux cell top_1.$ternary$syn_identity.v:160$831 ($mux).
Removed top 12 bits (of 20) from port A of cell top_1.$gt$syn_identity.v:160$832 ($gt).
Removed top 19 bits (of 20) from port B of cell top_1.$gt$syn_identity.v:160$832 ($gt).
Removed top 11 bits (of 20) from port A of cell top_1.$lt$syn_identity.v:163$838 ($lt).
Removed top 19 bits (of 20) from port B of cell top_1.$lt$syn_identity.v:163$838 ($lt).
Removed top 1 bits (of 3) from mux cell top_1.$ternary$syn_identity.v:165$841 ($mux).
Removed top 21 bits (of 25) from mux cell top_1.$ternary$syn_identity.v:167$848 ($mux).
Removed top 7 bits (of 8) from port A of cell top_1.$and$syn_identity.v:170$849 ($and).
Removed top 7 bits (of 15) from port B of cell top_1.$and$syn_identity.v:170$849 ($and).
Removed top 7 bits (of 15) from port Y of cell top_1.$and$syn_identity.v:170$849 ($and).
Removed top 9 bits (of 16) from mux cell top_1.$ternary$syn_identity.v:171$851 ($mux).
Removed top 1 bits (of 2) from mux cell top_1.$ternary$syn_identity.v:172$854 ($mux).
Removed top 23 bits (of 30) from mux cell top_1.$ternary$syn_identity.v:179$859 ($mux).
Removed top 7 bits (of 13) from port A of cell top_1.$xnor$syn_identity.v:181$862 ($xnor).
Removed top 20 bits (of 21) from mux cell top_1.$ternary$syn_identity.v:182$865 ($mux).
Removed top 7 bits (of 8) from port A of cell top_1.$mul$syn_identity.v:184$871 ($mul).
Removed top 5 bits (of 6) from port B of cell top_1.$le$syn_identity.v:184$872 ($le).
Removed top 7 bits (of 20) from mux cell top_1.$ternary$syn_identity.v:90$721 ($mux).
Removed top 5 bits (of 18) from mux cell top_1.$ternary$syn_identity.v:90$720 ($mux).
Removed top 19 bits (of 20) from port B of cell top_1.$xnor$syn_identity.v:112$733 ($xnor).
Removed cell top_1.$sshr$syn_identity.v:167$845 ($sshr).
Removed top 2 bits (of 3) from wire top_1.$0\reg10[2:0].
Removed top 19 bits (of 20) from wire top_1.$0\reg11[19:0].
Removed top 21 bits (of 22) from wire top_1.$0\reg14[21:0].
Removed top 20 bits (of 21) from wire top_1.$0\reg73[20:0].
Removed top 6 bits (of 7) from wire top_1.$0\reg74[6:0].
Removed top 4 bits (of 5) from wire top_1.$0\reg8[4:0].
Removed top 7 bits (of 15) from wire top_1.$and$syn_identity.v:170$849_Y.
Removed top 19 bits (of 20) from wire top_1.$le$syn_identity.v:112$729_Y.
Removed top 12 bits (of 13) from wire top_1.$logic_and$syn_identity.v:157$820_Y.
Removed top 18 bits (of 19) from wire top_1.$logic_not$syn_identity.v:115$735_Y.
Removed top 16 bits (of 17) from wire top_1.$logic_not$syn_identity.v:132$776_Y.
Removed top 19 bits (of 20) from wire top_1.$lt$syn_identity.v:163$838_Y.
Removed top 29 bits (of 30) from wire top_1.$lt$syn_identity.v:178$856_Y.
Removed top 6 bits (of 7) from wire top_1.$ne$syn_identity.v:148$802_Y.
Removed top 3 bits (of 7) from wire top_1.$procmux$1448_Y.
Removed top 5 bits (of 13) from wire top_1.$procmux$1460_Y.
Removed top 15 bits (of 16) from wire top_1.$reduce_and$syn_identity.v:132$780_Y.
Removed top 7 bits (of 8) from wire top_1.$reduce_and$syn_identity.v:152$806_Y.
Removed top 19 bits (of 20) from wire top_1.$reduce_xnor$syn_identity.v:111$726_Y.
Removed top 20 bits (of 21) from wire top_1.$reduce_xnor$syn_identity.v:182$863_Y.
Removed top 12 bits (of 13) from wire top_1.$reduce_xnor$syn_identity.v:85$708_Y.
Removed top 19 bits (of 20) from wire top_1.$ternary$syn_identity.v:112$732_Y.
Removed top 7 bits (of 13) from wire top_1.$ternary$syn_identity.v:122$758_Y.
Removed top 19 bits (of 20) from wire top_1.$ternary$syn_identity.v:127$773_Y.
Removed top 13 bits (of 16) from wire top_1.$ternary$syn_identity.v:132$783_Y.
Removed top 9 bits (of 22) from wire top_1.$ternary$syn_identity.v:147$798_Y.
Removed top 10 bits (of 26) from wire top_1.$ternary$syn_identity.v:155$813_Y.
Removed top 12 bits (of 20) from wire top_1.$ternary$syn_identity.v:160$831_Y.
Removed top 1 bits (of 3) from wire top_1.$ternary$syn_identity.v:165$841_Y.
Removed top 21 bits (of 25) from wire top_1.$ternary$syn_identity.v:167$848_Y.
Removed top 9 bits (of 16) from wire top_1.$ternary$syn_identity.v:171$851_Y.
Removed top 23 bits (of 30) from wire top_1.$ternary$syn_identity.v:179$859_Y.
Removed top 14 bits (of 22) from wire top_1.$ternary$syn_identity.v:87$713_Y.
Removed top 7 bits (of 20) from wire top_1.$ternary$syn_identity.v:90$720_Y.
Removed top 7 bits (of 20) from wire top_1.$ternary$syn_identity.v:90$721_Y.
Removed top 9 bits (of 22) from wire top_1.$xor$syn_identity.v:147$795_Y.
Removed top 16 bits (of 17) from wire top_1.wire60.
Removed top 7 bits (of 8) from wire top_1.wire62.
Removed top 5 bits (of 6) from wire top_1.wire71.
Removed top 10 bits (of 14) from wire top_1.wire72.

9.8. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

9.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6..
Finding unused cells or wires in module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6..
Finding unused cells or wires in module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6..
Finding unused cells or wires in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
Finding unused cells or wires in module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6..
Finding unused cells or wires in module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6..
Finding unused cells or wires in module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6..
Finding unused cells or wires in module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6..
Finding unused cells or wires in module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6..
Finding unused cells or wires in module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6..
Finding unused cells or wires in module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6..
Finding unused cells or wires in module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6..
Finding unused cells or wires in module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6..
Finding unused cells or wires in module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\FDSE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10010110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10111000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10111010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11111110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000010000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000011110001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000111100001110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0010001010110010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110100110010110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110111101100000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111100010001000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111111111111111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1000011101110111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1001000000001001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010101010001010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010111110000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1110111011101111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=168443706..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111110000000000000001..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111110111111101110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=892387525..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module18_1..
Finding unused cells or wires in module \module18_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 0 unused cells and 115 unused wires.
<suppressed ~2 debug messages>

9.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.11. Executing OPT pass (performing simple optimizations).

9.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6.
Optimizing module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6.
Optimizing module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6.
Optimizing module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
Optimizing module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6.
Optimizing module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6.
Optimizing module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6.
Optimizing module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6.
Optimizing module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6.
Optimizing module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6.
Optimizing module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6.
Optimizing module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6.
Optimizing module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6.
Optimizing module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\FDSE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00000001.
Optimizing module $paramod\LUT3\INIT=8'00000010.
Optimizing module $paramod\LUT3\INIT=8'01000001.
Optimizing module $paramod\LUT3\INIT=8'10010110.
Optimizing module $paramod\LUT3\INIT=8'10111000.
Optimizing module $paramod\LUT3\INIT=8'10111010.
Optimizing module $paramod\LUT3\INIT=8'11111110.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000010000000.
Optimizing module $paramod\LUT4\INIT=16'0000000011110001.
Optimizing module $paramod\LUT4\INIT=16'0000111100001110.
Optimizing module $paramod\LUT4\INIT=16'0010001010110010.
Optimizing module $paramod\LUT4\INIT=16'0110100110010110.
Optimizing module $paramod\LUT4\INIT=16'0110111101100000.
Optimizing module $paramod\LUT4\INIT=16'0111100010001000.
Optimizing module $paramod\LUT4\INIT=16'0111111111111111.
Optimizing module $paramod\LUT4\INIT=16'1000011101110111.
Optimizing module $paramod\LUT4\INIT=16'1001000000001001.
Optimizing module $paramod\LUT4\INIT=16'1010101010001010.
Optimizing module $paramod\LUT4\INIT=16'1010111110000000.
Optimizing module $paramod\LUT4\INIT=16'1110111011101111.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=168443706.
Optimizing module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111110000000000000001.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111110111111101110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module $paramod\LUT5\INIT=892387525.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module18_1.
<suppressed ~15 debug messages>
Optimizing module module18_2.
Optimizing module top.
Optimizing module top_1.
<suppressed ~12 debug messages>
Optimizing module top_2.

9.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6'.
Finding identical cells in module `$paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6'.
Finding identical cells in module `$paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6'.
Finding identical cells in module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.
Finding identical cells in module `$paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6'.
Finding identical cells in module `$paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6'.
Finding identical cells in module `$paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6'.
Finding identical cells in module `$paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6'.
Finding identical cells in module `$paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6'.
Finding identical cells in module `$paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6'.
Finding identical cells in module `$paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6'.
Finding identical cells in module `$paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6'.
Finding identical cells in module `$paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6'.
Finding identical cells in module `$paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\FDSE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10010110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10111000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10111010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11111110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000010000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000011110001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000111100001110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0010001010110010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110100110010110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110111101100000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111100010001000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111111111111111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1000011101110111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1001000000001001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010101010001010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010111110000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1110111011101111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=168443706'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10010110011010010110100110010110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111110000000000000001'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111110111111101110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=892387525'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module18_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\module18_2'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 1 cells.

9.11.3. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$1527 ($dff) from module top_1.
Replaced 1 DFF cells.

9.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6..
Finding unused cells or wires in module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6..
Finding unused cells or wires in module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6..
Finding unused cells or wires in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
Finding unused cells or wires in module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6..
Finding unused cells or wires in module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6..
Finding unused cells or wires in module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6..
Finding unused cells or wires in module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6..
Finding unused cells or wires in module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6..
Finding unused cells or wires in module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6..
Finding unused cells or wires in module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6..
Finding unused cells or wires in module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6..
Finding unused cells or wires in module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6..
Finding unused cells or wires in module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\FDSE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10010110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10111000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10111010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11111110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000010000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000011110001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000111100001110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0010001010110010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110100110010110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110111101100000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111100010001000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111111111111111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1000011101110111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1001000000001001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010101010001010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010111110000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1110111011101111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=168443706..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111110000000000000001..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111110111111101110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=892387525..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module18_1..
Finding unused cells or wires in module \module18_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 13 unused cells and 39 unused wires.
<suppressed ~15 debug messages>

9.11.5. Rerunning OPT passes. (Removed registers in this run.)

9.11.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6.
Optimizing module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6.
Optimizing module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6.
Optimizing module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6.
Optimizing module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6.
Optimizing module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6.
Optimizing module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6.
Optimizing module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6.
Optimizing module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6.
Optimizing module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6.
Optimizing module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6.
Optimizing module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6.
Optimizing module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6.
Optimizing module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6.
Optimizing module $paramod\FDRE\INIT=1'0.
Optimizing module $paramod\FDSE\INIT=1'0.
Optimizing module $paramod\LUT1\INIT=2'01.
Optimizing module $paramod\LUT2\INIT=4'0001.
Optimizing module $paramod\LUT2\INIT=4'0010.
Optimizing module $paramod\LUT2\INIT=4'1110.
Optimizing module $paramod\LUT3\INIT=8'00000001.
Optimizing module $paramod\LUT3\INIT=8'00000010.
Optimizing module $paramod\LUT3\INIT=8'01000001.
Optimizing module $paramod\LUT3\INIT=8'10010110.
Optimizing module $paramod\LUT3\INIT=8'10111000.
Optimizing module $paramod\LUT3\INIT=8'10111010.
Optimizing module $paramod\LUT3\INIT=8'11111110.
Optimizing module $paramod\LUT4\INIT=16'0000000000000001.
Optimizing module $paramod\LUT4\INIT=16'0000000010000000.
Optimizing module $paramod\LUT4\INIT=16'0000000011110001.
Optimizing module $paramod\LUT4\INIT=16'0000111100001110.
Optimizing module $paramod\LUT4\INIT=16'0010001010110010.
Optimizing module $paramod\LUT4\INIT=16'0110100110010110.
Optimizing module $paramod\LUT4\INIT=16'0110111101100000.
Optimizing module $paramod\LUT4\INIT=16'0111100010001000.
Optimizing module $paramod\LUT4\INIT=16'0111111111111111.
Optimizing module $paramod\LUT4\INIT=16'1000011101110111.
Optimizing module $paramod\LUT4\INIT=16'1001000000001001.
Optimizing module $paramod\LUT4\INIT=16'1010101010001010.
Optimizing module $paramod\LUT4\INIT=16'1010111110000000.
Optimizing module $paramod\LUT4\INIT=16'1110111011101111.
Optimizing module $paramod\LUT4\INIT=16'1111111111111110.
Optimizing module $paramod\LUT5\INIT=1.
Optimizing module $paramod\LUT5\INIT=168443706.
Optimizing module $paramod\LUT5\INIT=32'10010110011010010110100110010110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111110000000000000001.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111110111111101110.
Optimizing module $paramod\LUT5\INIT=32'11111111111111111111111111111110.
Optimizing module $paramod\LUT5\INIT=892387525.
Optimizing module BUFG.
Optimizing module CARRY4.
Optimizing module GND.
Optimizing module IBUF.
Optimizing module OBUF.
Optimizing module VCC.
Optimizing module module18_1.
Optimizing module module18_2.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.11.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6'.
Finding identical cells in module `$paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6'.
Finding identical cells in module `$paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6'.
Finding identical cells in module `$paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6'.
Finding identical cells in module `$paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6'.
Finding identical cells in module `$paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6'.
Finding identical cells in module `$paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6'.
Finding identical cells in module `$paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6'.
Finding identical cells in module `$paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6'.
Finding identical cells in module `$paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6'.
Finding identical cells in module `$paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6'.
Finding identical cells in module `$paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6'.
Finding identical cells in module `$paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6'.
Finding identical cells in module `$paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6'.
Finding identical cells in module `$paramod\FDRE\INIT=1'0'.
Finding identical cells in module `$paramod\FDSE\INIT=1'0'.
Finding identical cells in module `$paramod\LUT1\INIT=2'01'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0001'.
Finding identical cells in module `$paramod\LUT2\INIT=4'0010'.
Finding identical cells in module `$paramod\LUT2\INIT=4'1110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'00000010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'01000001'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10010110'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10111000'.
Finding identical cells in module `$paramod\LUT3\INIT=8'10111010'.
Finding identical cells in module `$paramod\LUT3\INIT=8'11111110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000000000001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000010000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000000011110001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0000111100001110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0010001010110010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110100110010110'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0110111101100000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111100010001000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'0111111111111111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1000011101110111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1001000000001001'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010101010001010'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1010111110000000'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1110111011101111'.
Finding identical cells in module `$paramod\LUT4\INIT=16'1111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=1'.
Finding identical cells in module `$paramod\LUT5\INIT=168443706'.
Finding identical cells in module `$paramod\LUT5\INIT=32'10010110011010010110100110010110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111110000000000000001'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111110111111101110'.
Finding identical cells in module `$paramod\LUT5\INIT=32'11111111111111111111111111111110'.
Finding identical cells in module `$paramod\LUT5\INIT=892387525'.
Finding identical cells in module `\BUFG'.
Finding identical cells in module `\CARRY4'.
Finding identical cells in module `\GND'.
Finding identical cells in module `\IBUF'.
Finding identical cells in module `\OBUF'.
Finding identical cells in module `\VCC'.
Finding identical cells in module `\module18_1'.
Finding identical cells in module `\module18_2'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.11.8. Executing OPT_RMDFF pass (remove dff with constant values).

9.11.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6..
Finding unused cells or wires in module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6..
Finding unused cells or wires in module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6..
Finding unused cells or wires in module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
Finding unused cells or wires in module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6..
Finding unused cells or wires in module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6..
Finding unused cells or wires in module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6..
Finding unused cells or wires in module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6..
Finding unused cells or wires in module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6..
Finding unused cells or wires in module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6..
Finding unused cells or wires in module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6..
Finding unused cells or wires in module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6..
Finding unused cells or wires in module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6..
Finding unused cells or wires in module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6..
Finding unused cells or wires in module $paramod\FDRE\INIT=1'0..
Finding unused cells or wires in module $paramod\FDSE\INIT=1'0..
Finding unused cells or wires in module $paramod\LUT1\INIT=2'01..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0001..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'0010..
Finding unused cells or wires in module $paramod\LUT2\INIT=4'1110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'00000010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'01000001..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10010110..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10111000..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'10111010..
Finding unused cells or wires in module $paramod\LUT3\INIT=8'11111110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000000000001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000010000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000000011110001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0000111100001110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0010001010110010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110100110010110..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0110111101100000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111100010001000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'0111111111111111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1000011101110111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1001000000001001..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010101010001010..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1010111110000000..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1110111011101111..
Finding unused cells or wires in module $paramod\LUT4\INIT=16'1111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=1..
Finding unused cells or wires in module $paramod\LUT5\INIT=168443706..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111110000000000000001..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111110111111101110..
Finding unused cells or wires in module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
Finding unused cells or wires in module $paramod\LUT5\INIT=892387525..
Finding unused cells or wires in module \BUFG..
Finding unused cells or wires in module \CARRY4..
Finding unused cells or wires in module \GND..
Finding unused cells or wires in module \IBUF..
Finding unused cells or wires in module \OBUF..
Finding unused cells or wires in module \VCC..
Finding unused cells or wires in module \module18_1..
Finding unused cells or wires in module \module18_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..

9.11.10. Finished fast OPT passes.

9.12. Printing statistics.

=== $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\FDRE\INIT=1'0 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            1
     $mux                            2

=== $paramod\FDSE\INIT=1'0 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            1
     $mux                            2

=== $paramod\LUT1\INIT=2'01 ===

   Number of wires:                  4
   Number of wire bits:              5
   Number of public wires:           4
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'0001 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'0010 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT2\INIT=4'1110 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'00000001 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'00000010 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'01000001 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'10010110 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'10111000 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'10111010 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT3\INIT=8'11111110 ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0000000000000001 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0000000010000000 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0000000011110001 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0000111100001110 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0010001010110010 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0110100110010110 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0110111101100000 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0111100010001000 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'0111111111111111 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'1000011101110111 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'1001000000001001 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'1010101010001010 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'1010111110000000 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'1110111011101111 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT4\INIT=16'1111111111111110 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=1 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=168443706 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'10010110011010010110100110010110 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'11111111111111110000000000000001 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'11111111111111111110111111101110 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=32'11111111111111111111111111111110 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== $paramod\LUT5\INIT=892387525 ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shiftx                         1

=== BUFG ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== CARRY4 ===

   Number of wires:                  7
   Number of wire bits:             19
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $mux                            4
     $or                             1
     $xor                            1

=== GND ===

   Number of wires:                  1
   Number of wire bits:              1
   Number of public wires:           1
   Number of public wire bits:       1
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== IBUF ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== OBUF ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== VCC ===

   Number of wires:                  1
   Number of wire bits:              1
   Number of public wires:           1
   Number of public wire bits:       1
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== module18_1 ===

   Number of wires:                292
   Number of wire bits:           3305
   Number of public wires:          41
   Number of public wire bits:     893
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                284
     $add                            2
     $dff                           31
     $eq                             2
     $ge                             1
     $gt                             6
     $le                             4
     $logic_and                      3
     $logic_not                     11
     $logic_or                       6
     $lt                             6
     $mul                            3
     $mux                           98
     $ne                             4
     $neg                            2
     $not                            5
     $or                             2
     $reduce_and                     4
     $reduce_bool                   42
     $reduce_or                     12
     $reduce_xnor                    6
     $reduce_xor                     7
     $shl                            3
     $shr                            1
     $sshl                           3
     $sshr                           2
     $sub                            5
     $xnor                           8
     $xor                            5

=== module18_2 ===

   Number of wires:                 34
   Number of wire bits:             63
   Number of public wires:          34
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6      1
     $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6      1
     $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6      2
     $paramod\FDRE\INIT=1'0         14
     $paramod\LUT2\INIT=4'1110       3
     $paramod\LUT3\INIT=8'00000010      1
     $paramod\LUT3\INIT=8'11111110      2
     $paramod\LUT4\INIT=16'0000000011110001      1
     $paramod\LUT4\INIT=16'0000111100001110      1
     $paramod\LUT4\INIT=16'0110111101100000      1
     $paramod\LUT4\INIT=16'1010111110000000      1
     $paramod\LUT4\INIT=16'1111111111111110      2
     $paramod\LUT5\INIT=32'11111111111111110000000000000001      1
     $paramod\LUT5\INIT=32'11111111111111111111111111111110      3
     GND                             1
     VCC                             1

=== top ===

   Number of wires:                 12
   Number of wire bits:            810
   Number of public wires:           7
   Number of public wire bits:     237
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $assert                         1
     $dff                            2
     $eq                             1
     top_1                           1
     top_2                           1

=== top_1 ===

   Number of wires:                124
   Number of wire bits:           2063
   Number of public wires:          38
   Number of public wire bits:     799
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                108
     $add                            1
     $and                            2
     $dff                           18
     $gt                             1
     $le                             3
     $logic_and                      1
     $logic_not                      4
     $lt                             3
     $mul                            3
     $mux                           32
     $ne                             1
     $not                            1
     $reduce_and                     3
     $reduce_bool                   21
     $reduce_or                      2
     $reduce_xnor                    4
     $shr                            1
     $sshr                           2
     $xnor                           3
     $xor                            1
     module18_1                      1

=== top_2 ===

   Number of wires:                120
   Number of wire bits:            966
   Number of public wires:         118
   Number of public wire bits:     962
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                574
     $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6      1
     $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6      3
     $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6      1
     $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6      1
     $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6      1
     $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6      1
     $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6      1
     $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6      1
     $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6      1
     $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6      1
     $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6      1
     $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6      1
     $paramod\FDRE\INIT=1'0         48
     $paramod\FDSE\INIT=1'0          5
     $paramod\LUT1\INIT=2'01         2
     $paramod\LUT2\INIT=4'0001      10
     $paramod\LUT2\INIT=4'0010       5
     $paramod\LUT2\INIT=4'1110       7
     $paramod\LUT3\INIT=8'00000001      2
     $paramod\LUT3\INIT=8'00000010      1
     $paramod\LUT3\INIT=8'01000001      2
     $paramod\LUT3\INIT=8'10010110      1
     $paramod\LUT3\INIT=8'10111000      1
     $paramod\LUT3\INIT=8'10111010      1
     $paramod\LUT3\INIT=8'11111110      2
     $paramod\LUT4\INIT=16'0000000000000001      1
     $paramod\LUT4\INIT=16'0000000010000000      1
     $paramod\LUT4\INIT=16'0010001010110010      4
     $paramod\LUT4\INIT=16'0110100110010110      1
     $paramod\LUT4\INIT=16'0111100010001000      1
     $paramod\LUT4\INIT=16'0111111111111111      1
     $paramod\LUT4\INIT=16'1000011101110111      1
     $paramod\LUT4\INIT=16'1001000000001001      4
     $paramod\LUT4\INIT=16'1010101010001010      2
     $paramod\LUT4\INIT=16'1110111011101111      1
     $paramod\LUT4\INIT=16'1111111111111110      6
     $paramod\LUT5\INIT=1            1
     $paramod\LUT5\INIT=168443706      1
     $paramod\LUT5\INIT=32'10010110011010010110100110010110      2
     $paramod\LUT5\INIT=32'11111111111111111110111111101110      1
     $paramod\LUT5\INIT=32'11111111111111111111111111111110      3
     $paramod\LUT5\INIT=892387525      1
     BUFG                            1
     CARRY4                          6
     GND                             1
     IBUF                           55
     OBUF                          376
     VCC                             1
     module18_2                      1

=== design hierarchy ===

   top                               1
     top_1                           1
       module18_1                    1
     top_2                           1
       $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6      1
       $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6      3
       $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6      1
       $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6      1
       $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6      1
       $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6      1
       $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6      1
       $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6      1
       $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6      1
       $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6      1
       $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6      1
       $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6      1
       $paramod\FDRE\INIT=1'0       48
       $paramod\FDSE\INIT=1'0        5
       $paramod\LUT1\INIT=2'01       2
       $paramod\LUT2\INIT=4'0001     10
       $paramod\LUT2\INIT=4'0010      5
       $paramod\LUT2\INIT=4'1110      7
       $paramod\LUT3\INIT=8'00000001      2
       $paramod\LUT3\INIT=8'00000010      1
       $paramod\LUT3\INIT=8'01000001      2
       $paramod\LUT3\INIT=8'10010110      1
       $paramod\LUT3\INIT=8'10111000      1
       $paramod\LUT3\INIT=8'10111010      1
       $paramod\LUT3\INIT=8'11111110      2
       $paramod\LUT4\INIT=16'0000000000000001      1
       $paramod\LUT4\INIT=16'0000000010000000      1
       $paramod\LUT4\INIT=16'0010001010110010      4
       $paramod\LUT4\INIT=16'0110100110010110      1
       $paramod\LUT4\INIT=16'0111100010001000      1
       $paramod\LUT4\INIT=16'0111111111111111      1
       $paramod\LUT4\INIT=16'1000011101110111      1
       $paramod\LUT4\INIT=16'1001000000001001      4
       $paramod\LUT4\INIT=16'1010101010001010      2
       $paramod\LUT4\INIT=16'1110111011101111      1
       $paramod\LUT4\INIT=16'1111111111111110      6
       $paramod\LUT5\INIT=1          1
       $paramod\LUT5\INIT=168443706      1
       $paramod\LUT5\INIT=32'10010110011010010110100110010110      2
       $paramod\LUT5\INIT=32'11111111111111111110111111101110      1
       $paramod\LUT5\INIT=32'11111111111111111111111111111110      3
       $paramod\LUT5\INIT=892387525      1
       BUFG                          1
       CARRY4                        6
       GND                           1
       IBUF                         55
       OBUF                        376
       VCC                           1
       module18_2                    1
         $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6      1
         $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6      1
         $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6      2
         $paramod\FDRE\INIT=1'0     14
         $paramod\LUT2\INIT=4'1110      3
         $paramod\LUT3\INIT=8'00000010      1
         $paramod\LUT3\INIT=8'11111110      2
         $paramod\LUT4\INIT=16'0000000011110001      1
         $paramod\LUT4\INIT=16'0000111100001110      1
         $paramod\LUT4\INIT=16'0110111101100000      1
         $paramod\LUT4\INIT=16'1010111110000000      1
         $paramod\LUT4\INIT=16'1111111111111110      2
         $paramod\LUT5\INIT=32'11111111111111110000000000000001      1
         $paramod\LUT5\INIT=32'11111111111111111111111111111110      3
         GND                         1
         VCC                         1

   Number of wires:               2708
   Number of wire bits:          11825
   Number of public wires:        2230
   Number of public wire bits:    7438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                732
     $add                            3
     $and                            2
     $assert                         1
     $dff                          118
     $eq                             3
     $ge                             1
     $gt                             7
     $le                             7
     $logic_and                      4
     $logic_not                     15
     $logic_or                       6
     $lt                             9
     $mul                            6
     $mux                          288
     $ne                             5
     $neg                            2
     $not                            6
     $or                             8
     $reduce_and                     7
     $reduce_bool                   63
     $reduce_or                     14
     $reduce_xnor                   10
     $reduce_xor                     7
     $shiftx                       100
     $shl                            3
     $shr                            2
     $sshl                           3
     $sshr                           4
     $sub                            5
     $xnor                          11
     $xor                           12

9.13. Executing CHECK pass (checking for obvious problems).
checking module $paramod$1034808df465d32c1555665970d8fae175660fa6\LUT6..
checking module $paramod$12b6e5f553498d1a1c0883f2e1f69aaa25bec9a6\LUT6..
checking module $paramod$16acbc0a83c5daabfd45680cd4a924f9ed2c487c\LUT6..
checking module $paramod$2524fcecdf7799f363b7b60d0b4b0d9ded2a216d\LUT6..
checking module $paramod$25ba9c22441fba1d1f889ce768f7d9516d8c4f17\LUT6..
checking module $paramod$3aaae5835295a230ff1df3285a6230d47afb47c9\LUT6..
checking module $paramod$7db56bda1321bd9238d36622935ac37863e76d20\LUT6..
checking module $paramod$81ed3b36f5e7e2dbf3bbee3f6d7a524c7bbd0e99\LUT6..
checking module $paramod$8a85a32f6049554692e6cb6eb473ad260130d5be\LUT6..
checking module $paramod$8c99d5d940711b0b35f0316cfafb50d2e8325d9c\LUT6..
checking module $paramod$8ef2aa6ac22cde49b3abc9d12b47905c1f616ef8\LUT6..
checking module $paramod$ee0c97bd02f4b9e3094bf84e5a54ce608c65c289\LUT6..
checking module $paramod$f5b9bfa0771f1f275f0618fc57dfc7044ef453ba\LUT6..
checking module $paramod$f79e2320780da9747722ebfe5757971ceb26f16f\LUT6..
checking module $paramod\FDRE\INIT=1'0..
checking module $paramod\FDSE\INIT=1'0..
checking module $paramod\LUT1\INIT=2'01..
checking module $paramod\LUT2\INIT=4'0001..
checking module $paramod\LUT2\INIT=4'0010..
checking module $paramod\LUT2\INIT=4'1110..
checking module $paramod\LUT3\INIT=8'00000001..
checking module $paramod\LUT3\INIT=8'00000010..
checking module $paramod\LUT3\INIT=8'01000001..
checking module $paramod\LUT3\INIT=8'10010110..
checking module $paramod\LUT3\INIT=8'10111000..
checking module $paramod\LUT3\INIT=8'10111010..
checking module $paramod\LUT3\INIT=8'11111110..
checking module $paramod\LUT4\INIT=16'0000000000000001..
checking module $paramod\LUT4\INIT=16'0000000010000000..
checking module $paramod\LUT4\INIT=16'0000000011110001..
checking module $paramod\LUT4\INIT=16'0000111100001110..
checking module $paramod\LUT4\INIT=16'0010001010110010..
checking module $paramod\LUT4\INIT=16'0110100110010110..
checking module $paramod\LUT4\INIT=16'0110111101100000..
checking module $paramod\LUT4\INIT=16'0111100010001000..
checking module $paramod\LUT4\INIT=16'0111111111111111..
checking module $paramod\LUT4\INIT=16'1000011101110111..
checking module $paramod\LUT4\INIT=16'1001000000001001..
checking module $paramod\LUT4\INIT=16'1010101010001010..
checking module $paramod\LUT4\INIT=16'1010111110000000..
checking module $paramod\LUT4\INIT=16'1110111011101111..
checking module $paramod\LUT4\INIT=16'1111111111111110..
checking module $paramod\LUT5\INIT=1..
checking module $paramod\LUT5\INIT=168443706..
checking module $paramod\LUT5\INIT=32'10010110011010010110100110010110..
checking module $paramod\LUT5\INIT=32'11111111111111110000000000000001..
checking module $paramod\LUT5\INIT=32'11111111111111111110111111101110..
checking module $paramod\LUT5\INIT=32'11111111111111111111111111111110..
checking module $paramod\LUT5\INIT=892387525..
checking module BUFG..
checking module CARRY4..
checking module GND..
checking module IBUF..
checking module OBUF..
checking module VCC..
checking module module18_1..
checking module module18_2..
checking module top..
checking module top_1..
checking module top_2..
found and reported 0 problems.

10. Executing HIERARCHY pass (managing design hierarchy).

Syntax error in command `hierarchy -smtcheck':

    hierarchy [-check] [-top <module>]
    hierarchy -generate <cell-types> <port-decls>

In parametric designs, a module might exists in several variations with
different parameter values. This pass looks at all modules in the current
design an re-runs the language frontends for the parametric modules as
needed. It also resolves assignments to wired logic data types (wand/wor),
resolves positional module parameters, unroll array instances, and more.

    -check
        also check the design hierarchy. this generates an error when
        an unknown module is used as cell type.

    -simcheck
        like -check, but also throw an error if blackbox modules are
        instantiated, and throw an error if the design has no top module.

    -purge_lib
        by default the hierarchy command will not remove library (blackbox)
        modules. use this option to also remove unused blackbox modules.

    -libdir <directory>
        search for files named <module_name>.v in the specified directory
        for unknown modules and automatically run read_verilog for each
        unknown module.

    -keep_positionals
        per default this pass also converts positional arguments in cells
        to arguments using port names. This option disables this behavior.

    -keep_portwidths
        per default this pass adjusts the port width on cells that are
        module instances when the width does not match the module port. This
        option disables this behavior.

    -nodefaults
        do not resolve input port default values

    -nokeep_asserts
        per default this pass sets the "keep" attribute on all modules
        that directly or indirectly contain one or more formal properties.
        This option disables this behavior.

    -top <module>
        use the specified top module to build the design hierarchy. Modules
        outside this tree (unused modules) are removed.

        when the -top option is used, the 'top' attribute will be set on the
        specified top module. otherwise a module with the 'top' attribute set
        will implicitly be used as top module, if such a module exists.

    -auto-top
        automatically determine the top of the design hierarchy and mark it.

    -chparam name value 
       elaborate the top module using this parameter value. Modules on which
       this parameter does not exist may cause a warning message to be output.
       This option can be specified multiple times to override multiple
       parameters. String values must be passed in double quotes (").

In -generate mode this pass generates blackbox modules for the given cell
types (wildcards supported). For this the design is searched for cells that
match the given types and then the given port declarations are used to
determine the direction of the ports. The syntax for a port declaration is:

    {i|o|io}[@<num>]:<portname>

Input ports are specified with the 'i' prefix, output ports with the 'o'
prefix and inout ports with the 'io' prefix. The optional <num> specifies
the position of the port in the parameter list (needed when instantiated
using positional arguments). When <num> is not specified, the <portname> can
also contain wildcard characters.

This pass ignores the current selection and always operates on all modules
in the current design.

ERROR: Command syntax error: Unknown option or option in arguments.
> hierarchy -smtcheck
>           ^
