--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml neander.twx neander.ncd -o neander.twr neander.pcf -ucf
neander.ucf

Design file:              neander.ncd
Physical constraint file: neander.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ctrl_AC     |    1.375(R)|    0.737(R)|clk_BUFGP         |   0.000|
ctrl_PC     |    0.489(R)|    1.250(R)|clk_BUFGP         |   0.000|
ctrl_RDM    |    1.168(R)|    0.713(R)|clk_BUFGP         |   0.000|
ctrl_REM    |    0.862(R)|    0.877(R)|clk_BUFGP         |   0.000|
ctrl_RI     |    0.443(R)|    1.310(R)|clk_BUFGP         |   0.000|
load_PC     |    2.636(R)|    0.346(R)|clk_BUFGP         |   0.000|
out_MEM<0>  |   -0.087(R)|    1.162(R)|clk_BUFGP         |   0.000|
out_MEM<1>  |    0.430(R)|    0.749(R)|clk_BUFGP         |   0.000|
out_MEM<2>  |    0.275(R)|    0.873(R)|clk_BUFGP         |   0.000|
out_MEM<3>  |    0.435(R)|    0.744(R)|clk_BUFGP         |   0.000|
out_MEM<4>  |    0.555(R)|    0.647(R)|clk_BUFGP         |   0.000|
out_MEM<5>  |    0.712(R)|    0.521(R)|clk_BUFGP         |   0.000|
out_MEM<6>  |   -0.002(R)|    1.093(R)|clk_BUFGP         |   0.000|
out_MEM<7>  |    0.459(R)|    0.724(R)|clk_BUFGP         |   0.000|
sel_MUX     |    1.832(R)|    0.164(R)|clk_BUFGP         |   0.000|
sel_ULA<0>  |    3.631(R)|   -0.203(R)|clk_BUFGP         |   0.000|
sel_ULA<1>  |    4.413(R)|   -0.998(R)|clk_BUFGP         |   0.000|
sel_ULA<2>  |    3.311(R)|   -0.105(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ctrl_ULA
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sel_ULA<0>  |    6.578(F)|   -1.462(F)|ctrl_ULA_IBUF     |   0.000|
sel_ULA<1>  |    7.497(F)|   -2.299(F)|ctrl_ULA_IBUF     |   0.000|
sel_ULA<2>  |    6.395(F)|   -1.364(F)|ctrl_ULA_IBUF     |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
reg_REM<0>  |    7.521(R)|clk_BUFGP         |   0.000|
reg_REM<1>  |    7.354(R)|clk_BUFGP         |   0.000|
reg_REM<2>  |    7.463(R)|clk_BUFGP         |   0.000|
reg_REM<3>  |    7.669(R)|clk_BUFGP         |   0.000|
reg_REM<4>  |    7.919(R)|clk_BUFGP         |   0.000|
reg_REM<5>  |    7.378(R)|clk_BUFGP         |   0.000|
reg_REM<6>  |    7.403(R)|clk_BUFGP         |   0.000|
reg_REM<7>  |    7.341(R)|clk_BUFGP         |   0.000|
reg_RI<0>   |    7.498(R)|clk_BUFGP         |   0.000|
reg_RI<1>   |    7.337(R)|clk_BUFGP         |   0.000|
reg_RI<2>   |    7.104(R)|clk_BUFGP         |   0.000|
reg_RI<3>   |    6.844(R)|clk_BUFGP         |   0.000|
reg_RI<4>   |    7.109(R)|clk_BUFGP         |   0.000|
reg_RI<5>   |    7.088(R)|clk_BUFGP         |   0.000|
reg_RI<6>   |    7.092(R)|clk_BUFGP         |   0.000|
reg_RI<7>   |    7.082(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock ctrl_ULA to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
reg_N       |    5.763(F)|ctrl_ULA_IBUF     |   0.000|
reg_Z       |    5.764(F)|ctrl_ULA_IBUF     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.845|         |         |         |
ctrl_ULA       |    3.654|    3.654|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ctrl_ULA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.960|         |
ctrl_ULA       |         |         |    6.738|    6.738|
---------------+---------+---------+---------+---------+


Analysis completed Wed Aug 03 20:04:52 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4504 MB



