RTL:

`timescale 1ns / 1ps
//Date : 16/05/2025
//Name : Shankhalika Mallick

// DAY-72 BCD TO SEVEN SEGMENT DISPLAY

module SEG(clk, rst, in, out);
input clk, rst;
input [3:0]in;
output reg [6:0] out;
always @(posedge clk)
begin
    if(rst==1)
    begin
        out=7'b0;
        out[6]=1'b1;
    end
    else
    if(rst==0)
    begin 
        case (in)
        4'b0000: out= 7'b0000000;
        4'b0001: out= 7'b0110000;
        4'b0010: out= 7'b1101101;
        4'b0011: out= 7'b1111001;
        4'b0100: out= 7'b0110011;
        4'b0101: out= 7'b1011011;
        4'b0110: out= 7'b1011111;
        4'b0111: out= 7'b1110000;
        4'b1000: out= 7'b1111111;
        4'b1001: out= 7'b1111011;
        endcase
    end 
end 
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:

`timescale 1ps/1ps
`include "7SEG.v"

module SEG_TB();
reg clk, rst;
reg [3:0] in;
wire [6:0]out;
SEG ob(clk, rst, in, out);
integer i;
initial begin
    $monitor("%b",out);
    clk=1'b0;
    rst=1'b1;
    #10; rst=1'b0;
    in=4'b0;
    for(i=0; i<=9; i=i+1)
    begin
        #10;
        in=i;
        $display("%b", in);
    end 
    #100; $finish;
end
always 
begin
    #5;
    clk=~clk;
end
endmodule
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:

[Running] 7SEG_TB.v
xxxxxxx
1000000
0000000
0000
0001
0110000
0010
1101101
0011
1111001
0100
0110011
0101
1011011
0110
1011111
0111
1110000
1000
1111111
1001
1111011
7SEG_TB.v:22: $finish called at 210000 (1ps)
[Done] exit with code=0 in 0.139 seconds

