$date
	Mon May 29 19:10:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#10
1#
#20
0#
0$
#30
1#
#40
0#
1"
#50
1!
1#
#60
0#
#70
1#
#80
0#
0"
#90
0!
1#
#100
0#
#110
1#
#120
0#
