Library IEEE;
use IEEE.std_logic_1164.ALL;

Entity packet_ent is 
	port( P1, P2 : in std_logic_vector (63 downto 0);
		EP   : out std_logic_vector (63 downto 0));
end entity; 
