--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2608 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.438ns.
--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_3 (SLICE_X15Y25.D3), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_9 (FF)
  Destination:          clock_controller/cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.144 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_9 to clock_controller/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.391   clock_controller/cnt<11>
                                                       clock_controller/cnt_9
    SLICE_X12Y29.B2      net (fanout=2)        0.960   clock_controller/cnt<9>
    SLICE_X12Y29.COUT    Topcyb                0.375   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<1>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CMUX    Tcinc                 0.279   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y25.D3      net (fanout=33)       1.059   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y25.CLK     Tas                   0.322   clock_controller/cnt<3>
                                                       clock_controller/cnt_3_rstpot
                                                       clock_controller/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (1.367ns logic, 2.022ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_9 (FF)
  Destination:          clock_controller/cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.355ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.144 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_9 to clock_controller/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.391   clock_controller/cnt<11>
                                                       clock_controller/cnt_9
    SLICE_X12Y29.B2      net (fanout=2)        0.960   clock_controller/cnt<9>
    SLICE_X12Y29.COUT    Topcyb                0.341   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi1
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CMUX    Tcinc                 0.279   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y25.D3      net (fanout=33)       1.059   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y25.CLK     Tas                   0.322   clock_controller/cnt<3>
                                                       clock_controller/cnt_3_rstpot
                                                       clock_controller/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (1.333ns logic, 2.022ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_4 (FF)
  Destination:          clock_controller/cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_4 to clock_controller/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.AQ      Tcko                  0.391   clock_controller/cnt<7>
                                                       clock_controller/cnt_4
    SLICE_X12Y29.A3      net (fanout=2)        0.879   clock_controller/cnt<4>
    SLICE_X12Y29.COUT    Topcya                0.409   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CMUX    Tcinc                 0.279   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y25.D3      net (fanout=33)       1.059   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y25.CLK     Tas                   0.322   clock_controller/cnt<3>
                                                       clock_controller/cnt_3_rstpot
                                                       clock_controller/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (1.401ns logic, 1.941ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_2 (SLICE_X15Y25.C4), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_9 (FF)
  Destination:          clock_controller/cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.144 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_9 to clock_controller/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.391   clock_controller/cnt<11>
                                                       clock_controller/cnt_9
    SLICE_X12Y29.B2      net (fanout=2)        0.960   clock_controller/cnt<9>
    SLICE_X12Y29.COUT    Topcyb                0.375   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<1>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CMUX    Tcinc                 0.279   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y25.C4      net (fanout=33)       1.038   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y25.CLK     Tas                   0.322   clock_controller/cnt<3>
                                                       clock_controller/cnt_2_rstpot
                                                       clock_controller/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.367ns logic, 2.001ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_9 (FF)
  Destination:          clock_controller/cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.144 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_9 to clock_controller/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.391   clock_controller/cnt<11>
                                                       clock_controller/cnt_9
    SLICE_X12Y29.B2      net (fanout=2)        0.960   clock_controller/cnt<9>
    SLICE_X12Y29.COUT    Topcyb                0.341   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi1
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CMUX    Tcinc                 0.279   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y25.C4      net (fanout=33)       1.038   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y25.CLK     Tas                   0.322   clock_controller/cnt<3>
                                                       clock_controller/cnt_2_rstpot
                                                       clock_controller/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.334ns (1.333ns logic, 2.001ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_4 (FF)
  Destination:          clock_controller/cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_4 to clock_controller/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.AQ      Tcko                  0.391   clock_controller/cnt<7>
                                                       clock_controller/cnt_4
    SLICE_X12Y29.A3      net (fanout=2)        0.879   clock_controller/cnt<4>
    SLICE_X12Y29.COUT    Topcya                0.409   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CMUX    Tcinc                 0.279   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y25.C4      net (fanout=33)       1.038   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y25.CLK     Tas                   0.322   clock_controller/cnt<3>
                                                       clock_controller/cnt_2_rstpot
                                                       clock_controller/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.401ns logic, 1.920ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_4 (SLICE_X15Y26.A4), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_9 (FF)
  Destination:          clock_controller/cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_9 to clock_controller/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.391   clock_controller/cnt<11>
                                                       clock_controller/cnt_9
    SLICE_X12Y29.B2      net (fanout=2)        0.960   clock_controller/cnt<9>
    SLICE_X12Y29.COUT    Topcyb                0.375   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<1>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CMUX    Tcinc                 0.279   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y26.A4      net (fanout=33)       0.990   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y26.CLK     Tas                   0.322   clock_controller/cnt<7>
                                                       clock_controller/cnt_4_rstpot
                                                       clock_controller/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.367ns logic, 1.953ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_9 (FF)
  Destination:          clock_controller/cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_9 to clock_controller/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.391   clock_controller/cnt<11>
                                                       clock_controller/cnt_9
    SLICE_X12Y29.B2      net (fanout=2)        0.960   clock_controller/cnt<9>
    SLICE_X12Y29.COUT    Topcyb                0.341   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi1
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CMUX    Tcinc                 0.279   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y26.A4      net (fanout=33)       0.990   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y26.CLK     Tas                   0.322   clock_controller/cnt<7>
                                                       clock_controller/cnt_4_rstpot
                                                       clock_controller/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.333ns logic, 1.953ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_4 (FF)
  Destination:          clock_controller/cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.273ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_4 to clock_controller/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.AQ      Tcko                  0.391   clock_controller/cnt<7>
                                                       clock_controller/cnt_4
    SLICE_X12Y29.A3      net (fanout=2)        0.879   clock_controller/cnt<4>
    SLICE_X12Y29.COUT    Topcya                0.409   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X12Y30.CMUX    Tcinc                 0.279   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y26.A4      net (fanout=33)       0.990   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X15Y26.CLK     Tas                   0.322   clock_controller/cnt<7>
                                                       clock_controller/cnt_4_rstpot
                                                       clock_controller/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.401ns logic, 1.872ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_25mhz (SLICE_X17Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/clk_25mhz (FF)
  Destination:          clock_controller/clk_25mhz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/clk_25mhz to clock_controller/clk_25mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.198   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz
    SLICE_X17Y31.A6      net (fanout=2)        0.025   clock_controller/clk_25mhz
    SLICE_X17Y31.CLK     Tah         (-Th)    -0.215   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz_rstpot
                                                       clock_controller/clk_25mhz
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_29 (SLICE_X15Y31.B6), 30 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/cnt_29 (FF)
  Destination:          clock_controller/cnt_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/cnt_29 to clock_controller/cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.198   clock_controller/cnt<31>
                                                       clock_controller/cnt_29
    SLICE_X14Y32.B5      net (fanout=2)        0.193   clock_controller/cnt<29>
    SLICE_X14Y32.BMUX    Topbb                 0.244   Result<31>
                                                       clock_controller/cnt<29>_rt
                                                       clock_controller/Mcount_cnt_xor<31>
    SLICE_X15Y31.B6      net (fanout=1)        0.147   Result<29>
    SLICE_X15Y31.CLK     Tah         (-Th)    -0.215   clock_controller/cnt<31>
                                                       clock_controller/cnt_29_rstpot
                                                       clock_controller/cnt_29
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.657ns logic, 0.340ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/cnt_28 (FF)
  Destination:          clock_controller/cnt_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/cnt_28 to clock_controller/cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.AQ      Tcko                  0.198   clock_controller/cnt<31>
                                                       clock_controller/cnt_28
    SLICE_X14Y32.A4      net (fanout=2)        0.241   clock_controller/cnt<28>
    SLICE_X14Y32.BMUX    Topab                 0.272   Result<31>
                                                       clock_controller/cnt<28>_rt
                                                       clock_controller/Mcount_cnt_xor<31>
    SLICE_X15Y31.B6      net (fanout=1)        0.147   Result<29>
    SLICE_X15Y31.CLK     Tah         (-Th)    -0.215   clock_controller/cnt<31>
                                                       clock_controller/cnt_29_rstpot
                                                       clock_controller/cnt_29
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.685ns logic, 0.388ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/cnt_27 (FF)
  Destination:          clock_controller/cnt_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.223ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.086 - 0.085)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/cnt_27 to clock_controller/cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.198   clock_controller/cnt<27>
                                                       clock_controller/cnt_27
    SLICE_X14Y31.D4      net (fanout=2)        0.217   clock_controller/cnt<27>
    SLICE_X14Y31.COUT    Topcyd                0.187   clock_controller/Mcount_cnt_cy<27>
                                                       clock_controller/cnt<27>_rt
                                                       clock_controller/Mcount_cnt_cy<27>
    SLICE_X14Y32.CIN     net (fanout=1)        0.106   clock_controller/Mcount_cnt_cy<27>
    SLICE_X14Y32.BMUX    Tcinb                 0.153   Result<31>
                                                       clock_controller/Mcount_cnt_xor<31>
    SLICE_X15Y31.B6      net (fanout=1)        0.147   Result<29>
    SLICE_X15Y31.CLK     Tah         (-Th)    -0.215   clock_controller/cnt<31>
                                                       clock_controller/cnt_29_rstpot
                                                       clock_controller/cnt_29
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.753ns logic, 0.470ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_24 (SLICE_X13Y31.A6), 63 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/cnt_30 (FF)
  Destination:          clock_controller/cnt_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.009ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.089 - 0.082)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/cnt_30 to clock_controller/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.CQ      Tcko                  0.198   clock_controller/cnt<31>
                                                       clock_controller/cnt_30
    SLICE_X12Y30.C5      net (fanout=2)        0.199   clock_controller/cnt<30>
    SLICE_X12Y30.CMUX    Topcc                 0.241   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_lut<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X13Y31.A6      net (fanout=33)       0.156   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X13Y31.CLK     Tah         (-Th)    -0.215   clock_controller/cnt<27>
                                                       clock_controller/cnt_24_rstpot
                                                       clock_controller/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      1.009ns (0.654ns logic, 0.355ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/cnt_30 (FF)
  Destination:          clock_controller/cnt_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.089 - 0.082)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/cnt_30 to clock_controller/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.CQ      Tcko                  0.198   clock_controller/cnt<31>
                                                       clock_controller/cnt_30
    SLICE_X12Y30.C5      net (fanout=2)        0.199   clock_controller/cnt<30>
    SLICE_X12Y30.CMUX    Topcc                 0.289   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_lutdi6
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X13Y31.A6      net (fanout=33)       0.156   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X13Y31.CLK     Tah         (-Th)    -0.215   clock_controller/cnt<27>
                                                       clock_controller/cnt_24_rstpot
                                                       clock_controller/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.702ns logic, 0.355ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/cnt_22 (FF)
  Destination:          clock_controller/cnt_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.068ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.089 - 0.081)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/cnt_22 to clock_controller/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.CQ      Tcko                  0.198   clock_controller/cnt<23>
                                                       clock_controller/cnt_22
    SLICE_X12Y30.A5      net (fanout=2)        0.159   clock_controller/cnt<22>
    SLICE_X12Y30.CMUX    Topac                 0.340   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_lutdi4
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X13Y31.A6      net (fanout=33)       0.156   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X13Y31.CLK     Tah         (-Th)    -0.215   clock_controller/cnt<27>
                                                       clock_controller/cnt_24_rstpot
                                                       clock_controller/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (0.753ns logic, 0.315ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clock_controller/cnt<27>/CLK
  Logical resource: clock_controller/cnt_24/CK
  Location pin: SLICE_X13Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clock_controller/cnt<27>/CLK
  Logical resource: clock_controller/cnt_25/CK
  Location pin: SLICE_X13Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.438|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2608 paths, 0 nets, and 148 connections

Design statistics:
   Minimum period:   3.438ns{1}   (Maximum frequency: 290.867MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 26 17:23:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



