// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_compute_linear_on_stream (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        out_stream_din,
        out_stream_num_data_valid,
        out_stream_fifo_cap,
        out_stream_full_n,
        out_stream_write,
        in_stream_dout,
        in_stream_num_data_valid,
        in_stream_fifo_cap,
        in_stream_empty_n,
        in_stream_read,
        weights_address0,
        weights_ce0,
        weights_q0,
        bias_address0,
        bias_ce0,
        bias_q0,
        out_dim_offset,
        in_dim_offset,
        use_gelu_offset,
        out_dim_offset_c_din,
        out_dim_offset_c_num_data_valid,
        out_dim_offset_c_fifo_cap,
        out_dim_offset_c_full_n,
        out_dim_offset_c_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [511:0] out_stream_din;
input  [1:0] out_stream_num_data_valid;
input  [1:0] out_stream_fifo_cap;
input   out_stream_full_n;
output   out_stream_write;
input  [511:0] in_stream_dout;
input  [6:0] in_stream_num_data_valid;
input  [6:0] in_stream_fifo_cap;
input   in_stream_empty_n;
output   in_stream_read;
output  [9:0] weights_address0;
output   weights_ce0;
input  [4095:0] weights_q0;
output  [5:0] bias_address0;
output   bias_ce0;
input  [287:0] bias_q0;
input  [9:0] out_dim_offset;
input  [9:0] in_dim_offset;
input  [0:0] use_gelu_offset;
output  [9:0] out_dim_offset_c_din;
input  [1:0] out_dim_offset_c_num_data_valid;
input  [1:0] out_dim_offset_c_fifo_cap;
input   out_dim_offset_c_full_n;
output   out_dim_offset_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg out_stream_write;
reg in_stream_read;
reg out_dim_offset_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    out_dim_offset_c_blk_n;
reg   [6:0] out_dim_iters_i_reg_201;
reg   [6:0] in_dim_iters_i_reg_206;
wire   [6:0] last_in_dim_iter_fu_154_p2;
reg   [6:0] last_in_dim_iter_reg_212;
wire    ap_CS_fsm_state2;
wire   [12:0] last_total_dim_iter_fu_174_p2;
reg   [12:0] last_total_dim_iter_reg_217;
wire   [19:0] iters_fu_189_p2;
reg   [19:0] iters_reg_222;
wire    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start;
wire    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done;
wire    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_idle;
wire    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_ready;
wire    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_in_stream_read;
wire   [511:0] grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_out_stream_din;
wire    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_out_stream_write;
wire   [5:0] grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_bias_address0;
wire    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_bias_ce0;
wire   [9:0] grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_weights_address0;
wire    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_weights_ce0;
reg    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    ap_block_state1;
wire   [10:0] out_dim_cast_i_i_fu_112_p1;
wire   [10:0] add_ln70_fu_116_p2;
wire   [10:0] in_dim_cast_i_i_fu_108_p1;
wire   [10:0] add_ln70_1_fu_132_p2;
wire   [6:0] total_dim_iters_fu_160_p0;
wire   [6:0] total_dim_iters_fu_160_p1;
wire   [13:0] total_dim_iters_fu_160_p2;
wire   [12:0] trunc_ln282_fu_170_p1;
wire   [19:0] shl_ln_i_fu_181_p3;
wire   [19:0] zext_ln282_fu_166_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire   [13:0] total_dim_iters_fu_160_p00;
wire   [13:0] total_dim_iters_fu_160_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start_reg = 1'b0;
end

ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start),
    .ap_done(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done),
    .ap_idle(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_idle),
    .ap_ready(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_ready),
    .in_stream_dout(in_stream_dout),
    .in_stream_num_data_valid(7'd0),
    .in_stream_fifo_cap(7'd0),
    .in_stream_empty_n(in_stream_empty_n),
    .in_stream_read(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_in_stream_read),
    .out_stream_din(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_out_stream_din),
    .out_stream_num_data_valid(2'd0),
    .out_stream_fifo_cap(2'd0),
    .out_stream_full_n(out_stream_full_n),
    .out_stream_write(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_out_stream_write),
    .iters_i(iters_reg_222),
    .bias_address0(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_bias_address0),
    .bias_ce0(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_bias_ce0),
    .bias_q0(bias_q0),
    .weights_address0(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_weights_address0),
    .weights_ce0(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_weights_ce0),
    .weights_q0(weights_q0),
    .sext_ln283_i(last_total_dim_iter_reg_217),
    .sext_ln281_i(last_in_dim_iter_reg_212),
    .use_gelu_offset(use_gelu_offset)
);

ViT_act_mul_7ns_7ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_7ns_7ns_14_1_1_U796(
    .din0(total_dim_iters_fu_160_p0),
    .din1(total_dim_iters_fu_160_p1),
    .dout(total_dim_iters_fu_160_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start_reg <= 1'b1;
        end else if ((grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_ready == 1'b1)) begin
            grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        in_dim_iters_i_reg_206 <= {{add_ln70_1_fu_132_p2[10:4]}};
        out_dim_iters_i_reg_201 <= {{add_ln70_fu_116_p2[10:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        iters_reg_222 <= iters_fu_189_p2;
        last_in_dim_iter_reg_212 <= last_in_dim_iter_fu_154_p2;
        last_total_dim_iter_reg_217 <= last_total_dim_iter_fu_174_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (out_dim_offset_c_full_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_stream_read = grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_in_stream_read;
    end else begin
        in_stream_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_dim_offset_c_blk_n = out_dim_offset_c_full_n;
    end else begin
        out_dim_offset_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (out_dim_offset_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_dim_offset_c_write = 1'b1;
    end else begin
        out_dim_offset_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        out_stream_write = grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_out_stream_write;
    end else begin
        out_stream_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (out_dim_offset_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln70_1_fu_132_p2 = (in_dim_cast_i_i_fu_108_p1 + 11'd15);

assign add_ln70_fu_116_p2 = (out_dim_cast_i_i_fu_112_p1 + 11'd15);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (out_dim_offset_c_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign bias_address0 = grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_bias_address0;

assign bias_ce0 = grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_bias_ce0;

assign grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start = grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start_reg;

assign in_dim_cast_i_i_fu_108_p1 = in_dim_offset;

assign iters_fu_189_p2 = (shl_ln_i_fu_181_p3 + zext_ln282_fu_166_p1);

assign last_in_dim_iter_fu_154_p2 = ($signed(in_dim_iters_i_reg_206) + $signed(7'd127));

assign last_total_dim_iter_fu_174_p2 = ($signed(trunc_ln282_fu_170_p1) + $signed(13'd8191));

assign out_dim_cast_i_i_fu_112_p1 = out_dim_offset;

assign out_dim_offset_c_din = out_dim_offset;

assign out_stream_din = grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_out_stream_din;

assign shl_ln_i_fu_181_p3 = {{trunc_ln282_fu_170_p1}, {7'd0}};

assign total_dim_iters_fu_160_p0 = total_dim_iters_fu_160_p00;

assign total_dim_iters_fu_160_p00 = in_dim_iters_i_reg_206;

assign total_dim_iters_fu_160_p1 = total_dim_iters_fu_160_p10;

assign total_dim_iters_fu_160_p10 = out_dim_iters_i_reg_201;

assign trunc_ln282_fu_170_p1 = total_dim_iters_fu_160_p2[12:0];

assign weights_address0 = grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_weights_address0;

assign weights_ce0 = grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_weights_ce0;

assign zext_ln282_fu_166_p1 = total_dim_iters_fu_160_p2;

endmodule //ViT_act_compute_linear_on_stream
