\hypertarget{struct_s_c_b___type}{}\section{S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_c_b___type}\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}


Structure type to access the System Control Block (S\+CB).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a21e08d546d8b641bee298a459ea73e46}{C\+P\+U\+ID}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a0ca18ef984d132c6bf4d9b61cd00f05a}{I\+C\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___type_a10960cdc703f661c83a237d9c69db23c}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ad3e5b8934c647eb1b7383c1894f01380}{A\+I\+R\+CR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a3a4840c6fa4d1ee75544f4032c88ec34}{S\+CR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a2d6653b0b70faac936046a02809b577f}{C\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___type_adddd65958c1c4c0301f62ede0a9bf12e}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a5c40d124f95a3f7f431a3d5409d6ad28}{S\+HP} \mbox{[}2\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a7b5ae9741a99808043394c4743b635c4}{S\+H\+C\+SR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a187a4578e920544ed967f98020fb8170}{V\+T\+OR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t \hyperlink{struct_s_c_b___type_a9b05f74580fc93daa7fe2f0e1c9c5663}{S\+HP} \mbox{[}12\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a0cda9e061b42373383418663092ad19a}{C\+F\+SR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a14ad254659362b9752c69afe3fd80934}{H\+F\+SR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a191579bde0d21ff51d30a714fd887033}{D\+F\+SR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a2d03d0b7cec2254f39eb1c46c7445e80}{M\+M\+F\+AR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a3f8e7e58be4e41c88dfa78f54589271c}{B\+F\+AR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ab65372404ce64b0f0b35e2709429404e}{A\+F\+SR}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a40745bb0af880c45827a653222d54117}{P\+FR} \mbox{[}2\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a85dd6fe77aab17e7ea89a52c59da6004}{D\+FR}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_af084e1b2dad004a88668efea1dfe7fa1}{A\+DR}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a4f353f207bb27a1cea7861aa9eb00dbb}{M\+M\+FR} \mbox{[}4\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a00e93446b3433a807f1574fa2f1fce54}{I\+S\+AR} \mbox{[}5\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ac6a860c1b8d8154a1f00d99d23b67764}{C\+P\+A\+CR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t \hyperlink{struct_s_c_b___type_afdab23abd301033bb318c7b188b377db}{S\+H\+PR} \mbox{[}12\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ab35c6b650d3bb2d11259c0a0285d0d00}{I\+D\+\_\+\+P\+FR} \mbox{[}2\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ada1d3119c020983fdc949c2ccd406caa}{I\+D\+\_\+\+D\+FR}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a9c9a1d805f8e99b9fd3ab4f455b6333a}{I\+D\+\_\+\+A\+FR}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a781ef24d88610a432e7d5b179d78de47}{I\+D\+\_\+\+M\+FR} \mbox{[}4\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ac729a357cdd968020fdb5c35bdfc4916}{I\+D\+\_\+\+I\+S\+AR} \mbox{[}5\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ad9899f5775251cf5ef0cb0845527afc2}{C\+L\+I\+DR}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_af3fe705fef8762763b6d61dbdf0ccc3d}{C\+TR}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_afd063c9297a1a3b67e6d1d5e179e6a0e}{C\+C\+S\+I\+DR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ad3884e8b6504ec63c1eaa8742e94df3d}{C\+S\+S\+E\+LR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___type_aa55deef9278aed6826d5e1ae199a0d23}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}93\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ad70825dd0869b7ccd07fb2b8680fcdb6}{S\+T\+IR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___type_a4819f7ad316c10a458cd3a7ac86cbbee}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}15\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a7a1ba0f875c0e97c1673882b1106e66b}{M\+V\+F\+R0}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a75d6299150fdcbbcb765e22ff27c432e}{M\+V\+F\+R1}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a280ef961518ecee3ed43a86404853c3d}{M\+V\+F\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___type_a82b68e5bbea29a5b307c22bca9332a0f}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}1\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a573260e7836dbc43707df97dd475a0c8}{I\+C\+I\+A\+L\+LU}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___type_af417a59ef8e9e182f5b9d53e0c8e3211}{R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}1\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a5eca5a3e5aedd89a9655df8f5798e2b0}{I\+C\+I\+M\+V\+AU}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a4be79491ab1ed14f3b0237ba7e69063c}{D\+C\+I\+M\+V\+AC}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a22bcfd7e1bffebdbe98cdbc8d77a2f42}{D\+C\+I\+SW}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_aae3caeea159ab54859ea11397f942cfa}{D\+C\+C\+M\+V\+AU}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a042e3622c98de4e908cfda4f70d1f097}{D\+C\+C\+M\+V\+AC}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ab95cc818be9fa7d25ae516f3fe6b7788}{D\+C\+C\+SW}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a4f59813582b53feb5f1afbbad3db2022}{D\+C\+C\+I\+M\+V\+AC}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_af50f7a0a9574fe0e24a68bb4eca75140}{D\+C\+C\+I\+SW}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___type_ab635d5f2d9c200c239ccf08e445c2ee0}{R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}6\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_aba8abbd3db06a07b50f56547501983f9}{I\+T\+C\+M\+CR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a2836e932734240076ce91cf4484cdf43}{D\+T\+C\+M\+CR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a0d53bcea294422b5b4ecfdcd9cdc1773}{A\+H\+B\+P\+CR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a51f9bd107a4e1d46ba647384e5c825b5}{C\+A\+CR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a8c9d9eac30594dd061d34cfaacd5e4bb}{A\+H\+B\+S\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___type_a3e9bfd304a14f0f575d6aa39af43a8b7}{R\+E\+S\+E\+R\+V\+E\+D8} \mbox{[}1\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a35a95c9a21f43a569a7ac212acb4cee7}{A\+B\+F\+SR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a82273352d2e8c7a28a7b7cbdfc3d6a75}{S\+F\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control Block (S\+CB). 

Definition at line 397 of file core\+\_\+cm0.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_s_c_b___type_a35a95c9a21f43a569a7ac212acb4cee7}\label{struct_s_c_b___type_a35a95c9a21f43a569a7ac212acb4cee7}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+B\+F\+SR@{A\+B\+F\+SR}}
\index{A\+B\+F\+SR@{A\+B\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+B\+F\+SR}{ABFSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+B\+F\+SR}

Offset\+: 0x2\+A8 (R/W) Auxiliary Bus Fault Status Register 

Definition at line 559 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_af084e1b2dad004a88668efea1dfe7fa1}\label{struct_s_c_b___type_af084e1b2dad004a88668efea1dfe7fa1}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+DR@{A\+DR}}
\index{A\+DR@{A\+DR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+DR}{ADR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+DR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register 

Definition at line 443 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ab65372404ce64b0f0b35e2709429404e}\label{struct_s_c_b___type_ab65372404ce64b0f0b35e2709429404e}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+F\+SR@{A\+F\+SR}}
\index{A\+F\+SR@{A\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+F\+SR}{AFSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+F\+SR}

Offset\+: 0x03C (R/W) Auxiliary Fault Status Register 

Definition at line 440 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a0d53bcea294422b5b4ecfdcd9cdc1773}\label{struct_s_c_b___type_a0d53bcea294422b5b4ecfdcd9cdc1773}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+H\+B\+P\+CR@{A\+H\+B\+P\+CR}}
\index{A\+H\+B\+P\+CR@{A\+H\+B\+P\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+H\+B\+P\+CR}{AHBPCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+H\+B\+P\+CR}

Offset\+: 0x298 (R/W) A\+H\+BP Control Register 

Definition at line 555 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a8c9d9eac30594dd061d34cfaacd5e4bb}\label{struct_s_c_b___type_a8c9d9eac30594dd061d34cfaacd5e4bb}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+H\+B\+S\+CR@{A\+H\+B\+S\+CR}}
\index{A\+H\+B\+S\+CR@{A\+H\+B\+S\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+H\+B\+S\+CR}{AHBSCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+H\+B\+S\+CR}

Offset\+: 0x2\+A0 (R/W) A\+HB Slave Control Register 

Definition at line 557 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ad3e5b8934c647eb1b7383c1894f01380}\label{struct_s_c_b___type_ad3e5b8934c647eb1b7383c1894f01380}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+I\+R\+CR@{A\+I\+R\+CR}}
\index{A\+I\+R\+CR@{A\+I\+R\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+I\+R\+CR}{AIRCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+I\+R\+CR}

Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register 

Definition at line 402 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a3f8e7e58be4e41c88dfa78f54589271c}\label{struct_s_c_b___type_a3f8e7e58be4e41c88dfa78f54589271c}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!B\+F\+AR@{B\+F\+AR}}
\index{B\+F\+AR@{B\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{B\+F\+AR}{BFAR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+B\+F\+AR}

Offset\+: 0x038 (R/W) Bus\+Fault Address Register 

Definition at line 439 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a51f9bd107a4e1d46ba647384e5c825b5}\label{struct_s_c_b___type_a51f9bd107a4e1d46ba647384e5c825b5}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+A\+CR@{C\+A\+CR}}
\index{C\+A\+CR@{C\+A\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+A\+CR}{CACR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+A\+CR}

Offset\+: 0x29C (R/W) L1 Cache Control Register 

Definition at line 556 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a2d6653b0b70faac936046a02809b577f}\label{struct_s_c_b___type_a2d6653b0b70faac936046a02809b577f}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+CR}{CCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+CR}

Offset\+: 0x014 (R/W) Configuration Control Register 

Definition at line 404 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_afd063c9297a1a3b67e6d1d5e179e6a0e}\label{struct_s_c_b___type_afd063c9297a1a3b67e6d1d5e179e6a0e}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+C\+S\+I\+DR@{C\+C\+S\+I\+DR}}
\index{C\+C\+S\+I\+DR@{C\+C\+S\+I\+DR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+C\+S\+I\+DR}{CCSIDR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+C\+S\+I\+DR}

Offset\+: 0x080 (R/ ) Cache Size ID Register 

Definition at line 532 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a0cda9e061b42373383418663092ad19a}\label{struct_s_c_b___type_a0cda9e061b42373383418663092ad19a}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+F\+SR@{C\+F\+SR}}
\index{C\+F\+SR@{C\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+F\+SR}{CFSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+F\+SR}

Offset\+: 0x028 (R/W) Configurable Fault Status Register 

Definition at line 435 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ad9899f5775251cf5ef0cb0845527afc2}\label{struct_s_c_b___type_ad9899f5775251cf5ef0cb0845527afc2}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+L\+I\+DR@{C\+L\+I\+DR}}
\index{C\+L\+I\+DR@{C\+L\+I\+DR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+L\+I\+DR}{CLIDR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+L\+I\+DR}

Offset\+: 0x078 (R/ ) Cache Level ID register 

Definition at line 530 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ac6a860c1b8d8154a1f00d99d23b67764}\label{struct_s_c_b___type_ac6a860c1b8d8154a1f00d99d23b67764}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+P\+A\+CR@{C\+P\+A\+CR}}
\index{C\+P\+A\+CR@{C\+P\+A\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+P\+A\+CR}{CPACR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+P\+A\+CR}

Offset\+: 0x088 (R/W) Coprocessor Access Control Register 

Definition at line 447 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a21e08d546d8b641bee298a459ea73e46}\label{struct_s_c_b___type_a21e08d546d8b641bee298a459ea73e46}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+P\+U\+ID@{C\+P\+U\+ID}}
\index{C\+P\+U\+ID@{C\+P\+U\+ID}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+P\+U\+ID}{CPUID}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+P\+U\+ID}

Offset\+: 0x000 (R/ ) C\+P\+U\+ID Base Register 

Definition at line 399 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ad3884e8b6504ec63c1eaa8742e94df3d}\label{struct_s_c_b___type_ad3884e8b6504ec63c1eaa8742e94df3d}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+S\+S\+E\+LR@{C\+S\+S\+E\+LR}}
\index{C\+S\+S\+E\+LR@{C\+S\+S\+E\+LR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+S\+S\+E\+LR}{CSSELR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+S\+S\+E\+LR}

Offset\+: 0x084 (R/W) Cache Size Selection Register 

Definition at line 533 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_af3fe705fef8762763b6d61dbdf0ccc3d}\label{struct_s_c_b___type_af3fe705fef8762763b6d61dbdf0ccc3d}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+TR@{C\+TR}}
\index{C\+TR@{C\+TR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+TR}{CTR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+TR}

Offset\+: 0x07C (R/ ) Cache Type register 

Definition at line 531 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a4f59813582b53feb5f1afbbad3db2022}\label{struct_s_c_b___type_a4f59813582b53feb5f1afbbad3db2022}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+I\+M\+V\+AC@{D\+C\+C\+I\+M\+V\+AC}}
\index{D\+C\+C\+I\+M\+V\+AC@{D\+C\+C\+I\+M\+V\+AC}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+C\+I\+M\+V\+AC}{DCCIMVAC}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+I\+M\+V\+AC}

Offset\+: 0x270 ( /W) D-\/\+Cache Clean and Invalidate by M\+VA to PoC 

Definition at line 550 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_af50f7a0a9574fe0e24a68bb4eca75140}\label{struct_s_c_b___type_af50f7a0a9574fe0e24a68bb4eca75140}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+I\+SW@{D\+C\+C\+I\+SW}}
\index{D\+C\+C\+I\+SW@{D\+C\+C\+I\+SW}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+C\+I\+SW}{DCCISW}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+I\+SW}

Offset\+: 0x274 ( /W) D-\/\+Cache Clean and Invalidate by Set-\/way 

Definition at line 551 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a042e3622c98de4e908cfda4f70d1f097}\label{struct_s_c_b___type_a042e3622c98de4e908cfda4f70d1f097}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+M\+V\+AC@{D\+C\+C\+M\+V\+AC}}
\index{D\+C\+C\+M\+V\+AC@{D\+C\+C\+M\+V\+AC}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+C\+M\+V\+AC}{DCCMVAC}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+M\+V\+AC}

Offset\+: 0x268 ( /W) D-\/\+Cache Clean by M\+VA to PoC 

Definition at line 548 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_aae3caeea159ab54859ea11397f942cfa}\label{struct_s_c_b___type_aae3caeea159ab54859ea11397f942cfa}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+M\+V\+AU@{D\+C\+C\+M\+V\+AU}}
\index{D\+C\+C\+M\+V\+AU@{D\+C\+C\+M\+V\+AU}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+C\+M\+V\+AU}{DCCMVAU}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+M\+V\+AU}

Offset\+: 0x264 ( /W) D-\/\+Cache Clean by M\+VA to PoU 

Definition at line 547 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ab95cc818be9fa7d25ae516f3fe6b7788}\label{struct_s_c_b___type_ab95cc818be9fa7d25ae516f3fe6b7788}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+SW@{D\+C\+C\+SW}}
\index{D\+C\+C\+SW@{D\+C\+C\+SW}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+C\+SW}{DCCSW}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+SW}

Offset\+: 0x26C ( /W) D-\/\+Cache Clean by Set-\/way 

Definition at line 549 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a4be79491ab1ed14f3b0237ba7e69063c}\label{struct_s_c_b___type_a4be79491ab1ed14f3b0237ba7e69063c}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+I\+M\+V\+AC@{D\+C\+I\+M\+V\+AC}}
\index{D\+C\+I\+M\+V\+AC@{D\+C\+I\+M\+V\+AC}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+I\+M\+V\+AC}{DCIMVAC}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+I\+M\+V\+AC}

Offset\+: 0x25C ( /W) D-\/\+Cache Invalidate by M\+VA to PoC 

Definition at line 545 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a22bcfd7e1bffebdbe98cdbc8d77a2f42}\label{struct_s_c_b___type_a22bcfd7e1bffebdbe98cdbc8d77a2f42}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+I\+SW@{D\+C\+I\+SW}}
\index{D\+C\+I\+SW@{D\+C\+I\+SW}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+I\+SW}{DCISW}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+I\+SW}

Offset\+: 0x260 ( /W) D-\/\+Cache Invalidate by Set-\/way 

Definition at line 546 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a85dd6fe77aab17e7ea89a52c59da6004}\label{struct_s_c_b___type_a85dd6fe77aab17e7ea89a52c59da6004}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+FR@{D\+FR}}
\index{D\+FR@{D\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+FR}{DFR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+FR}

Offset\+: 0x048 (R/ ) Debug Feature Register 

Definition at line 442 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a191579bde0d21ff51d30a714fd887033}\label{struct_s_c_b___type_a191579bde0d21ff51d30a714fd887033}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+F\+SR@{D\+F\+SR}}
\index{D\+F\+SR@{D\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+F\+SR}{DFSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+F\+SR}

Offset\+: 0x030 (R/W) Debug Fault Status Register 

Definition at line 437 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a2836e932734240076ce91cf4484cdf43}\label{struct_s_c_b___type_a2836e932734240076ce91cf4484cdf43}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+T\+C\+M\+CR@{D\+T\+C\+M\+CR}}
\index{D\+T\+C\+M\+CR@{D\+T\+C\+M\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+T\+C\+M\+CR}{DTCMCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+T\+C\+M\+CR}

Offset\+: 0x294 (R/W) Data Tightly-\/\+Coupled Memory Control Registers 

Definition at line 554 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a14ad254659362b9752c69afe3fd80934}\label{struct_s_c_b___type_a14ad254659362b9752c69afe3fd80934}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!H\+F\+SR@{H\+F\+SR}}
\index{H\+F\+SR@{H\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{H\+F\+SR}{HFSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+H\+F\+SR}

Offset\+: 0x02C (R/W) Hard\+Fault Status Register 

Definition at line 436 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a573260e7836dbc43707df97dd475a0c8}\label{struct_s_c_b___type_a573260e7836dbc43707df97dd475a0c8}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+C\+I\+A\+L\+LU@{I\+C\+I\+A\+L\+LU}}
\index{I\+C\+I\+A\+L\+LU@{I\+C\+I\+A\+L\+LU}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+I\+A\+L\+LU}{ICIALLU}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+C\+I\+A\+L\+LU}

Offset\+: 0x250 ( /W) I-\/\+Cache Invalidate All to PoU 

Definition at line 542 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a5eca5a3e5aedd89a9655df8f5798e2b0}\label{struct_s_c_b___type_a5eca5a3e5aedd89a9655df8f5798e2b0}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+C\+I\+M\+V\+AU@{I\+C\+I\+M\+V\+AU}}
\index{I\+C\+I\+M\+V\+AU@{I\+C\+I\+M\+V\+AU}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+I\+M\+V\+AU}{ICIMVAU}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+C\+I\+M\+V\+AU}

Offset\+: 0x258 ( /W) I-\/\+Cache Invalidate by M\+VA to PoU 

Definition at line 544 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a0ca18ef984d132c6bf4d9b61cd00f05a}\label{struct_s_c_b___type_a0ca18ef984d132c6bf4d9b61cd00f05a}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+C\+SR@{I\+C\+SR}}
\index{I\+C\+SR@{I\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+SR}{ICSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+C\+SR}

Offset\+: 0x004 (R/W) Interrupt Control and State Register 

Definition at line 400 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a9c9a1d805f8e99b9fd3ab4f455b6333a}\label{struct_s_c_b___type_a9c9a1d805f8e99b9fd3ab4f455b6333a}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+A\+FR@{I\+D\+\_\+\+A\+FR}}
\index{I\+D\+\_\+\+A\+FR@{I\+D\+\_\+\+A\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+D\+\_\+\+A\+FR}{ID\_AFR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+A\+FR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register 

Definition at line 526 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ada1d3119c020983fdc949c2ccd406caa}\label{struct_s_c_b___type_ada1d3119c020983fdc949c2ccd406caa}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+D\+FR@{I\+D\+\_\+\+D\+FR}}
\index{I\+D\+\_\+\+D\+FR@{I\+D\+\_\+\+D\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+D\+\_\+\+D\+FR}{ID\_DFR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+D\+FR}

Offset\+: 0x048 (R/ ) Debug Feature Register 

Definition at line 525 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ac729a357cdd968020fdb5c35bdfc4916}\label{struct_s_c_b___type_ac729a357cdd968020fdb5c35bdfc4916}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+I\+S\+AR@{I\+D\+\_\+\+I\+S\+AR}}
\index{I\+D\+\_\+\+I\+S\+AR@{I\+D\+\_\+\+I\+S\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+D\+\_\+\+I\+S\+AR}{ID\_ISAR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+I\+S\+AR\mbox{[}5\+U\mbox{]}}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register 

Definition at line 528 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a781ef24d88610a432e7d5b179d78de47}\label{struct_s_c_b___type_a781ef24d88610a432e7d5b179d78de47}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+M\+FR@{I\+D\+\_\+\+M\+FR}}
\index{I\+D\+\_\+\+M\+FR@{I\+D\+\_\+\+M\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+D\+\_\+\+M\+FR}{ID\_MFR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+M\+FR\mbox{[}4\+U\mbox{]}}

Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definition at line 527 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ab35c6b650d3bb2d11259c0a0285d0d00}\label{struct_s_c_b___type_ab35c6b650d3bb2d11259c0a0285d0d00}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+P\+FR@{I\+D\+\_\+\+P\+FR}}
\index{I\+D\+\_\+\+P\+FR@{I\+D\+\_\+\+P\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+D\+\_\+\+P\+FR}{ID\_PFR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+P\+FR\mbox{[}2\+U\mbox{]}}

Offset\+: 0x040 (R/ ) Processor Feature Register 

Definition at line 524 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a00e93446b3433a807f1574fa2f1fce54}\label{struct_s_c_b___type_a00e93446b3433a807f1574fa2f1fce54}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+S\+AR@{I\+S\+AR}}
\index{I\+S\+AR@{I\+S\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+S\+AR}{ISAR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+S\+AR}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register 

Definition at line 445 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_aba8abbd3db06a07b50f56547501983f9}\label{struct_s_c_b___type_aba8abbd3db06a07b50f56547501983f9}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+T\+C\+M\+CR@{I\+T\+C\+M\+CR}}
\index{I\+T\+C\+M\+CR@{I\+T\+C\+M\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+T\+C\+M\+CR}{ITCMCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+T\+C\+M\+CR}

Offset\+: 0x290 (R/W) Instruction Tightly-\/\+Coupled Memory Control Register 

Definition at line 553 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a2d03d0b7cec2254f39eb1c46c7445e80}\label{struct_s_c_b___type_a2d03d0b7cec2254f39eb1c46c7445e80}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+F\+AR@{M\+M\+F\+AR}}
\index{M\+M\+F\+AR@{M\+M\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{M\+M\+F\+AR}{MMFAR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+M\+F\+AR}

Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register 

Definition at line 438 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a4f353f207bb27a1cea7861aa9eb00dbb}\label{struct_s_c_b___type_a4f353f207bb27a1cea7861aa9eb00dbb}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+FR@{M\+M\+FR}}
\index{M\+M\+FR@{M\+M\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{M\+M\+FR}{MMFR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+M\+FR}

Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definition at line 444 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a7a1ba0f875c0e97c1673882b1106e66b}\label{struct_s_c_b___type_a7a1ba0f875c0e97c1673882b1106e66b}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+V\+F\+R0@{M\+V\+F\+R0}}
\index{M\+V\+F\+R0@{M\+V\+F\+R0}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{M\+V\+F\+R0}{MVFR0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+V\+F\+R0}

Offset\+: 0x240 (R/ ) Media and V\+FP Feature Register 0 

Definition at line 538 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a75d6299150fdcbbcb765e22ff27c432e}\label{struct_s_c_b___type_a75d6299150fdcbbcb765e22ff27c432e}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+V\+F\+R1@{M\+V\+F\+R1}}
\index{M\+V\+F\+R1@{M\+V\+F\+R1}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{M\+V\+F\+R1}{MVFR1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+V\+F\+R1}

Offset\+: 0x244 (R/ ) Media and V\+FP Feature Register 1 

Definition at line 539 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a280ef961518ecee3ed43a86404853c3d}\label{struct_s_c_b___type_a280ef961518ecee3ed43a86404853c3d}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+V\+F\+R2@{M\+V\+F\+R2}}
\index{M\+V\+F\+R2@{M\+V\+F\+R2}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{M\+V\+F\+R2}{MVFR2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+V\+F\+R2}

Offset\+: 0x248 (R/ ) Media and V\+FP Feature Register 1 

Definition at line 540 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a40745bb0af880c45827a653222d54117}\label{struct_s_c_b___type_a40745bb0af880c45827a653222d54117}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!P\+FR@{P\+FR}}
\index{P\+FR@{P\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+FR}{PFR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+P\+FR}

Offset\+: 0x040 (R/ ) Processor Feature Register 

Definition at line 441 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a10960cdc703f661c83a237d9c69db23c}\label{struct_s_c_b___type_a10960cdc703f661c83a237d9c69db23c}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D0}



Definition at line 401 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_adddd65958c1c4c0301f62ede0a9bf12e}\label{struct_s_c_b___type_adddd65958c1c4c0301f62ede0a9bf12e}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D1}



Definition at line 405 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_aa55deef9278aed6826d5e1ae199a0d23}\label{struct_s_c_b___type_aa55deef9278aed6826d5e1ae199a0d23}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}93\+U\mbox{]}}



Definition at line 535 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a4819f7ad316c10a458cd3a7ac86cbbee}\label{struct_s_c_b___type_a4819f7ad316c10a458cd3a7ac86cbbee}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D4\mbox{[}15\+U\mbox{]}}



Definition at line 537 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a82b68e5bbea29a5b307c22bca9332a0f}\label{struct_s_c_b___type_a82b68e5bbea29a5b307c22bca9332a0f}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D5\mbox{[}1\+U\mbox{]}}



Definition at line 541 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_af417a59ef8e9e182f5b9d53e0c8e3211}\label{struct_s_c_b___type_af417a59ef8e9e182f5b9d53e0c8e3211}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D6\mbox{[}1\+U\mbox{]}}



Definition at line 543 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ab635d5f2d9c200c239ccf08e445c2ee0}\label{struct_s_c_b___type_ab635d5f2d9c200c239ccf08e445c2ee0}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D7\mbox{[}6\+U\mbox{]}}



Definition at line 552 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a3e9bfd304a14f0f575d6aa39af43a8b7}\label{struct_s_c_b___type_a3e9bfd304a14f0f575d6aa39af43a8b7}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D8}{RESERVED8}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D8\mbox{[}1\+U\mbox{]}}



Definition at line 558 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a3a4840c6fa4d1ee75544f4032c88ec34}\label{struct_s_c_b___type_a3a4840c6fa4d1ee75544f4032c88ec34}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+CR}{SCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+CR}

Offset\+: 0x010 (R/W) System Control Register 

Definition at line 403 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a82273352d2e8c7a28a7b7cbdfc3d6a75}\label{struct_s_c_b___type_a82273352d2e8c7a28a7b7cbdfc3d6a75}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+F\+CR@{S\+F\+CR}}
\index{S\+F\+CR@{S\+F\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+F\+CR}{SFCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+F\+CR}

Offset\+: 0x290 (R/W) Security Features Control Register 

Definition at line 407 of file core\+\_\+sc000.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a7b5ae9741a99808043394c4743b635c4}\label{struct_s_c_b___type_a7b5ae9741a99808043394c4743b635c4}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+H\+C\+SR@{S\+H\+C\+SR}}
\index{S\+H\+C\+SR@{S\+H\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+H\+C\+SR}{SHCSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+H\+C\+SR}

Offset\+: 0x024 (R/W) System Handler Control and State Register 

Definition at line 407 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a5c40d124f95a3f7f431a3d5409d6ad28}\label{struct_s_c_b___type_a5c40d124f95a3f7f431a3d5409d6ad28}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+HP@{S\+HP}}
\index{S\+HP@{S\+HP}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+HP}{SHP}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+HP}

Offset\+: 0x01C (R/W) System Handlers Priority Registers. \mbox{[}0\mbox{]} is R\+E\+S\+E\+R\+V\+ED

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) 

Definition at line 406 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a9b05f74580fc93daa7fe2f0e1c9c5663}\label{struct_s_c_b___type_a9b05f74580fc93daa7fe2f0e1c9c5663}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+HP@{S\+HP}}
\index{S\+HP@{S\+HP}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+HP}{SHP}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+HP\mbox{[}12\+U\mbox{]}}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) 

Definition at line 433 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_afdab23abd301033bb318c7b188b377db}\label{struct_s_c_b___type_afdab23abd301033bb318c7b188b377db}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+H\+PR@{S\+H\+PR}}
\index{S\+H\+PR@{S\+H\+PR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+H\+PR}{SHPR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+H\+PR\mbox{[}12\+U\mbox{]}}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) 

Definition at line 516 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ad70825dd0869b7ccd07fb2b8680fcdb6}\label{struct_s_c_b___type_ad70825dd0869b7ccd07fb2b8680fcdb6}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+T\+IR@{S\+T\+IR}}
\index{S\+T\+IR@{S\+T\+IR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+T\+IR}{STIR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+T\+IR}

Offset\+: 0x200 ( /W) Software Triggered Interrupt Register 

Definition at line 536 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a187a4578e920544ed967f98020fb8170}\label{struct_s_c_b___type_a187a4578e920544ed967f98020fb8170}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!V\+T\+OR@{V\+T\+OR}}
\index{V\+T\+OR@{V\+T\+OR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{V\+T\+OR}{VTOR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+V\+T\+OR}

Offset\+: 0x008 (R/W) Vector Table Offset Register 

Definition at line 429 of file core\+\_\+cm3.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
