Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Apr 25 13:16:49 2024
| Host         : alv-debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab6pong_timing_summary_routed.rpt -pb lab6pong_timing_summary_routed.pb -rpx lab6pong_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               34          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (96)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: aP_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: lP_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mover_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pP_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: qP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.684        0.000                      0                  153        0.173        0.000                      0                  153        4.020        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              4.684        0.000                      0                  153        0.173        0.000                      0                  153        4.020        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        4.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 1.320ns (25.443%)  route 3.868ns (74.557%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    screenInteface/CLK
    SLICE_X1Y26          FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  screenInteface/pixelCnt_reg[6]/Q
                         net (fo=11, routed)          1.026     6.586    screenInteface/pixelAux[6]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.299     6.885 f  screenInteface/RGB[11]_i_58/O
                         net (fo=1, routed)           0.371     7.256    screenInteface/RGB[11]_i_58_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.124     7.380 f  screenInteface/RGB[11]_i_18/O
                         net (fo=1, routed)           0.620     8.000    screenInteface/RGB[11]_i_18_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.150     8.150 r  screenInteface/RGB[11]_i_6/O
                         net (fo=1, routed)           0.840     8.990    screenInteface/RGB[11]_i_6_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.328     9.318 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.011    10.329    screenInteface/Bint[3]
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514    14.855    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.081    15.013    screenInteface/RGB_reg[11]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.320ns (25.964%)  route 3.764ns (74.036%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    screenInteface/CLK
    SLICE_X1Y26          FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  screenInteface/pixelCnt_reg[6]/Q
                         net (fo=11, routed)          1.026     6.586    screenInteface/pixelAux[6]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.299     6.885 f  screenInteface/RGB[11]_i_58/O
                         net (fo=1, routed)           0.371     7.256    screenInteface/RGB[11]_i_58_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.124     7.380 f  screenInteface/RGB[11]_i_18/O
                         net (fo=1, routed)           0.620     8.000    screenInteface/RGB[11]_i_18_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.150     8.150 r  screenInteface/RGB[11]_i_6/O
                         net (fo=1, routed)           0.840     8.990    screenInteface/RGB[11]_i_6_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.328     9.318 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.907    10.225    screenInteface/Bint[3]
    SLICE_X0Y33          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.512    14.853    screenInteface/CLK
    SLICE_X0Y33          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.081    15.011    screenInteface/RGB_reg[11]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.320ns (25.999%)  route 3.757ns (74.001%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    screenInteface/CLK
    SLICE_X1Y26          FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  screenInteface/pixelCnt_reg[6]/Q
                         net (fo=11, routed)          1.026     6.586    screenInteface/pixelAux[6]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.299     6.885 f  screenInteface/RGB[11]_i_58/O
                         net (fo=1, routed)           0.371     7.256    screenInteface/RGB[11]_i_58_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.124     7.380 f  screenInteface/RGB[11]_i_18/O
                         net (fo=1, routed)           0.620     8.000    screenInteface/RGB[11]_i_18_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.150     8.150 r  screenInteface/RGB[11]_i_6/O
                         net (fo=1, routed)           0.840     8.990    screenInteface/RGB[11]_i_6_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.328     9.318 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.900    10.218    screenInteface/Bint[3]
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514    14.855    screenInteface/CLK
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)       -0.081    15.013    screenInteface/RGB_reg[11]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.320ns (25.999%)  route 3.757ns (74.001%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    screenInteface/CLK
    SLICE_X1Y26          FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  screenInteface/pixelCnt_reg[6]/Q
                         net (fo=11, routed)          1.026     6.586    screenInteface/pixelAux[6]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.299     6.885 f  screenInteface/RGB[11]_i_58/O
                         net (fo=1, routed)           0.371     7.256    screenInteface/RGB[11]_i_58_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.124     7.380 f  screenInteface/RGB[11]_i_18/O
                         net (fo=1, routed)           0.620     8.000    screenInteface/RGB[11]_i_18_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.150     8.150 r  screenInteface/RGB[11]_i_6/O
                         net (fo=1, routed)           0.840     8.990    screenInteface/RGB[11]_i_6_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.328     9.318 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.900    10.218    screenInteface/Bint[3]
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514    14.855    screenInteface/CLK
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)       -0.061    15.033    screenInteface/RGB_reg[11]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.320ns (26.176%)  route 3.723ns (73.824%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    screenInteface/CLK
    SLICE_X1Y26          FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  screenInteface/pixelCnt_reg[6]/Q
                         net (fo=11, routed)          1.026     6.586    screenInteface/pixelAux[6]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.299     6.885 f  screenInteface/RGB[11]_i_58/O
                         net (fo=1, routed)           0.371     7.256    screenInteface/RGB[11]_i_58_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.124     7.380 f  screenInteface/RGB[11]_i_18/O
                         net (fo=1, routed)           0.620     8.000    screenInteface/RGB[11]_i_18_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.150     8.150 r  screenInteface/RGB[11]_i_6/O
                         net (fo=1, routed)           0.840     8.990    screenInteface/RGB[11]_i_6_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.328     9.318 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.866    10.184    screenInteface/Bint[3]
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514    14.855    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.067    15.027    screenInteface/RGB_reg[11]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 1.320ns (26.165%)  route 3.725ns (73.835%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    screenInteface/CLK
    SLICE_X1Y26          FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  screenInteface/pixelCnt_reg[6]/Q
                         net (fo=11, routed)          1.026     6.586    screenInteface/pixelAux[6]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.299     6.885 f  screenInteface/RGB[11]_i_58/O
                         net (fo=1, routed)           0.371     7.256    screenInteface/RGB[11]_i_58_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.124     7.380 f  screenInteface/RGB[11]_i_18/O
                         net (fo=1, routed)           0.620     8.000    screenInteface/RGB[11]_i_18_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.150     8.150 r  screenInteface/RGB[11]_i_6/O
                         net (fo=1, routed)           0.840     8.990    screenInteface/RGB[11]_i_6_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.328     9.318 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.868    10.186    screenInteface/Bint[3]
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514    14.855    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.061    15.033    screenInteface/RGB_reg[11]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.320ns (26.150%)  route 3.728ns (73.850%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    screenInteface/CLK
    SLICE_X1Y26          FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  screenInteface/pixelCnt_reg[6]/Q
                         net (fo=11, routed)          1.026     6.586    screenInteface/pixelAux[6]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.299     6.885 f  screenInteface/RGB[11]_i_58/O
                         net (fo=1, routed)           0.371     7.256    screenInteface/RGB[11]_i_58_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.124     7.380 f  screenInteface/RGB[11]_i_18/O
                         net (fo=1, routed)           0.620     8.000    screenInteface/RGB[11]_i_18_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.150     8.150 r  screenInteface/RGB[11]_i_6/O
                         net (fo=1, routed)           0.840     8.990    screenInteface/RGB[11]_i_6_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.328     9.318 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.871    10.189    screenInteface/Bint[3]
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514    14.855    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.058    15.036    screenInteface/RGB_reg[11]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.320ns (26.153%)  route 3.727ns (73.847%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    screenInteface/CLK
    SLICE_X1Y26          FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  screenInteface/pixelCnt_reg[6]/Q
                         net (fo=11, routed)          1.026     6.586    screenInteface/pixelAux[6]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.299     6.885 f  screenInteface/RGB[11]_i_58/O
                         net (fo=1, routed)           0.371     7.256    screenInteface/RGB[11]_i_58_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.124     7.380 f  screenInteface/RGB[11]_i_18/O
                         net (fo=1, routed)           0.620     8.000    screenInteface/RGB[11]_i_18_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.150     8.150 r  screenInteface/RGB[11]_i_6/O
                         net (fo=1, routed)           0.840     8.990    screenInteface/RGB[11]_i_6_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.328     9.318 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.870    10.188    screenInteface/Bint[3]
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514    14.855    screenInteface/CLK
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)       -0.058    15.036    screenInteface/RGB_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 1.320ns (26.213%)  route 3.716ns (73.787%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    screenInteface/CLK
    SLICE_X1Y26          FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  screenInteface/pixelCnt_reg[6]/Q
                         net (fo=11, routed)          1.026     6.586    screenInteface/pixelAux[6]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.299     6.885 f  screenInteface/RGB[11]_i_58/O
                         net (fo=1, routed)           0.371     7.256    screenInteface/RGB[11]_i_58_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.124     7.380 f  screenInteface/RGB[11]_i_18/O
                         net (fo=1, routed)           0.620     8.000    screenInteface/RGB[11]_i_18_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.150     8.150 r  screenInteface/RGB[11]_i_6/O
                         net (fo=1, routed)           0.840     8.990    screenInteface/RGB[11]_i_6_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.328     9.318 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.859    10.177    screenInteface/Bint[3]
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514    14.855    screenInteface/CLK
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)       -0.067    15.027    screenInteface/RGB_reg[11]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.320ns (26.721%)  route 3.620ns (73.279%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    screenInteface/CLK
    SLICE_X1Y26          FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  screenInteface/pixelCnt_reg[6]/Q
                         net (fo=11, routed)          1.026     6.586    screenInteface/pixelAux[6]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.299     6.885 f  screenInteface/RGB[11]_i_58/O
                         net (fo=1, routed)           0.371     7.256    screenInteface/RGB[11]_i_58_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.124     7.380 f  screenInteface/RGB[11]_i_18/O
                         net (fo=1, routed)           0.620     8.000    screenInteface/RGB[11]_i_18_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.150     8.150 r  screenInteface/RGB[11]_i_6/O
                         net (fo=1, routed)           0.840     8.990    screenInteface/RGB[11]_i_6_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.328     9.318 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.763    10.081    screenInteface/Bint[3]
    SLICE_X0Y31          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.509    14.850    screenInteface/CLK
    SLICE_X0Y31          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.081    15.008    screenInteface/RGB_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                  4.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataShf_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.664%)  route 0.137ns (49.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.556     1.439    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X11Y22         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDSE (Prop_fdse_C_Q)         0.141     1.580 r  ps2KeyboardInterface/ps2DataShf_reg[5]/Q
                         net (fo=3, routed)           0.137     1.717    ps2KeyboardInterface/p_4_in
    SLICE_X9Y22          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.823     1.950    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X9Y22          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[4]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X9Y22          FDSE (Hold_fdse_C_D)         0.072     1.544    ps2KeyboardInterface/ps2DataShf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keyboardScanner.state_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aP_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  keyboardScanner.state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 f  keyboardScanner.state_reg/Q
                         net (fo=5, routed)           0.132     1.710    ps2KeyboardInterface/keyboardScanner.state_reg_4
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.045     1.755 r  ps2KeyboardInterface/aP_i_1/O
                         net (fo=1, routed)           0.000     1.755    ps2KeyboardInterface_n_3
    SLICE_X8Y23          FDRE                                         r  aP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.821     1.948    clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  aP_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.120     1.570    aP_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataShf_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.556     1.439    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[1]/Q
                         net (fo=1, routed)           0.116     1.696    ps2KeyboardInterface/ps2DataSynchronizer_n_0
    SLICE_X8Y21          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.824     1.951    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X8Y21          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[10]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X8Y21          FDSE (Hold_fdse_C_D)         0.059     1.511    ps2KeyboardInterface/ps2DataShf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 keyboardScanner.state_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lP_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  keyboardScanner.state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 f  keyboardScanner.state_reg/Q
                         net (fo=5, routed)           0.136     1.714    ps2KeyboardInterface/keyboardScanner.state_reg_4
    SLICE_X8Y23          LUT4 (Prop_lut4_I0_O)        0.045     1.759 r  ps2KeyboardInterface/lP_i_1/O
                         net (fo=1, routed)           0.000     1.759    ps2KeyboardInterface_n_5
    SLICE_X8Y23          FDRE                                         r  lP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.821     1.948    clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  lP_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121     1.571    lP_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.556     1.439    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X11Y21         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141     1.580 r  ps2KeyboardInterface/ps2DataShf_reg[8]/Q
                         net (fo=3, routed)           0.123     1.703    ps2KeyboardInterface/p_1_in
    SLICE_X10Y22         FDRE                                         r  ps2KeyboardInterface/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.823     1.950    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  ps2KeyboardInterface/data_reg[7]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.060     1.512    ps2KeyboardInterface/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataShf_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.556     1.439    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X8Y21          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDSE (Prop_fdse_C_Q)         0.164     1.603 r  ps2KeyboardInterface/ps2DataShf_reg[10]/Q
                         net (fo=1, routed)           0.110     1.713    ps2KeyboardInterface/ps2DataShf_reg_n_0_[10]
    SLICE_X8Y21          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.824     1.951    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X8Y21          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[9]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X8Y21          FDSE (Hold_fdse_C_D)         0.063     1.502    ps2KeyboardInterface/ps2DataShf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataShf_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.236%)  route 0.133ns (44.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.556     1.439    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X8Y21          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDSE (Prop_fdse_C_Q)         0.164     1.603 r  ps2KeyboardInterface/ps2DataShf_reg[2]/Q
                         net (fo=3, routed)           0.133     1.736    ps2KeyboardInterface/ps2DataShf_reg_n_0_[2]
    SLICE_X9Y22          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.823     1.950    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X9Y22          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[1]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X9Y22          FDSE (Hold_fdse_C_D)         0.066     1.518    ps2KeyboardInterface/ps2DataShf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.435%)  route 0.176ns (48.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.585     1.468    screenInteface/CLK
    SLICE_X1Y22          FDRE                                         r  screenInteface/lineCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  screenInteface/lineCnt_reg[8]/Q
                         net (fo=17, routed)          0.176     1.785    screenInteface/lineAux[8]
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  screenInteface/lineCnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.830    screenInteface/lineCnt[9]_i_2_n_0
    SLICE_X2Y22          FDRE                                         r  screenInteface/lineCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.853     1.980    screenInteface/CLK
    SLICE_X2Y22          FDRE                                         r  screenInteface/lineCnt_reg[9]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.121     1.602    screenInteface/lineCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/dataRdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboardScanner.state_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.556     1.439    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  ps2KeyboardInterface/dataRdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ps2KeyboardInterface/dataRdy_reg/Q
                         net (fo=3, routed)           0.155     1.735    ps2KeyboardInterface/dataRdy
    SLICE_X9Y23          LUT6 (Prop_lut6_I1_O)        0.045     1.780 r  ps2KeyboardInterface/keyboardScanner.state_i_1/O
                         net (fo=1, routed)           0.000     1.780    ps2KeyboardInterface_n_1
    SLICE_X9Y23          FDRE                                         r  keyboardScanner.state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.821     1.948    clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  keyboardScanner.state_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.091     1.541    keyboardScanner.state_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataShf_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.468%)  route 0.183ns (56.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.556     1.439    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X11Y21         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141     1.580 r  ps2KeyboardInterface/ps2DataShf_reg[8]/Q
                         net (fo=3, routed)           0.183     1.764    ps2KeyboardInterface/p_1_in
    SLICE_X11Y22         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.823     1.950    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X11Y22         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[7]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X11Y22         FDSE (Hold_fdse_C_D)         0.070     1.522    ps2KeyboardInterface/ps2DataShf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y23    aP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y23    keyboardScanner.state_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y23    lP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y22    mover_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y23    pP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    pulseGen.count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    pulseGen.count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    pulseGen.count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    pulseGen.count_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y23    aP_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y23    aP_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y23    keyboardScanner.state_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y23    keyboardScanner.state_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y23    lP_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y23    lP_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y22    mover_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y22    mover_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y23    aP_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y23    aP_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y23    keyboardScanner.state_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y23    keyboardScanner.state_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y23    lP_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y23    lP_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y22    mover_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y22    mover_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yLeft_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            xBallRegister.dir_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.033ns  (logic 1.339ns (26.603%)  route 3.694ns (73.397%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          LDCE                         0.000     0.000 r  yLeft_reg[1]/G
    SLICE_X4Y24          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[1]/Q
                         net (fo=14, routed)          2.190     2.749    yLeft[1]
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.124     2.873 r  xBallRegister.dir_reg_i_40/O
                         net (fo=1, routed)           0.000     2.873    xBallRegister.dir_reg_i_40_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.405 f  xBallRegister.dir_reg_i_8/CO[3]
                         net (fo=1, routed)           1.118     4.522    dir2
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.124     4.646 f  xBallRegister.dir_reg_i_2/O
                         net (fo=1, routed)           0.387     5.033    dir0
    SLICE_X3Y26          LDPE                                         f  xBallRegister.dir_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.597ns  (logic 1.833ns (39.871%)  route 2.764ns (60.129%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[5]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[5]/Q
                         net (fo=17, routed)          1.075     1.700    yRight[5]
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     1.824 r  yRight_reg[7]_i_8/O
                         net (fo=2, routed)           0.672     2.496    yRight_reg[7]_i_8_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.620 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           1.008     3.628    yRight_reg[4]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.265 r  yRight_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.274    yRight_reg[4]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.597 r  yRight_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.597    yRight_reg[7]_i_1_n_6
    SLICE_X6Y25          LDCE                                         r  yRight_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.513ns  (logic 1.749ns (38.752%)  route 2.764ns (61.248%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[5]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[5]/Q
                         net (fo=17, routed)          1.075     1.700    yRight[5]
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     1.824 r  yRight_reg[7]_i_8/O
                         net (fo=2, routed)           0.672     2.496    yRight_reg[7]_i_8_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.620 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           1.008     3.628    yRight_reg[4]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.265 r  yRight_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.274    yRight_reg[4]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.513 r  yRight_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.513    yRight_reg[7]_i_1_n_5
    SLICE_X6Y25          LDCE                                         r  yRight_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.493ns  (logic 1.729ns (38.480%)  route 2.764ns (61.520%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[5]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[5]/Q
                         net (fo=17, routed)          1.075     1.700    yRight[5]
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     1.824 r  yRight_reg[7]_i_8/O
                         net (fo=2, routed)           0.672     2.496    yRight_reg[7]_i_8_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.620 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           1.008     3.628    yRight_reg[4]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.265 r  yRight_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.274    yRight_reg[4]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.493 r  yRight_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.493    yRight_reg[7]_i_1_n_7
    SLICE_X6Y25          LDCE                                         r  yRight_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.360ns  (logic 1.605ns (36.810%)  route 2.755ns (63.190%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[5]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[5]/Q
                         net (fo=17, routed)          1.075     1.700    yRight[5]
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     1.824 r  yRight_reg[7]_i_8/O
                         net (fo=2, routed)           0.672     2.496    yRight_reg[7]_i_8_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.620 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           1.008     3.628    yRight_reg[4]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.360 r  yRight_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.360    yRight_reg[4]_i_1_n_4
    SLICE_X6Y24          LDCE                                         r  yRight_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.296ns  (logic 1.541ns (35.868%)  route 2.755ns (64.132%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[5]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[5]/Q
                         net (fo=17, routed)          1.075     1.700    yRight[5]
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     1.824 r  yRight_reg[7]_i_8/O
                         net (fo=2, routed)           0.672     2.496    yRight_reg[7]_i_8_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.620 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           1.008     3.628    yRight_reg[4]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     4.296 r  yRight_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.296    yRight_reg[4]_i_1_n_5
    SLICE_X6Y24          LDCE                                         r  yRight_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.179ns  (logic 1.424ns (34.073%)  route 2.755ns (65.927%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[5]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[5]/Q
                         net (fo=17, routed)          1.075     1.700    yRight[5]
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     1.824 r  yRight_reg[7]_i_8/O
                         net (fo=2, routed)           0.672     2.496    yRight_reg[7]_i_8_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.620 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           1.008     3.628    yRight_reg[4]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     4.179 r  yRight_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.179    yRight_reg[4]_i_1_n_6
    SLICE_X6Y24          LDCE                                         r  yRight_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.022ns  (logic 1.673ns (41.593%)  route 2.349ns (58.407%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          LDCE                         0.000     0.000 r  yLeft_reg[2]/G
    SLICE_X4Y24          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  yLeft_reg[2]/Q
                         net (fo=14, routed)          1.551     2.110    yLeft[2]
    SLICE_X7Y24          LUT6 (Prop_lut6_I2_O)        0.124     2.234 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.789     3.023    yLeft_reg[4]_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.679 r  yLeft_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.688    yLeft_reg[4]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.022 r  yLeft_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.022    yLeft_reg[7]_i_1_n_6
    SLICE_X4Y25          LDCE                                         r  yLeft_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.004ns  (logic 1.249ns (31.192%)  route 2.755ns (68.808%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[5]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[5]/Q
                         net (fo=17, routed)          1.075     1.700    yRight[5]
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.124     1.824 r  yRight_reg[7]_i_8/O
                         net (fo=2, routed)           0.672     2.496    yRight_reg[7]_i_8_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     2.620 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           1.008     3.628    yRight_reg[4]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     4.004 r  yRight_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.004    yRight_reg[4]_i_1_n_7
    SLICE_X6Y24          LDCE                                         r  yRight_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.927ns  (logic 1.578ns (40.180%)  route 2.349ns (59.820%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          LDCE                         0.000     0.000 r  yLeft_reg[2]/G
    SLICE_X4Y24          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  yLeft_reg[2]/Q
                         net (fo=14, routed)          1.551     2.110    yLeft[2]
    SLICE_X7Y24          LUT6 (Prop_lut6_I2_O)        0.124     2.234 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.789     3.023    yLeft_reg[4]_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.679 r  yLeft_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.688    yLeft_reg[4]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.927 r  yLeft_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.927    yLeft_reg[7]_i_1_n_5
    SLICE_X4Y25          LDCE                                         r  yLeft_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yLeft_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.223ns (54.332%)  route 0.187ns (45.668%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          LDCE                         0.000     0.000 r  yLeft_reg[0]/G
    SLICE_X8Y24          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  yLeft_reg[0]/Q
                         net (fo=13, routed)          0.187     0.365    yLeft[0]
    SLICE_X8Y24          LUT1 (Prop_lut1_I0_O)        0.045     0.410 r  yLeft_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.410    yLeft_reg[0]_i_1_n_0
    SLICE_X8Y24          LDCE                                         r  yLeft_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xBallRegister.dir_reg/G
                            (positive level-sensitive latch)
  Destination:            xBall_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.335ns (79.364%)  route 0.087ns (20.636%))
  Logic Levels:           3  (CARRY4=1 LDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          LDPE                         0.000     0.000 r  xBallRegister.dir_reg/G
    SLICE_X3Y26          LDPE (EnToQ_ldpe_G_Q)        0.220     0.220 r  xBallRegister.dir_reg/Q
                         net (fo=1, routed)           0.087     0.307    dir
    SLICE_X2Y26          LUT2 (Prop_lut2_I1_O)        0.045     0.352 r  xBall_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     0.352    xBall_reg[4]_i_6_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.422 r  xBall_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.422    xBall_reg[4]_i_1_n_7
    SLICE_X2Y26          LDCE                                         r  xBall_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.266ns (58.954%)  route 0.185ns (41.046%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          LDCE                         0.000     0.000 r  yLeft_reg[4]/G
    SLICE_X4Y24          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yLeft_reg[4]/Q
                         net (fo=17, routed)          0.185     0.343    yLeft[4]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.045     0.388 r  yLeft_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.388    yLeft_reg[4]_i_3_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.451 r  yLeft_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.451    yLeft_reg[4]_i_1_n_4
    SLICE_X4Y24          LDCE                                         r  yLeft_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xBallRegister.dir_reg/G
                            (positive level-sensitive latch)
  Destination:            xBall_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.370ns (80.944%)  route 0.087ns (19.056%))
  Logic Levels:           3  (CARRY4=1 LDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          LDPE                         0.000     0.000 r  xBallRegister.dir_reg/G
    SLICE_X3Y26          LDPE (EnToQ_ldpe_G_Q)        0.220     0.220 r  xBallRegister.dir_reg/Q
                         net (fo=1, routed)           0.087     0.307    dir
    SLICE_X2Y26          LUT2 (Prop_lut2_I1_O)        0.045     0.352 r  xBall_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     0.352    xBall_reg[4]_i_6_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.457 r  xBall_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.457    xBall_reg[4]_i_1_n_6
    SLICE_X2Y26          LDCE                                         r  xBall_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            yBall_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.305ns (66.560%)  route 0.153ns (33.440%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          LDCE                         0.000     0.000 r  yBall_reg[0]/G
    SLICE_X7Y25          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yBall_reg[0]/Q
                         net (fo=13, routed)          0.153     0.311    yBall[0]
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.458 r  yBall_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.458    yBall_reg[4]_i_1_n_7
    SLICE_X5Y24          LDCE                                         r  yBall_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xBall_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            xBall_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.287ns (62.462%)  route 0.172ns (37.538%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  xBall_reg[4]/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  xBall_reg[4]/Q
                         net (fo=6, routed)           0.172     0.350    xBall[4]
    SLICE_X2Y26          LUT2 (Prop_lut2_I1_O)        0.045     0.395 r  xBall_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.395    xBall_reg[4]_i_3_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.459 r  xBall_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.459    xBall_reg[4]_i_1_n_4
    SLICE_X2Y26          LDCE                                         r  xBall_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yBall_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yBall_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.266ns (57.746%)  route 0.195ns (42.254%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          LDCE                         0.000     0.000 r  yBall_reg[4]/G
    SLICE_X5Y24          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yBall_reg[4]/Q
                         net (fo=14, routed)          0.195     0.353    yBall[4]
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.045     0.398 r  yBall_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.398    yBall_reg[4]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.461 r  yBall_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.461    yBall_reg[4]_i_1_n_4
    SLICE_X5Y24          LDCE                                         r  yBall_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.268ns (57.612%)  route 0.197ns (42.388%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yLeft_reg[5]/Q
                         net (fo=17, routed)          0.197     0.355    yLeft[5]
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.045     0.400 r  yLeft_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     0.400    yLeft_reg[7]_i_4_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.465 r  yLeft_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.465    yLeft_reg[7]_i_1_n_6
    SLICE_X4Y25          LDCE                                         r  yLeft_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            xBallRegister.dir_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.203ns (43.302%)  route 0.266ns (56.698%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE                         0.000     0.000 r  xBall_reg[0]/G
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  xBall_reg[0]/Q
                         net (fo=7, routed)           0.147     0.305    xBall[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I3_O)        0.045     0.350 f  xBallRegister.dir_reg_i_2/O
                         net (fo=1, routed)           0.119     0.469    dir0
    SLICE_X3Y26          LDPE                                         f  xBallRegister.dir_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.287ns (60.706%)  route 0.186ns (39.294%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          LDCE                         0.000     0.000 r  yRight_reg[4]/G
    SLICE_X6Y24          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  yRight_reg[4]/Q
                         net (fo=17, routed)          0.186     0.364    yRight[4]
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  yRight_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.409    yRight_reg[4]_i_3_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.473 r  yRight_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.473    yRight_reg[4]_i_1_n_4
    SLICE_X6Y24          LDCE                                         r  yRight_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 3.986ns (65.899%)  route 2.063ns (34.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/RGB_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           2.063     7.673    lopt_9
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.204 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.204    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 3.980ns (68.132%)  route 1.861ns (31.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/RGB_reg[11]_lopt_replica_11/Q
                         net (fo=1, routed)           1.861     7.472    lopt_10
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.995 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.995    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.975ns (68.077%)  route 1.864ns (31.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           1.864     7.474    RGB_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.994 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.994    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.795ns  (logic 3.980ns (68.674%)  route 1.815ns (31.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/RGB_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.815     7.426    lopt_1
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.950 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.950    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.700ns  (logic 3.985ns (69.913%)  route 1.715ns (30.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/RGB_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           1.715     7.325    lopt_8
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.854 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.854    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.678ns  (logic 3.961ns (69.769%)  route 1.716ns (30.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/RGB_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           1.716     7.327    lopt_7
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.832 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.832    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.975ns (70.186%)  route 1.688ns (29.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.630     5.151    screenInteface/CLK
    SLICE_X0Y33          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  screenInteface/RGB_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.688     7.296    lopt_4
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.815 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.815    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.977ns (70.354%)  route 1.676ns (29.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/RGB_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           1.676     7.286    lopt_6
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.807 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.807    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 3.958ns (70.100%)  route 1.688ns (29.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.627     5.148    screenInteface/CLK
    SLICE_X0Y31          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  screenInteface/RGB_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           1.688     7.293    lopt_2
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.795 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.795    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.631ns  (logic 3.959ns (70.309%)  route 1.672ns (29.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.630     5.151    screenInteface/CLK
    SLICE_X0Y33          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  screenInteface/RGB_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           1.672     7.279    lopt_3
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.783 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.783    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.926ns  (logic 0.301ns (32.497%)  route 0.625ns (67.503%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  pP_reg/Q
                         net (fo=3, routed)           0.223     1.801    pP_reg_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.402     2.248    yRight_reg[4]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.363 r  yRight_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.363    yRight_reg[4]_i_1_n_7
    SLICE_X6Y24          LDCE                                         r  yRight_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.324ns (34.038%)  route 0.628ns (65.962%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  qP_reg/Q
                         net (fo=3, routed)           0.365     1.966    qP_reg_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.045     2.011 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.263     2.274    yLeft_reg[4]_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.389 r  yLeft_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.389    yLeft_reg[4]_i_1_n_7
    SLICE_X4Y24          LDCE                                         r  yLeft_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.961ns  (logic 0.336ns (34.955%)  route 0.625ns (65.045%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  pP_reg/Q
                         net (fo=3, routed)           0.223     1.801    pP_reg_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.402     2.248    yRight_reg[4]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.398 r  yRight_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.398    yRight_reg[4]_i_1_n_6
    SLICE_X6Y24          LDCE                                         r  yRight_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.360ns (36.442%)  route 0.628ns (63.558%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  qP_reg/Q
                         net (fo=3, routed)           0.365     1.966    qP_reg_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.045     2.011 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.263     2.274    yLeft_reg[4]_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.425 r  yLeft_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.425    yLeft_reg[4]_i_1_n_6
    SLICE_X4Y24          LDCE                                         r  yLeft_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 0.376ns (37.553%)  route 0.625ns (62.447%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  pP_reg/Q
                         net (fo=3, routed)           0.223     1.801    pP_reg_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.402     2.248    yRight_reg[4]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190     2.438 r  yRight_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.438    yRight_reg[4]_i_1_n_5
    SLICE_X6Y24          LDCE                                         r  yRight_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 0.396ns (38.776%)  route 0.625ns (61.224%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  pP_reg/Q
                         net (fo=3, routed)           0.223     1.801    pP_reg_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.402     2.248    yRight_reg[4]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.210     2.458 r  yRight_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.458    yRight_reg[4]_i_1_n_4
    SLICE_X6Y24          LDCE                                         r  yRight_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.028ns  (logic 0.400ns (38.915%)  route 0.628ns (61.085%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  qP_reg/Q
                         net (fo=3, routed)           0.365     1.966    qP_reg_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.045     2.011 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.263     2.274    yLeft_reg[4]_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.465 r  yLeft_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.465    yLeft_reg[4]_i_1_n_5
    SLICE_X4Y24          LDCE                                         r  yLeft_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.048ns  (logic 0.420ns (40.081%)  route 0.628ns (59.919%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  qP_reg/Q
                         net (fo=3, routed)           0.365     1.966    qP_reg_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.045     2.011 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.263     2.274    yLeft_reg[4]_i_6_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.211     2.485 r  yLeft_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.485    yLeft_reg[4]_i_1_n_4
    SLICE_X4Y24          LDCE                                         r  yLeft_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 0.429ns (40.348%)  route 0.634ns (59.652%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  pP_reg/Q
                         net (fo=3, routed)           0.223     1.801    pP_reg_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.402     2.248    yRight_reg[4]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     2.438 r  yRight_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.447    yRight_reg[4]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.500 r  yRight_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.500    yRight_reg[7]_i_1_n_7
    SLICE_X6Y25          LDCE                                         r  yRight_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.076ns  (logic 0.442ns (41.068%)  route 0.634ns (58.932%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  pP_reg/Q
                         net (fo=3, routed)           0.223     1.801    pP_reg_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.402     2.248    yRight_reg[4]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     2.438 r  yRight_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.447    yRight_reg[4]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.513 r  yRight_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.513    yRight_reg[7]_i_1_n_5
    SLICE_X6Y25          LDCE                                         r  yRight_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yRight_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.699ns  (logic 1.382ns (24.252%)  route 4.317ns (75.748%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[6]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[6]/Q
                         net (fo=12, routed)          1.383     2.008    screenInteface/RGB_reg[11]_i_12_0[6]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124     2.132 r  screenInteface/RGB[11]_i_43/O
                         net (fo=1, routed)           0.331     2.464    screenInteface/RGB[11]_i_43_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.849 r  screenInteface/RGB_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           1.268     4.117    screenInteface/R4
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.124     4.241 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.323     4.563    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.124     4.687 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.011     5.699    screenInteface/Bint[3]
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514     4.855    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/C

Slack:                    inf
  Source:                 yRight_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.594ns  (logic 1.382ns (24.703%)  route 4.212ns (75.297%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[6]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[6]/Q
                         net (fo=12, routed)          1.383     2.008    screenInteface/RGB_reg[11]_i_12_0[6]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124     2.132 r  screenInteface/RGB[11]_i_43/O
                         net (fo=1, routed)           0.331     2.464    screenInteface/RGB[11]_i_43_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.849 r  screenInteface/RGB_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           1.268     4.117    screenInteface/R4
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.124     4.241 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.323     4.563    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.124     4.687 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.907     5.594    screenInteface/Bint[3]
    SLICE_X0Y33          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.512     4.853    screenInteface/CLK
    SLICE_X0Y33          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/C

Slack:                    inf
  Source:                 yRight_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.588ns  (logic 1.382ns (24.733%)  route 4.206ns (75.267%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[6]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[6]/Q
                         net (fo=12, routed)          1.383     2.008    screenInteface/RGB_reg[11]_i_12_0[6]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124     2.132 r  screenInteface/RGB[11]_i_43/O
                         net (fo=1, routed)           0.331     2.464    screenInteface/RGB[11]_i_43_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.849 r  screenInteface/RGB_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           1.268     4.117    screenInteface/R4
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.124     4.241 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.323     4.563    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.124     4.687 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.900     5.588    screenInteface/Bint[3]
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514     4.855    screenInteface/CLK
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/C

Slack:                    inf
  Source:                 yRight_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.588ns  (logic 1.382ns (24.733%)  route 4.206ns (75.267%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[6]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[6]/Q
                         net (fo=12, routed)          1.383     2.008    screenInteface/RGB_reg[11]_i_12_0[6]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124     2.132 r  screenInteface/RGB[11]_i_43/O
                         net (fo=1, routed)           0.331     2.464    screenInteface/RGB[11]_i_43_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.849 r  screenInteface/RGB_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           1.268     4.117    screenInteface/R4
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.124     4.241 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.323     4.563    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.124     4.687 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.900     5.588    screenInteface/Bint[3]
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514     4.855    screenInteface/CLK
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/C

Slack:                    inf
  Source:                 yRight_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.558ns  (logic 1.382ns (24.863%)  route 4.176ns (75.137%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[6]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[6]/Q
                         net (fo=12, routed)          1.383     2.008    screenInteface/RGB_reg[11]_i_12_0[6]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124     2.132 r  screenInteface/RGB[11]_i_43/O
                         net (fo=1, routed)           0.331     2.464    screenInteface/RGB[11]_i_43_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.849 r  screenInteface/RGB_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           1.268     4.117    screenInteface/R4
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.124     4.241 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.323     4.563    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.124     4.687 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.871     5.558    screenInteface/Bint[3]
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514     4.855    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/C

Slack:                    inf
  Source:                 yRight_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.558ns  (logic 1.382ns (24.866%)  route 4.176ns (75.134%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[6]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[6]/Q
                         net (fo=12, routed)          1.383     2.008    screenInteface/RGB_reg[11]_i_12_0[6]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124     2.132 r  screenInteface/RGB[11]_i_43/O
                         net (fo=1, routed)           0.331     2.464    screenInteface/RGB[11]_i_43_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.849 r  screenInteface/RGB_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           1.268     4.117    screenInteface/R4
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.124     4.241 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.323     4.563    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.124     4.687 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.870     5.558    screenInteface/Bint[3]
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514     4.855    screenInteface/CLK
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 yRight_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.555ns  (logic 1.382ns (24.876%)  route 4.173ns (75.124%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[6]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[6]/Q
                         net (fo=12, routed)          1.383     2.008    screenInteface/RGB_reg[11]_i_12_0[6]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124     2.132 r  screenInteface/RGB[11]_i_43/O
                         net (fo=1, routed)           0.331     2.464    screenInteface/RGB[11]_i_43_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.849 r  screenInteface/RGB_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           1.268     4.117    screenInteface/R4
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.124     4.241 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.323     4.563    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.124     4.687 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.868     5.555    screenInteface/Bint[3]
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514     4.855    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/C

Slack:                    inf
  Source:                 yRight_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.553ns  (logic 1.382ns (24.886%)  route 4.171ns (75.114%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[6]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[6]/Q
                         net (fo=12, routed)          1.383     2.008    screenInteface/RGB_reg[11]_i_12_0[6]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124     2.132 r  screenInteface/RGB[11]_i_43/O
                         net (fo=1, routed)           0.331     2.464    screenInteface/RGB[11]_i_43_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.849 r  screenInteface/RGB_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           1.268     4.117    screenInteface/R4
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.124     4.241 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.323     4.563    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.124     4.687 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.866     5.553    screenInteface/Bint[3]
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514     4.855    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/C

Slack:                    inf
  Source:                 yRight_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.546ns  (logic 1.382ns (24.918%)  route 4.164ns (75.082%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[6]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[6]/Q
                         net (fo=12, routed)          1.383     2.008    screenInteface/RGB_reg[11]_i_12_0[6]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124     2.132 r  screenInteface/RGB[11]_i_43/O
                         net (fo=1, routed)           0.331     2.464    screenInteface/RGB[11]_i_43_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.849 r  screenInteface/RGB_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           1.268     4.117    screenInteface/R4
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.124     4.241 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.323     4.563    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.124     4.687 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.859     5.546    screenInteface/Bint[3]
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514     4.855    screenInteface/CLK
    SLICE_X1Y35          FDRE                                         r  screenInteface/RGB_reg[11]/C

Slack:                    inf
  Source:                 yRight_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.382ns (25.328%)  route 4.074ns (74.672%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          LDCE                         0.000     0.000 r  yRight_reg[6]/G
    SLICE_X6Y25          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[6]/Q
                         net (fo=12, routed)          1.383     2.008    screenInteface/RGB_reg[11]_i_12_0[6]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124     2.132 r  screenInteface/RGB[11]_i_43/O
                         net (fo=1, routed)           0.331     2.464    screenInteface/RGB[11]_i_43_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.849 r  screenInteface/RGB_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           1.268     4.117    screenInteface/R4
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.124     4.241 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.323     4.563    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.124     4.687 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.769     5.456    screenInteface/Bint[3]
    SLICE_X0Y31          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.509     4.850    screenInteface/CLK
    SLICE_X0Y31          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.222ns (34.047%)  route 0.430ns (65.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.430     0.652    rstSynchronizer/aux_reg[0]_0[0]
    SLICE_X0Y19          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.856     1.983    rstSynchronizer/CLK
    SLICE_X0Y19          FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 xBall_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.226ns (32.700%)  route 0.465ns (67.300%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  xBall_reg[3]/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  xBall_reg[3]/Q
                         net (fo=8, routed)           0.248     0.426    xBall[3]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.048     0.474 r  pulseGen.count[6]_i_1/O
                         net (fo=7, routed)           0.218     0.691    count
    SLICE_X4Y22          FDRE                                         r  pulseGen.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  pulseGen.count_reg[0]/C

Slack:                    inf
  Source:                 xBall_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.226ns (32.700%)  route 0.465ns (67.300%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  xBall_reg[3]/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  xBall_reg[3]/Q
                         net (fo=8, routed)           0.248     0.426    xBall[3]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.048     0.474 r  pulseGen.count[6]_i_1/O
                         net (fo=7, routed)           0.218     0.691    count
    SLICE_X4Y22          FDRE                                         r  pulseGen.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  pulseGen.count_reg[1]/C

Slack:                    inf
  Source:                 xBall_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.226ns (32.700%)  route 0.465ns (67.300%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  xBall_reg[3]/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  xBall_reg[3]/Q
                         net (fo=8, routed)           0.248     0.426    xBall[3]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.048     0.474 r  pulseGen.count[6]_i_1/O
                         net (fo=7, routed)           0.218     0.691    count
    SLICE_X4Y22          FDRE                                         r  pulseGen.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  pulseGen.count_reg[2]/C

Slack:                    inf
  Source:                 xBall_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.226ns (32.700%)  route 0.465ns (67.300%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  xBall_reg[3]/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  xBall_reg[3]/Q
                         net (fo=8, routed)           0.248     0.426    xBall[3]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.048     0.474 r  pulseGen.count[6]_i_1/O
                         net (fo=7, routed)           0.218     0.691    count
    SLICE_X4Y22          FDRE                                         r  pulseGen.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  pulseGen.count_reg[3]/C

Slack:                    inf
  Source:                 xBall_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mover_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.268ns (36.294%)  route 0.470ns (63.706%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  xBall_reg[3]/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  xBall_reg[3]/Q
                         net (fo=8, routed)           0.248     0.426    rstSynchronizer/pulseGen.count_reg[0]_0[3]
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.045     0.471 r  rstSynchronizer/mover_i_2/O
                         net (fo=1, routed)           0.223     0.693    rstSynchronizer/mover_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.738 r  rstSynchronizer/mover_i_1/O
                         net (fo=1, routed)           0.000     0.738    rstSynchronizer_n_2
    SLICE_X3Y22          FDRE                                         r  mover_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  mover_reg/C

Slack:                    inf
  Source:                 xBall_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.226ns (28.133%)  route 0.577ns (71.867%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  xBall_reg[3]/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  xBall_reg[3]/Q
                         net (fo=8, routed)           0.248     0.426    xBall[3]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.048     0.474 r  pulseGen.count[6]_i_1/O
                         net (fo=7, routed)           0.330     0.803    count
    SLICE_X3Y21          FDRE                                         r  pulseGen.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  pulseGen.count_reg[4]/C

Slack:                    inf
  Source:                 xBall_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.226ns (28.133%)  route 0.577ns (71.867%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  xBall_reg[3]/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  xBall_reg[3]/Q
                         net (fo=8, routed)           0.248     0.426    xBall[3]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.048     0.474 r  pulseGen.count[6]_i_1/O
                         net (fo=7, routed)           0.330     0.803    count
    SLICE_X3Y21          FDRE                                         r  pulseGen.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  pulseGen.count_reg[5]/C

Slack:                    inf
  Source:                 xBall_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.226ns (28.133%)  route 0.577ns (71.867%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  xBall_reg[3]/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  xBall_reg[3]/Q
                         net (fo=8, routed)           0.248     0.426    xBall[3]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.048     0.474 r  pulseGen.count[6]_i_1/O
                         net (fo=7, routed)           0.330     0.803    count
    SLICE_X3Y21          FDRE                                         r  pulseGen.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  pulseGen.count_reg[6]/C

Slack:                    inf
  Source:                 yBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.357ns (25.349%)  route 1.051ns (74.651%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          LDCE                         0.000     0.000 r  yBall_reg[0]/G
    SLICE_X7Y25          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yBall_reg[0]/Q
                         net (fo=13, routed)          0.291     0.449    screenInteface/Q[0]
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.045     0.494 f  screenInteface/RGB[11]_i_17/O
                         net (fo=1, routed)           0.162     0.657    screenInteface/RGB[11]_i_17_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.043     0.700 r  screenInteface/RGB[11]_i_6/O
                         net (fo=1, routed)           0.298     0.997    screenInteface/RGB[11]_i_6_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.111     1.108 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.300     1.408    screenInteface/Bint[3]
    SLICE_X0Y31          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.857     1.984    screenInteface/CLK
    SLICE_X0Y31          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/C





