// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_dense1_fix_Pipeline_Dense1_Loop211 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_0_address0,
        m_0_ce0,
        m_0_q0,
        m_0_address1,
        m_0_ce1,
        m_0_q1,
        num_V_768_out,
        num_V_768_out_ap_vld,
        grp_fu_1896_p_din0,
        grp_fu_1896_p_din1,
        grp_fu_1896_p_dout0,
        grp_fu_1896_p_ce,
        grp_fu_1872_p_din0,
        grp_fu_1872_p_din1,
        grp_fu_1872_p_dout0,
        grp_fu_1872_p_ce,
        grp_fu_1868_p_din0,
        grp_fu_1868_p_din1,
        grp_fu_1868_p_dout0,
        grp_fu_1868_p_ce,
        grp_fu_1876_p_din0,
        grp_fu_1876_p_din1,
        grp_fu_1876_p_dout0,
        grp_fu_1876_p_ce,
        grp_fu_1904_p_din0,
        grp_fu_1904_p_din1,
        grp_fu_1904_p_dout0,
        grp_fu_1904_p_ce,
        grp_fu_1912_p_din0,
        grp_fu_1912_p_din1,
        grp_fu_1912_p_dout0,
        grp_fu_1912_p_ce,
        grp_fu_1892_p_din0,
        grp_fu_1892_p_din1,
        grp_fu_1892_p_dout0,
        grp_fu_1892_p_ce,
        grp_fu_1880_p_din0,
        grp_fu_1880_p_din1,
        grp_fu_1880_p_dout0,
        grp_fu_1880_p_ce,
        grp_fu_1900_p_din0,
        grp_fu_1900_p_din1,
        grp_fu_1900_p_dout0,
        grp_fu_1900_p_ce,
        grp_fu_1884_p_din0,
        grp_fu_1884_p_din1,
        grp_fu_1884_p_dout0,
        grp_fu_1884_p_ce,
        grp_fu_1908_p_din0,
        grp_fu_1908_p_din1,
        grp_fu_1908_p_dout0,
        grp_fu_1908_p_ce,
        grp_fu_1888_p_din0,
        grp_fu_1888_p_din1,
        grp_fu_1888_p_dout0,
        grp_fu_1888_p_ce,
        grp_fu_1980_p_din0,
        grp_fu_1980_p_din1,
        grp_fu_1980_p_dout0,
        grp_fu_1980_p_ce,
        grp_fu_1916_p_din0,
        grp_fu_1916_p_din1,
        grp_fu_1916_p_dout0,
        grp_fu_1916_p_ce,
        grp_fu_1972_p_din0,
        grp_fu_1972_p_din1,
        grp_fu_1972_p_dout0,
        grp_fu_1972_p_ce,
        grp_fu_2004_p_din0,
        grp_fu_2004_p_din1,
        grp_fu_2004_p_dout0,
        grp_fu_2004_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] m_0_address0;
output   m_0_ce0;
input  [34:0] m_0_q0;
output  [7:0] m_0_address1;
output   m_0_ce1;
input  [34:0] m_0_q1;
output  [35:0] num_V_768_out;
output   num_V_768_out_ap_vld;
output  [19:0] grp_fu_1896_p_din0;
output  [34:0] grp_fu_1896_p_din1;
input  [54:0] grp_fu_1896_p_dout0;
output   grp_fu_1896_p_ce;
output  [17:0] grp_fu_1872_p_din0;
output  [34:0] grp_fu_1872_p_din1;
input  [52:0] grp_fu_1872_p_dout0;
output   grp_fu_1872_p_ce;
output  [19:0] grp_fu_1868_p_din0;
output  [34:0] grp_fu_1868_p_din1;
input  [53:0] grp_fu_1868_p_dout0;
output   grp_fu_1868_p_ce;
output  [18:0] grp_fu_1876_p_din0;
output  [34:0] grp_fu_1876_p_din1;
input  [53:0] grp_fu_1876_p_dout0;
output   grp_fu_1876_p_ce;
output  [19:0] grp_fu_1904_p_din0;
output  [34:0] grp_fu_1904_p_din1;
input  [54:0] grp_fu_1904_p_dout0;
output   grp_fu_1904_p_ce;
output  [19:0] grp_fu_1912_p_din0;
output  [34:0] grp_fu_1912_p_din1;
input  [54:0] grp_fu_1912_p_dout0;
output   grp_fu_1912_p_ce;
output  [17:0] grp_fu_1892_p_din0;
output  [34:0] grp_fu_1892_p_din1;
input  [52:0] grp_fu_1892_p_dout0;
output   grp_fu_1892_p_ce;
output  [18:0] grp_fu_1880_p_din0;
output  [34:0] grp_fu_1880_p_din1;
input  [53:0] grp_fu_1880_p_dout0;
output   grp_fu_1880_p_ce;
output  [17:0] grp_fu_1900_p_din0;
output  [34:0] grp_fu_1900_p_din1;
input  [52:0] grp_fu_1900_p_dout0;
output   grp_fu_1900_p_ce;
output  [18:0] grp_fu_1884_p_din0;
output  [34:0] grp_fu_1884_p_din1;
input  [53:0] grp_fu_1884_p_dout0;
output   grp_fu_1884_p_ce;
output  [17:0] grp_fu_1908_p_din0;
output  [34:0] grp_fu_1908_p_din1;
input  [52:0] grp_fu_1908_p_dout0;
output   grp_fu_1908_p_ce;
output  [18:0] grp_fu_1888_p_din0;
output  [34:0] grp_fu_1888_p_din1;
input  [53:0] grp_fu_1888_p_dout0;
output   grp_fu_1888_p_ce;
output  [19:0] grp_fu_1980_p_din0;
output  [34:0] grp_fu_1980_p_din1;
input  [54:0] grp_fu_1980_p_dout0;
output   grp_fu_1980_p_ce;
output  [18:0] grp_fu_1916_p_din0;
output  [34:0] grp_fu_1916_p_din1;
input  [53:0] grp_fu_1916_p_dout0;
output   grp_fu_1916_p_ce;
output  [18:0] grp_fu_1972_p_din0;
output  [34:0] grp_fu_1972_p_din1;
input  [53:0] grp_fu_1972_p_dout0;
output   grp_fu_1972_p_ce;
output  [18:0] grp_fu_2004_p_din0;
output  [34:0] grp_fu_2004_p_din1;
input  [53:0] grp_fu_2004_p_dout0;
output   grp_fu_2004_p_ce;

reg ap_idle;
reg[7:0] m_0_address0;
reg m_0_ce0;
reg[7:0] m_0_address1;
reg m_0_ce1;
reg num_V_768_out_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln285_reg_2125;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire   [3:0] firstDense_f_V_7_0_address0;
reg    firstDense_f_V_7_0_ce0;
wire   [19:0] firstDense_f_V_7_0_q0;
wire   [3:0] firstDense_f_V_7_1_address0;
reg    firstDense_f_V_7_1_ce0;
wire   [17:0] firstDense_f_V_7_1_q0;
wire   [3:0] firstDense_f_V_7_2_address0;
reg    firstDense_f_V_7_2_ce0;
wire   [18:0] firstDense_f_V_7_2_q0;
wire   [3:0] firstDense_f_V_7_3_address0;
reg    firstDense_f_V_7_3_ce0;
wire   [18:0] firstDense_f_V_7_3_q0;
wire   [3:0] firstDense_f_V_7_4_address0;
reg    firstDense_f_V_7_4_ce0;
wire   [19:0] firstDense_f_V_7_4_q0;
wire   [3:0] firstDense_f_V_7_5_address0;
reg    firstDense_f_V_7_5_ce0;
wire   [19:0] firstDense_f_V_7_5_q0;
wire   [3:0] firstDense_f_V_7_6_address0;
reg    firstDense_f_V_7_6_ce0;
wire   [17:0] firstDense_f_V_7_6_q0;
wire   [3:0] firstDense_f_V_7_7_address0;
reg    firstDense_f_V_7_7_ce0;
wire   [18:0] firstDense_f_V_7_7_q0;
wire   [3:0] firstDense_f_V_7_8_address0;
reg    firstDense_f_V_7_8_ce0;
wire   [17:0] firstDense_f_V_7_8_q0;
wire   [3:0] firstDense_f_V_7_9_address0;
reg    firstDense_f_V_7_9_ce0;
wire   [18:0] firstDense_f_V_7_9_q0;
wire   [3:0] firstDense_f_V_7_10_address0;
reg    firstDense_f_V_7_10_ce0;
wire   [17:0] firstDense_f_V_7_10_q0;
wire   [3:0] firstDense_f_V_7_11_address0;
reg    firstDense_f_V_7_11_ce0;
wire   [18:0] firstDense_f_V_7_11_q0;
wire   [3:0] firstDense_f_V_7_12_address0;
reg    firstDense_f_V_7_12_ce0;
wire   [19:0] firstDense_f_V_7_12_q0;
wire   [3:0] firstDense_f_V_7_13_address0;
reg    firstDense_f_V_7_13_ce0;
wire   [18:0] firstDense_f_V_7_13_q0;
wire   [3:0] firstDense_f_V_7_14_address0;
reg    firstDense_f_V_7_14_ce0;
wire   [18:0] firstDense_f_V_7_14_q0;
wire   [3:0] firstDense_f_V_7_15_address0;
reg    firstDense_f_V_7_15_ce0;
wire   [18:0] firstDense_f_V_7_15_q0;
reg   [34:0] reg_482;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [34:0] reg_486;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln285_fu_503_p2;
wire   [7:0] tmp_139_fu_535_p3;
reg   [7:0] tmp_139_reg_2129;
reg   [19:0] aux2_V_reg_2247;
reg   [17:0] aux2_V_198_reg_2252;
reg   [18:0] aux2_V_199_reg_2257;
reg   [18:0] aux2_V_200_reg_2262;
reg   [19:0] aux2_V_201_reg_2267;
reg   [19:0] aux2_V_202_reg_2272;
reg   [17:0] aux2_V_203_reg_2277;
reg   [18:0] aux2_V_204_reg_2282;
reg   [17:0] aux2_V_205_reg_2287;
reg   [18:0] aux2_V_206_reg_2292;
reg   [17:0] aux2_V_207_reg_2297;
reg   [18:0] aux2_V_208_reg_2302;
reg   [19:0] aux2_V_209_reg_2307;
reg   [18:0] aux2_V_210_reg_2312;
reg   [18:0] aux2_V_211_reg_2317;
reg   [18:0] aux2_V_212_reg_2322;
wire   [54:0] zext_ln1168_113_fu_624_p1;
wire  signed [54:0] sext_ln1171_125_fu_628_p1;
wire   [52:0] zext_ln1168_114_fu_637_p1;
wire  signed [52:0] sext_ln1171_126_fu_641_p1;
reg   [54:0] r_V_reg_2367;
wire   [17:0] trunc_ln727_fu_678_p1;
reg   [17:0] trunc_ln727_reg_2372;
reg  signed [52:0] r_V_630_reg_2377;
wire   [17:0] trunc_ln727_209_fu_682_p1;
reg   [17:0] trunc_ln727_209_reg_2383;
wire   [53:0] zext_ln1168_115_fu_686_p1;
wire  signed [53:0] sext_ln1171_127_fu_690_p1;
wire   [53:0] zext_ln1168_116_fu_699_p1;
wire  signed [53:0] sext_ln1171_128_fu_703_p1;
wire   [35:0] num_V_405_fu_803_p2;
reg   [35:0] num_V_405_reg_2418;
wire   [0:0] r_198_fu_809_p2;
reg   [0:0] r_198_reg_2423;
reg  signed [53:0] r_V_631_reg_2428;
wire   [17:0] trunc_ln727_210_fu_814_p1;
reg   [17:0] trunc_ln727_210_reg_2434;
reg  signed [53:0] r_V_632_reg_2439;
wire   [17:0] trunc_ln727_211_fu_818_p1;
reg   [17:0] trunc_ln727_211_reg_2445;
wire   [54:0] zext_ln1168_117_fu_822_p1;
wire  signed [54:0] sext_ln1171_129_fu_826_p1;
wire   [54:0] zext_ln1168_118_fu_835_p1;
wire  signed [54:0] sext_ln1171_130_fu_839_p1;
wire   [35:0] num_V_407_fu_932_p2;
reg   [35:0] num_V_407_reg_2480;
wire   [0:0] r_199_fu_938_p2;
reg   [0:0] r_199_reg_2485;
wire   [0:0] r_200_fu_943_p2;
reg   [0:0] r_200_reg_2490;
reg   [54:0] r_V_633_reg_2495;
wire   [17:0] trunc_ln727_212_fu_948_p1;
reg   [17:0] trunc_ln727_212_reg_2500;
reg   [54:0] r_V_634_reg_2505;
wire   [17:0] trunc_ln727_213_fu_952_p1;
reg   [17:0] trunc_ln727_213_reg_2510;
wire   [52:0] zext_ln1168_119_fu_956_p1;
wire  signed [52:0] sext_ln1171_131_fu_960_p1;
wire   [53:0] zext_ln1168_120_fu_969_p1;
wire  signed [53:0] sext_ln1171_132_fu_973_p1;
wire   [35:0] num_V_409_fu_1066_p2;
reg   [35:0] num_V_409_reg_2545;
wire   [0:0] r_201_fu_1072_p2;
reg   [0:0] r_201_reg_2550;
wire   [0:0] r_202_fu_1077_p2;
reg   [0:0] r_202_reg_2555;
reg  signed [52:0] r_V_635_reg_2560;
wire   [17:0] trunc_ln727_214_fu_1082_p1;
reg   [17:0] trunc_ln727_214_reg_2566;
reg  signed [53:0] r_V_636_reg_2571;
wire   [17:0] trunc_ln727_215_fu_1086_p1;
reg   [17:0] trunc_ln727_215_reg_2577;
wire   [52:0] zext_ln1168_121_fu_1090_p1;
wire  signed [52:0] sext_ln1171_133_fu_1094_p1;
wire   [53:0] zext_ln1168_122_fu_1103_p1;
wire  signed [53:0] sext_ln1171_134_fu_1107_p1;
wire   [35:0] num_V_411_fu_1200_p2;
reg   [35:0] num_V_411_reg_2612;
wire   [0:0] r_203_fu_1206_p2;
reg   [0:0] r_203_reg_2617;
wire   [0:0] r_204_fu_1211_p2;
reg   [0:0] r_204_reg_2622;
reg  signed [52:0] r_V_637_reg_2627;
wire   [17:0] trunc_ln727_216_fu_1216_p1;
reg   [17:0] trunc_ln727_216_reg_2633;
reg  signed [53:0] r_V_638_reg_2638;
wire   [17:0] trunc_ln727_217_fu_1220_p1;
reg   [17:0] trunc_ln727_217_reg_2644;
wire   [52:0] zext_ln1168_123_fu_1224_p1;
wire  signed [52:0] sext_ln1171_135_fu_1228_p1;
wire   [53:0] zext_ln1168_124_fu_1237_p1;
wire  signed [53:0] sext_ln1171_136_fu_1241_p1;
wire   [35:0] num_V_413_fu_1303_p2;
reg   [35:0] num_V_413_reg_2669;
wire   [0:0] r_205_fu_1309_p2;
reg   [0:0] r_205_reg_2674;
wire   [0:0] r_206_fu_1314_p2;
reg   [0:0] r_206_reg_2679;
reg  signed [52:0] r_V_639_reg_2684;
wire   [17:0] trunc_ln727_218_fu_1319_p1;
reg   [17:0] trunc_ln727_218_reg_2690;
reg  signed [53:0] r_V_640_reg_2695;
wire   [17:0] trunc_ln727_219_fu_1323_p1;
reg   [17:0] trunc_ln727_219_reg_2701;
wire   [54:0] zext_ln1168_125_fu_1327_p1;
wire  signed [54:0] sext_ln1171_137_fu_1331_p1;
wire   [53:0] zext_ln1168_126_fu_1340_p1;
wire  signed [53:0] sext_ln1171_138_fu_1344_p1;
wire   [35:0] num_V_415_fu_1406_p2;
reg   [35:0] num_V_415_reg_2726;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] r_207_fu_1412_p2;
reg   [0:0] r_207_reg_2731;
wire   [0:0] r_208_fu_1417_p2;
reg   [0:0] r_208_reg_2736;
reg   [54:0] r_V_641_reg_2741;
wire   [17:0] trunc_ln727_220_fu_1422_p1;
reg   [17:0] trunc_ln727_220_reg_2746;
reg  signed [53:0] r_V_642_reg_2751;
wire   [17:0] trunc_ln727_221_fu_1426_p1;
reg   [17:0] trunc_ln727_221_reg_2757;
wire   [53:0] zext_ln1168_127_fu_1430_p1;
wire  signed [53:0] sext_ln1171_139_fu_1434_p1;
wire   [53:0] zext_ln1168_128_fu_1443_p1;
wire  signed [53:0] sext_ln1171_140_fu_1447_p1;
wire   [35:0] num_V_417_fu_1512_p2;
reg   [35:0] num_V_417_reg_2782;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] r_209_fu_1518_p2;
reg   [0:0] r_209_reg_2787;
wire   [0:0] r_210_fu_1523_p2;
reg   [0:0] r_210_reg_2792;
reg  signed [53:0] r_V_643_reg_2797;
wire   [17:0] trunc_ln727_222_fu_1528_p1;
reg   [17:0] trunc_ln727_222_reg_2803;
reg  signed [53:0] r_V_644_reg_2808;
wire   [17:0] trunc_ln727_223_fu_1532_p1;
reg   [17:0] trunc_ln727_223_reg_2814;
wire   [35:0] num_V_419_fu_1592_p2;
reg   [35:0] num_V_419_reg_2819;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [0:0] r_211_fu_1598_p2;
reg   [0:0] r_211_reg_2824;
wire   [0:0] r_212_fu_1603_p2;
reg   [0:0] r_212_reg_2829;
wire   [35:0] num_V_421_fu_1664_p2;
reg   [35:0] num_V_421_reg_2834;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [35:0] num_V_423_fu_1726_p2;
reg   [35:0] num_V_423_reg_2839;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [35:0] num_V_425_fu_1788_p2;
reg   [35:0] num_V_425_reg_2844;
wire    ap_block_pp0_stage14_11001;
wire   [35:0] num_V_427_fu_1850_p2;
reg   [35:0] num_V_427_reg_2849;
wire   [35:0] num_V_429_fu_1909_p2;
reg   [35:0] num_V_429_reg_2854;
wire   [35:0] num_V_431_fu_1971_p2;
reg   [35:0] num_V_431_reg_2859;
wire   [35:0] num_V_433_fu_2033_p2;
reg   [35:0] num_V_433_reg_2864;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln289_fu_543_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_140_fu_554_p3;
wire   [63:0] i_11_cast_fu_515_p1;
wire   [63:0] tmp_141_fu_573_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_142_fu_587_p3;
wire   [63:0] tmp_143_fu_601_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_144_fu_615_p3;
wire   [63:0] tmp_145_fu_655_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_146_fu_669_p3;
wire   [63:0] tmp_147_fu_720_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_148_fu_734_p3;
wire   [63:0] tmp_149_fu_853_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_150_fu_867_p3;
wire   [63:0] tmp_151_fu_987_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_152_fu_1001_p3;
wire   [63:0] tmp_153_fu_1121_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_154_fu_1135_p3;
reg   [35:0] lhs_fu_122;
wire   [35:0] num_V_fu_2095_p2;
reg   [35:0] ap_sig_allocacmp_lhs_load_14;
wire    ap_loop_init;
reg   [3:0] i_11_fu_126;
reg   [3:0] ap_sig_allocacmp_i;
wire   [3:0] add_ln285_fu_509_p2;
wire    ap_block_pp0_stage4_01001;
wire   [7:0] or_ln289_105_fu_548_p2;
wire   [7:0] or_ln289_106_fu_568_p2;
wire   [7:0] or_ln289_107_fu_582_p2;
wire   [7:0] or_ln289_108_fu_596_p2;
wire   [7:0] or_ln289_109_fu_610_p2;
wire   [7:0] or_ln289_110_fu_650_p2;
wire   [7:0] or_ln289_111_fu_664_p2;
wire   [7:0] or_ln289_112_fu_715_p2;
wire   [7:0] or_ln289_113_fu_729_p2;
wire   [54:0] lhs_405_fu_743_p3;
wire   [54:0] ret_V_fu_751_p2;
wire   [0:0] p_Result_s_fu_766_p3;
wire   [0:0] r_fu_782_p2;
wire   [0:0] or_ln412_112_fu_787_p2;
wire   [0:0] p_Result_637_fu_774_p3;
wire   [0:0] and_ln412_127_fu_793_p2;
wire   [35:0] num_V_404_fu_756_p4;
wire   [35:0] zext_ln415_112_fu_799_p1;
wire   [7:0] or_ln289_114_fu_848_p2;
wire   [7:0] or_ln289_115_fu_862_p2;
wire   [54:0] lhs_407_fu_876_p3;
wire  signed [54:0] sext_ln1245_88_fu_883_p1;
wire   [54:0] ret_V_196_fu_886_p2;
wire   [0:0] p_Result_608_fu_902_p3;
wire   [0:0] or_ln412_113_fu_917_p2;
wire   [0:0] p_Result_638_fu_910_p3;
wire   [0:0] and_ln412_128_fu_922_p2;
wire   [35:0] num_V_406_fu_892_p4;
wire   [35:0] zext_ln415_113_fu_928_p1;
wire   [7:0] or_ln289_116_fu_982_p2;
wire   [7:0] or_ln289_117_fu_996_p2;
wire   [54:0] lhs_409_fu_1010_p3;
wire  signed [54:0] sext_ln1245_89_fu_1017_p1;
wire   [54:0] ret_V_197_fu_1020_p2;
wire   [0:0] p_Result_610_fu_1036_p3;
wire   [0:0] or_ln412_114_fu_1051_p2;
wire   [0:0] p_Result_639_fu_1044_p3;
wire   [0:0] and_ln412_129_fu_1056_p2;
wire   [35:0] num_V_408_fu_1026_p4;
wire   [35:0] zext_ln415_114_fu_1062_p1;
wire   [7:0] or_ln289_118_fu_1116_p2;
wire   [7:0] or_ln289_119_fu_1130_p2;
wire   [54:0] lhs_411_fu_1144_p3;
wire  signed [54:0] sext_ln1245_90_fu_1151_p1;
wire   [54:0] ret_V_198_fu_1154_p2;
wire   [0:0] p_Result_612_fu_1170_p3;
wire   [0:0] or_ln412_115_fu_1185_p2;
wire   [0:0] p_Result_640_fu_1178_p3;
wire   [0:0] and_ln412_130_fu_1190_p2;
wire   [35:0] num_V_410_fu_1160_p4;
wire   [35:0] zext_ln415_115_fu_1196_p1;
wire    ap_block_pp0_stage8;
wire   [54:0] lhs_413_fu_1250_p3;
wire   [54:0] ret_V_199_fu_1257_p2;
wire   [0:0] p_Result_614_fu_1272_p3;
wire   [0:0] or_ln412_116_fu_1288_p2;
wire   [0:0] p_Result_641_fu_1280_p3;
wire   [0:0] and_ln412_131_fu_1293_p2;
wire   [35:0] num_V_412_fu_1262_p4;
wire   [35:0] zext_ln415_116_fu_1299_p1;
wire    ap_block_pp0_stage9;
wire   [54:0] lhs_415_fu_1353_p3;
wire   [54:0] ret_V_200_fu_1360_p2;
wire   [0:0] p_Result_616_fu_1375_p3;
wire   [0:0] or_ln412_117_fu_1391_p2;
wire   [0:0] p_Result_642_fu_1383_p3;
wire   [0:0] and_ln412_132_fu_1396_p2;
wire   [35:0] num_V_414_fu_1365_p4;
wire   [35:0] zext_ln415_117_fu_1402_p1;
wire    ap_block_pp0_stage10;
wire   [54:0] lhs_417_fu_1456_p3;
wire  signed [54:0] sext_ln1245_91_fu_1463_p1;
wire   [54:0] ret_V_201_fu_1466_p2;
wire   [0:0] p_Result_618_fu_1482_p3;
wire   [0:0] or_ln412_118_fu_1497_p2;
wire   [0:0] p_Result_643_fu_1490_p3;
wire   [0:0] and_ln412_133_fu_1502_p2;
wire   [35:0] num_V_416_fu_1472_p4;
wire   [35:0] zext_ln415_118_fu_1508_p1;
wire    ap_block_pp0_stage11;
wire   [54:0] lhs_419_fu_1536_p3;
wire  signed [54:0] sext_ln1245_92_fu_1543_p1;
wire   [54:0] ret_V_202_fu_1546_p2;
wire   [0:0] p_Result_620_fu_1562_p3;
wire   [0:0] or_ln412_119_fu_1577_p2;
wire   [0:0] p_Result_644_fu_1570_p3;
wire   [0:0] and_ln412_134_fu_1582_p2;
wire   [35:0] num_V_418_fu_1552_p4;
wire   [35:0] zext_ln415_119_fu_1588_p1;
wire    ap_block_pp0_stage12;
wire   [54:0] lhs_421_fu_1608_p3;
wire  signed [54:0] sext_ln1245_93_fu_1615_p1;
wire   [54:0] ret_V_203_fu_1618_p2;
wire   [0:0] p_Result_622_fu_1634_p3;
wire   [0:0] or_ln412_120_fu_1649_p2;
wire   [0:0] p_Result_645_fu_1642_p3;
wire   [0:0] and_ln412_135_fu_1654_p2;
wire   [35:0] num_V_420_fu_1624_p4;
wire   [35:0] zext_ln415_120_fu_1660_p1;
wire    ap_block_pp0_stage13;
wire   [54:0] lhs_423_fu_1670_p3;
wire  signed [54:0] sext_ln1245_94_fu_1677_p1;
wire   [54:0] ret_V_204_fu_1680_p2;
wire   [0:0] p_Result_624_fu_1696_p3;
wire   [0:0] or_ln412_121_fu_1711_p2;
wire   [0:0] p_Result_646_fu_1704_p3;
wire   [0:0] and_ln412_136_fu_1716_p2;
wire   [35:0] num_V_422_fu_1686_p4;
wire   [35:0] zext_ln415_121_fu_1722_p1;
wire    ap_block_pp0_stage14;
wire   [54:0] lhs_425_fu_1732_p3;
wire  signed [54:0] sext_ln1245_95_fu_1739_p1;
wire   [54:0] ret_V_205_fu_1742_p2;
wire   [0:0] p_Result_626_fu_1758_p3;
wire   [0:0] or_ln412_122_fu_1773_p2;
wire   [0:0] p_Result_647_fu_1766_p3;
wire   [0:0] and_ln412_137_fu_1778_p2;
wire   [35:0] num_V_424_fu_1748_p4;
wire   [35:0] zext_ln415_122_fu_1784_p1;
wire   [54:0] lhs_427_fu_1794_p3;
wire  signed [54:0] sext_ln1245_96_fu_1801_p1;
wire   [54:0] ret_V_206_fu_1804_p2;
wire   [0:0] p_Result_628_fu_1820_p3;
wire   [0:0] or_ln412_123_fu_1835_p2;
wire   [0:0] p_Result_648_fu_1828_p3;
wire   [0:0] and_ln412_138_fu_1840_p2;
wire   [35:0] num_V_426_fu_1810_p4;
wire   [35:0] zext_ln415_123_fu_1846_p1;
wire   [54:0] lhs_429_fu_1856_p3;
wire   [54:0] ret_V_207_fu_1863_p2;
wire   [0:0] p_Result_630_fu_1878_p3;
wire   [0:0] or_ln412_124_fu_1894_p2;
wire   [0:0] p_Result_649_fu_1886_p3;
wire   [0:0] and_ln412_139_fu_1899_p2;
wire   [35:0] num_V_428_fu_1868_p4;
wire   [35:0] zext_ln415_124_fu_1905_p1;
wire   [54:0] lhs_431_fu_1915_p3;
wire  signed [54:0] sext_ln1245_97_fu_1922_p1;
wire   [54:0] ret_V_208_fu_1925_p2;
wire   [0:0] p_Result_632_fu_1941_p3;
wire   [0:0] or_ln412_125_fu_1956_p2;
wire   [0:0] p_Result_650_fu_1949_p3;
wire   [0:0] and_ln412_140_fu_1961_p2;
wire   [35:0] num_V_430_fu_1931_p4;
wire   [35:0] zext_ln415_125_fu_1967_p1;
wire   [54:0] lhs_433_fu_1977_p3;
wire  signed [54:0] sext_ln1245_98_fu_1984_p1;
wire   [54:0] ret_V_209_fu_1987_p2;
wire   [0:0] p_Result_634_fu_2003_p3;
wire   [0:0] or_ln412_126_fu_2018_p2;
wire   [0:0] p_Result_651_fu_2011_p3;
wire   [0:0] and_ln412_141_fu_2023_p2;
wire   [35:0] num_V_432_fu_1993_p4;
wire   [35:0] zext_ln415_126_fu_2029_p1;
wire   [54:0] lhs_435_fu_2039_p3;
wire  signed [54:0] sext_ln1245_99_fu_2046_p1;
wire   [54:0] ret_V_210_fu_2049_p2;
wire   [0:0] p_Result_636_fu_2065_p3;
wire   [0:0] or_ln412_127_fu_2080_p2;
wire   [0:0] p_Result_652_fu_2073_p3;
wire   [0:0] and_ln412_142_fu_2085_p2;
wire   [35:0] num_V_434_fu_2055_p4;
wire   [35:0] zext_ln415_127_fu_2091_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_0 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_0_address0),
    .ce0(firstDense_f_V_7_0_ce0),
    .q0(firstDense_f_V_7_0_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_1 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_1_address0),
    .ce0(firstDense_f_V_7_1_ce0),
    .q0(firstDense_f_V_7_1_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_2 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_2_address0),
    .ce0(firstDense_f_V_7_2_ce0),
    .q0(firstDense_f_V_7_2_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_3 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_3_address0),
    .ce0(firstDense_f_V_7_3_ce0),
    .q0(firstDense_f_V_7_3_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_4 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_4_address0),
    .ce0(firstDense_f_V_7_4_ce0),
    .q0(firstDense_f_V_7_4_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_5 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_5_address0),
    .ce0(firstDense_f_V_7_5_ce0),
    .q0(firstDense_f_V_7_5_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_6 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_6_address0),
    .ce0(firstDense_f_V_7_6_ce0),
    .q0(firstDense_f_V_7_6_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_7 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_7_address0),
    .ce0(firstDense_f_V_7_7_ce0),
    .q0(firstDense_f_V_7_7_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_8 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_8_address0),
    .ce0(firstDense_f_V_7_8_ce0),
    .q0(firstDense_f_V_7_8_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_9 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_9_address0),
    .ce0(firstDense_f_V_7_9_ce0),
    .q0(firstDense_f_V_7_9_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_10 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_10_address0),
    .ce0(firstDense_f_V_7_10_ce0),
    .q0(firstDense_f_V_7_10_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_11 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_11_address0),
    .ce0(firstDense_f_V_7_11_ce0),
    .q0(firstDense_f_V_7_11_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_12 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_12_address0),
    .ce0(firstDense_f_V_7_12_ce0),
    .q0(firstDense_f_V_7_12_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_13 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_13_address0),
    .ce0(firstDense_f_V_7_13_ce0),
    .q0(firstDense_f_V_7_13_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_14 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_14_address0),
    .ce0(firstDense_f_V_7_14_ce0),
    .q0(firstDense_f_V_7_14_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop211_firstDense_f_V_7_15 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_7_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_7_15_address0),
    .ce0(firstDense_f_V_7_15_ce0),
    .q0(firstDense_f_V_7_15_q0)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_503_p2 == 1'd0))) begin
            i_11_fu_126 <= add_ln285_fu_509_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_11_fu_126 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_fu_122 <= 36'd603623;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        lhs_fu_122 <= num_V_fu_2095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        aux2_V_198_reg_2252 <= firstDense_f_V_7_1_q0;
        aux2_V_199_reg_2257 <= firstDense_f_V_7_2_q0;
        aux2_V_200_reg_2262 <= firstDense_f_V_7_3_q0;
        aux2_V_201_reg_2267 <= firstDense_f_V_7_4_q0;
        aux2_V_202_reg_2272 <= firstDense_f_V_7_5_q0;
        aux2_V_203_reg_2277 <= firstDense_f_V_7_6_q0;
        aux2_V_204_reg_2282 <= firstDense_f_V_7_7_q0;
        aux2_V_205_reg_2287 <= firstDense_f_V_7_8_q0;
        aux2_V_206_reg_2292 <= firstDense_f_V_7_9_q0;
        aux2_V_207_reg_2297 <= firstDense_f_V_7_10_q0;
        aux2_V_208_reg_2302 <= firstDense_f_V_7_11_q0;
        aux2_V_209_reg_2307 <= firstDense_f_V_7_12_q0;
        aux2_V_210_reg_2312 <= firstDense_f_V_7_13_q0;
        aux2_V_211_reg_2317 <= firstDense_f_V_7_14_q0;
        aux2_V_212_reg_2322 <= firstDense_f_V_7_15_q0;
        aux2_V_reg_2247 <= firstDense_f_V_7_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_2125 <= icmp_ln285_fu_503_p2;
        num_V_427_reg_2849 <= num_V_427_fu_1850_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_405_reg_2418 <= num_V_405_fu_803_p2;
        r_198_reg_2423 <= r_198_fu_809_p2;
        r_V_631_reg_2428 <= grp_fu_1868_p_dout0;
        r_V_632_reg_2439 <= grp_fu_1876_p_dout0;
        trunc_ln727_210_reg_2434 <= trunc_ln727_210_fu_814_p1;
        trunc_ln727_211_reg_2445 <= trunc_ln727_211_fu_818_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        num_V_407_reg_2480 <= num_V_407_fu_932_p2;
        r_199_reg_2485 <= r_199_fu_938_p2;
        r_200_reg_2490 <= r_200_fu_943_p2;
        r_V_633_reg_2495 <= grp_fu_1904_p_dout0;
        r_V_634_reg_2505 <= grp_fu_1912_p_dout0;
        trunc_ln727_212_reg_2500 <= trunc_ln727_212_fu_948_p1;
        trunc_ln727_213_reg_2510 <= trunc_ln727_213_fu_952_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        num_V_409_reg_2545 <= num_V_409_fu_1066_p2;
        r_201_reg_2550 <= r_201_fu_1072_p2;
        r_202_reg_2555 <= r_202_fu_1077_p2;
        r_V_635_reg_2560 <= grp_fu_1892_p_dout0;
        r_V_636_reg_2571 <= grp_fu_1880_p_dout0;
        trunc_ln727_214_reg_2566 <= trunc_ln727_214_fu_1082_p1;
        trunc_ln727_215_reg_2577 <= trunc_ln727_215_fu_1086_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        num_V_411_reg_2612 <= num_V_411_fu_1200_p2;
        r_203_reg_2617 <= r_203_fu_1206_p2;
        r_204_reg_2622 <= r_204_fu_1211_p2;
        r_V_637_reg_2627 <= grp_fu_1900_p_dout0;
        r_V_638_reg_2638 <= grp_fu_1884_p_dout0;
        trunc_ln727_216_reg_2633 <= trunc_ln727_216_fu_1216_p1;
        trunc_ln727_217_reg_2644 <= trunc_ln727_217_fu_1220_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        num_V_413_reg_2669 <= num_V_413_fu_1303_p2;
        r_205_reg_2674 <= r_205_fu_1309_p2;
        r_206_reg_2679 <= r_206_fu_1314_p2;
        r_V_639_reg_2684 <= grp_fu_1908_p_dout0;
        r_V_640_reg_2695 <= grp_fu_1888_p_dout0;
        trunc_ln727_218_reg_2690 <= trunc_ln727_218_fu_1319_p1;
        trunc_ln727_219_reg_2701 <= trunc_ln727_219_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        num_V_415_reg_2726 <= num_V_415_fu_1406_p2;
        r_207_reg_2731 <= r_207_fu_1412_p2;
        r_208_reg_2736 <= r_208_fu_1417_p2;
        r_V_641_reg_2741 <= grp_fu_1980_p_dout0;
        r_V_642_reg_2751 <= grp_fu_1916_p_dout0;
        trunc_ln727_220_reg_2746 <= trunc_ln727_220_fu_1422_p1;
        trunc_ln727_221_reg_2757 <= trunc_ln727_221_fu_1426_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        num_V_417_reg_2782 <= num_V_417_fu_1512_p2;
        r_209_reg_2787 <= r_209_fu_1518_p2;
        r_210_reg_2792 <= r_210_fu_1523_p2;
        r_V_643_reg_2797 <= grp_fu_1972_p_dout0;
        r_V_644_reg_2808 <= grp_fu_2004_p_dout0;
        trunc_ln727_222_reg_2803 <= trunc_ln727_222_fu_1528_p1;
        trunc_ln727_223_reg_2814 <= trunc_ln727_223_fu_1532_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        num_V_419_reg_2819 <= num_V_419_fu_1592_p2;
        r_211_reg_2824 <= r_211_fu_1598_p2;
        r_212_reg_2829 <= r_212_fu_1603_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        num_V_421_reg_2834 <= num_V_421_fu_1664_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        num_V_423_reg_2839 <= num_V_423_fu_1726_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        num_V_425_reg_2844 <= num_V_425_fu_1788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_V_429_reg_2854 <= num_V_429_fu_1909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        num_V_431_reg_2859 <= num_V_431_fu_1971_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        num_V_433_reg_2864 <= num_V_433_fu_2033_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        r_V_630_reg_2377 <= grp_fu_1872_p_dout0;
        r_V_reg_2367 <= grp_fu_1896_p_dout0;
        trunc_ln727_209_reg_2383 <= trunc_ln727_209_fu_682_p1;
        trunc_ln727_reg_2372 <= trunc_ln727_fu_678_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln285_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_482 <= m_0_q1;
        reg_486 <= m_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_503_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_139_reg_2129[7 : 4] <= tmp_139_fu_535_p3[7 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2125 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 4'd0;
    end else begin
        ap_sig_allocacmp_i = i_11_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_lhs_load_14 = num_V_fu_2095_p2;
    end else begin
        ap_sig_allocacmp_lhs_load_14 = lhs_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_0_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_10_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_11_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_12_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_13_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_14_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_15_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_1_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_2_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_3_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_4_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_5_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_6_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_7_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_8_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_7_9_ce0 = 1'b1;
    end else begin
        firstDense_f_V_7_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address0 = tmp_154_fu_1135_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address0 = tmp_152_fu_1001_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address0 = tmp_150_fu_867_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address0 = tmp_148_fu_734_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address0 = tmp_146_fu_669_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address0 = tmp_144_fu_615_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address0 = tmp_142_fu_587_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address0 = tmp_140_fu_554_p3;
        end else begin
            m_0_address0 = 'bx;
        end
    end else begin
        m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address1 = tmp_153_fu_1121_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address1 = tmp_151_fu_987_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address1 = tmp_149_fu_853_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address1 = tmp_147_fu_720_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address1 = tmp_145_fu_655_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address1 = tmp_143_fu_601_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address1 = tmp_141_fu_573_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address1 = zext_ln289_fu_543_p1;
        end else begin
            m_0_address1 = 'bx;
        end
    end else begin
        m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce0 = 1'b1;
    end else begin
        m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce1 = 1'b1;
    end else begin
        m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2125 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_768_out_ap_vld = 1'b1;
    end else begin
        num_V_768_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_509_p2 = (ap_sig_allocacmp_i + 4'd1);

assign and_ln412_127_fu_793_p2 = (p_Result_637_fu_774_p3 & or_ln412_112_fu_787_p2);

assign and_ln412_128_fu_922_p2 = (p_Result_638_fu_910_p3 & or_ln412_113_fu_917_p2);

assign and_ln412_129_fu_1056_p2 = (p_Result_639_fu_1044_p3 & or_ln412_114_fu_1051_p2);

assign and_ln412_130_fu_1190_p2 = (p_Result_640_fu_1178_p3 & or_ln412_115_fu_1185_p2);

assign and_ln412_131_fu_1293_p2 = (p_Result_641_fu_1280_p3 & or_ln412_116_fu_1288_p2);

assign and_ln412_132_fu_1396_p2 = (p_Result_642_fu_1383_p3 & or_ln412_117_fu_1391_p2);

assign and_ln412_133_fu_1502_p2 = (p_Result_643_fu_1490_p3 & or_ln412_118_fu_1497_p2);

assign and_ln412_134_fu_1582_p2 = (p_Result_644_fu_1570_p3 & or_ln412_119_fu_1577_p2);

assign and_ln412_135_fu_1654_p2 = (p_Result_645_fu_1642_p3 & or_ln412_120_fu_1649_p2);

assign and_ln412_136_fu_1716_p2 = (p_Result_646_fu_1704_p3 & or_ln412_121_fu_1711_p2);

assign and_ln412_137_fu_1778_p2 = (p_Result_647_fu_1766_p3 & or_ln412_122_fu_1773_p2);

assign and_ln412_138_fu_1840_p2 = (p_Result_648_fu_1828_p3 & or_ln412_123_fu_1835_p2);

assign and_ln412_139_fu_1899_p2 = (p_Result_649_fu_1886_p3 & or_ln412_124_fu_1894_p2);

assign and_ln412_140_fu_1961_p2 = (p_Result_650_fu_1949_p3 & or_ln412_125_fu_1956_p2);

assign and_ln412_141_fu_2023_p2 = (p_Result_651_fu_2011_p3 & or_ln412_126_fu_2018_p2);

assign and_ln412_142_fu_2085_p2 = (p_Result_652_fu_2073_p3 & or_ln412_127_fu_2080_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign firstDense_f_V_7_0_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_10_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_11_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_12_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_13_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_14_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_15_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_1_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_2_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_3_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_4_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_5_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_6_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_7_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_8_address0 = i_11_cast_fu_515_p1;

assign firstDense_f_V_7_9_address0 = i_11_cast_fu_515_p1;

assign grp_fu_1868_p_ce = 1'b1;

assign grp_fu_1868_p_din0 = sext_ln1171_127_fu_690_p1;

assign grp_fu_1868_p_din1 = zext_ln1168_115_fu_686_p1;

assign grp_fu_1872_p_ce = 1'b1;

assign grp_fu_1872_p_din0 = sext_ln1171_126_fu_641_p1;

assign grp_fu_1872_p_din1 = zext_ln1168_114_fu_637_p1;

assign grp_fu_1876_p_ce = 1'b1;

assign grp_fu_1876_p_din0 = sext_ln1171_128_fu_703_p1;

assign grp_fu_1876_p_din1 = zext_ln1168_116_fu_699_p1;

assign grp_fu_1880_p_ce = 1'b1;

assign grp_fu_1880_p_din0 = sext_ln1171_132_fu_973_p1;

assign grp_fu_1880_p_din1 = zext_ln1168_120_fu_969_p1;

assign grp_fu_1884_p_ce = 1'b1;

assign grp_fu_1884_p_din0 = sext_ln1171_134_fu_1107_p1;

assign grp_fu_1884_p_din1 = zext_ln1168_122_fu_1103_p1;

assign grp_fu_1888_p_ce = 1'b1;

assign grp_fu_1888_p_din0 = sext_ln1171_136_fu_1241_p1;

assign grp_fu_1888_p_din1 = zext_ln1168_124_fu_1237_p1;

assign grp_fu_1892_p_ce = 1'b1;

assign grp_fu_1892_p_din0 = sext_ln1171_131_fu_960_p1;

assign grp_fu_1892_p_din1 = zext_ln1168_119_fu_956_p1;

assign grp_fu_1896_p_ce = 1'b1;

assign grp_fu_1896_p_din0 = sext_ln1171_125_fu_628_p1;

assign grp_fu_1896_p_din1 = zext_ln1168_113_fu_624_p1;

assign grp_fu_1900_p_ce = 1'b1;

assign grp_fu_1900_p_din0 = sext_ln1171_133_fu_1094_p1;

assign grp_fu_1900_p_din1 = zext_ln1168_121_fu_1090_p1;

assign grp_fu_1904_p_ce = 1'b1;

assign grp_fu_1904_p_din0 = sext_ln1171_129_fu_826_p1;

assign grp_fu_1904_p_din1 = zext_ln1168_117_fu_822_p1;

assign grp_fu_1908_p_ce = 1'b1;

assign grp_fu_1908_p_din0 = sext_ln1171_135_fu_1228_p1;

assign grp_fu_1908_p_din1 = zext_ln1168_123_fu_1224_p1;

assign grp_fu_1912_p_ce = 1'b1;

assign grp_fu_1912_p_din0 = sext_ln1171_130_fu_839_p1;

assign grp_fu_1912_p_din1 = zext_ln1168_118_fu_835_p1;

assign grp_fu_1916_p_ce = 1'b1;

assign grp_fu_1916_p_din0 = sext_ln1171_138_fu_1344_p1;

assign grp_fu_1916_p_din1 = zext_ln1168_126_fu_1340_p1;

assign grp_fu_1972_p_ce = 1'b1;

assign grp_fu_1972_p_din0 = sext_ln1171_139_fu_1434_p1;

assign grp_fu_1972_p_din1 = zext_ln1168_127_fu_1430_p1;

assign grp_fu_1980_p_ce = 1'b1;

assign grp_fu_1980_p_din0 = sext_ln1171_137_fu_1331_p1;

assign grp_fu_1980_p_din1 = zext_ln1168_125_fu_1327_p1;

assign grp_fu_2004_p_ce = 1'b1;

assign grp_fu_2004_p_din0 = sext_ln1171_140_fu_1447_p1;

assign grp_fu_2004_p_din1 = zext_ln1168_128_fu_1443_p1;

assign i_11_cast_fu_515_p1 = ap_sig_allocacmp_i;

assign icmp_ln285_fu_503_p2 = ((ap_sig_allocacmp_i == 4'd14) ? 1'b1 : 1'b0);

assign lhs_405_fu_743_p3 = {{ap_sig_allocacmp_lhs_load_14}, {19'd0}};

assign lhs_407_fu_876_p3 = {{num_V_405_reg_2418}, {19'd0}};

assign lhs_409_fu_1010_p3 = {{num_V_407_reg_2480}, {19'd0}};

assign lhs_411_fu_1144_p3 = {{num_V_409_reg_2545}, {19'd0}};

assign lhs_413_fu_1250_p3 = {{num_V_411_reg_2612}, {19'd0}};

assign lhs_415_fu_1353_p3 = {{num_V_413_reg_2669}, {19'd0}};

assign lhs_417_fu_1456_p3 = {{num_V_415_reg_2726}, {19'd0}};

assign lhs_419_fu_1536_p3 = {{num_V_417_reg_2782}, {19'd0}};

assign lhs_421_fu_1608_p3 = {{num_V_419_reg_2819}, {19'd0}};

assign lhs_423_fu_1670_p3 = {{num_V_421_reg_2834}, {19'd0}};

assign lhs_425_fu_1732_p3 = {{num_V_423_reg_2839}, {19'd0}};

assign lhs_427_fu_1794_p3 = {{num_V_425_reg_2844}, {19'd0}};

assign lhs_429_fu_1856_p3 = {{num_V_427_reg_2849}, {19'd0}};

assign lhs_431_fu_1915_p3 = {{num_V_429_reg_2854}, {19'd0}};

assign lhs_433_fu_1977_p3 = {{num_V_431_reg_2859}, {19'd0}};

assign lhs_435_fu_2039_p3 = {{num_V_433_reg_2864}, {19'd0}};

assign num_V_404_fu_756_p4 = {{ret_V_fu_751_p2[54:19]}};

assign num_V_405_fu_803_p2 = (num_V_404_fu_756_p4 + zext_ln415_112_fu_799_p1);

assign num_V_406_fu_892_p4 = {{ret_V_196_fu_886_p2[54:19]}};

assign num_V_407_fu_932_p2 = (num_V_406_fu_892_p4 + zext_ln415_113_fu_928_p1);

assign num_V_408_fu_1026_p4 = {{ret_V_197_fu_1020_p2[54:19]}};

assign num_V_409_fu_1066_p2 = (num_V_408_fu_1026_p4 + zext_ln415_114_fu_1062_p1);

assign num_V_410_fu_1160_p4 = {{ret_V_198_fu_1154_p2[54:19]}};

assign num_V_411_fu_1200_p2 = (num_V_410_fu_1160_p4 + zext_ln415_115_fu_1196_p1);

assign num_V_412_fu_1262_p4 = {{ret_V_199_fu_1257_p2[54:19]}};

assign num_V_413_fu_1303_p2 = (num_V_412_fu_1262_p4 + zext_ln415_116_fu_1299_p1);

assign num_V_414_fu_1365_p4 = {{ret_V_200_fu_1360_p2[54:19]}};

assign num_V_415_fu_1406_p2 = (num_V_414_fu_1365_p4 + zext_ln415_117_fu_1402_p1);

assign num_V_416_fu_1472_p4 = {{ret_V_201_fu_1466_p2[54:19]}};

assign num_V_417_fu_1512_p2 = (num_V_416_fu_1472_p4 + zext_ln415_118_fu_1508_p1);

assign num_V_418_fu_1552_p4 = {{ret_V_202_fu_1546_p2[54:19]}};

assign num_V_419_fu_1592_p2 = (num_V_418_fu_1552_p4 + zext_ln415_119_fu_1588_p1);

assign num_V_420_fu_1624_p4 = {{ret_V_203_fu_1618_p2[54:19]}};

assign num_V_421_fu_1664_p2 = (num_V_420_fu_1624_p4 + zext_ln415_120_fu_1660_p1);

assign num_V_422_fu_1686_p4 = {{ret_V_204_fu_1680_p2[54:19]}};

assign num_V_423_fu_1726_p2 = (num_V_422_fu_1686_p4 + zext_ln415_121_fu_1722_p1);

assign num_V_424_fu_1748_p4 = {{ret_V_205_fu_1742_p2[54:19]}};

assign num_V_425_fu_1788_p2 = (num_V_424_fu_1748_p4 + zext_ln415_122_fu_1784_p1);

assign num_V_426_fu_1810_p4 = {{ret_V_206_fu_1804_p2[54:19]}};

assign num_V_427_fu_1850_p2 = (num_V_426_fu_1810_p4 + zext_ln415_123_fu_1846_p1);

assign num_V_428_fu_1868_p4 = {{ret_V_207_fu_1863_p2[54:19]}};

assign num_V_429_fu_1909_p2 = (num_V_428_fu_1868_p4 + zext_ln415_124_fu_1905_p1);

assign num_V_430_fu_1931_p4 = {{ret_V_208_fu_1925_p2[54:19]}};

assign num_V_431_fu_1971_p2 = (num_V_430_fu_1931_p4 + zext_ln415_125_fu_1967_p1);

assign num_V_432_fu_1993_p4 = {{ret_V_209_fu_1987_p2[54:19]}};

assign num_V_433_fu_2033_p2 = (num_V_432_fu_1993_p4 + zext_ln415_126_fu_2029_p1);

assign num_V_434_fu_2055_p4 = {{ret_V_210_fu_2049_p2[54:19]}};

assign num_V_768_out = lhs_fu_122;

assign num_V_fu_2095_p2 = (num_V_434_fu_2055_p4 + zext_ln415_127_fu_2091_p1);

assign or_ln289_105_fu_548_p2 = (tmp_139_fu_535_p3 | 8'd1);

assign or_ln289_106_fu_568_p2 = (tmp_139_reg_2129 | 8'd2);

assign or_ln289_107_fu_582_p2 = (tmp_139_reg_2129 | 8'd3);

assign or_ln289_108_fu_596_p2 = (tmp_139_reg_2129 | 8'd4);

assign or_ln289_109_fu_610_p2 = (tmp_139_reg_2129 | 8'd5);

assign or_ln289_110_fu_650_p2 = (tmp_139_reg_2129 | 8'd6);

assign or_ln289_111_fu_664_p2 = (tmp_139_reg_2129 | 8'd7);

assign or_ln289_112_fu_715_p2 = (tmp_139_reg_2129 | 8'd8);

assign or_ln289_113_fu_729_p2 = (tmp_139_reg_2129 | 8'd9);

assign or_ln289_114_fu_848_p2 = (tmp_139_reg_2129 | 8'd10);

assign or_ln289_115_fu_862_p2 = (tmp_139_reg_2129 | 8'd11);

assign or_ln289_116_fu_982_p2 = (tmp_139_reg_2129 | 8'd12);

assign or_ln289_117_fu_996_p2 = (tmp_139_reg_2129 | 8'd13);

assign or_ln289_118_fu_1116_p2 = (tmp_139_reg_2129 | 8'd14);

assign or_ln289_119_fu_1130_p2 = (tmp_139_reg_2129 | 8'd15);

assign or_ln412_112_fu_787_p2 = (r_fu_782_p2 | p_Result_s_fu_766_p3);

assign or_ln412_113_fu_917_p2 = (r_198_reg_2423 | p_Result_608_fu_902_p3);

assign or_ln412_114_fu_1051_p2 = (r_199_reg_2485 | p_Result_610_fu_1036_p3);

assign or_ln412_115_fu_1185_p2 = (r_200_reg_2490 | p_Result_612_fu_1170_p3);

assign or_ln412_116_fu_1288_p2 = (r_201_reg_2550 | p_Result_614_fu_1272_p3);

assign or_ln412_117_fu_1391_p2 = (r_202_reg_2555 | p_Result_616_fu_1375_p3);

assign or_ln412_118_fu_1497_p2 = (r_203_reg_2617 | p_Result_618_fu_1482_p3);

assign or_ln412_119_fu_1577_p2 = (r_204_reg_2622 | p_Result_620_fu_1562_p3);

assign or_ln412_120_fu_1649_p2 = (r_205_reg_2674 | p_Result_622_fu_1634_p3);

assign or_ln412_121_fu_1711_p2 = (r_206_reg_2679 | p_Result_624_fu_1696_p3);

assign or_ln412_122_fu_1773_p2 = (r_207_reg_2731 | p_Result_626_fu_1758_p3);

assign or_ln412_123_fu_1835_p2 = (r_208_reg_2736 | p_Result_628_fu_1820_p3);

assign or_ln412_124_fu_1894_p2 = (r_209_reg_2787 | p_Result_630_fu_1878_p3);

assign or_ln412_125_fu_1956_p2 = (r_210_reg_2792 | p_Result_632_fu_1941_p3);

assign or_ln412_126_fu_2018_p2 = (r_211_reg_2824 | p_Result_634_fu_2003_p3);

assign or_ln412_127_fu_2080_p2 = (r_212_reg_2829 | p_Result_636_fu_2065_p3);

assign p_Result_608_fu_902_p3 = ret_V_196_fu_886_p2[32'd19];

assign p_Result_610_fu_1036_p3 = ret_V_197_fu_1020_p2[32'd19];

assign p_Result_612_fu_1170_p3 = ret_V_198_fu_1154_p2[32'd19];

assign p_Result_614_fu_1272_p3 = ret_V_199_fu_1257_p2[32'd19];

assign p_Result_616_fu_1375_p3 = ret_V_200_fu_1360_p2[32'd19];

assign p_Result_618_fu_1482_p3 = ret_V_201_fu_1466_p2[32'd19];

assign p_Result_620_fu_1562_p3 = ret_V_202_fu_1546_p2[32'd19];

assign p_Result_622_fu_1634_p3 = ret_V_203_fu_1618_p2[32'd19];

assign p_Result_624_fu_1696_p3 = ret_V_204_fu_1680_p2[32'd19];

assign p_Result_626_fu_1758_p3 = ret_V_205_fu_1742_p2[32'd19];

assign p_Result_628_fu_1820_p3 = ret_V_206_fu_1804_p2[32'd19];

assign p_Result_630_fu_1878_p3 = ret_V_207_fu_1863_p2[32'd19];

assign p_Result_632_fu_1941_p3 = ret_V_208_fu_1925_p2[32'd19];

assign p_Result_634_fu_2003_p3 = ret_V_209_fu_1987_p2[32'd19];

assign p_Result_636_fu_2065_p3 = ret_V_210_fu_2049_p2[32'd19];

assign p_Result_637_fu_774_p3 = ret_V_fu_751_p2[32'd18];

assign p_Result_638_fu_910_p3 = r_V_630_reg_2377[32'd18];

assign p_Result_639_fu_1044_p3 = r_V_631_reg_2428[32'd18];

assign p_Result_640_fu_1178_p3 = r_V_632_reg_2439[32'd18];

assign p_Result_641_fu_1280_p3 = ret_V_199_fu_1257_p2[32'd18];

assign p_Result_642_fu_1383_p3 = ret_V_200_fu_1360_p2[32'd18];

assign p_Result_643_fu_1490_p3 = r_V_635_reg_2560[32'd18];

assign p_Result_644_fu_1570_p3 = r_V_636_reg_2571[32'd18];

assign p_Result_645_fu_1642_p3 = r_V_637_reg_2627[32'd18];

assign p_Result_646_fu_1704_p3 = r_V_638_reg_2638[32'd18];

assign p_Result_647_fu_1766_p3 = r_V_639_reg_2684[32'd18];

assign p_Result_648_fu_1828_p3 = r_V_640_reg_2695[32'd18];

assign p_Result_649_fu_1886_p3 = ret_V_207_fu_1863_p2[32'd18];

assign p_Result_650_fu_1949_p3 = r_V_642_reg_2751[32'd18];

assign p_Result_651_fu_2011_p3 = r_V_643_reg_2797[32'd18];

assign p_Result_652_fu_2073_p3 = r_V_644_reg_2808[32'd18];

assign p_Result_s_fu_766_p3 = ret_V_fu_751_p2[32'd19];

assign r_198_fu_809_p2 = ((trunc_ln727_209_reg_2383 != 18'd0) ? 1'b1 : 1'b0);

assign r_199_fu_938_p2 = ((trunc_ln727_210_reg_2434 != 18'd0) ? 1'b1 : 1'b0);

assign r_200_fu_943_p2 = ((trunc_ln727_211_reg_2445 != 18'd0) ? 1'b1 : 1'b0);

assign r_201_fu_1072_p2 = ((trunc_ln727_212_reg_2500 != 18'd0) ? 1'b1 : 1'b0);

assign r_202_fu_1077_p2 = ((trunc_ln727_213_reg_2510 != 18'd0) ? 1'b1 : 1'b0);

assign r_203_fu_1206_p2 = ((trunc_ln727_214_reg_2566 != 18'd0) ? 1'b1 : 1'b0);

assign r_204_fu_1211_p2 = ((trunc_ln727_215_reg_2577 != 18'd0) ? 1'b1 : 1'b0);

assign r_205_fu_1309_p2 = ((trunc_ln727_216_reg_2633 != 18'd0) ? 1'b1 : 1'b0);

assign r_206_fu_1314_p2 = ((trunc_ln727_217_reg_2644 != 18'd0) ? 1'b1 : 1'b0);

assign r_207_fu_1412_p2 = ((trunc_ln727_218_reg_2690 != 18'd0) ? 1'b1 : 1'b0);

assign r_208_fu_1417_p2 = ((trunc_ln727_219_reg_2701 != 18'd0) ? 1'b1 : 1'b0);

assign r_209_fu_1518_p2 = ((trunc_ln727_220_reg_2746 != 18'd0) ? 1'b1 : 1'b0);

assign r_210_fu_1523_p2 = ((trunc_ln727_221_reg_2757 != 18'd0) ? 1'b1 : 1'b0);

assign r_211_fu_1598_p2 = ((trunc_ln727_222_reg_2803 != 18'd0) ? 1'b1 : 1'b0);

assign r_212_fu_1603_p2 = ((trunc_ln727_223_reg_2814 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_782_p2 = ((trunc_ln727_reg_2372 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_196_fu_886_p2 = ($signed(lhs_407_fu_876_p3) + $signed(sext_ln1245_88_fu_883_p1));

assign ret_V_197_fu_1020_p2 = ($signed(lhs_409_fu_1010_p3) + $signed(sext_ln1245_89_fu_1017_p1));

assign ret_V_198_fu_1154_p2 = ($signed(lhs_411_fu_1144_p3) + $signed(sext_ln1245_90_fu_1151_p1));

assign ret_V_199_fu_1257_p2 = (lhs_413_fu_1250_p3 + r_V_633_reg_2495);

assign ret_V_200_fu_1360_p2 = (lhs_415_fu_1353_p3 + r_V_634_reg_2505);

assign ret_V_201_fu_1466_p2 = ($signed(lhs_417_fu_1456_p3) + $signed(sext_ln1245_91_fu_1463_p1));

assign ret_V_202_fu_1546_p2 = ($signed(lhs_419_fu_1536_p3) + $signed(sext_ln1245_92_fu_1543_p1));

assign ret_V_203_fu_1618_p2 = ($signed(lhs_421_fu_1608_p3) + $signed(sext_ln1245_93_fu_1615_p1));

assign ret_V_204_fu_1680_p2 = ($signed(lhs_423_fu_1670_p3) + $signed(sext_ln1245_94_fu_1677_p1));

assign ret_V_205_fu_1742_p2 = ($signed(lhs_425_fu_1732_p3) + $signed(sext_ln1245_95_fu_1739_p1));

assign ret_V_206_fu_1804_p2 = ($signed(lhs_427_fu_1794_p3) + $signed(sext_ln1245_96_fu_1801_p1));

assign ret_V_207_fu_1863_p2 = (lhs_429_fu_1856_p3 + r_V_641_reg_2741);

assign ret_V_208_fu_1925_p2 = ($signed(lhs_431_fu_1915_p3) + $signed(sext_ln1245_97_fu_1922_p1));

assign ret_V_209_fu_1987_p2 = ($signed(lhs_433_fu_1977_p3) + $signed(sext_ln1245_98_fu_1984_p1));

assign ret_V_210_fu_2049_p2 = ($signed(lhs_435_fu_2039_p3) + $signed(sext_ln1245_99_fu_2046_p1));

assign ret_V_fu_751_p2 = (lhs_405_fu_743_p3 + r_V_reg_2367);

assign sext_ln1171_125_fu_628_p1 = $signed(aux2_V_reg_2247);

assign sext_ln1171_126_fu_641_p1 = $signed(aux2_V_198_reg_2252);

assign sext_ln1171_127_fu_690_p1 = $signed(aux2_V_199_reg_2257);

assign sext_ln1171_128_fu_703_p1 = $signed(aux2_V_200_reg_2262);

assign sext_ln1171_129_fu_826_p1 = $signed(aux2_V_201_reg_2267);

assign sext_ln1171_130_fu_839_p1 = $signed(aux2_V_202_reg_2272);

assign sext_ln1171_131_fu_960_p1 = $signed(aux2_V_203_reg_2277);

assign sext_ln1171_132_fu_973_p1 = $signed(aux2_V_204_reg_2282);

assign sext_ln1171_133_fu_1094_p1 = $signed(aux2_V_205_reg_2287);

assign sext_ln1171_134_fu_1107_p1 = $signed(aux2_V_206_reg_2292);

assign sext_ln1171_135_fu_1228_p1 = $signed(aux2_V_207_reg_2297);

assign sext_ln1171_136_fu_1241_p1 = $signed(aux2_V_208_reg_2302);

assign sext_ln1171_137_fu_1331_p1 = $signed(aux2_V_209_reg_2307);

assign sext_ln1171_138_fu_1344_p1 = $signed(aux2_V_210_reg_2312);

assign sext_ln1171_139_fu_1434_p1 = $signed(aux2_V_211_reg_2317);

assign sext_ln1171_140_fu_1447_p1 = $signed(aux2_V_212_reg_2322);

assign sext_ln1245_88_fu_883_p1 = r_V_630_reg_2377;

assign sext_ln1245_89_fu_1017_p1 = r_V_631_reg_2428;

assign sext_ln1245_90_fu_1151_p1 = r_V_632_reg_2439;

assign sext_ln1245_91_fu_1463_p1 = r_V_635_reg_2560;

assign sext_ln1245_92_fu_1543_p1 = r_V_636_reg_2571;

assign sext_ln1245_93_fu_1615_p1 = r_V_637_reg_2627;

assign sext_ln1245_94_fu_1677_p1 = r_V_638_reg_2638;

assign sext_ln1245_95_fu_1739_p1 = r_V_639_reg_2684;

assign sext_ln1245_96_fu_1801_p1 = r_V_640_reg_2695;

assign sext_ln1245_97_fu_1922_p1 = r_V_642_reg_2751;

assign sext_ln1245_98_fu_1984_p1 = r_V_643_reg_2797;

assign sext_ln1245_99_fu_2046_p1 = r_V_644_reg_2808;

assign tmp_139_fu_535_p3 = {{ap_sig_allocacmp_i}, {4'd0}};

assign tmp_140_fu_554_p3 = {{56'd0}, {or_ln289_105_fu_548_p2}};

assign tmp_141_fu_573_p3 = {{56'd0}, {or_ln289_106_fu_568_p2}};

assign tmp_142_fu_587_p3 = {{56'd0}, {or_ln289_107_fu_582_p2}};

assign tmp_143_fu_601_p3 = {{56'd0}, {or_ln289_108_fu_596_p2}};

assign tmp_144_fu_615_p3 = {{56'd0}, {or_ln289_109_fu_610_p2}};

assign tmp_145_fu_655_p3 = {{56'd0}, {or_ln289_110_fu_650_p2}};

assign tmp_146_fu_669_p3 = {{56'd0}, {or_ln289_111_fu_664_p2}};

assign tmp_147_fu_720_p3 = {{56'd0}, {or_ln289_112_fu_715_p2}};

assign tmp_148_fu_734_p3 = {{56'd0}, {or_ln289_113_fu_729_p2}};

assign tmp_149_fu_853_p3 = {{56'd0}, {or_ln289_114_fu_848_p2}};

assign tmp_150_fu_867_p3 = {{56'd0}, {or_ln289_115_fu_862_p2}};

assign tmp_151_fu_987_p3 = {{56'd0}, {or_ln289_116_fu_982_p2}};

assign tmp_152_fu_1001_p3 = {{56'd0}, {or_ln289_117_fu_996_p2}};

assign tmp_153_fu_1121_p3 = {{56'd0}, {or_ln289_118_fu_1116_p2}};

assign tmp_154_fu_1135_p3 = {{56'd0}, {or_ln289_119_fu_1130_p2}};

assign trunc_ln727_209_fu_682_p1 = grp_fu_1872_p_dout0[17:0];

assign trunc_ln727_210_fu_814_p1 = grp_fu_1868_p_dout0[17:0];

assign trunc_ln727_211_fu_818_p1 = grp_fu_1876_p_dout0[17:0];

assign trunc_ln727_212_fu_948_p1 = grp_fu_1904_p_dout0[17:0];

assign trunc_ln727_213_fu_952_p1 = grp_fu_1912_p_dout0[17:0];

assign trunc_ln727_214_fu_1082_p1 = grp_fu_1892_p_dout0[17:0];

assign trunc_ln727_215_fu_1086_p1 = grp_fu_1880_p_dout0[17:0];

assign trunc_ln727_216_fu_1216_p1 = grp_fu_1900_p_dout0[17:0];

assign trunc_ln727_217_fu_1220_p1 = grp_fu_1884_p_dout0[17:0];

assign trunc_ln727_218_fu_1319_p1 = grp_fu_1908_p_dout0[17:0];

assign trunc_ln727_219_fu_1323_p1 = grp_fu_1888_p_dout0[17:0];

assign trunc_ln727_220_fu_1422_p1 = grp_fu_1980_p_dout0[17:0];

assign trunc_ln727_221_fu_1426_p1 = grp_fu_1916_p_dout0[17:0];

assign trunc_ln727_222_fu_1528_p1 = grp_fu_1972_p_dout0[17:0];

assign trunc_ln727_223_fu_1532_p1 = grp_fu_2004_p_dout0[17:0];

assign trunc_ln727_fu_678_p1 = grp_fu_1896_p_dout0[17:0];

assign zext_ln1168_113_fu_624_p1 = reg_482;

assign zext_ln1168_114_fu_637_p1 = reg_486;

assign zext_ln1168_115_fu_686_p1 = reg_482;

assign zext_ln1168_116_fu_699_p1 = reg_486;

assign zext_ln1168_117_fu_822_p1 = reg_482;

assign zext_ln1168_118_fu_835_p1 = reg_486;

assign zext_ln1168_119_fu_956_p1 = reg_482;

assign zext_ln1168_120_fu_969_p1 = reg_486;

assign zext_ln1168_121_fu_1090_p1 = reg_482;

assign zext_ln1168_122_fu_1103_p1 = reg_486;

assign zext_ln1168_123_fu_1224_p1 = reg_482;

assign zext_ln1168_124_fu_1237_p1 = reg_486;

assign zext_ln1168_125_fu_1327_p1 = reg_482;

assign zext_ln1168_126_fu_1340_p1 = reg_486;

assign zext_ln1168_127_fu_1430_p1 = reg_482;

assign zext_ln1168_128_fu_1443_p1 = reg_486;

assign zext_ln289_fu_543_p1 = tmp_139_fu_535_p3;

assign zext_ln415_112_fu_799_p1 = and_ln412_127_fu_793_p2;

assign zext_ln415_113_fu_928_p1 = and_ln412_128_fu_922_p2;

assign zext_ln415_114_fu_1062_p1 = and_ln412_129_fu_1056_p2;

assign zext_ln415_115_fu_1196_p1 = and_ln412_130_fu_1190_p2;

assign zext_ln415_116_fu_1299_p1 = and_ln412_131_fu_1293_p2;

assign zext_ln415_117_fu_1402_p1 = and_ln412_132_fu_1396_p2;

assign zext_ln415_118_fu_1508_p1 = and_ln412_133_fu_1502_p2;

assign zext_ln415_119_fu_1588_p1 = and_ln412_134_fu_1582_p2;

assign zext_ln415_120_fu_1660_p1 = and_ln412_135_fu_1654_p2;

assign zext_ln415_121_fu_1722_p1 = and_ln412_136_fu_1716_p2;

assign zext_ln415_122_fu_1784_p1 = and_ln412_137_fu_1778_p2;

assign zext_ln415_123_fu_1846_p1 = and_ln412_138_fu_1840_p2;

assign zext_ln415_124_fu_1905_p1 = and_ln412_139_fu_1899_p2;

assign zext_ln415_125_fu_1967_p1 = and_ln412_140_fu_1961_p2;

assign zext_ln415_126_fu_2029_p1 = and_ln412_141_fu_2023_p2;

assign zext_ln415_127_fu_2091_p1 = and_ln412_142_fu_2085_p2;

always @ (posedge ap_clk) begin
    tmp_139_reg_2129[3:0] <= 4'b0000;
end

endmodule //master_fix_dense1_fix_Pipeline_Dense1_Loop211
