// Seed: 3480324903
`timescale 1ps / 1 ps
module module_0 ();
  logic id_2;
  type_4(
      id_1, 1, id_1[1]
  );
  assign id_1 = (1);
  assign id_1 = ~(id_1 ? id_2 : 1);
endmodule
