

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               2f712f89b3956aaa109e9fb538bcf027  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
ExtracExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
ting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c87, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmojPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmojPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmujPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmujPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmbjPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmbjPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmbPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmoPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmuPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmuPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmoPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmbPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmbjPjS_' : regs=16, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmujPjS_' : regs=23, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmojPjS_' : regs=23, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404ae1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x40493b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047a5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x404630, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044bb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404346, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041d1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x40405c, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ed1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403cd8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403adf, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613490; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613494; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613498; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134a4; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134a8; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46134c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x4073c6, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x407274, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmuPjj : hostFun 0x0x407138, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmoPjj : hostFun 0x0x406ffc, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmbPjj : hostFun 0x0x406ec0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x406d84, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmbjPjS_ : hostFun 0x0x406c40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmujPjS_ : hostFun 0x0x406ae6, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmojPjS_ : hostFun 0x0x40698c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x406832, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4066f7, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x4065fd, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x407dbf, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407bd4, fat_cubin_handle = 4

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613490
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613490
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613490
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613494
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613494
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613494
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613498
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613498
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613498
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6134a4
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6134a4
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6134a4
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6134a8
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6134a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6134a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2e14dcac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2e14dca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2e14dc98..

GPGPU-Sim PTX: cudaLaunch for 0x0x406832 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14scan_L1_kerneljPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z14scan_L1_kerneljPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14scan_L1_kerneljPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14scan_L1_kerneljPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14scan_L1_kerneljPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14scan_L1_kerneljPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z14scan_L1_kerneljPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x46d0 (mri-gridding.3.sm_70.ptx:130) @%p2 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46e0 (mri-gridding.3.sm_70.ptx:135) add.s32 %r27, %r3, 4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4738 (mri-gridding.3.sm_70.ptx:146) @%p3 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4748 (mri-gridding.3.sm_70.ptx:151) add.s32 %r34, %r2, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4798 (mri-gridding.3.sm_70.ptx:161) @%p4 bra BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48a0 (mri-gridding.3.sm_70.ptx:202) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x47c8 (mri-gridding.3.sm_70.ptx:170) @%p5 bra BB2_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4880 (mri-gridding.3.sm_70.ptx:196) shl.b32 %r105, %r105, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4898 (mri-gridding.3.sm_70.ptx:199) @%p6 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48a0 (mri-gridding.3.sm_70.ptx:202) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x48a8 (mri-gridding.3.sm_70.ptx:203) @%p7 bra BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4928 (mri-gridding.3.sm_70.ptx:222) @%p4 bra BB2_16;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4928 (mri-gridding.3.sm_70.ptx:222) @%p4 bra BB2_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (mri-gridding.3.sm_70.ptx:264) setp.lt.u32%p1, %r4, %r23;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4958 (mri-gridding.3.sm_70.ptx:231) @%p9 bra BB2_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a20 (mri-gridding.3.sm_70.ptx:259) shl.b32 %r106, %r106, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4a30 (mri-gridding.3.sm_70.ptx:261) @%p10 bra BB2_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (mri-gridding.3.sm_70.ptx:264) setp.lt.u32%p1, %r4, %r23;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4a48 (mri-gridding.3.sm_70.ptx:266) @!%p1 bra BB2_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a68 (mri-gridding.3.sm_70.ptx:274) @%p3 bra BB2_20;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4a50 (mri-gridding.3.sm_70.ptx:267) bra.uni BB2_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a58 (mri-gridding.3.sm_70.ptx:270) ld.shared.u32 %r99, [%r8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4a68 (mri-gridding.3.sm_70.ptx:274) @%p3 bra BB2_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a80 (mri-gridding.3.sm_70.ptx:280) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14scan_L1_kerneljPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14scan_L1_kerneljPjS_'.
GPGPU-Sim PTX: pushing kernel '_Z14scan_L1_kerneljPjS_' to stream 0, gridDim= (41,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14scan_L1_kerneljPjS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14scan_L1_kerneljPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 12062
gpu_sim_insn = 5855058
gpu_ipc =     485.4135
gpu_tot_sim_cycle = 12062
gpu_tot_sim_insn = 5855058
gpu_tot_ipc =     485.4135
gpu_tot_issued_cta = 41
gpu_occupancy = 24.8644% 
gpu_tot_occupancy = 24.8644% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8636
partiton_level_parallism_total  =       0.8636
partiton_level_parallism_util =       6.1133
partiton_level_parallism_util_total  =       6.1133
L2_BW  =      31.2838 GB/Sec
L2_BW_total  =      31.2838 GB/Sec
gpu_total_sim_rate=201898
############## bottleneck_stats #############
cycles: core 12062, icnt 12062, l2 12062, dram 9057
gpu_ipc	485.414
gpu_tot_issued_cta = 41, average cycles = 294
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 5188 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.052	41
L1D data util	0.027	41	0.053	0
L1D tag util	0.011	41	0.021	0
L2 data util	0.034	64	0.036	47
L2 tag util	0.013	64	0.017	45
n_l2_access	 10417
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.018	32	0.019	23

latency_l1_hit:	1055188, num_l1_reqs:	5188
L1 hit latency:	203
latency_dram:	3064922, num_dram_reqs:	5229
DRAM latency:	586

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.178
thread slot	1.000
TB slot    	0.125
L1I tag util	0.120	41	0.234	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.020	41	0.039	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.068	41

n_reg_bank	16
reg port	0.046	16	0.070	1
L1D tag util	0.011	41	0.021	0
L1D fill util	0.005	41	0.011	0
n_l1d_mshr	4096
L1D mshr util	0.001	41
n_l1d_missq	16
L1D missq util	0.001	41
L1D hit rate	0.498
L1D miss rate	0.502
L1D rsfail rate	0.000
L2 tag util	0.013	64	0.017	45
L2 fill util	0.007	64	0.007	47
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.010	64	0.012	49
L2 missq util	0.000	64	0.000	47
L2 hit rate	0.498
L2 miss rate	0.502
L2 rsfail rate	0.000

dram activity	0.022	32	0.024	31

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 166016, load_transaction_bytes 166016, icnt_m2s_bytes 0
n_gmem_load_insns 1297, n_gmem_load_accesses 5188
n_smem_access_insn 14499, n_smem_accesses 65339

tmp_counter/12	0.013

run 0.047, fetch 0.040, sync 0.552, control 0.005, data 0.353, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 69, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10417
	L1D_total_cache_misses = 5229
	L1D_total_cache_miss_rate = 0.5020
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5229

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
674, 383, 337, 337, 291, 291, 291, 291, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 6368320
gpgpu_n_tot_w_icount = 199010
gpgpu_n_stall_shd_mem = 58622
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5188
gpgpu_n_mem_write_global = 5229
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41504
gpgpu_n_store_insn = 41545
gpgpu_n_shmem_insn = 419114
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 62976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50840
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7782
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20222	W0_Idle:392040	W0_Scoreboard:522312	W1:2501	W2:1886	W3:0	W4:1886	W5:0	W6:0	W7:0	W8:1886	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1886	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:188965
single_issue_nums: WS0:59646	WS1:47712	WS2:45826	WS3:45826	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41504 {8:5188,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 209160 {40:5229,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 207520 {40:5188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 41832 {8:5229,}
maxmflatency = 1091 
max_icnt2mem_latency = 546 
maxmrqlatency = 104 
max_icnt2sh_latency = 21 
averagemflatency = 396 
avg_icnt2mem_latency = 93 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 2 
mrq_lat_table:693 	434 	248 	435 	2140 	1178 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4950 	2975 	2458 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5633 	1581 	1071 	762 	1332 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9049 	1057 	296 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6100      6032      6104      6053 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6256      6217      6272      6252 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6191      6152      6207      6176 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6131      6096      6136      6117 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6302      6245      6318      6285 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6514      6421      6526      6473 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6361      6305      6380      6350 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5491      5494      5498      5499 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5522      5523      5527      5529 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5723      5724      5730      5731 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5653      5654      5658      5659 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5591      5593      5597      5598 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5755      5756      5760      5762 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5945      5948      5952      5953 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5823      5824      5830      5831 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      6016      6017      6052      6053 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      6036      6037      6072      6073 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6237      6238      6273      6274 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6167      6168      6203      6204 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6105      6108      6141      6143 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6269      6270      6305      6306 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6460      6461      6496      6497 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0      6337      6338      6373      6374 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0      5491      5494      5498      5502 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5522      5526      5525      5534 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5723      5747      5727      5758 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5653      5671      5655      5678 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5591      5602      5594      5610 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5755      5780      5758      5791 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5945      5992      5949      6000 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5823      5858      5827      5866 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      6016      6068      6021      6073 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 60.000000 
average row locality = 5188/128 = 40.531250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5188
min_bank_accesses = 0!
chip skew: 168/160 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none         649       615       686       678
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none         618       615       654       661
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         618       614       649       678
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none         622       614       660       659
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none         624       615       653       685
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none         621       613       650       678
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none         628       612       650       670
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         695       697       726       728
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         715       717       758       763
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         902       903       937       941
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         833       835       875       885
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         857       859       895       898
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         925       927       974       983
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none        1090      1091      1129      1140
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         979       981      1019      1029
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none         619       622       696       698
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none         616       620       689       692
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none         613       614       692       697
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none         611       613       697       690
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none         613       613       689       691
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none         614       620       698       702
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none         612       614       693       689
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none         612       614       692       689
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none         693       710       715       744
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         714       732       743       779
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         884       931       923       969
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         820       859       853       911
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         841       881       879       917
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         902       956       951      1010
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none        1057      1135      1112      1189
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         962      1009      1001      1067
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none         617       646       655       724
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       502       438       549       526
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       443       438       470       509
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       441       435       465       523
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       450       438       482       498
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       443       438       466       519
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       442       438       467       517
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       451       438       469       509
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       604       605       626       627
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       619       620       653       665
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0       808       809       829       830
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0       737       739       767       781
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0       834       836       856       858
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0       824       825       858       871
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0       994       996      1024      1038
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0       880       881       909       924
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0       448       451       534       529
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0       438       440       514       511
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0       434       435       507       521
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0       434       437       516       511
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0       435       436       502       496
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0       437       439       514       511
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0       431       436       516       511
dram[22]:          0         0         0         0         0       189         0         0         0         0         0         0       434       436       518       508
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0       592       624       620       652
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0       615       643       644       693
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0       776       828       826       874
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0       721       759       749       817
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0       796       856       849       897
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0       801       850       842       908
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0       948      1016      1014      1091
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0       862       902       900       965
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0       446       503       497       569
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8895 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=216 dram_eff=0.7407
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9036i bk13: 16a 9036i bk14: 64a 8986i bk15: 64a 8962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803922
Bank_Level_Parallism_Col = 1.801980
Bank_Level_Parallism_Ready = 1.187500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801980 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 8853 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8895 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017887 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.012346 
queue_avg = 0.406757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.406757
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8895 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=221 dram_eff=0.724
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9036i bk13: 16a 9031i bk14: 64a 8989i bk15: 64a 8991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.631579
Bank_Level_Parallism_Col = 1.620192
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620192 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 8848 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8895 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017887 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.012346 
queue_avg = 0.216849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.216849
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8895 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=210 dram_eff=0.7619
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9035i bk13: 16a 9036i bk14: 64a 8998i bk15: 64a 8958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.823232
Bank_Level_Parallism_Col = 1.812183
Bank_Level_Parallism_Ready = 1.237500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.812183 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 8859 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8895 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017887 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.012346 
queue_avg = 0.304405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.304405
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8896 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=253 dram_eff=0.6324
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9034i bk13: 16a 9031i bk14: 64a 8989i bk15: 64a 8981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626728
Bank_Level_Parallism_Col = 1.615741
Bank_Level_Parallism_Ready = 1.131250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.615741 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 8840 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8896 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017776 
Issued_on_Two_Bus_Simul_Util = 0.000331 
issued_two_Eff = 0.018634 
queue_avg = 0.198079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.198079
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8894 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=217 dram_eff=0.7373
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9035i bk13: 16a 9035i bk14: 64a 8998i bk15: 64a 8971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.727723
Bank_Level_Parallism_Col = 1.733668
Bank_Level_Parallism_Ready = 1.200000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733668 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 8855 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8894 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017997 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.006135 
queue_avg = 0.307055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.307055
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8893 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=240 dram_eff=0.6667
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9036i bk13: 16a 9032i bk14: 64a 8986i bk15: 64a 8966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.703704
Bank_Level_Parallism_Col = 1.708920
Bank_Level_Parallism_Ready = 1.175000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.708920 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 8841 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8893 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.018108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.363255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.363255
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8894 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=231 dram_eff=0.6926
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9028i bk13: 16a 9031i bk14: 64a 8990i bk15: 64a 8985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.669811
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 8845 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8894 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017997 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.006135 
queue_avg = 0.238490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.23849
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8893 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=191 dram_eff=0.8377
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9044i bk13: 16a 9043i bk14: 64a 9009i bk15: 64a 9003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.623595
Bank_Level_Parallism_Col = 1.581921
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581921 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 8879 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8893 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.018108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.109197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.109197
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8893 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=191 dram_eff=0.8377
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9041i bk13: 16a 9038i bk14: 64a 8960i bk15: 64a 8973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 8878 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8893 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.018108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.241250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.24125
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8893 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=191 dram_eff=0.8377
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9044i bk13: 16a 9042i bk14: 64a 9009i bk15: 64a 9003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.629213
Bank_Level_Parallism_Col = 1.581921
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581921 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 8879 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8893 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.018108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.109197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.109197
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8893 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=192 dram_eff=0.8333
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9044i bk13: 16a 9042i bk14: 64a 8968i bk15: 64a 8962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.066667
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8877 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8893 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.018108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.225351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.225351
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8893 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=203 dram_eff=0.7882
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9044i bk13: 16a 9042i bk14: 64a 9006i bk15: 64a 9000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662921
Bank_Level_Parallism_Col = 1.604520
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.604520 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 8879 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8893 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.018108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.114166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.114166
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8893 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=191 dram_eff=0.8377
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9041i bk13: 16a 9038i bk14: 64a 8960i bk15: 64a 8973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 8878 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8893 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.018108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.241250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.24125
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8893 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=192 dram_eff=0.8333
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9044i bk13: 16a 9043i bk14: 64a 8969i bk15: 64a 8963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.050000
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8877 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8893 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.018108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.225019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.225019
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8893 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=192 dram_eff=0.8333
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9044i bk13: 16a 9042i bk14: 64a 8969i bk15: 64a 8963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.055556
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8877 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8893 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.018108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.225019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.225019
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8894 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=197 dram_eff=0.8122
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9033i bk13: 16a 9031i bk14: 64a 8980i bk15: 64a 8977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.983784
Bank_Level_Parallism_Col = 1.951087
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.951087 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8872 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8894 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017997 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.006135 
queue_avg = 0.293364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.293364
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8894 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=200 dram_eff=0.8
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9034i bk13: 16a 9031i bk14: 64a 8983i bk15: 64a 8973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952128
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8869 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8894 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017997 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.006135 
queue_avg = 0.366899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.366899
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8894 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=200 dram_eff=0.8
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9034i bk13: 16a 9031i bk14: 64a 8978i bk15: 64a 8978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952128
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8869 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8894 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017997 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.006135 
queue_avg = 0.206249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.206249
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8894 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=199 dram_eff=0.804
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9033i bk13: 16a 9031i bk14: 64a 8978i bk15: 64a 8979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962567
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 8870 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8894 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017997 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.006135 
queue_avg = 0.369659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.369659
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8894 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=210 dram_eff=0.7619
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9038i bk13: 16a 9038i bk14: 64a 9014i bk15: 64a 9012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.545946
Bank_Level_Parallism_Col = 1.516304
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516304 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8872 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8894 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017997 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.006135 
queue_avg = 0.169924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.169924
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8894 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=200 dram_eff=0.8
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9032i bk13: 16a 9030i bk14: 64a 8982i bk15: 64a 8977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952128
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8869 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8894 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017997 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.006135 
queue_avg = 0.319201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.319201
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8894 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=199 dram_eff=0.804
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9033i bk13: 16a 9031i bk14: 64a 8978i bk15: 64a 8979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962567
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 8870 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8894 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017997 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.006135 
queue_avg = 0.368996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.368996
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8894 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=199 dram_eff=0.804
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9033i bk13: 16a 9031i bk14: 64a 8978i bk15: 64a 8979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962567
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.017666 
total_CMD = 9057 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 8870 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8894 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.017666 
Either_Row_CoL_Bus_Util = 0.017997 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.006135 
queue_avg = 0.364801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.364801
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8885 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01855
n_activity=210 dram_eff=0.8
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9040i bk13: 24a 9037i bk14: 64a 8988i bk15: 64a 8948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934343
Bank_Level_Parallism_Col = 1.908629
Bank_Level_Parallism_Ready = 1.333333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.908629 

BW Util details:
bwutil = 0.018549 
total_CMD = 9057 
util_bw = 168 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 8859 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8885 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.018549 
Either_Row_CoL_Bus_Util = 0.018991 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.157889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.157889
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8885 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01855
n_activity=212 dram_eff=0.7925
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9043i bk13: 24a 9041i bk14: 64a 8985i bk15: 64a 8942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.925000
Bank_Level_Parallism_Col = 1.894472
Bank_Level_Parallism_Ready = 1.351190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.894472 

BW Util details:
bwutil = 0.018549 
total_CMD = 9057 
util_bw = 168 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 8857 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8885 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.018549 
Either_Row_CoL_Bus_Util = 0.018991 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.254168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.254168
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8887 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01855
n_activity=224 dram_eff=0.75
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9037i bk13: 24a 9034i bk14: 64a 8985i bk15: 64a 8968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.754717
Bank_Level_Parallism_Col = 1.744076
Bank_Level_Parallism_Ready = 1.232143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.744076 

BW Util details:
bwutil = 0.018549 
total_CMD = 9057 
util_bw = 168 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 8845 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8887 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.018549 
Either_Row_CoL_Bus_Util = 0.018770 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.011765 
queue_avg = 0.258253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.258253
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8887 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01855
n_activity=218 dram_eff=0.7706
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9037i bk13: 24a 9036i bk14: 64a 8989i bk15: 64a 8950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.864078
Bank_Level_Parallism_Col = 1.848781
Bank_Level_Parallism_Ready = 1.386905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.848781 

BW Util details:
bwutil = 0.018549 
total_CMD = 9057 
util_bw = 168 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 8851 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8887 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.018549 
Either_Row_CoL_Bus_Util = 0.018770 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.011765 
queue_avg = 0.280888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.280888
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8886 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01855
n_activity=241 dram_eff=0.6971
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9038i bk13: 24a 9034i bk14: 64a 8984i bk15: 64a 8969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.709677
Bank_Level_Parallism_Col = 1.694444
Bank_Level_Parallism_Ready = 1.160714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.694444 

BW Util details:
bwutil = 0.018549 
total_CMD = 9057 
util_bw = 168 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 8840 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8886 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.018549 
Either_Row_CoL_Bus_Util = 0.018880 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.005848 
queue_avg = 0.206691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.206691
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8887 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01855
n_activity=219 dram_eff=0.7671
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9038i bk13: 24a 9032i bk14: 64a 8986i bk15: 64a 8962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.826087
Bank_Level_Parallism_Col = 1.810680
Bank_Level_Parallism_Ready = 1.279762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.810680 

BW Util details:
bwutil = 0.018549 
total_CMD = 9057 
util_bw = 168 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 8850 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8887 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.018549 
Either_Row_CoL_Bus_Util = 0.018770 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.011765 
queue_avg = 0.328806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.328806
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8887 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01855
n_activity=232 dram_eff=0.7241
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9036i bk13: 24a 9036i bk14: 64a 8981i bk15: 64a 8963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.727273
Bank_Level_Parallism_Col = 1.716895
Bank_Level_Parallism_Ready = 1.303571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.716895 

BW Util details:
bwutil = 0.018549 
total_CMD = 9057 
util_bw = 168 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 8837 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8887 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.018549 
Either_Row_CoL_Bus_Util = 0.018770 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.011765 
queue_avg = 0.428067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.428067
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8887 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01855
n_activity=223 dram_eff=0.7534
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9038i bk13: 24a 9036i bk14: 64a 8985i bk15: 64a 8958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.796209
Bank_Level_Parallism_Col = 1.785714
Bank_Level_Parallism_Ready = 1.339286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.785714 

BW Util details:
bwutil = 0.018549 
total_CMD = 9057 
util_bw = 168 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 8846 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8887 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.018549 
Either_Row_CoL_Bus_Util = 0.018770 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.011765 
queue_avg = 0.350006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.350006
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9057 n_nop=8891 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01811
n_activity=233 dram_eff=0.7039
bk0: 0a 9057i bk1: 0a 9057i bk2: 0a 9057i bk3: 0a 9057i bk4: 0a 9057i bk5: 0a 9057i bk6: 0a 9057i bk7: 0a 9057i bk8: 0a 9057i bk9: 0a 9057i bk10: 0a 9057i bk11: 0a 9057i bk12: 16a 9034i bk13: 24a 9027i bk14: 64a 8982i bk15: 60a 8961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.755656
Bank_Level_Parallism_Col = 1.745455
Bank_Level_Parallism_Ready = 1.237805
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745455 

BW Util details:
bwutil = 0.018108 
total_CMD = 9057 
util_bw = 164 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 8836 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9057 
n_nop = 8891 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.018108 
Either_Row_CoL_Bus_Util = 0.018328 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.012048 
queue_avg = 0.482500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.4825

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 201, Miss = 121, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 168, Miss = 84, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10417
L2_total_cache_misses = 5229
L2_total_cache_miss_rate = 0.5020
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3891
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5229
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10417
icnt_total_pkts_simt_to_mem=10417
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10417
Req_Network_cycles = 12062
Req_Network_injected_packets_per_cycle =       0.8636 
Req_Network_conflicts_per_cycle =       2.1304
Req_Network_conflicts_per_cycle_util =      15.0804
Req_Bank_Level_Parallism =       6.1133
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7519
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0135

Reply_Network_injected_packets_num = 10417
Reply_Network_cycles = 12062
Reply_Network_injected_packets_per_cycle =        0.8636
Reply_Network_conflicts_per_cycle =        0.1773
Reply_Network_conflicts_per_cycle_util =       1.3928
Reply_Bank_Level_Parallism =       6.7863
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0091
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0108
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 201898 (inst/sec)
gpgpu_simulation_rate = 415 (cycle/sec)
gpgpu_silicon_slowdown = 2727710x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2e14dcb8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2e14dcb4..

GPGPU-Sim PTX: cudaLaunch for 0x0x406d84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding dominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: reconvergence points for _Z18scan_inter1_kernelPjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5a28 (mri-gridding.3.sm_70.ptx:980) @%p1 bra BB6_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b20 (mri-gridding.3.sm_70.ptx:1018) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5a40 (mri-gridding.3.sm_70.ptx:985) @%p2 bra BB6_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b00 (mri-gridding.3.sm_70.ptx:1012) shl.b32 %r76, %r76, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5b18 (mri-gridding.3.sm_70.ptx:1015) @%p3 bra BB6_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b20 (mri-gridding.3.sm_70.ptx:1018) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18scan_inter1_kernelPjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18scan_inter1_kernelPjj'.
GPGPU-Sim PTX: pushing kernel '_Z18scan_inter1_kernelPjj' to stream 0, gridDim= (1,1,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z18scan_inter1_kernelPjj'
GPGPU-Sim uArch: CTA/core = 32, limited by: threads cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 2: size 0
kernel_name = _Z18scan_inter1_kernelPjj 
kernel_launch_uid = 2 
gpu_sim_cycle = 7189
gpu_sim_insn = 8554
gpu_ipc =       1.1899
gpu_tot_sim_cycle = 19251
gpu_tot_sim_insn = 5863612
gpu_tot_ipc =     304.5874
gpu_tot_issued_cta = 42
gpu_occupancy = 3.1179% 
gpu_tot_occupancy = 24.6978% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0067
partiton_level_parallism_total  =       0.5436
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.9732
L2_BW  =       0.2419 GB/Sec
L2_BW_total  =      19.6917 GB/Sec
gpu_total_sim_rate=167531
############## bottleneck_stats #############
cycles: core 7189, icnt 7189, l2 7189, dram 5398
gpu_ipc	1.190
gpu_tot_issued_cta = 42, average cycles = 171
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 16 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.000	1
L1D data util	0.000	1	0.022	41
L1D tag util	0.000	1	0.009	41
L2 data util	0.000	2	0.007	45
L2 tag util	0.000	2	0.003	45
n_l2_access	 48
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	2	0.001	22

latency_l1_hit:	3312, num_l1_reqs:	32
L1 hit latency:	103
latency_l2_hit:	2992, num_l2_reqs:	16
L2 hit latency:	187
latency_dram:	6909, num_dram_reqs:	16
DRAM latency:	431

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	1.000
L1I tag util	0.000	1	0.028	41

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.000	1	0.006	41
sp pipe util	0.000	0	0.000	41
sfu pipe util	0.000	0	0.000	41
ldst mem cycle	0.000	0	0.000	41

smem port	0.000	1

n_reg_bank	16
reg port	0.000	0	0.000	41
L1D tag util	0.000	1	0.009	41
L1D fill util	0.000	1	0.002	41
n_l1d_mshr	4096
L1D mshr util	0.000	1
n_l1d_missq	16
L1D missq util	0.000	1
L1D hit rate	0.500
L1D miss rate	0.500
L1D rsfail rate	0.000
L2 tag util	0.000	2	0.003	45
L2 fill util	0.000	2	0.001	45
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	2	0.001	45
L2 missq util	0.000	2	0.000	45
L2 hit rate	0.667
L2 miss rate	0.333
L2 rsfail rate	0.000

dram activity	0.000	2	0.005	22

load trans eff	0.500
load trans sz	32.000
load_useful_bytes 512, load_transaction_bytes 1024, icnt_m2s_bytes 0
n_gmem_load_insns 4, n_gmem_load_accesses 32
n_smem_access_insn 32, n_smem_accesses 85

tmp_counter/12	0.000

run 0.077, fetch 0.083, sync 0.289, control 0.004, data 0.547, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 69, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10481
	L1D_total_cache_misses = 5261
	L1D_total_cache_miss_rate = 0.5020
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5261

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
674, 383, 337, 337, 291, 291, 291, 291, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 6380096
gpgpu_n_tot_w_icount = 199378
gpgpu_n_stall_shd_mem = 58731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5204
gpgpu_n_mem_write_global = 5261
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41632
gpgpu_n_store_insn = 41673
gpgpu_n_shmem_insn = 419751
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63104
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50893
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7838
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20222	W0_Idle:397820	W0_Scoreboard:524916	W1:2524	W2:1909	W3:0	W4:1909	W5:0	W6:0	W7:0	W8:1909	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1909	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:189218
single_issue_nums: WS0:59899	WS1:47827	WS2:45826	WS3:45826	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41632 {8:5204,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 210440 {40:5261,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208160 {40:5204,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 42088 {8:5261,}
maxmflatency = 1091 
max_icnt2mem_latency = 546 
maxmrqlatency = 104 
max_icnt2sh_latency = 21 
averagemflatency = 395 
avg_icnt2mem_latency = 92 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 2 
mrq_lat_table:695 	434 	248 	435 	2154 	1178 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4982 	2991 	2458 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5681 	1581 	1071 	762 	1332 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9097 	1057 	296 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6100      6032      6104      6053 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6256      6217      6272      6252 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6191      6152      6207      6176 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6131      6096      6136      6117 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6302      6245      6318      6285 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6514      6421      6526      6473 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6361      6305      6380      6350 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5491      5494      5498      5499 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5522      5523      5527      5529 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5723      5724      5730      5731 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5653      5654      5658      5659 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5591      5593      5597      5598 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5755      5756      5760      5762 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5945      5948      5952      5953 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5823      5824      5830      5831 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      6016      6017      6052      6053 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      6036      6037      6072      6073 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6237      6238      6273      6274 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6167      6168      6203      6204 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6105      6108      6141      6143 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6269      6270      6305      6306 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6460      6461      6496      6497 
dram[22]:         0         0         0         0         0      5503         0         0         0         0         0         0      6337      6338      6373      6374 
dram[23]:         0         0         0         0         0      5495         0         0         0         0         0         0      5491      5494      5498      5502 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5522      5526      5525      5534 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5723      5747      5727      5758 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5653      5671      5655      5678 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5591      5602      5594      5610 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5755      5780      5758      5791 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5945      5992      5949      6000 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5823      5858      5827      5866 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      6016      6068      6021      6073 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 60.000000 
average row locality = 5204/130 = 40.030769
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         8         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         8         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5204
min_bank_accesses = 0!
chip skew: 176/160 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none         649       615       686       678
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none         618       615       654       661
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         618       614       649       678
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none         622       614       660       659
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none         624       615       653       685
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none         621       613       650       678
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none         628       612       650       670
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         695       697       726       728
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         715       717       758       763
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         902       903       937       941
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         833       835       875       885
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         857       859       895       898
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         925       927       974       983
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none        1090      1091      1129      1140
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         979       981      1019      1029
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none         619       622       696       698
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none         616       620       689       692
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none         613       614       692       697
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none         611       613       697       690
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none         613       613       689       691
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none         614       620       698       702
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none         612       614       693       689
dram[22]:     none      none      none      none      none        1764    none      none      none      none      none      none         612       614       692       689
dram[23]:     none      none      none      none      none         805    none      none      none      none      none      none         693       710       715       744
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         714       732       743       779
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         884       931       923       969
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         820       859       853       911
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         841       881       879       917
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         902       956       951      1010
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none        1057      1135      1112      1189
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         962      1009      1001      1067
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none         617       646       655       724
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       502       438       549       526
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       443       438       470       509
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       441       435       465       523
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       450       438       482       498
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       443       438       466       519
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       442       438       467       517
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       451       438       469       509
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       604       605       626       627
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       619       620       653       665
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0       808       809       829       830
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0       737       739       767       781
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0       834       836       856       858
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0       824       825       858       871
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0       994       996      1024      1038
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0       880       881       909       924
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0       448       451       534       529
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0       438       440       514       511
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0       434       435       507       521
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0       434       437       516       511
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0       435       436       502       496
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0       437       439       514       511
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0       431       436       516       511
dram[22]:          0         0         0         0         0       436         0         0         0         0         0         0       434       436       518       508
dram[23]:          0         0         0         0         0       437         0         0         0         0         0         0       592       624       620       652
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0       615       643       644       693
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0       776       828       826       874
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0       721       759       749       817
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0       796       856       849       897
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0       801       850       842       908
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0       948      1016      1014      1091
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0       862       902       900       965
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0       446       503       497       569
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14293 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=216 dram_eff=0.7407
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14434i bk13: 16a 14434i bk14: 64a 14384i bk15: 64a 14360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803922
Bank_Level_Parallism_Col = 1.801980
Bank_Level_Parallism_Ready = 1.187500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801980 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 14251 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14293 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011207 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.012346 
queue_avg = 0.254860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.25486
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14293 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=221 dram_eff=0.724
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14434i bk13: 16a 14429i bk14: 64a 14387i bk15: 64a 14389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.631579
Bank_Level_Parallism_Col = 1.620192
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620192 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 14246 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14293 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011207 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.012346 
queue_avg = 0.135870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.13587
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14293 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=210 dram_eff=0.7619
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14433i bk13: 16a 14434i bk14: 64a 14396i bk15: 64a 14356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.823232
Bank_Level_Parallism_Col = 1.812183
Bank_Level_Parallism_Ready = 1.237500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.812183 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 14257 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14293 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011207 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.012346 
queue_avg = 0.190730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.19073
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14294 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=253 dram_eff=0.6324
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14432i bk13: 16a 14429i bk14: 64a 14387i bk15: 64a 14379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626728
Bank_Level_Parallism_Col = 1.615741
Bank_Level_Parallism_Ready = 1.131250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.615741 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 14238 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14294 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011138 
Issued_on_Two_Bus_Simul_Util = 0.000208 
issued_two_Eff = 0.018634 
queue_avg = 0.124109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.124109
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14292 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=217 dram_eff=0.7373
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14433i bk13: 16a 14433i bk14: 64a 14396i bk15: 64a 14369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.727723
Bank_Level_Parallism_Col = 1.733668
Bank_Level_Parallism_Ready = 1.200000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733668 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 14253 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14292 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011276 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.006135 
queue_avg = 0.192390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.19239
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14291 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=240 dram_eff=0.6667
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14434i bk13: 16a 14430i bk14: 64a 14384i bk15: 64a 14364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.703704
Bank_Level_Parallism_Col = 1.708920
Bank_Level_Parallism_Ready = 1.175000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.708920 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 14239 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14291 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.227603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.227603
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14292 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=231 dram_eff=0.6926
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14426i bk13: 16a 14429i bk14: 64a 14388i bk15: 64a 14383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.669811
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 14243 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14292 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011276 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.006135 
queue_avg = 0.149429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.149429
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14291 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=191 dram_eff=0.8377
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14442i bk13: 16a 14441i bk14: 64a 14407i bk15: 64a 14401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.623595
Bank_Level_Parallism_Col = 1.581921
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581921 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 14277 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14291 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0684192
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14291 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=191 dram_eff=0.8377
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14439i bk13: 16a 14436i bk14: 64a 14358i bk15: 64a 14371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 14276 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14291 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.151159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.151159
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14291 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=191 dram_eff=0.8377
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14442i bk13: 16a 14440i bk14: 64a 14407i bk15: 64a 14401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.629213
Bank_Level_Parallism_Col = 1.581921
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581921 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 14277 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14291 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0684192
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14291 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=192 dram_eff=0.8333
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14442i bk13: 16a 14440i bk14: 64a 14366i bk15: 64a 14360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.066667
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 14275 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14291 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.141197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.141197
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14291 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=203 dram_eff=0.7882
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14442i bk13: 16a 14440i bk14: 64a 14404i bk15: 64a 14398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662921
Bank_Level_Parallism_Col = 1.604520
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.604520 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 14277 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14291 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.071532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0715323
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14291 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=191 dram_eff=0.8377
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14439i bk13: 16a 14436i bk14: 64a 14358i bk15: 64a 14371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 14276 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14291 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.151159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.151159
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14291 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=192 dram_eff=0.8333
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14442i bk13: 16a 14441i bk14: 64a 14367i bk15: 64a 14361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.050000
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 14275 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14291 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.140989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.140989
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14291 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=192 dram_eff=0.8333
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14442i bk13: 16a 14440i bk14: 64a 14367i bk15: 64a 14361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.055556
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 14275 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14291 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.140989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.140989
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14292 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=197 dram_eff=0.8122
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14431i bk13: 16a 14429i bk14: 64a 14378i bk15: 64a 14375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.983784
Bank_Level_Parallism_Col = 1.951087
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.951087 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 14270 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14292 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011276 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.006135 
queue_avg = 0.183812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.183812
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14292 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=200 dram_eff=0.8
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14432i bk13: 16a 14429i bk14: 64a 14381i bk15: 64a 14371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952128
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 14267 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14292 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011276 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.006135 
queue_avg = 0.229886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.229886
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14292 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=200 dram_eff=0.8
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14432i bk13: 16a 14429i bk14: 64a 14376i bk15: 64a 14376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952128
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 14267 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14292 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011276 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.006135 
queue_avg = 0.129229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.129229
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14292 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=199 dram_eff=0.804
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14431i bk13: 16a 14429i bk14: 64a 14376i bk15: 64a 14377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962567
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 14268 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14292 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011276 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.006135 
queue_avg = 0.231615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.231615
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14292 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=210 dram_eff=0.7619
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14436i bk13: 16a 14436i bk14: 64a 14412i bk15: 64a 14410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.545946
Bank_Level_Parallism_Col = 1.516304
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516304 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 14270 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14292 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011276 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.006135 
queue_avg = 0.106468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.106468
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14292 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=200 dram_eff=0.8
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14430i bk13: 16a 14428i bk14: 64a 14380i bk15: 64a 14375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952128
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 14267 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14292 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011276 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.006135 
queue_avg = 0.200000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.2
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14292 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01107
n_activity=199 dram_eff=0.804
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14431i bk13: 16a 14429i bk14: 64a 14376i bk15: 64a 14377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962567
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.011069 
total_CMD = 14455 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 14268 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14292 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011069 
Either_Row_CoL_Bus_Util = 0.011276 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.006135 
queue_avg = 0.231200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.2312
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14283 n_act=5 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01162
n_activity=239 dram_eff=0.7029
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 8a 14436i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14431i bk13: 16a 14429i bk14: 64a 14376i bk15: 64a 14377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970238
Row_Buffer_Locality_read = 0.970238
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.841122
Bank_Level_Parallism_Col = 1.816038
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.816038 

BW Util details:
bwutil = 0.011622 
total_CMD = 14455 
util_bw = 168 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 14241 

BW Util Bottlenecks: 
RCDc_limit = 54 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14283 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 168 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.011622 
Either_Row_CoL_Bus_Util = 0.011899 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.005814 
queue_avg = 0.235351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.235351
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14274 n_act=5 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01218
n_activity=250 dram_eff=0.704
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 8a 14436i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14438i bk13: 24a 14435i bk14: 64a 14386i bk15: 64a 14346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971591
Row_Buffer_Locality_read = 0.971591
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.822222
Bank_Level_Parallism_Col = 1.802691
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.802691 

BW Util details:
bwutil = 0.012176 
total_CMD = 14455 
util_bw = 176 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 14230 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14274 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 176 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.012176 
Either_Row_CoL_Bus_Util = 0.012522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.105707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.105707
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14283 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01162
n_activity=212 dram_eff=0.7925
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14441i bk13: 24a 14439i bk14: 64a 14383i bk15: 64a 14340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.925000
Bank_Level_Parallism_Col = 1.894472
Bank_Level_Parallism_Ready = 1.351190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.894472 

BW Util details:
bwutil = 0.011622 
total_CMD = 14455 
util_bw = 168 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 14255 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14283 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011622 
Either_Row_CoL_Bus_Util = 0.011899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.159253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.159253
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14285 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01162
n_activity=224 dram_eff=0.75
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14435i bk13: 24a 14432i bk14: 64a 14383i bk15: 64a 14366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.754717
Bank_Level_Parallism_Col = 1.744076
Bank_Level_Parallism_Ready = 1.232143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.744076 

BW Util details:
bwutil = 0.011622 
total_CMD = 14455 
util_bw = 168 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 14243 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14285 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011622 
Either_Row_CoL_Bus_Util = 0.011761 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.011765 
queue_avg = 0.161813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.161813
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14285 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01162
n_activity=218 dram_eff=0.7706
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14435i bk13: 24a 14434i bk14: 64a 14387i bk15: 64a 14348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.864078
Bank_Level_Parallism_Col = 1.848781
Bank_Level_Parallism_Ready = 1.386905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.848781 

BW Util details:
bwutil = 0.011622 
total_CMD = 14455 
util_bw = 168 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 14249 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14285 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011622 
Either_Row_CoL_Bus_Util = 0.011761 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.011765 
queue_avg = 0.175994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.175994
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14284 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01162
n_activity=241 dram_eff=0.6971
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14436i bk13: 24a 14432i bk14: 64a 14382i bk15: 64a 14367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.709677
Bank_Level_Parallism_Col = 1.694444
Bank_Level_Parallism_Ready = 1.160714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.694444 

BW Util details:
bwutil = 0.011622 
total_CMD = 14455 
util_bw = 168 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 14238 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14284 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011622 
Either_Row_CoL_Bus_Util = 0.011830 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.005848 
queue_avg = 0.129505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.129505
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14285 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01162
n_activity=219 dram_eff=0.7671
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14436i bk13: 24a 14430i bk14: 64a 14384i bk15: 64a 14360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.826087
Bank_Level_Parallism_Col = 1.810680
Bank_Level_Parallism_Ready = 1.279762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.810680 

BW Util details:
bwutil = 0.011622 
total_CMD = 14455 
util_bw = 168 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 14248 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14285 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011622 
Either_Row_CoL_Bus_Util = 0.011761 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.011765 
queue_avg = 0.206019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.206019
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14285 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01162
n_activity=232 dram_eff=0.7241
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14434i bk13: 24a 14434i bk14: 64a 14379i bk15: 64a 14361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.727273
Bank_Level_Parallism_Col = 1.716895
Bank_Level_Parallism_Ready = 1.303571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.716895 

BW Util details:
bwutil = 0.011622 
total_CMD = 14455 
util_bw = 168 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 14235 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14285 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011622 
Either_Row_CoL_Bus_Util = 0.011761 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.011765 
queue_avg = 0.268212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.268212
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14285 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01162
n_activity=223 dram_eff=0.7534
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14436i bk13: 24a 14434i bk14: 64a 14383i bk15: 64a 14356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.796209
Bank_Level_Parallism_Col = 1.785714
Bank_Level_Parallism_Ready = 1.339286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.785714 

BW Util details:
bwutil = 0.011622 
total_CMD = 14455 
util_bw = 168 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 14244 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14285 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011622 
Either_Row_CoL_Bus_Util = 0.011761 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.011765 
queue_avg = 0.219301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.219301
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14455 n_nop=14289 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01135
n_activity=233 dram_eff=0.7039
bk0: 0a 14455i bk1: 0a 14455i bk2: 0a 14455i bk3: 0a 14455i bk4: 0a 14455i bk5: 0a 14455i bk6: 0a 14455i bk7: 0a 14455i bk8: 0a 14455i bk9: 0a 14455i bk10: 0a 14455i bk11: 0a 14455i bk12: 16a 14432i bk13: 24a 14425i bk14: 64a 14380i bk15: 60a 14359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.755656
Bank_Level_Parallism_Col = 1.745455
Bank_Level_Parallism_Ready = 1.237805
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745455 

BW Util details:
bwutil = 0.011346 
total_CMD = 14455 
util_bw = 164 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 14234 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14455 
n_nop = 14289 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.011346 
Either_Row_CoL_Bus_Util = 0.011484 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.012048 
queue_avg = 0.302318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.302318

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 225, Miss = 129, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 200, Miss = 96, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 168, Miss = 84, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10465
L2_total_cache_misses = 5245
L2_total_cache_miss_rate = 0.5012
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3905
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5261
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=10465
icnt_total_pkts_simt_to_mem=10465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10465
Req_Network_cycles = 19251
Req_Network_injected_packets_per_cycle =       0.5436 
Req_Network_conflicts_per_cycle =       1.3348
Req_Network_conflicts_per_cycle_util =      14.6672
Req_Bank_Level_Parallism =       5.9732
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4711
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0085

Reply_Network_injected_packets_num = 10465
Reply_Network_cycles = 19251
Reply_Network_injected_packets_per_cycle =        0.5436
Reply_Network_conflicts_per_cycle =        0.1113
Reply_Network_conflicts_per_cycle_util =       1.3538
Reply_Bank_Level_Parallism =       6.6109
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0057
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0068
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 35 sec (35 sec)
gpgpu_simulation_rate = 167531 (inst/sec)
gpgpu_simulation_rate = 550 (cycle/sec)
gpgpu_silicon_slowdown = 2058181x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2e14dcb8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2e14dcb4..

GPGPU-Sim PTX: cudaLaunch for 0x0x406d84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18scan_inter1_kernelPjj 
GPGPU-Sim PTX: pushing kernel '_Z18scan_inter1_kernelPjj' to stream 0, gridDim= (1,1,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z18scan_inter1_kernelPjj'
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 3: size 0
kernel_name = _Z18scan_inter1_kernelPjj 
kernel_launch_uid = 3 
gpu_sim_cycle = 6939
gpu_sim_insn = 8554
gpu_ipc =       1.2327
gpu_tot_sim_cycle = 26190
gpu_tot_sim_insn = 5872166
gpu_tot_ipc =     224.2141
gpu_tot_issued_cta = 43
gpu_occupancy = 3.1169% 
gpu_tot_occupancy = 24.5524% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0069
partiton_level_parallism_total  =       0.4014
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.8406
L2_BW  =       0.2506 GB/Sec
L2_BW_total  =      14.5408 GB/Sec
gpu_total_sim_rate=146804
############## bottleneck_stats #############
cycles: core 6939, icnt 6939, l2 6939, dram 5210
gpu_ipc	1.233
gpu_tot_issued_cta = 43, average cycles = 161
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.000	1
L1D data util	0.000	1	0.023	42
L1D tag util	0.000	1	0.009	42
L2 data util	0.000	2	0.003	45
L2 tag util	0.000	2	0.003	45
n_l2_access	 48
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	45

latency_l1_hit:	3312, num_l1_reqs:	32
L1 hit latency:	103
latency_l2_hit:	6000, num_l2_reqs:	32
L2 hit latency:	187

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	1.000
L1I tag util	0.000	1	0.029	42

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.000	1	0.006	42
sp pipe util	0.000	0	0.000	42
sfu pipe util	0.000	0	0.000	42
ldst mem cycle	0.000	0	0.000	42

smem port	0.000	1

n_reg_bank	16
reg port	0.000	0	0.000	42
L1D tag util	0.000	1	0.009	42
L1D fill util	0.000	1	0.002	42
n_l1d_mshr	4096
L1D mshr util	0.000	1
n_l1d_missq	16
L1D missq util	0.000	1
L1D hit rate	0.500
L1D miss rate	0.500
L1D rsfail rate	0.000
L2 tag util	0.000	2	0.003	45
L2 fill util	0.000	0	0.000	45
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	45
L2 missq util	0.000	0	0.000	45
L2 hit rate	1.000
L2 miss rate	0.000
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	45

load trans eff	0.500
load trans sz	32.000
load_useful_bytes 512, load_transaction_bytes 1024, icnt_m2s_bytes 0
n_gmem_load_insns 4, n_gmem_load_accesses 32
n_smem_access_insn 32, n_smem_accesses 85

tmp_counter/12	0.000

run 0.086, fetch 0.093, sync 0.323, control 0.004, data 0.494, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 129, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 69, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10545
	L1D_total_cache_misses = 5293
	L1D_total_cache_miss_rate = 0.5019
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5293

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
674, 383, 337, 337, 291, 291, 291, 291, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 6391872
gpgpu_n_tot_w_icount = 199746
gpgpu_n_stall_shd_mem = 58840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5220
gpgpu_n_mem_write_global = 5293
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41760
gpgpu_n_store_insn = 41801
gpgpu_n_shmem_insn = 420388
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50946
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7894
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20222	W0_Idle:403100	W0_Scoreboard:527020	W1:2547	W2:1932	W3:0	W4:1932	W5:0	W6:0	W7:0	W8:1932	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1932	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:189471
single_issue_nums: WS0:60152	WS1:47942	WS2:45826	WS3:45826	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41760 {8:5220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 211720 {40:5293,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208800 {40:5220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 42344 {8:5293,}
maxmflatency = 1091 
max_icnt2mem_latency = 546 
maxmrqlatency = 104 
max_icnt2sh_latency = 21 
averagemflatency = 394 
avg_icnt2mem_latency = 92 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 2 
mrq_lat_table:695 	434 	248 	435 	2154 	1178 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5030 	2991 	2458 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5729 	1581 	1071 	762 	1332 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9145 	1057 	296 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6100      6032      6104      6053 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6256      6217      6272      6252 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6191      6152      6207      6176 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6131      6096      6136      6117 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6302      6245      6318      6285 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6514      6421      6526      6473 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6361      6305      6380      6350 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5491      5494      5498      5499 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5522      5523      5527      5529 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5723      5724      5730      5731 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5653      5654      5658      5659 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5591      5593      5597      5598 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5755      5756      5760      5762 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5945      5948      5952      5953 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5823      5824      5830      5831 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      6016      6017      6052      6053 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      6036      6037      6072      6073 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6237      6238      6273      6274 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6167      6168      6203      6204 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6105      6108      6141      6143 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6269      6270      6305      6306 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6460      6461      6496      6497 
dram[22]:         0         0         0         0         0      5503         0         0         0         0         0         0      6337      6338      6373      6374 
dram[23]:         0         0         0         0         0      5495         0         0         0         0         0         0      5491      5494      5498      5502 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5522      5526      5525      5534 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5723      5747      5727      5758 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5653      5671      5655      5678 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5591      5602      5594      5610 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5755      5780      5758      5791 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5945      5992      5949      6000 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5823      5858      5827      5866 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      6016      6068      6021      6073 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 60.000000 
average row locality = 5204/130 = 40.030769
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         8         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         8         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5204
min_bank_accesses = 0!
chip skew: 176/160 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none         649       615       686       678
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none         618       615       654       661
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         618       614       649       678
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none         622       614       660       659
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none         624       615       653       685
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none         621       613       650       678
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none         628       612       650       670
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         695       697       726       728
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         715       717       758       763
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         902       903       937       941
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         833       835       875       885
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         857       859       895       898
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         925       927       974       983
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none        1090      1091      1129      1140
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         979       981      1019      1029
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none         619       622       696       698
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none         616       620       689       692
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none         613       614       692       697
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none         611       613       697       690
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none         613       613       689       691
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none         614       620       698       702
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none         612       614       693       689
dram[22]:     none      none      none      none      none        2325    none      none      none      none      none      none         612       614       692       689
dram[23]:     none      none      none      none      none        1366    none      none      none      none      none      none         693       710       715       744
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         714       732       743       779
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         884       931       923       969
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         820       859       853       911
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         841       881       879       917
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         902       956       951      1010
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none        1057      1135      1112      1189
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         962      1009      1001      1067
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none         617       646       655       724
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       502       438       549       526
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       443       438       470       509
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       441       435       465       523
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       450       438       482       498
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       443       438       466       519
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       442       438       467       517
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       451       438       469       509
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       604       605       626       627
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       619       620       653       665
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0       808       809       829       830
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0       737       739       767       781
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0       834       836       856       858
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0       824       825       858       871
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0       994       996      1024      1038
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0       880       881       909       924
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0       448       451       534       529
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0       438       440       514       511
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0       434       435       507       521
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0       434       437       516       511
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0       435       436       502       496
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0       437       439       514       511
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0       431       436       516       511
dram[22]:          0         0         0         0         0       436         0         0         0         0         0         0       434       436       518       508
dram[23]:          0         0         0         0         0       437         0         0         0         0         0         0       592       624       620       652
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0       615       643       644       693
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0       776       828       826       874
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0       721       759       749       817
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0       796       856       849       897
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0       801       850       842       908
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0       948      1016      1014      1091
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0       862       902       900       965
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0       446       503       497       569
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19503 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=216 dram_eff=0.7407
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19644i bk13: 16a 19644i bk14: 64a 19594i bk15: 64a 19570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.803922
Bank_Level_Parallism_Col = 1.801980
Bank_Level_Parallism_Ready = 1.187500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801980 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 19461 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19503 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008238 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.012346 
queue_avg = 0.187338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.187338
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19503 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=221 dram_eff=0.724
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19644i bk13: 16a 19639i bk14: 64a 19597i bk15: 64a 19599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.631579
Bank_Level_Parallism_Col = 1.620192
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.620192 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 19456 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19503 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008238 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.012346 
queue_avg = 0.099873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0998729
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19503 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=210 dram_eff=0.7619
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19643i bk13: 16a 19644i bk14: 64a 19606i bk15: 64a 19566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.823232
Bank_Level_Parallism_Col = 1.812183
Bank_Level_Parallism_Ready = 1.237500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.812183 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 19467 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19503 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008238 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.012346 
queue_avg = 0.140198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.140198
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19504 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=253 dram_eff=0.6324
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19642i bk13: 16a 19639i bk14: 64a 19597i bk15: 64a 19589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626728
Bank_Level_Parallism_Col = 1.615741
Bank_Level_Parallism_Ready = 1.131250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.615741 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 19448 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19504 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008187 
Issued_on_Two_Bus_Simul_Util = 0.000153 
issued_two_Eff = 0.018634 
queue_avg = 0.091228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0912281
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19502 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=217 dram_eff=0.7373
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19643i bk13: 16a 19643i bk14: 64a 19606i bk15: 64a 19579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.727723
Bank_Level_Parallism_Col = 1.733668
Bank_Level_Parallism_Ready = 1.200000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733668 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 19463 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19502 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008289 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.141419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.141419
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19501 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=240 dram_eff=0.6667
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19644i bk13: 16a 19640i bk14: 64a 19594i bk15: 64a 19574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.703704
Bank_Level_Parallism_Col = 1.708920
Bank_Level_Parallism_Ready = 1.175000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.708920 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 19449 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19501 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.167302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.167302
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19502 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=231 dram_eff=0.6926
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19636i bk13: 16a 19639i bk14: 64a 19598i bk15: 64a 19593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.669811
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 19453 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19502 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008289 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.109840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.10984
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19501 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=191 dram_eff=0.8377
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19652i bk13: 16a 19651i bk14: 64a 19617i bk15: 64a 19611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.623595
Bank_Level_Parallism_Col = 1.581921
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581921 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 19487 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19501 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0502924
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19501 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=191 dram_eff=0.8377
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19649i bk13: 16a 19646i bk14: 64a 19568i bk15: 64a 19581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19486 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19501 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.111111
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19501 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=191 dram_eff=0.8377
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19652i bk13: 16a 19650i bk14: 64a 19617i bk15: 64a 19611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.629213
Bank_Level_Parallism_Col = 1.581921
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581921 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 19487 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19501 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0502924
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19501 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=192 dram_eff=0.8333
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19652i bk13: 16a 19650i bk14: 64a 19576i bk15: 64a 19570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.066667
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 19485 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19501 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.103788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.103788
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19501 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=203 dram_eff=0.7882
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19652i bk13: 16a 19650i bk14: 64a 19614i bk15: 64a 19608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662921
Bank_Level_Parallism_Col = 1.604520
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.604520 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 19487 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19501 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0525807
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19501 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=191 dram_eff=0.8377
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19649i bk13: 16a 19646i bk14: 64a 19568i bk15: 64a 19581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100559
Bank_Level_Parallism_Col = 2.044944
Bank_Level_Parallism_Ready = 1.243750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044944 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19486 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19501 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.111111
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19501 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=192 dram_eff=0.8333
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19652i bk13: 16a 19651i bk14: 64a 19577i bk15: 64a 19571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.050000
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 19485 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19501 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.103636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.103636
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19501 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=192 dram_eff=0.8333
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19652i bk13: 16a 19650i bk14: 64a 19577i bk15: 64a 19571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.055556
Bank_Level_Parallism_Col = 2.011173
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.011173 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 19485 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19501 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.103636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.103636
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19502 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=197 dram_eff=0.8122
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19641i bk13: 16a 19639i bk14: 64a 19588i bk15: 64a 19585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.983784
Bank_Level_Parallism_Col = 1.951087
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.951087 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 19480 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19502 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008289 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.135113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.135113
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19502 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=200 dram_eff=0.8
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19642i bk13: 16a 19639i bk14: 64a 19591i bk15: 64a 19581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952128
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 19477 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19502 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008289 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.168980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.16898
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19502 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=200 dram_eff=0.8
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19642i bk13: 16a 19639i bk14: 64a 19586i bk15: 64a 19586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952128
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 19477 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19502 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008289 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.094991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0949911
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19502 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=199 dram_eff=0.804
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19641i bk13: 16a 19639i bk14: 64a 19586i bk15: 64a 19587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962567
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 19478 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19502 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008289 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.170252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.170252
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19502 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=210 dram_eff=0.7619
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19646i bk13: 16a 19646i bk14: 64a 19622i bk15: 64a 19620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.545946
Bank_Level_Parallism_Col = 1.516304
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516304 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 19480 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19502 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008289 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.078261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0782609
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19502 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=200 dram_eff=0.8
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19640i bk13: 16a 19638i bk14: 64a 19590i bk15: 64a 19585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952128
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 19477 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19502 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008289 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.147012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.147012
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19502 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=199 dram_eff=0.804
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19641i bk13: 16a 19639i bk14: 64a 19586i bk15: 64a 19587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962567
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.008136 
total_CMD = 19665 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 19478 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19502 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.008289 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006135 
queue_avg = 0.169947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.169947
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19493 n_act=5 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008543
n_activity=239 dram_eff=0.7029
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 8a 19646i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19641i bk13: 16a 19639i bk14: 64a 19586i bk15: 64a 19587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970238
Row_Buffer_Locality_read = 0.970238
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.841122
Bank_Level_Parallism_Col = 1.816038
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.816038 

BW Util details:
bwutil = 0.008543 
total_CMD = 19665 
util_bw = 168 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 19451 

BW Util Bottlenecks: 
RCDc_limit = 54 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19493 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 168 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.008543 
Either_Row_CoL_Bus_Util = 0.008747 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.005814 
queue_avg = 0.172998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.172998
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19484 n_act=5 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00895
n_activity=250 dram_eff=0.704
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 8a 19646i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19648i bk13: 24a 19645i bk14: 64a 19596i bk15: 64a 19556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971591
Row_Buffer_Locality_read = 0.971591
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.822222
Bank_Level_Parallism_Col = 1.802691
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.802691 

BW Util details:
bwutil = 0.008950 
total_CMD = 19665 
util_bw = 176 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 19440 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19484 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 176 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.008950 
Either_Row_CoL_Bus_Util = 0.009204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.077702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0777015
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19493 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008543
n_activity=212 dram_eff=0.7925
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19651i bk13: 24a 19649i bk14: 64a 19593i bk15: 64a 19550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.925000
Bank_Level_Parallism_Col = 1.894472
Bank_Level_Parallism_Ready = 1.351190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.894472 

BW Util details:
bwutil = 0.008543 
total_CMD = 19665 
util_bw = 168 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 19465 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19493 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008543 
Either_Row_CoL_Bus_Util = 0.008747 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.117061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.117061
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19495 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008543
n_activity=224 dram_eff=0.75
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19645i bk13: 24a 19642i bk14: 64a 19593i bk15: 64a 19576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.754717
Bank_Level_Parallism_Col = 1.744076
Bank_Level_Parallism_Ready = 1.232143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.744076 

BW Util details:
bwutil = 0.008543 
total_CMD = 19665 
util_bw = 168 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 19453 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19495 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008543 
Either_Row_CoL_Bus_Util = 0.008645 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.011765 
queue_avg = 0.118942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.118942
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19495 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008543
n_activity=218 dram_eff=0.7706
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19645i bk13: 24a 19644i bk14: 64a 19597i bk15: 64a 19558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.864078
Bank_Level_Parallism_Col = 1.848781
Bank_Level_Parallism_Ready = 1.386905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.848781 

BW Util details:
bwutil = 0.008543 
total_CMD = 19665 
util_bw = 168 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 19459 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19495 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008543 
Either_Row_CoL_Bus_Util = 0.008645 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.011765 
queue_avg = 0.129367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.129367
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19494 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008543
n_activity=241 dram_eff=0.6971
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19646i bk13: 24a 19642i bk14: 64a 19592i bk15: 64a 19577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.709677
Bank_Level_Parallism_Col = 1.694444
Bank_Level_Parallism_Ready = 1.160714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.694444 

BW Util details:
bwutil = 0.008543 
total_CMD = 19665 
util_bw = 168 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 19448 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19494 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008543 
Either_Row_CoL_Bus_Util = 0.008696 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.005848 
queue_avg = 0.095195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0951945
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19495 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008543
n_activity=219 dram_eff=0.7671
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19646i bk13: 24a 19640i bk14: 64a 19594i bk15: 64a 19570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.826087
Bank_Level_Parallism_Col = 1.810680
Bank_Level_Parallism_Ready = 1.279762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.810680 

BW Util details:
bwutil = 0.008543 
total_CMD = 19665 
util_bw = 168 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 19458 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19495 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008543 
Either_Row_CoL_Bus_Util = 0.008645 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.011765 
queue_avg = 0.151437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.151437
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19495 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008543
n_activity=232 dram_eff=0.7241
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19644i bk13: 24a 19644i bk14: 64a 19589i bk15: 64a 19571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.727273
Bank_Level_Parallism_Col = 1.716895
Bank_Level_Parallism_Ready = 1.303571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.716895 

BW Util details:
bwutil = 0.008543 
total_CMD = 19665 
util_bw = 168 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 19445 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19495 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008543 
Either_Row_CoL_Bus_Util = 0.008645 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.011765 
queue_avg = 0.197152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.197152
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19495 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008543
n_activity=223 dram_eff=0.7534
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19646i bk13: 24a 19644i bk14: 64a 19593i bk15: 64a 19566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.796209
Bank_Level_Parallism_Col = 1.785714
Bank_Level_Parallism_Ready = 1.339286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.785714 

BW Util details:
bwutil = 0.008543 
total_CMD = 19665 
util_bw = 168 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 19454 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19495 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008543 
Either_Row_CoL_Bus_Util = 0.008645 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.011765 
queue_avg = 0.161200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.1612
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19665 n_nop=19499 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00834
n_activity=233 dram_eff=0.7039
bk0: 0a 19665i bk1: 0a 19665i bk2: 0a 19665i bk3: 0a 19665i bk4: 0a 19665i bk5: 0a 19665i bk6: 0a 19665i bk7: 0a 19665i bk8: 0a 19665i bk9: 0a 19665i bk10: 0a 19665i bk11: 0a 19665i bk12: 16a 19642i bk13: 24a 19635i bk14: 64a 19590i bk15: 60a 19569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.755656
Bank_Level_Parallism_Col = 1.745455
Bank_Level_Parallism_Ready = 1.237805
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745455 

BW Util details:
bwutil = 0.008340 
total_CMD = 19665 
util_bw = 164 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 19444 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19665 
n_nop = 19499 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.008340 
Either_Row_CoL_Bus_Util = 0.008441 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.012048 
queue_avg = 0.222222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.222222

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 249, Miss = 129, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 224, Miss = 96, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 168, Miss = 84, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10513
L2_total_cache_misses = 5245
L2_total_cache_miss_rate = 0.4989
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3905
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5293
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=10513
icnt_total_pkts_simt_to_mem=10513
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10513
Req_Network_cycles = 26190
Req_Network_injected_packets_per_cycle =       0.4014 
Req_Network_conflicts_per_cycle =       0.9812
Req_Network_conflicts_per_cycle_util =      14.2761
Req_Bank_Level_Parallism =       5.8406
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3463
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0063

Reply_Network_injected_packets_num = 10513
Reply_Network_cycles = 26190
Reply_Network_injected_packets_per_cycle =        0.4014
Reply_Network_conflicts_per_cycle =        0.0818
Reply_Network_conflicts_per_cycle_util =       1.3139
Reply_Bank_Level_Parallism =       6.4457
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0042
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0050
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 40 sec (40 sec)
gpgpu_simulation_rate = 146804 (inst/sec)
gpgpu_simulation_rate = 654 (cycle/sec)
gpgpu_silicon_slowdown = 1730886x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
