Warning (10268): Verilog HDL information at V15_UNIVERSAL_SHIFT_REG.v(22): always construct contains both blocking and non-blocking assignments
