module alu_matriz (
    input clk,
    input reset,
    input start,
    input [1:0] sel_operacao,
    input signed [15:0] mat_a,
    input signed [15:0] mat_b,
    output reg signed [15:0] resultado,
    output reg done
);

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            resultado <= 0;
            done <= 0;
        end
        else if (start) begin
            case (sel_operacao)
                2'b00: resultado <= mat_a + mat_b; // soma
                default: resultado <= 0;
            endcase
            done <= 1;
        end
        else begin
            done <= 0;
        end
    end

endmodule
