
*** Running vivado
    with args -log design_1_image_core_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_image_core_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_image_core_0_1.tcl -notrace
Command: synth_design -top design_1_image_core_0_1 -part xc7vx690tffg1761-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 452.043 ; gain = 103.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_image_core_0_1' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ip/design_1_image_core_0_1/synth/design_1_image_core_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'image_core' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/image_core.v:12]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Block_proc.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (1#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/AXIvideo2Mat.v:103]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (2#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Sobel' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Sobel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Sobel.v:72]
INFO: [Synth 8-6157] synthesizing module 'Filter2D' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:53]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_bkb' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D_k_buf_0_bkb.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_bkb_ram' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D_k_buf_0_bkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D_k_buf_0_bkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_bkb_ram' (3#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D_k_buf_0_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_bkb' (4#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D_k_buf_0_bkb.v:54]
INFO: [Synth 8-6157] synthesizing module 'image_core_mux_32eOg' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/image_core_mux_32eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_mux_32eOg' (5#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/image_core_mux_32eOg.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:1076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:1080]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:1086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:1092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:1096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:1100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:1144]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D' (6#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Sobel' (7#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Sobel.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Mat2AXIvideo.v:63]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Mat2AXIvideo.v:239]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Mat2AXIvideo.v:265]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Mat2AXIvideo.v:291]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Mat2AXIvideo.v:353]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (8#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d2_A' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/fifo_w9_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d2_A_shiftReg' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/fifo_w9_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d2_A_shiftReg' (9#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/fifo_w9_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d2_A' (10#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/fifo_w9_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d2_A' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/fifo_w10_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d2_A_shiftReg' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/fifo_w10_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d2_A_shiftReg' (11#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/fifo_w10_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d2_A' (12#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/fifo_w10_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (13#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (14#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_U0' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/start_for_Sobel_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_U0_shiftReg' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/start_for_Sobel_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_U0_shiftReg' (15#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/start_for_Sobel_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_U0' (16#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/start_for_Sobel_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIfYi' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/start_for_Mat2AXIfYi.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIfYi_shiftReg' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/start_for_Mat2AXIfYi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIfYi_shiftReg' (17#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/start_for_Mat2AXIfYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIfYi' (18#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/start_for_Mat2AXIfYi.v:45]
INFO: [Synth 8-6155] done synthesizing module 'image_core' (19#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/image_core.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_image_core_0_1' (20#1) [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ip/design_1_image_core_0_1/synth/design_1_image_core_0_1.v:58]
WARNING: [Synth 8-3331] design Filter2D_k_buf_0_bkb has unconnected port reset
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 511.301 ; gain = 162.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 511.301 ; gain = 162.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 511.301 ; gain = 162.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ip/design_1_image_core_0_1/constraints/image_core_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ip/design_1_image_core_0_1/constraints/image_core_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/FPGA/project/Sobel_2.0/image_process.runs/design_1_image_core_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FPGA/project/Sobel_2.0/image_process.runs/design_1_image_core_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1072.691 ; gain = 1.316
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1072.691 ; gain = 723.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1072.691 ; gain = 723.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/FPGA/project/Sobel_2.0/image_process.runs/design_1_image_core_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1072.691 ; gain = 723.836
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1486_reg[8:0]' into 'k_buf_0_val_3_addr_reg_1473_reg[8:0]' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:326]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1492_reg[8:0]' into 'k_buf_0_val_3_addr_reg_1473_reg[8:0]' [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:342]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_1486_reg was removed.  [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:326]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_1492_reg was removed.  [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:342]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_cast_reg_1390_reg' and it is trimmed from '31' to '8' bits. [f:/FPGA/project/Sobel_2.0/image_process.srcs/sources_1/bd/design_1/ipshared/3672/hdl/verilog/Filter2D.v:557]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_105_1_fu_422_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_16_fu_416_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond4_fu_149_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1072.691 ; gain = 723.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   6 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 12    
	   3 Input      2 Bit       Adders := 7     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 8     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 32    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 85    
+---RAMs : 
	               2K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 33    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 90    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 26    
Module Filter2D_k_buf_0_bkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module image_core_mux_32eOg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Filter2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
	   6 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 7     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module Sobel 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 17    
Module fifo_w9_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module fifo_w9_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w10_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Sobel_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Sobel_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXIfYi_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIfYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "tmp_16_fu_416_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_105_1_fu_422_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "AXIvideo2Mat_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/exitcond_fu_161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/exitcond4_fu_149_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/axi_last_V_fu_173_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design image_core has unconnected port src_axi_TKEEP[0]
WARNING: [Synth 8-3331] design image_core has unconnected port src_axi_TSTRB[0]
WARNING: [Synth 8-3331] design image_core has unconnected port src_axi_TID[0]
WARNING: [Synth 8-3331] design image_core has unconnected port src_axi_TDEST[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_38/tmp_13_cast_reg_1390_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/tmp_2_reg_1376_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/tmp_4_reg_1383_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_38/tmp_4_reg_1383_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/tmp_14_reg_1395_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/tmp_13_cast_reg_1390_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/tmp_cast_reg_1366_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][8]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/tmp_1_cast_reg_1371_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[8]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[9]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[10]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[11]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[12]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[13]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[14]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[15]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[16]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[17]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[18]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[19]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[20]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[21]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[22]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[23]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[24]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[25]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[26]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[27]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[28]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[29]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[30]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_rows_V_read_cas_reg_1354_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[9]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[10]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[11]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[12]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[13]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[14]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[15]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[16]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[17]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[18]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[19]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[20]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[21]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[22]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[23]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[24]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[25]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[26]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[27]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[28]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[29]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[30]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_38/p_src_cols_V_read_cas_reg_1348_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][8]' (FDE) to 'inst/img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][8]' (FDE) to 'inst/img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\AXIvideo2Mat_U0/rows_V_reg_345_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/rows_V_reg_345_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_38/tmp_14_reg_1395_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_38/tmp_13_cast_reg_1390_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Sobel_U0/p_src_rows_V_read_reg_50_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/p_src_rows_V_read_reg_50_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_38/tmp_1_cast_reg_1371_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_U0/grp_Filter2D_fu_38/tmp_1_cast_reg_1371_reg[9] )
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_38/tmp_1_cast_reg_1371_reg[7]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_38/tmp_1_cast_reg_1371_reg[9]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (Block_proc_U0/ap_done_reg_reg) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (Block_proc_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/ap_done_reg_reg) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/ap_done_reg_reg) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (Mat2AXIvideo_U0/ap_done_reg_reg) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (start_for_Sobel_U0_U/U_start_for_Sobel_U0_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (start_for_Sobel_U0_U/U_start_for_Sobel_U0_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIfYi_U/U_start_for_Mat2AXIfYi_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIfYi_U/U_start_for_Mat2AXIfYi_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][6]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (img_0_cols_V_c_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][4]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (img_0_rows_V_c_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/rows_V_reg_345_reg[7]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/rows_V_reg_345_reg[8]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][8]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (img_0_cols_V_c7_U/U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][5]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (img_0_rows_V_c6_U/U_fifo_w9_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/p_src_rows_V_read_reg_50_reg[4]) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/p_src_rows_V_read_reg_50_reg[8]) is unused and will be removed from module image_core.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1072.691 ; gain = 723.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_38/i_/Sobel_U0/grp_Filter2D_fu_38/k_buf_0_val_3_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_38/i___0/Sobel_U0/grp_Filter2D_fu_38/k_buf_0_val_4_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_38/i___1/Sobel_U0/grp_Filter2D_fu_38/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 1072.691 ; gain = 723.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 1119.836 ; gain = 770.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_bkb_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_38/k_buf_0_val_3_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_38/k_buf_0_val_4_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_38/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 1121.344 ; gain = 772.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1121.344 ; gain = 772.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1121.344 ; gain = 772.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1121.344 ; gain = 772.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1121.344 ; gain = 772.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1121.344 ; gain = 772.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1121.344 ; gain = 772.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   164|
|2     |LUT1     |   257|
|3     |LUT2     |   156|
|4     |LUT3     |   142|
|5     |LUT4     |    75|
|6     |LUT5     |   147|
|7     |LUT6     |   189|
|8     |RAMB18E1 |     3|
|9     |FDRE     |   537|
|10    |FDSE     |    28|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------+------+
|      |Instance                             |Module                     |Cells |
+------+-------------------------------------+---------------------------+------+
|1     |top                                  |                           |  1698|
|2     |  inst                               |image_core                 |  1698|
|3     |    AXIvideo2Mat_U0                  |AXIvideo2Mat               |   330|
|4     |    Mat2AXIvideo_U0                  |Mat2AXIvideo               |   159|
|5     |    Sobel_U0                         |Sobel                      |  1055|
|6     |      grp_Filter2D_fu_38             |Filter2D                   |  1048|
|7     |        k_buf_0_val_3_U              |Filter2D_k_buf_0_bkb       |    74|
|8     |          Filter2D_k_buf_0_bkb_ram_U |Filter2D_k_buf_0_bkb_ram_7 |    74|
|9     |        k_buf_0_val_4_U              |Filter2D_k_buf_0_bkb_4     |    40|
|10    |          Filter2D_k_buf_0_bkb_ram_U |Filter2D_k_buf_0_bkb_ram_6 |    40|
|11    |        k_buf_0_val_5_U              |Filter2D_k_buf_0_bkb_5     |    25|
|12    |          Filter2D_k_buf_0_bkb_ram_U |Filter2D_k_buf_0_bkb_ram   |    25|
|13    |    img_0_cols_V_c7_U                |fifo_w10_d2_A              |    10|
|14    |    img_0_cols_V_c_U                 |fifo_w10_d2_A_0            |    11|
|15    |    img_0_data_stream_0_U            |fifo_w8_d2_A               |    48|
|16    |      U_fifo_w8_d2_A_ram             |fifo_w8_d2_A_shiftReg_3    |    40|
|17    |    img_0_rows_V_c6_U                |fifo_w9_d2_A               |    10|
|18    |    img_0_rows_V_c_U                 |fifo_w9_d2_A_1             |    10|
|19    |    img_1_data_stream_0_U            |fifo_w8_d2_A_2             |    32|
|20    |      U_fifo_w8_d2_A_ram             |fifo_w8_d2_A_shiftReg      |    24|
|21    |    start_for_Mat2AXIfYi_U           |start_for_Mat2AXIfYi       |    10|
|22    |    start_for_Sobel_U0_U             |start_for_Sobel_U0         |    15|
+------+-------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1121.344 ; gain = 772.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1121.344 ; gain = 211.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 1121.344 ; gain = 772.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
218 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 1121.344 ; gain = 783.961
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/project/Sobel_2.0/image_process.runs/design_1_image_core_0_1_synth_1/design_1_image_core_0_1.dcp' has been generated.
