<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_sdramc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_sdramc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__sdramc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab176e74d000617991fad11d69bacaf72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__sdramc_8h.html#ab176e74d000617991fad11d69bacaf72">REG_SDRAMC_MR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0200U)</td></tr>
<tr class="memdesc:ab176e74d000617991fad11d69bacaf72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Mode Register  <a href="#ab176e74d000617991fad11d69bacaf72">More...</a><br /></td></tr>
<tr class="separator:ab176e74d000617991fad11d69bacaf72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9e8937f60f862fa45a918c6e92c993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__sdramc_8h.html#aef9e8937f60f862fa45a918c6e92c993">REG_SDRAMC_TR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0204U)</td></tr>
<tr class="memdesc:aef9e8937f60f862fa45a918c6e92c993"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Refresh Timer Register  <a href="#aef9e8937f60f862fa45a918c6e92c993">More...</a><br /></td></tr>
<tr class="separator:aef9e8937f60f862fa45a918c6e92c993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11943f4424b858e525cdcc61a3697f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__sdramc_8h.html#a11943f4424b858e525cdcc61a3697f4e">REG_SDRAMC_CR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0208U)</td></tr>
<tr class="memdesc:a11943f4424b858e525cdcc61a3697f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Configuration Register  <a href="#a11943f4424b858e525cdcc61a3697f4e">More...</a><br /></td></tr>
<tr class="separator:a11943f4424b858e525cdcc61a3697f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d31832b8bd9862c33624ab13709959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__sdramc_8h.html#a46d31832b8bd9862c33624ab13709959">REG_SDRAMC_LPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0210U)</td></tr>
<tr class="memdesc:a46d31832b8bd9862c33624ab13709959"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Low Power Register  <a href="#a46d31832b8bd9862c33624ab13709959">More...</a><br /></td></tr>
<tr class="separator:a46d31832b8bd9862c33624ab13709959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0d14dc01e422671b8f523c55b85c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__sdramc_8h.html#a1b0d14dc01e422671b8f523c55b85c6d">REG_SDRAMC_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0214U)</td></tr>
<tr class="memdesc:a1b0d14dc01e422671b8f523c55b85c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Interrupt Enable Register  <a href="#a1b0d14dc01e422671b8f523c55b85c6d">More...</a><br /></td></tr>
<tr class="separator:a1b0d14dc01e422671b8f523c55b85c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ee49038c3bf50652276b8b002fbd6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__sdramc_8h.html#aa2ee49038c3bf50652276b8b002fbd6a">REG_SDRAMC_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0218U)</td></tr>
<tr class="memdesc:aa2ee49038c3bf50652276b8b002fbd6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Interrupt Disable Register  <a href="#aa2ee49038c3bf50652276b8b002fbd6a">More...</a><br /></td></tr>
<tr class="separator:aa2ee49038c3bf50652276b8b002fbd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca424b724f1eb357f8142fdb6d34441b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__sdramc_8h.html#aca424b724f1eb357f8142fdb6d34441b">REG_SDRAMC_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E021CU)</td></tr>
<tr class="memdesc:aca424b724f1eb357f8142fdb6d34441b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Interrupt Mask Register  <a href="#aca424b724f1eb357f8142fdb6d34441b">More...</a><br /></td></tr>
<tr class="separator:aca424b724f1eb357f8142fdb6d34441b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4508d87c85a208ae13d0e6a81622d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__sdramc_8h.html#a9e4508d87c85a208ae13d0e6a81622d0">REG_SDRAMC_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0220U)</td></tr>
<tr class="memdesc:a9e4508d87c85a208ae13d0e6a81622d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Interrupt Status Register  <a href="#a9e4508d87c85a208ae13d0e6a81622d0">More...</a><br /></td></tr>
<tr class="separator:a9e4508d87c85a208ae13d0e6a81622d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597786f7f2f8eb00798c2441526abd35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__sdramc_8h.html#a597786f7f2f8eb00798c2441526abd35">REG_SDRAMC_MDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0224U)</td></tr>
<tr class="memdesc:a597786f7f2f8eb00798c2441526abd35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Memory Device Register  <a href="#a597786f7f2f8eb00798c2441526abd35">More...</a><br /></td></tr>
<tr class="separator:a597786f7f2f8eb00798c2441526abd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b6753f955b780e326685328582b1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__sdramc_8h.html#a35b6753f955b780e326685328582b1b2">REG_SDRAMC_CR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0228U)</td></tr>
<tr class="memdesc:a35b6753f955b780e326685328582b1b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Configuration Register 1  <a href="#a35b6753f955b780e326685328582b1b2">More...</a><br /></td></tr>
<tr class="separator:a35b6753f955b780e326685328582b1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c43c677b5b966f3be1bf7a4ec360d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__sdramc_8h.html#a8c43c677b5b966f3be1bf7a4ec360d97">REG_SDRAMC_OCMS</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E022CU)</td></tr>
<tr class="memdesc:a8c43c677b5b966f3be1bf7a4ec360d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC OCMS Register 1  <a href="#a8c43c677b5b966f3be1bf7a4ec360d97">More...</a><br /></td></tr>
<tr class="separator:a8c43c677b5b966f3be1bf7a4ec360d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a11943f4424b858e525cdcc61a3697f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11943f4424b858e525cdcc61a3697f4e">&#9670;&nbsp;</a></span>REG_SDRAMC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_CR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="instance__sdramc_8h_source.html#l00053">53</a> of file <a class="el" href="instance__sdramc_8h_source.html">instance_sdramc.h</a>.</p>

</div>
</div>
<a id="a35b6753f955b780e326685328582b1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35b6753f955b780e326685328582b1b2">&#9670;&nbsp;</a></span>REG_SDRAMC_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_CR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Configuration Register 1 </p>

<p class="definition">Definition at line <a class="el" href="instance__sdramc_8h_source.html#l00060">60</a> of file <a class="el" href="instance__sdramc_8h_source.html">instance_sdramc.h</a>.</p>

</div>
</div>
<a id="aa2ee49038c3bf50652276b8b002fbd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ee49038c3bf50652276b8b002fbd6a">&#9670;&nbsp;</a></span>REG_SDRAMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__sdramc_8h_source.html#l00056">56</a> of file <a class="el" href="instance__sdramc_8h_source.html">instance_sdramc.h</a>.</p>

</div>
</div>
<a id="a1b0d14dc01e422671b8f523c55b85c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0d14dc01e422671b8f523c55b85c6d">&#9670;&nbsp;</a></span>REG_SDRAMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__sdramc_8h_source.html#l00055">55</a> of file <a class="el" href="instance__sdramc_8h_source.html">instance_sdramc.h</a>.</p>

</div>
</div>
<a id="aca424b724f1eb357f8142fdb6d34441b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca424b724f1eb357f8142fdb6d34441b">&#9670;&nbsp;</a></span>REG_SDRAMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E021CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__sdramc_8h_source.html#l00057">57</a> of file <a class="el" href="instance__sdramc_8h_source.html">instance_sdramc.h</a>.</p>

</div>
</div>
<a id="a9e4508d87c85a208ae13d0e6a81622d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e4508d87c85a208ae13d0e6a81622d0">&#9670;&nbsp;</a></span>REG_SDRAMC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_ISR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__sdramc_8h_source.html#l00058">58</a> of file <a class="el" href="instance__sdramc_8h_source.html">instance_sdramc.h</a>.</p>

</div>
</div>
<a id="a46d31832b8bd9862c33624ab13709959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46d31832b8bd9862c33624ab13709959">&#9670;&nbsp;</a></span>REG_SDRAMC_LPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_LPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Low Power Register </p>

<p class="definition">Definition at line <a class="el" href="instance__sdramc_8h_source.html#l00054">54</a> of file <a class="el" href="instance__sdramc_8h_source.html">instance_sdramc.h</a>.</p>

</div>
</div>
<a id="a597786f7f2f8eb00798c2441526abd35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597786f7f2f8eb00798c2441526abd35">&#9670;&nbsp;</a></span>REG_SDRAMC_MDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_MDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Memory Device Register </p>

<p class="definition">Definition at line <a class="el" href="instance__sdramc_8h_source.html#l00059">59</a> of file <a class="el" href="instance__sdramc_8h_source.html">instance_sdramc.h</a>.</p>

</div>
</div>
<a id="ab176e74d000617991fad11d69bacaf72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab176e74d000617991fad11d69bacaf72">&#9670;&nbsp;</a></span>REG_SDRAMC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_MR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__sdramc_8h_source.html#l00051">51</a> of file <a class="el" href="instance__sdramc_8h_source.html">instance_sdramc.h</a>.</p>

</div>
</div>
<a id="a8c43c677b5b966f3be1bf7a4ec360d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c43c677b5b966f3be1bf7a4ec360d97">&#9670;&nbsp;</a></span>REG_SDRAMC_OCMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_OCMS&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E022CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC OCMS Register 1 </p>

<p class="definition">Definition at line <a class="el" href="instance__sdramc_8h_source.html#l00061">61</a> of file <a class="el" href="instance__sdramc_8h_source.html">instance_sdramc.h</a>.</p>

</div>
</div>
<a id="aef9e8937f60f862fa45a918c6e92c993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef9e8937f60f862fa45a918c6e92c993">&#9670;&nbsp;</a></span>REG_SDRAMC_TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_TR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Refresh Timer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__sdramc_8h_source.html#l00052">52</a> of file <a class="el" href="instance__sdramc_8h_source.html">instance_sdramc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
