<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='95' u='c' c='_ZNK4llvm3EVT32changeVectorElementTypeToIntegerEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='117' u='c' c='_ZN4llvm3EVT19changeTypeToIntegerEv'/>
<def f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='124' ll='126' type='bool llvm::EVT::isSimple() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='130' u='c' c='_ZNK4llvm3EVT10isExtendedEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='135' u='c' c='_ZNK4llvm3EVT15isFloatingPointEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='140' u='c' c='_ZNK4llvm3EVT9isIntegerEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='145' u='c' c='_ZNK4llvm3EVT12isFatPointerEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='150' u='c' c='_ZNK4llvm3EVT15isScalarIntegerEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='155' u='c' c='_ZNK4llvm3EVT8isVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='164' u='c' c='_ZNK4llvm3EVT16isScalableVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='171' u='c' c='_ZNK4llvm3EVT13is16BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='176' u='c' c='_ZNK4llvm3EVT13is32BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='181' u='c' c='_ZNK4llvm3EVT13is64BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='186' u='c' c='_ZNK4llvm3EVT14is128BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='191' u='c' c='_ZNK4llvm3EVT14is256BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='196' u='c' c='_ZNK4llvm3EVT14is512BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='201' u='c' c='_ZNK4llvm3EVT15is1024BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='206' u='c' c='_ZNK4llvm3EVT15is2048BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='257' u='c' c='_ZNK4llvm3EVT11getSimpleVTEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='270' u='c' c='_ZNK4llvm3EVT20getVectorElementTypeEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='278' u='c' c='_ZNK4llvm3EVT20getVectorNumElementsEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='286' u='c' c='_ZNK4llvm3EVT21getVectorElementCountEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='296' u='c' c='_ZNK4llvm3EVT13getSizeInBitsEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='395' u='c' c='_ZNK4llvm3EVT10getRawBitsEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='123'>/// Test if the given EVT is simple (as opposed to being extended).</doc>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='434' u='c' c='_ZNK4llvm18TargetLoweringBase23isLoadBitCastBeneficialENS_3EVTES1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='434' u='c' c='_ZNK4llvm18TargetLoweringBase23isLoadBitCastBeneficialENS_3EVTES1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='712' u='c' c='_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='714' u='c' c='_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1126' u='c' c='_ZNK4llvm18TargetLoweringBase18isIndexedLoadLegalEjNS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1144' u='c' c='_ZNK4llvm18TargetLoweringBase19isIndexedStoreLegalEjNS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1264' u='c' c='_ZNK4llvm18TargetLoweringBase15getRegisterTypeERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1292' u='c' c='_ZNK4llvm18TargetLoweringBase15getNumRegistersERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2575' u='c' c='_ZNK4llvm18TargetLoweringBase20shouldFormOverflowOpEjNS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='208' u='c' c='_ZN12_GLOBAL__N_111DAGCombinerC1ERN4llvm12SelectionDAGEPNS1_9AAResultsENS1_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='3459' u='c' c='_ZL24isDivRemLibcallAvailablePN4llvm6SDNodeEbRKNS_14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='3946' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner10visitMULHSEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4002' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner10visitMULHUEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4078' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner14visitSMUL_LOHIEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4109' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner14visitUMUL_LOHIEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15346' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22MergeConsecutiveStoresEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15974' u='c' c='_ZL36convertUnalignedStoreOfLoadToMemmovePN4llvm6SDNodeERNS_12SelectionDAGEbRKNS_14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17335' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner23reduceBuildVecToShuffleEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='365' u='c' c='_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='586' u='c' c='_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1504' u='c' c='_ZN4llvm8FastISel10selectCastEPKNS_4UserEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1505' u='c' c='_ZN4llvm8FastISel10selectCastEPKNS_4UserEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1770' u='c' c='_ZN4llvm8FastISel18selectExtractValueEPKNS_4UserE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.h' l='73' u='c' c='_ZNK4llvm16DAGTypeLegalizer17isSimpleLegalTypeENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1538' u='c' c='_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2140' u='c' c='_ZN4llvm12SelectionDAG9FoldSetCCENS_3EVTENS_7SDValueES2_NS_3ISD8CondCodeERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='5378' u='c' c='_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='5378' u='c' c='_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='5577' u='c' c='_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='5577' u='c' c='_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='5578' u='c' c='_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='1602' u='c' c='_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='792' u='c' c='_ZNK4llvm18TargetLoweringBase17getTypeConversionERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='875' u='c' c='_ZNK4llvm18TargetLoweringBase17getTypeConversionERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='900' u='c' c='_ZNK4llvm18TargetLoweringBase17getTypeConversionERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='465' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='504' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel23fastMaterializeConstantEPKN4llvm8ConstantE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='950' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1451' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2946' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3843' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel9selectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3892' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel11selectTruncEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3894' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel11selectTruncEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4579' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='2532' u='c' c='_ZL20getExtensionTo64BitsRKN4llvm3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3055' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3645' u='c' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8240' u='c' c='_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8241' u='c' c='_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8405' u='c' c='_ZNK4llvm21AArch64TargetLowering13hasPairedLoadENS_3EVTERj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8835' u='c' c='_ZNK4llvm21AArch64TargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='9212' u='c' c='_ZL21performFpToIntCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='9216' u='c' c='_ZL21performFpToIntCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='9289' u='c' c='_ZL18performFDivCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='9290' u='c' c='_ZL18performFDivCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='10221' u='c' c='_ZL20performExtendCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='10221' u='c' c='_ZL20performExtendCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='290' u='c' c='_ZN4llvm14AArch64TTIImpl16getCastInstrCostEjPNS_4TypeES2_PKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='290' u='c' c='_ZN4llvm14AArch64TTIImpl16getCastInstrCostEjPNS_4TypeES2_PKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='611' u='c' c='_ZN4llvm14AArch64TTIImpl18getCmpSelInstrCostEjPNS_4TypeES2_PKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='611' u='c' c='_ZN4llvm14AArch64TTIImpl18getCmpSelInstrCostEjPNS_4TypeES2_PKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='323' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='332' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='342' u='c' c='_ZN4llvm10GCNTTIImpl22getArithmeticInstrCostEjPNS_4TypeENS_19TargetTransformInfo16OperandValueKindES4_NS3_22OperandValuePropertiesES5_NS_8ArrayRefIPKNS_5ValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1676' u='c' c='_ZNK4llvm18R600TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6665' u='c' c='_ZNK4llvm16SITargetLowering9widenLoadEPNS_10LoadSDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='71' u='c' c='_ZL15isSupportedTypeRKN4llvm10DataLayoutERKNS_17ARMTargetLoweringEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='646' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel23fastMaterializeConstantEPKN4llvm8ConstantE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='693' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1355' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_bb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1558' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel11SelectIToFPEPKN4llvm11InstructionEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1801' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel16SelectBinaryFPOpEPKN4llvm11InstructionEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2146' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel9SelectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2196' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel13getLibcallRegERKN4llvm5TwineE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2762' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12SelectIntExtEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2763' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12SelectIntExtEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='3050' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7258' u='c' c='_ZL20getExtensionTo64BitsRKN4llvm3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12165' u='c' c='_ZL18PerformVCVTCombinePN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12223' u='c' c='_ZL18PerformVDIVCombinePN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13048' u='c' c='_ZNK4llvm17ARMTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13141' u='c' c='_ZNK4llvm17ARMTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13142' u='c' c='_ZNK4llvm17ARMTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13158' u='c' c='_ZNK4llvm17ARMTargetLowering10isFNegFreeENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13347' u='c' c='_ZL23isLegalAddressImmediatelN4llvm3EVTEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13450' u='c' c='_ZNK4llvm17ARMTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14291' u='c' c='_ZNK4llvm17ARMTargetLowering11LowerDivRemENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='167' u='c' c='_ZN4llvm10ARMTTIImpl16getCastInstrCostEjPNS_4TypeES2_PKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='167' u='c' c='_ZN4llvm10ARMTTIImpl16getCastInstrCostEjPNS_4TypeES2_PKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='377' u='c' c='_ZN4llvm10ARMTTIImpl18getCmpSelInstrCostEjPNS_4TypeES2_PKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='377' u='c' c='_ZN4llvm10ARMTTIImpl18getCmpSelInstrCostEjPNS_4TypeES2_PKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='80' u='c' c='_ZN4llvm19HexagonDAGToDAGISel17SelectIndexedLoadEPNS_10LoadSDNodeERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='476' u='c' c='_ZN4llvm19HexagonDAGToDAGISel18SelectIndexedStoreEPNS_11StoreSDNodeERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='1163' u='c' c='_ZN4llvm19HexagonDAGToDAGISel13ppHoistZextI1EOSt6vectorIPNS_6SDNodeESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='1170' u='c' c='_ZN4llvm19HexagonDAGToDAGISel13ppHoistZextI1EOSt6vectorIPNS_6SDNodeESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='553' u='c' c='_ZNK4llvm21HexagonTargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1826' u='c' c='_ZNK4llvm21HexagonTargetLowering14isTruncateFreeENS_3EVTES1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1826' u='c' c='_ZNK4llvm21HexagonTargetLowering14isTruncateFreeENS_3EVTES1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetTransformInfo.cpp' l='52' u='c' c='_ZNK4llvm14HexagonTTIImpl12isTypeForHVXEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='453' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel23fastMaterializeConstantEPKN4llvm8ConstantE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='603' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1367' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1735' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel9selectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1815' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel12selectIntExtEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1817' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel12selectIntExtEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1918' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel12selectDivRemEPKN4llvm11InstructionEj'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='850' u='c' c='_ZN4llvm17NVPTXDAGToDAGISel7tryLoadEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='1002' u='c' c='_ZN4llvm17NVPTXDAGToDAGISel13tryLoadVectorEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='1717' u='c' c='_ZN4llvm17NVPTXDAGToDAGISel8tryStoreEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='1900' u='c' c='_ZN4llvm17NVPTXDAGToDAGISel14tryStoreVectorEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2297' u='c' c='_ZNK4llvm19NVPTXTargetLowering16LowerSTOREVectorENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4789' u='c' c='_ZL17ReplaceLoadVectorPN4llvm6SDNodeERNS_12SelectionDAGERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='278' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='826' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel10PPCEmitCmpEPKN4llvm5ValueES4_bjNS1_3PPC9PredicateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1075' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel11SelectIToFPEPKN4llvm11InstructionEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1748' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel9SelectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1909' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel12SelectIntExtEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1911' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel12SelectIntExtEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='2246' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel23fastMaterializeConstantEPKN4llvm8ConstantE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2471' u='c' c='_ZL21usePartialVectorLoadsPN4llvm6SDNodeERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13155' u='c' c='_ZNK4llvm17PPCTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13170' u='c' c='_ZNK4llvm17PPCTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14579' u='c' c='_ZNK4llvm17PPCTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14604' u='c' c='_ZNK4llvm17PPCTargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14738' u='c' c='_ZNK4llvm17PPCTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='615' u='c' c='_ZNK4llvm21SystemZTargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='5181' u='c' c='_ZNK4llvm21SystemZTargetLowering20canTreatAsByteVectorENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFastISel.cpp' l='119' u='c' c='_ZN12_GLOBAL__N_119WebAssemblyFastISel13getSimpleTypeEPN4llvm4TypeE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFastISel.cpp' l='1126' u='c' c='_ZN12_GLOBAL__N_119WebAssemblyFastISel13selectBitCastEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFastISel.cpp' l='1126' u='c' c='_ZN12_GLOBAL__N_119WebAssemblyFastISel13selectBitCastEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='293' u='c' c='_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3089' u='c' c='_ZN12_GLOBAL__N_111X86FastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3652' u='c' c='_ZN12_GLOBAL__N_111X86FastISel21fastSelectInstructionEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3652' u='c' c='_ZN12_GLOBAL__N_111X86FastISel21fastSelectInstructionEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3842' u='c' c='_ZN12_GLOBAL__N_111X86FastISel23fastMaterializeConstantEPKN4llvm8ConstantE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4893' u='c' c='_ZNK4llvm17X86TargetLowering20shouldFormOverflowOpEjNS_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='6853' u='c' c='_ZL18getFauxShuffleMaskN4llvm7SDValueERNS_15SmallVectorImplIiEERNS1_IS0_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='14733' u='c' c='_ZL21getShuffleHalfVectorsRKN4llvm5SDLocENS_7SDValueES3_NS_8ArrayRefIiEEiibRNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28527' u='c' c='_ZNK4llvm17X86TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28528' u='c' c='_ZNK4llvm17X86TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28560' u='c' c='_ZNK4llvm17X86TargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28584' u='c' c='_ZNK4llvm17X86TargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='33304' u='c' c='_ZL13narrowShufflePN4llvm19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='33806' u='c' c='_ZNK4llvm17X86TargetLowering39SimplifyDemandedVectorEltsForTargetNodeENS_7SDValueERKNS_5APIntERS2_S5_RNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='34274' u='c' c='_ZL18combineBitcastvxi1RN4llvm12SelectionDAGENS_3EVTENS_7SDValueERKNS_5SDLocERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='34956' u='c' c='_ZL22combineBasicSADPatternPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='37755' u='c' c='_ZL21combineAndMaskToShiftPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38604' u='c' c='_ZL25foldVectorXorShiftIntoCmpPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40027' u='c' c='_ZL23combineVectorTruncationPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40074' u='c' c='_ZL31combineVectorSignBitsTruncationPN4llvm6SDNodeERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40078' u='c' c='_ZL31combineVectorSignBitsTruncationPN4llvm6SDNodeERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='42460' u='c' c='_ZL21combineLoopSADPatternPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43279' u='c' c='_ZL23combineExtractSubvectorPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='1589' u='c' c='_ZN4llvm10X86TTIImpl16getCastInstrCostEjPNS_4TypeES2_PKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='1589' u='c' c='_ZN4llvm10X86TTIImpl16getCastInstrCostEjPNS_4TypeES2_PKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='2380' u='c' c='_ZN4llvm10X86TTIImpl21getMaskedMemoryOpCostEjPNS_4TypeEjj'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='3360' u='c' c='_ZN4llvm10X86TTIImpl30getInterleavedMemoryOpCostAVX2EjPNS_4TypeEjNS_8ArrayRefIjEEjjbb'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='183' u='c' c='_ZNK4llvm19XCoreTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='184' u='c' c='_ZNK4llvm19XCoreTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
