# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do System_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/SC_CSCOUNT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:04 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/SC_CSCOUNT.v 
# -- Compiling module SC_CSCOUNT
# 
# Top level modules:
# 	SC_CSCOUNT
# End time: 21:28:05 on Apr 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CTROL_POSINIRANA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:05 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CTROL_POSINIRANA.v 
# -- Compiling module CTROL_POSINIRANA
# 
# Top level modules:
# 	CTROL_POSINIRANA
# End time: 21:28:05 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:05 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v 
# -- Compiling module CONTROL_RANAS
# 
# Top level modules:
# 	CONTROL_RANAS
# End time: 21:28:05 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/SC_STATEMACHINE_FROG_MOV.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:05 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/SC_STATEMACHINE_FROG_MOV.v 
# -- Compiling module SC_STATEMACHINE_FROG_MOV
# 
# Top level modules:
# 	SC_STATEMACHINE_FROG_MOV
# End time: 21:28:05 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:05 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v 
# -- Compiling module RANA
# 
# Top level modules:
# 	RANA
# End time: 21:28:05 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_VEL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:05 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_VEL.v 
# -- Compiling module SC_VEL
# 
# Top level modules:
# 	SC_VEL
# End time: 21:28:05 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:05 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v 
# -- Compiling module SC_STATEMACHINE_NVE
# 
# Top level modules:
# 	SC_STATEMACHINE_NVE
# End time: 21:28:05 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDI.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:05 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDI.v 
# -- Compiling module SC_REGDI
# 
# Top level modules:
# 	SC_REGDI
# End time: 21:28:05 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:05 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDD.v 
# -- Compiling module SC_REGDD
# 
# Top level modules:
# 	SC_REGDD
# End time: 21:28:05 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:05 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v 
# -- Compiling module REGDI_NV
# 
# Top level modules:
# 	REGDI_NV
# End time: 21:28:05 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:05 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v 
# -- Compiling module REGDD_NV
# 
# Top level modules:
# 	REGDD_NV
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v 
# -- Compiling module NIVEL_VEHICULOS
# 
# Top level modules:
# 	NIVEL_VEHICULOS
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/MUXX21.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/MUXX21.v 
# -- Compiling module MUXX21
# 
# Top level modules:
# 	MUXX21
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/MENU_PRINCIPAL {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/MENU_PRINCIPAL/MENU_PRINCIPAL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/MENU_PRINCIPAL" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/MENU_PRINCIPAL/MENU_PRINCIPAL.v 
# -- Compiling module MENU_PRINCIPAL
# 
# Top level modules:
# 	MENU_PRINCIPAL
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz {D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz" D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz {D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz" D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz {D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/imagen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz" D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/imagen.v 
# -- Compiling module imagen
# 
# Top level modules:
# 	imagen
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz {D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/control_matriz.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz" D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/control_matriz.v 
# -- Compiling module control_matriz
# 
# Top level modules:
# 	control_matriz
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v 
# -- Compiling module JUEGO
# 
# Top level modules:
# 	JUEGO
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38Y.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38Y.v 
# -- Compiling module CODE38Y
# 
# Top level modules:
# 	CODE38Y
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38X.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38X.v 
# -- Compiling module CODE38X
# 
# Top level modules:
# 	CODE38X
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_CASAS {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_CASAS/CONTROL_CASAS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_CASAS" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_CASAS/CONTROL_CASAS.v 
# -- Compiling module CONTROL_CASAS
# 
# Top level modules:
# 	CONTROL_CASAS
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/COLISION.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/COLISION.v 
# -- Compiling module COLISION
# 
# Top level modules:
# 	COLISION
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/Muxx81X.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/Muxx81X.v 
# -- Compiling module Muxx81X
# 
# Top level modules:
# 	Muxx81X
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/Muxx81Y.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/Muxx81Y.v 
# -- Compiling module Muxx81Y
# 
# Top level modules:
# 	Muxx81Y
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v 
# -- Compiling module PINTAR_MATRIZ
# 
# Top level modules:
# 	PINTAR_MATRIZ
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ {D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_DATA_DEMUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ" D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_DATA_DEMUX.v 
# -- Compiling module PINTAR_DATA_DEMUX
# 
# Top level modules:
# 	PINTAR_DATA_DEMUX
# End time: 21:28:06 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise {D:/FelipeCueto/git/frogger_excercise/system.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:06 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise" D:/FelipeCueto/git/frogger_excercise/system.v 
# -- Compiling module System
# 
# Top level modules:
# 	System
# End time: 21:28:07 on Apr 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/FelipeCueto/git/frogger_excercise/simulation/modelsim {D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/System.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:07 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FelipeCueto/git/frogger_excercise/simulation/modelsim" D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/System.vt 
# -- Compiling module System_vlg_tst
# 
# Top level modules:
# 	System_vlg_tst
# End time: 21:28:07 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  System_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" System_vlg_tst 
# Start time: 21:28:07 on Apr 20,2018
# Loading work.System_vlg_tst
# Loading work.System
# Loading work.JUEGO
# Loading work.MENU_PRINCIPAL
# Loading work.NIVEL_VEHICULOS
# Loading work.REGDD_NV
# Loading work.SC_REGDD
# Loading work.SC_VEL
# Loading work.MUXX21
# Loading work.SC_STATEMACHINE_NVE
# Loading work.REGDI_NV
# Loading work.SC_REGDI
# Loading work.CONTROL_RANAS
# Loading work.CTROL_POSINIRANA
# Loading work.SC_CSCOUNT
# Loading work.CONTROL_CASAS
# Loading work.COLISION
# Loading work.Muxx81X
# Loading work.Muxx81Y
# Loading work.RANA
# Loading work.SC_STATEMACHINE_FROG_MOV
# Loading work.CODE38X
# Loading work.CODE38Y
# Loading work.PINTAR_MATRIZ
# Loading work.PINTAR_DATA_DEMUX
# Loading work.control_matriz
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.imagen
# ** Warning: (vsim-3017) D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v(126): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /System_vlg_tst/i1/JUEGO_u0/CONTROL_CASAS_u0 File: D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_CASAS/CONTROL_CASAS.v
# ** Warning: (vsim-3722) D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v(126): [TFMPC] - Missing connection for port 'CC_GANO_IN'.
# ** Warning: (vsim-3017) D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v(96): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /System_vlg_tst/i1/JUEGO_u0/RANA_u0/CODE38X_u0 File: D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38X.v
# ** Warning: (vsim-3017) D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v(101): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /System_vlg_tst/i1/JUEGO_u0/RANA_u0/CODE38Y_u0 File: D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38Y.v
# ** Warning: (vsim-3017) D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v(179): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /System_vlg_tst/i1/JUEGO_u0/PINTAR_MATRIZ_u0 File: D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# End time: 22:10:36 on Apr 20,2018, Elapsed time: 0:42:29
# Errors: 0, Warnings: 5
