[Project]
Current Flow=Generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=sim_reg

[Library]
sim_reg=.\sim_reg.LIB

[$LibMap$]
sim_reg=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=

[Files]
/sim_reg.vhd=-1

[Files.Data]
.\src\sim_reg.vhd=VHDL Source Code

[HierarchyViewer]
SortInfo=u
HierarchyInformation=simulare|arh_sim|0   
ShowHide=ShowTopLevel
Selected=
