Protel Design System Design Rule Check
PCB File : D:\Github\BLUETOOTH_TRACKING\HW\Source\BluetoothGateway\BluetoothGateWay.PcbDoc
Date     : 2/9/2025
Time     : 5:32:54 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: NONET_L04_P015 In net GND On Bottom Layer

Processing Rule : Clearance Constraint (Gap=15mil) (InNamedPolygon('NONET_L01_P013')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InNamedPolygon('NONET_L01_P013')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InNamedPolygon('NONET_L01_P013')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (NONET_L04_P015) on Bottom Layer 
Rule Violations :1

Processing Rule : Width Constraint (Min=8mil) (Max=60mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C100-1(1327.575mil,1497mil) on Top Layer And Pad C99-1(1327.575mil,1542mil) on Top Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C100-2(1274.425mil,1497mil) on Top Layer And Pad C99-2(1274.425mil,1542mil) on Top Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.441mil < 10mil) Between Pad C100-2(1274.425mil,1497mil) on Top Layer And Pad U26-3(1207.441mil,1497mil) on Top Layer [Top Solder] Mask Sliver [5.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C10-2(2008.315mil,3487mil) on Top Layer And Pad C11-2(2008.315mil,3401mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.693mil < 10mil) Between Pad C13-1(1336.378mil,3006.173mil) on Top Layer And Pad U3-1(1335.976mil,3056.449mil) on Top Layer [Top Solder] Mask Sliver [3.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.707mil < 10mil) Between Pad C13-1(1336.378mil,3006.173mil) on Top Layer And Pad U3-2(1373.378mil,3056.449mil) on Top Layer [Top Solder] Mask Sliver [6.707mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.984mil < 10mil) Between Pad C17-1(1541.425mil,1375.15mil) on Top Layer And Pad C19-1(1583mil,1409.315mil) on Top Layer [Top Solder] Mask Sliver [7.984mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.85mil < 10mil) Between Pad C17-1(1541.425mil,1375.15mil) on Top Layer And Pad U4-2(1493.827mil,1365.535mil) on Top Layer [Top Solder] Mask Sliver [3.85mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad C22-1(1174.485mil,3245.598mil) on Top Layer And Pad C23-1(1174.485mil,3176.598mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad C22-2(1104.071mil,3245.598mil) on Top Layer And Pad C23-2(1104.071mil,3176.598mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad C24-1(1303.271mil,3295.598mil) on Top Layer And Pad C25-1(1303.271mil,3226.598mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad C24-2(1373.685mil,3295.598mil) on Top Layer And Pad C25-2(1373.685mil,3226.598mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.531mil < 10mil) Between Pad C25-1(1303.271mil,3226.598mil) on Top Layer And Pad U3-6(1335.976mil,3162.748mil) on Top Layer [Top Solder] Mask Sliver [3.531mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.732mil < 10mil) Between Pad C25-2(1373.685mil,3226.598mil) on Top Layer And Pad D4-A(1432.236mil,3225.598mil) on Top Layer [Top Solder] Mask Sliver [4.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.8mil < 10mil) Between Pad C25-2(1373.685mil,3226.598mil) on Top Layer And Pad U3-4(1410.78mil,3162.748mil) on Top Layer [Top Solder] Mask Sliver [3.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.531mil < 10mil) Between Pad C25-2(1373.685mil,3226.598mil) on Top Layer And Pad U3-5(1373.378mil,3162.748mil) on Top Layer [Top Solder] Mask Sliver [3.531mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.954mil < 10mil) Between Pad C25-2(1373.685mil,3226.598mil) on Top Layer And Pad U3-6(1335.976mil,3162.748mil) on Top Layer [Top Solder] Mask Sliver [3.954mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C38-1(1720.315mil,1171mil) on Top Layer And Pad C38-2(1759.685mil,1171mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.504mil < 10mil) Between Pad C39-1(199mil,2328.425mil) on Top Layer And Pad C40-1(243mil,2328.425mil) on Top Layer [Top Solder] Mask Sliver [4.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.504mil < 10mil) Between Pad C43-1(3279.291mil,2170mil) on Top Layer And Pad C44-1(3279.291mil,2214mil) on Top Layer [Top Solder] Mask Sliver [4.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.752mil < 10mil) Between Pad C49-1(3155mil,1556.49mil) on Top Layer And Pad FB5-1(3213mil,1539.425mil) on Top Layer [Top Solder] Mask Sliver [5.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.169mil < 10mil) Between Pad C52-1(3029mil,1219.425mil) on Top Layer And Pad C53-1(2984.335mil,1219.425mil) on Top Layer [Top Solder] Mask Sliver [5.169mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad C55-2(3073mil,1030.575mil) on Top Layer And Pad R56-2(3030mil,1030.5mil) on Top Layer [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.032mil < 10mil) Between Pad C55-2(3073mil,1030.575mil) on Top Layer And Pad U11-3(3137.559mil,1030mil) on Top Layer [Top Solder] Mask Sliver [2.032mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C58-1(3443.957mil,1250mil) on Top Layer And Pad C59-1(3443.957mil,1295mil) on Top Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.752mil < 10mil) Between Pad C58-1(3443.957mil,1250mil) on Top Layer And Pad FB6-1(3426.893mil,1192mil) on Top Layer [Top Solder] Mask Sliver [5.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.504mil < 10mil) Between Pad C63-2(3150mil,301mil) on Top Layer And Pad C64-2(3106mil,301.575mil) on Top Layer [Top Solder] Mask Sliver [4.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.752mil < 10mil) Between Pad C63-2(3150mil,301mil) on Top Layer And Pad FB7-1(3206mil,300.107mil) on Top Layer [Top Solder] Mask Sliver [3.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.504mil < 10mil) Between Pad C85-1(3614mil,2224.63mil) on Top Layer And Pad C86-1(3658mil,2224.63mil) on Top Layer [Top Solder] Mask Sliver [4.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.504mil < 10mil) Between Pad C87-1(3233mil,2474.425mil) on Top Layer And Pad C88-1(3279mil,2474.425mil) on Top Layer [Top Solder] Mask Sliver [6.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.63mil < 10mil) Between Pad C87-1(3233mil,2474.425mil) on Top Layer And Pad U21-13(3165.268mil,2478mil) on Top Layer [Top Solder] Mask Sliver [3.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C94-1(847mil,120.787mil) on Top Layer And Pad C94-2(847mil,81.417mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.158mil < 10mil) Between Pad C94-1(847mil,120.787mil) on Top Layer And Pad D10-C(883mil,132.599mil) on Top Layer [Top Solder] Mask Sliver [2.158mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.158mil < 10mil) Between Pad C94-1(847mil,120.787mil) on Top Layer And Pad R116-1(817mil,120.787mil) on Top Layer [Top Solder] Mask Sliver [2.158mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.441mil < 10mil) Between Pad C99-2(1274.425mil,1542mil) on Top Layer And Pad U26-4(1207.441mil,1547mil) on Top Layer [Top Solder] Mask Sliver [5.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad D21-A(3635.472mil,3616mil) on Top Layer And Pad R94-1(3633.5mil,3570mil) on Top Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Pad D28-A(1939.37mil,481.008mil) on Top Layer And Pad R121-2(1976.37mil,481.103mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Pad D28-C(1939.37mil,421.952mil) on Top Layer And Pad R121-1(1976.37mil,433.858mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.5mil < 10mil) Between Pad FB12-1(765mil,382.107mil) on Top Layer And Pad R118-1(822mil,369.5mil) on Top Layer [Top Solder] Mask Sliver [4.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Pad FB9-2(3007.107mil,610mil) on Top Layer And Pad R69-1(3030mil,555.5mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad J1-1(1839.118mil,975.354mil) on Top Layer And Pad J1-SH1(1909mil,909.606mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad J1-24(1839.118mil,1428.11mil) on Top Layer And Pad J1-SH2(1909mil,1493.858mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J2-5(3736.775mil,2599.947mil) on Top Layer And Pad J2-6(3736.775mil,2649.159mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J2-6(3736.775mil,2649.159mil) on Top Layer And Pad J2-7(3736.775mil,2698.372mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.186mil < 10mil) Between Pad Q7-2(644.268mil,438.598mil) on Top Layer And Pad R117-2(596mil,484.378mil) on Top Layer [Top Solder] Mask Sliver [8.186mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.292mil < 10mil) Between Pad R112-1(704.378mil,694mil) on Top Layer And Pad U22-9(649.543mil,693.37mil) on Top Layer [Top Solder] Mask Sliver [5.292mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Pad R12-1(1517.878mil,3013.598mil) on Top Layer And Pad R13-2(1517.878mil,2970.598mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Pad R12-2(1456.878mil,3013.598mil) on Top Layer And Pad R13-1(1456.878mil,2970.598mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Pad R12-2(1456.878mil,3013.598mil) on Top Layer And Pad R14-2(1456.878mil,3056.598mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.268mil < 10mil) Between Pad R125-2(1113.622mil,2132.48mil) on Top Layer And Pad U24-1(1171.433mil,2132.48mil) on Top Layer [Top Solder] Mask Sliver [8.268mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Pad R133-1(1254.685mil,1351mil) on Top Layer And Pad R137-1(1254.685mil,1320mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Pad R133-2(1207.441mil,1351mil) on Top Layer And Pad R137-2(1207.441mil,1320mil) on Top Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.78mil < 10mil) Between Pad R135-1(945mil,1441.5mil) on Top Layer And Pad U26-7(1012.559mil,1447mil) on Top Layer [Top Solder] Mask Sliver [4.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad R20-1(284mil,442mil) on Top Layer And Pad SW2-2(212.929mil,442mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.35mil < 10mil) Between Pad R50-1(3030mil,1379.257mil) on Top Layer And Pad R51-2(2984.65mil,1378.757mil) on Top Layer [Top Solder] Mask Sliver [5.35mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.35mil < 10mil) Between Pad R52-1(2984.65mil,1491.257mil) on Top Layer And Pad R53-2(3030mil,1491.257mil) on Top Layer [Top Solder] Mask Sliver [5.35mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.28mil < 10mil) Between Pad R57-1(3396.5mil,1128mil) on Top Layer And Pad U11-8(3332.441mil,1130mil) on Top Layer [Top Solder] Mask Sliver [2.28mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad R77-2(2829mil,781mil) on Top Layer And Pad R78-1(2828.5mil,743mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.011mil < 10mil) Between Pad R88-1(2461mil,3824.378mil) on Top Layer And Pad U17-3(2531.74mil,3871mil) on Top Layer [Top Solder] Mask Sliver [9.012mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.465mil < 10mil) Between Pad R88-2(2461mil,3871.622mil) on Top Layer And Pad U17-3(2531.74mil,3871mil) on Top Layer [Top Solder] Mask Sliver [7.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.415mil < 10mil) Between Pad R92-1(2462mil,3631.378mil) on Top Layer And Pad U19-3(2532.74mil,3679mil) on Top Layer [Top Solder] Mask Sliver [9.415mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.465mil < 10mil) Between Pad R95-2(2009mil,3306.622mil) on Top Layer And Pad U20-1(2076.74mil,3307mil) on Top Layer [Top Solder] Mask Sliver [4.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Pad U1-5(814.315mil,3570.559mil) on Top Layer And Pad U1-9(889.315mil,3668mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U15-1(2656.354mil,2034.37mil) on Top Layer And Pad U15-2(2656.354mil,2014.685mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U15-10(2825.646mil,2034.37mil) on Top Layer And Pad U15-9(2825.646mil,2014.685mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U15-2(2656.354mil,2014.685mil) on Top Layer And Pad U15-3(2656.354mil,1995mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U15-4(2656.354mil,1975.315mil) on Top Layer And Pad U15-5(2656.354mil,1955.63mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U15-7(2825.646mil,1975.315mil) on Top Layer And Pad U15-8(2825.646mil,1995mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U15-8(2825.646mil,1995mil) on Top Layer And Pad U15-9(2825.646mil,2014.685mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U22-1(434.976mil,732.74mil) on Top Layer And Pad U22-2(434.976mil,693.37mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U22-10(649.543mil,732.74mil) on Top Layer And Pad U22-9(649.543mil,693.37mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U22-7(649.543mil,614.63mil) on Top Layer And Pad U22-8(649.543mil,654mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U22-8(649.543mil,654mil) on Top Layer And Pad U22-9(649.543mil,693.37mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U23-1(545.402mil,476.409mil) on Top Layer And Pad U23-2(508mil,476.409mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U23-2(508mil,476.409mil) on Top Layer And Pad U23-3(470.598mil,476.409mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U24-1(1171.433mil,2132.48mil) on Top Layer And Pad U24-2(1171.433mil,2093.11mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U24-2(1171.433mil,2093.11mil) on Top Layer And Pad U24-3(1171.433mil,2053.74mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U24-6(1386mil,1975mil) on Top Layer And Pad U24-7(1386mil,2014.37mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U24-7(1386mil,2014.37mil) on Top Layer And Pad U24-8(1386mil,2053.74mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U24-8(1386mil,2053.74mil) on Top Layer And Pad U24-9(1386mil,2093.11mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U25-5(2066.929mil,377.591mil) on Top Layer And Pad U25-6(2104.331mil,377.591mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Pad U2-7(1616.315mil,3572.559mil) on Top Layer And Pad U2-9(1591.315mil,3670mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U3-4(1410.78mil,3162.748mil) on Top Layer And Pad U3-5(1373.378mil,3162.748mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U3-5(1373.378mil,3162.748mil) on Top Layer And Pad U3-6(1335.976mil,3162.748mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-10(1656.488mil,520.787mil) on Top Layer And Pad U6-9(1656.488mil,470.787mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-16(1537mil,770mil) on Top Layer And Pad U6-17(1487mil,770mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-19(1387mil,770mil) on Top Layer And Pad U6-20(1337mil,770mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-2(1656.488mil,120.787mil) on Top Layer And Pad U6-3(1656.488mil,170.787mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-23(1187mil,770mil) on Top Layer And Pad U6-24(1137mil,770mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U6-36(967.512mil,270.787mil) on Top Layer And Pad U6-37(967.512mil,220.787mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-10(2097.622mil,1856.449mil) on Top Layer And Pad U7-9(2047.622mil,1856.449mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-11(2147.622mil,1856.449mil) on Top Layer And Pad U7-12(2197.622mil,1856.449mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-12(2197.622mil,1856.449mil) on Top Layer And Pad U7-13(2247.622mil,1856.449mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-13(2247.622mil,1856.449mil) on Top Layer And Pad U7-14(2297.622mil,1856.449mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-17(2346.834mil,2025.937mil) on Top Layer And Pad U7-18(2346.834mil,2075.937mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-18(2346.834mil,2075.937mil) on Top Layer And Pad U7-19(2346.834mil,2125.937mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-19(2346.834mil,2125.937mil) on Top Layer And Pad U7-20(2346.834mil,2175.937mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-20(2346.834mil,2175.937mil) on Top Layer And Pad U7-21(2346.834mil,2225.937mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-23(2346.834mil,2325.937mil) on Top Layer And Pad U7-24(2346.834mil,2375.937mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-24(2346.834mil,2375.937mil) on Top Layer And Pad U7-25(2346.834mil,2425.937mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-25(2346.834mil,2425.937mil) on Top Layer And Pad U7-26(2346.834mil,2475.937mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-3(1747.622mil,1856.449mil) on Top Layer And Pad U7-4(1797.622mil,1856.449mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-30(2147.622mil,2545.425mil) on Top Layer And Pad U7-31(2097.622mil,2545.425mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-31(2097.622mil,2545.425mil) on Top Layer And Pad U7-32(2047.622mil,2545.425mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-32(2047.622mil,2545.425mil) on Top Layer And Pad U7-33(1997.622mil,2545.425mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-33(1997.622mil,2545.425mil) on Top Layer And Pad U7-34(1947.622mil,2545.425mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-37(1797.622mil,2545.425mil) on Top Layer And Pad U7-38(1747.622mil,2545.425mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-38(1747.622mil,2545.425mil) on Top Layer And Pad U7-39(1697.622mil,2545.425mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-39(1697.622mil,2545.425mil) on Top Layer And Pad U7-40(1647.622mil,2545.425mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-4(1797.622mil,1856.449mil) on Top Layer And Pad U7-5(1847.622mil,1856.449mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-5(1847.622mil,1856.449mil) on Top Layer And Pad U7-6(1897.622mil,1856.449mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-6(1897.622mil,1856.449mil) on Top Layer And Pad U7-7(1947.622mil,1856.449mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U7-7(1947.622mil,1856.449mil) on Top Layer And Pad U7-8(1997.622mil,1856.449mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
Rule Violations :113

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2015.535mil,3086.095mil) on Top Overlay And Pad R86-2(2009mil,3066.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3394.055mil,452.047mil) on Top Overlay And Pad C67-2(3399mil,451.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C100-1(1327.575mil,1497mil) on Top Layer And Track (1254.74mil,1477.315mil)(1347.26mil,1477.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C100-1(1327.575mil,1497mil) on Top Layer And Track (1254.74mil,1516.685mil)(1347.26mil,1516.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.567mil < 10mil) Between Pad C100-1(1327.575mil,1497mil) on Top Layer And Track (1254.74mil,1522.315mil)(1347.26mil,1522.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C100-1(1327.575mil,1497mil) on Top Layer And Track (1297.063mil,1485.189mil)(1304.937mil,1485.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C100-1(1327.575mil,1497mil) on Top Layer And Track (1297.063mil,1508.811mil)(1304.937mil,1508.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.921mil < 10mil) Between Pad C100-1(1327.575mil,1497mil) on Top Layer And Track (1347.26mil,1477.315mil)(1347.26mil,1516.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.758mil < 10mil) Between Pad C100-1(1327.575mil,1497mil) on Top Layer And Track (1347.26mil,1522.315mil)(1347.26mil,1561.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.921mil < 10mil) Between Pad C100-2(1274.425mil,1497mil) on Top Layer And Track (1254.74mil,1477.315mil)(1254.74mil,1516.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C100-2(1274.425mil,1497mil) on Top Layer And Track (1254.74mil,1477.315mil)(1291.158mil,1477.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C100-2(1274.425mil,1497mil) on Top Layer And Track (1254.74mil,1477.315mil)(1347.26mil,1477.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C100-2(1274.425mil,1497mil) on Top Layer And Track (1254.74mil,1516.685mil)(1291.158mil,1516.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C100-2(1274.425mil,1497mil) on Top Layer And Track (1254.74mil,1516.685mil)(1347.26mil,1516.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.758mil < 10mil) Between Pad C100-2(1274.425mil,1497mil) on Top Layer And Track (1254.74mil,1522.315mil)(1254.74mil,1561.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.567mil < 10mil) Between Pad C100-2(1274.425mil,1497mil) on Top Layer And Track (1254.74mil,1522.315mil)(1291.158mil,1522.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.567mil < 10mil) Between Pad C100-2(1274.425mil,1497mil) on Top Layer And Track (1254.74mil,1522.315mil)(1347.26mil,1522.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C100-2(1274.425mil,1497mil) on Top Layer And Track (1297.063mil,1485.189mil)(1304.937mil,1485.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C100-2(1274.425mil,1497mil) on Top Layer And Track (1297.063mil,1508.811mil)(1304.937mil,1508.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C101-2(1299.575mil,2495mil) on Top Layer And Track (1226.74mil,2475.315mil)(1319.26mil,2475.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C101-2(1299.575mil,2495mil) on Top Layer And Track (1226.74mil,2514.685mil)(1319.26mil,2514.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Pad C101-2(1299.575mil,2495mil) on Top Layer And Track (1227.74mil,2522.315mil)(1320.26mil,2522.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C101-2(1299.575mil,2495mil) on Top Layer And Track (1269.063mil,2483.189mil)(1276.937mil,2483.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C101-2(1299.575mil,2495mil) on Top Layer And Track (1269.063mil,2506.811mil)(1276.937mil,2506.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C101-2(1299.575mil,2495mil) on Top Layer And Track (1282.842mil,2475.315mil)(1319.26mil,2475.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C101-2(1299.575mil,2495mil) on Top Layer And Track (1282.842mil,2514.685mil)(1319.26mil,2514.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Pad C101-2(1299.575mil,2495mil) on Top Layer And Track (1283.842mil,2522.315mil)(1320.26mil,2522.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.921mil < 10mil) Between Pad C101-2(1299.575mil,2495mil) on Top Layer And Track (1319.26mil,2475.315mil)(1319.26mil,2514.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-1(1303.271mil,3226.598mil) on Top Layer And Text "U3" (1305mil,3218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.928mil < 10mil) Between Pad C25-1(1303.271mil,3226.598mil) on Top Layer And Track (1273.843mil,3177.449mil)(1273.843mil,3283.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.893mil < 10mil) Between Pad C25-1(1303.271mil,3226.598mil) on Top Layer And Track (1275.378mil,3192.598mil)(1275.378mil,3261.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C25-1(1303.271mil,3226.598mil) on Top Layer And Track (1275.378mil,3192.598mil)(1401.378mil,3192.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.774mil < 10mil) Between Pad C25-1(1303.271mil,3226.598mil) on Top Layer And Track (1275.378mil,3261.598mil)(1275.378mil,3330.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C25-1(1303.271mil,3226.598mil) on Top Layer And Track (1275.378mil,3261.598mil)(1401.378mil,3261.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C25-1(1303.271mil,3226.598mil) on Top Layer And Track (1275.378mil,3261.598mil)(1401.378mil,3261.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C29-2(284mil,481.37mil) on Top Layer And Text "R20" (266mil,484mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.538mil < 10mil) Between Pad C29-2(284mil,481.37mil) on Top Layer And Track (269mil,376.378mil)(269mil,460.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.538mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.189mil < 10mil) Between Pad C29-2(284mil,481.37mil) on Top Layer And Track (269mil,460.378mil)(299mil,460.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.94mil < 10mil) Between Pad C29-2(284mil,481.37mil) on Top Layer And Track (270.217mil,465.625mil)(270.217mil,491.216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.934mil < 10mil) Between Pad C29-2(284mil,481.37mil) on Top Layer And Track (270.217mil,465.625mil)(297.776mil,465.625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.934mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.94mil < 10mil) Between Pad C29-2(284mil,481.37mil) on Top Layer And Track (270.217mil,492.055mil)(270.217mil,536.491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.934mil < 10mil) Between Pad C29-2(284mil,481.37mil) on Top Layer And Track (297.776mil,465.625mil)(297.776mil,491.216mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.934mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.934mil < 10mil) Between Pad C29-2(284mil,481.37mil) on Top Layer And Track (297.776mil,492.055mil)(297.776mil,536.491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.934mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.538mil < 10mil) Between Pad C29-2(284mil,481.37mil) on Top Layer And Track (299mil,376.378mil)(299mil,460.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.538mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-2(285mil,581mil) on Top Layer And Text "C29" (267mil,560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.94mil < 10mil) Between Pad C30-2(285mil,581mil) on Top Layer And Track (271.217mil,565.255mil)(271.217mil,590.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.934mil < 10mil) Between Pad C30-2(285mil,581mil) on Top Layer And Track (271.217mil,565.255mil)(298.776mil,565.255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.934mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.94mil < 10mil) Between Pad C30-2(285mil,581mil) on Top Layer And Track (271.217mil,591.685mil)(271.217mil,636.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.934mil < 10mil) Between Pad C30-2(285mil,581mil) on Top Layer And Track (298.776mil,565.255mil)(298.776mil,590.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.934mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.934mil < 10mil) Between Pad C30-2(285mil,581mil) on Top Layer And Track (298.776mil,591.685mil)(298.776mil,636.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.934mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.893mil < 10mil) Between Pad C32-1(1627.893mil,1716mil) on Top Layer And Track (1600mil,1682mil)(1600mil,1751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C32-1(1627.893mil,1716mil) on Top Layer And Track (1600mil,1682mil)(1726mil,1682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.774mil < 10mil) Between Pad C32-1(1627.893mil,1716mil) on Top Layer And Track (1600mil,1751mil)(1600mil,1820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C32-1(1627.893mil,1716mil) on Top Layer And Track (1600mil,1751mil)(1726mil,1751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C32-1(1627.893mil,1716mil) on Top Layer And Track (1600mil,1751mil)(1726mil,1751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Pad C47-2(3315.315mil,1539.425mil) on Top Layer And Track (3251.315mil,1519.74mil)(3290.685mil,1519.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad C47-2(3315.315mil,1539.425mil) on Top Layer And Track (3290.685mil,1519.74mil)(3290.685mil,1556.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.882mil < 10mil) Between Pad C47-2(3315.315mil,1539.425mil) on Top Layer And Track (3290.685mil,1519.74mil)(3290.685mil,1612.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C47-2(3315.315mil,1539.425mil) on Top Layer And Track (3295.63mil,1519.74mil)(3295.63mil,1556.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C47-2(3315.315mil,1539.425mil) on Top Layer And Track (3295.63mil,1519.74mil)(3295.63mil,1612.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.921mil < 10mil) Between Pad C47-2(3315.315mil,1539.425mil) on Top Layer And Track (3295.63mil,1519.74mil)(3335mil,1519.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C47-2(3315.315mil,1539.425mil) on Top Layer And Track (3303.504mil,1562.063mil)(3303.504mil,1569.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C47-2(3315.315mil,1539.425mil) on Top Layer And Track (3327.126mil,1562.063mil)(3327.126mil,1569.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C47-2(3315.315mil,1539.425mil) on Top Layer And Track (3335mil,1519.74mil)(3335mil,1556.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C47-2(3315.315mil,1539.425mil) on Top Layer And Track (3335mil,1519.74mil)(3335mil,1612.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.88mil < 10mil) Between Pad C49-2(3155mil,1609.639mil) on Top Layer And Track (3091.315mil,1629.324mil)(3130.685mil,1629.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.567mil < 10mil) Between Pad C49-2(3155mil,1609.639mil) on Top Layer And Track (3130.685mil,1536.805mil)(3130.685mil,1629.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.567mil < 10mil) Between Pad C49-2(3155mil,1609.639mil) on Top Layer And Track (3130.685mil,1592.907mil)(3130.685mil,1629.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C49-2(3155mil,1609.639mil) on Top Layer And Track (3135.315mil,1536.805mil)(3135.315mil,1629.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C49-2(3155mil,1609.639mil) on Top Layer And Track (3135.315mil,1592.907mil)(3135.315mil,1629.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.921mil < 10mil) Between Pad C49-2(3155mil,1609.639mil) on Top Layer And Track (3135.315mil,1629.324mil)(3174.685mil,1629.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C49-2(3155mil,1609.639mil) on Top Layer And Track (3143.189mil,1579.127mil)(3143.189mil,1587.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C49-2(3155mil,1609.639mil) on Top Layer And Track (3166.811mil,1579.127mil)(3166.811mil,1587.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C49-2(3155mil,1609.639mil) on Top Layer And Track (3174.685mil,1536.805mil)(3174.685mil,1629.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C49-2(3155mil,1609.639mil) on Top Layer And Track (3174.685mil,1592.907mil)(3174.685mil,1629.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad C49-2(3155mil,1609.639mil) on Top Layer And Track (3179mil,1512.532mil)(3179mil,1636.532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C64-2(3106mil,301.575mil) on Top Layer And Track (3086.315mil,228.74mil)(3086.315mil,321.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C64-2(3106mil,301.575mil) on Top Layer And Track (3086.315mil,284.842mil)(3086.315mil,321.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.921mil < 10mil) Between Pad C64-2(3106mil,301.575mil) on Top Layer And Track (3086.315mil,321.26mil)(3125.685mil,321.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C64-2(3106mil,301.575mil) on Top Layer And Track (3094.189mil,271.063mil)(3094.189mil,278.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C64-2(3106mil,301.575mil) on Top Layer And Track (3117.811mil,271.063mil)(3117.811mil,278.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C64-2(3106mil,301.575mil) on Top Layer And Track (3125.685mil,228.74mil)(3125.685mil,321.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C64-2(3106mil,301.575mil) on Top Layer And Track (3125.685mil,284.842mil)(3125.685mil,321.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.567mil < 10mil) Between Pad C64-2(3106mil,301.575mil) on Top Layer And Track (3130.315mil,228.165mil)(3130.315mil,320.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.567mil < 10mil) Between Pad C64-2(3106mil,301.575mil) on Top Layer And Track (3130.315mil,284.268mil)(3130.315mil,320.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.606mil < 10mil) Between Pad C64-2(3106mil,301.575mil) on Top Layer And Track (3130.315mil,320.685mil)(3169.685mil,320.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C67-1(3399mil,505mil) on Top Layer And Track (3379.315mil,432.165mil)(3379.315mil,524.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.921mil < 10mil) Between Pad C67-1(3399mil,505mil) on Top Layer And Track (3379.315mil,524.685mil)(3418.685mil,524.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C67-1(3399mil,505mil) on Top Layer And Track (3387.189mil,474.488mil)(3387.189mil,482.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C67-1(3399mil,505mil) on Top Layer And Track (3410.811mil,474.488mil)(3410.811mil,482.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C67-1(3399mil,505mil) on Top Layer And Track (3418.685mil,432.165mil)(3418.685mil,524.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.252mil < 10mil) Between Pad C67-1(3399mil,505mil) on Top Layer And Track (3421mil,423mil)(3421mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.155mil < 10mil) Between Pad C67-1(3399mil,505mil) on Top Layer And Track (3421mil,525mil)(3463mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.155mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.276mil < 10mil) Between Pad C67-1(3399mil,505mil) on Top Layer And Track (3423mil,524mil)(3423mil,642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.276mil < 10mil) Between Pad C67-1(3399mil,505mil) on Top Layer And Track (3423mil,524mil)(3481mil,524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C67-2(3399mil,451.85mil) on Top Layer And Track (3379.315mil,432.165mil)(3379.315mil,468.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C67-2(3399mil,451.85mil) on Top Layer And Track (3379.315mil,432.165mil)(3379.315mil,524.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.921mil < 10mil) Between Pad C67-2(3399mil,451.85mil) on Top Layer And Track (3379.315mil,432.165mil)(3418.685mil,432.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C67-2(3399mil,451.85mil) on Top Layer And Track (3387.189mil,474.488mil)(3387.189mil,482.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C67-2(3399mil,451.85mil) on Top Layer And Track (3410.811mil,474.488mil)(3410.811mil,482.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C67-2(3399mil,451.85mil) on Top Layer And Track (3418.685mil,432.165mil)(3418.685mil,468.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C67-2(3399mil,451.85mil) on Top Layer And Track (3418.685mil,432.165mil)(3418.685mil,524.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.252mil < 10mil) Between Pad C67-2(3399mil,451.85mil) on Top Layer And Track (3421mil,423mil)(3421mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.88mil < 10mil) Between Pad C82-2(2932mil,1995mil) on Top Layer And Track (2868.315mil,2014.685mil)(2907.685mil,2014.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.567mil < 10mil) Between Pad C82-2(2932mil,1995mil) on Top Layer And Track (2907.685mil,1922.165mil)(2907.685mil,2014.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.567mil < 10mil) Between Pad C82-2(2932mil,1995mil) on Top Layer And Track (2907.685mil,1978.268mil)(2907.685mil,2014.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C82-2(2932mil,1995mil) on Top Layer And Track (2912.315mil,1922.165mil)(2912.315mil,2014.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C82-2(2932mil,1995mil) on Top Layer And Track (2912.315mil,1978.268mil)(2912.315mil,2014.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.921mil < 10mil) Between Pad C82-2(2932mil,1995mil) on Top Layer And Track (2912.315mil,2014.685mil)(2951.685mil,2014.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C82-2(2932mil,1995mil) on Top Layer And Track (2920.189mil,1964.488mil)(2920.189mil,1972.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C82-2(2932mil,1995mil) on Top Layer And Track (2943.811mil,1964.488mil)(2943.811mil,1972.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C82-2(2932mil,1995mil) on Top Layer And Track (2951.685mil,1922.165mil)(2951.685mil,2014.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C82-2(2932mil,1995mil) on Top Layer And Track (2951.685mil,1978.268mil)(2951.685mil,2014.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.284mil < 10mil) Between Pad C82-2(2932mil,1995mil) on Top Layer And Track (2955mil,1897.893mil)(2955mil,2021.893mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C85-1(3614mil,2224.63mil) on Top Layer And Track (3594.315mil,2151.795mil)(3594.315mil,2244.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.921mil < 10mil) Between Pad C85-1(3614mil,2224.63mil) on Top Layer And Track (3594.315mil,2244.315mil)(3633.685mil,2244.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C85-1(3614mil,2224.63mil) on Top Layer And Track (3602.189mil,2194.118mil)(3602.189mil,2201.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C85-1(3614mil,2224.63mil) on Top Layer And Track (3625.811mil,2194.118mil)(3625.811mil,2201.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C85-1(3614mil,2224.63mil) on Top Layer And Track (3633.685mil,2151.795mil)(3633.685mil,2244.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.567mil < 10mil) Between Pad C85-1(3614mil,2224.63mil) on Top Layer And Track (3638.315mil,2151.795mil)(3638.315mil,2244.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.88mil < 10mil) Between Pad C85-1(3614mil,2224.63mil) on Top Layer And Track (3638.315mil,2244.315mil)(3677.685mil,2244.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(811.165mil,3830.441mil) on Top Layer And Text "R1" (742mil,3809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.2mil < 10mil) Between Pad C9-1(811.165mil,3830.441mil) on Top Layer And Text "U1" (780mil,3856mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.032mil < 10mil) Between Pad C9-1(811.165mil,3830.441mil) on Top Layer And Track (745.315mil,3810.441mil)(787.315mil,3810.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.087mil < 10mil) Between Pad C9-1(811.165mil,3830.441mil) on Top Layer And Track (787.315mil,3810.441mil)(787.315mil,3912.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.468mil < 10mil) Between Pad C9-1(811.165mil,3830.441mil) on Top Layer And Track (790.315mil,3853.441mil)(790.315mil,3895.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C9-1(811.165mil,3830.441mil) on Top Layer And Track (790.315mil,3853.441mil)(892.315mil,3853.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.921mil < 10mil) Between Pad C9-1(811.165mil,3830.441mil) on Top Layer And Track (791.48mil,3810.756mil)(791.48mil,3850.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C9-1(811.165mil,3830.441mil) on Top Layer And Track (791.48mil,3810.756mil)(884mil,3810.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C9-1(811.165mil,3830.441mil) on Top Layer And Track (791.48mil,3850.126mil)(884mil,3850.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9-1(811.165mil,3830.441mil) on Top Layer And Track (833.803mil,3818.63mil)(841.677mil,3818.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9-1(811.165mil,3830.441mil) on Top Layer And Track (833.803mil,3842.252mil)(841.677mil,3842.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C99-2(1274.425mil,1542mil) on Top Layer And Text "C100" (1252mil,1540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.758mil < 10mil) Between Pad C99-2(1274.425mil,1542mil) on Top Layer And Track (1254.74mil,1477.315mil)(1254.74mil,1516.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.567mil < 10mil) Between Pad C99-2(1274.425mil,1542mil) on Top Layer And Track (1254.74mil,1516.685mil)(1291.158mil,1516.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.567mil < 10mil) Between Pad C99-2(1274.425mil,1542mil) on Top Layer And Track (1254.74mil,1516.685mil)(1347.26mil,1516.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.921mil < 10mil) Between Pad C99-2(1274.425mil,1542mil) on Top Layer And Track (1254.74mil,1522.315mil)(1254.74mil,1561.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C99-2(1274.425mil,1542mil) on Top Layer And Track (1254.74mil,1522.315mil)(1291.158mil,1522.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C99-2(1274.425mil,1542mil) on Top Layer And Track (1254.74mil,1522.315mil)(1347.26mil,1522.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C99-2(1274.425mil,1542mil) on Top Layer And Track (1254.74mil,1561.685mil)(1291.158mil,1561.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.937mil < 10mil) Between Pad C99-2(1274.425mil,1542mil) on Top Layer And Track (1254.74mil,1561.685mil)(1347.26mil,1561.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C99-2(1274.425mil,1542mil) on Top Layer And Track (1297.063mil,1530.189mil)(1304.937mil,1530.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C99-2(1274.425mil,1542mil) on Top Layer And Track (1297.063mil,1553.811mil)(1304.937mil,1553.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.131mil < 10mil) Between Pad D21-A(3635.472mil,3616mil) on Top Layer And Text "P6" (3563mil,3560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.131mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D21-A(3635.472mil,3616mil) on Top Layer And Text "R94" (3620mil,3624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.085mil < 10mil) Between Pad D21-A(3635.472mil,3616mil) on Top Layer And Track (3613mil,3549mil)(3613mil,3591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.085mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D21-A(3635.472mil,3616mil) on Top Layer And Track (3613mil,3591mil)(3715mil,3591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.591mil < 10mil) Between Pad D21-A(3635.472mil,3616mil) on Top Layer And Track (3657mil,3600mil)(3672.748mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.591mil < 10mil) Between Pad D21-A(3635.472mil,3616mil) on Top Layer And Track (3657mil,3632mil)(3672.748mil,3632mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.973mil < 10mil) Between Pad D2-2(1797.315mil,3615.26mil) on Top Layer And Text "C2" (1693mil,3669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.815mil < 10mil) Between Pad FB7-2(3206mil,229.893mil) on Top Layer And Track (3130.315mil,228.165mil)(3169.685mil,228.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.815mil < 10mil) Between Pad FB7-2(3206mil,229.893mil) on Top Layer And Track (3169.685mil,228.165mil)(3169.685mil,320.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.531mil < 10mil) Between Pad FB7-2(3206mil,229.893mil) on Top Layer And Track (3172mil,203mil)(3172mil,327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.531mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.925mil < 10mil) Between Pad FB7-2(3206mil,229.893mil) on Top Layer And Track (3172mil,203mil)(3240mil,203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.531mil < 10mil) Between Pad FB7-2(3206mil,229.893mil) on Top Layer And Track (3240mil,203mil)(3240mil,327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.531mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.815mil < 10mil) Between Pad FB7-2(3206mil,229.893mil) on Top Layer And Track (3241.315mil,202.74mil)(3241.315mil,239.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.815mil < 10mil) Between Pad FB7-2(3206mil,229.893mil) on Top Layer And Track (3241.315mil,202.74mil)(3241.315mil,295.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.544mil < 10mil) Between Pad FB7-2(3206mil,229.893mil) on Top Layer And Track (3241.315mil,202.74mil)(3280.685mil,202.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.544mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad FB8-1(2380.107mil,663mil) on Top Layer And Text "C72" (2287.468mil,651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad FB8-1(2380.107mil,663mil) on Top Layer And Text "C73" (2287.468mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.531mil < 10mil) Between Pad FB8-1(2380.107mil,663mil) on Top Layer And Track (2283mil,629mil)(2407mil,629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.531mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.531mil < 10mil) Between Pad FB8-1(2380.107mil,663mil) on Top Layer And Track (2283mil,697mil)(2407mil,697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.531mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.815mil < 10mil) Between Pad FB8-1(2380.107mil,663mil) on Top Layer And Track (2290.208mil,627.685mil)(2382.728mil,627.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.815mil < 10mil) Between Pad FB8-1(2380.107mil,663mil) on Top Layer And Track (2307.272mil,699.315mil)(2399.792mil,699.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.815mil < 10mil) Between Pad FB8-1(2380.107mil,663mil) on Top Layer And Track (2363.375mil,699.315mil)(2399.792mil,699.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.815mil < 10mil) Between Pad FB8-1(2380.107mil,663mil) on Top Layer And Track (2382.728mil,588.315mil)(2382.728mil,627.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.815mil < 10mil) Between Pad FB8-1(2380.107mil,663mil) on Top Layer And Track (2399.792mil,699.315mil)(2399.792mil,738.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.925mil < 10mil) Between Pad FB8-1(2380.107mil,663mil) on Top Layer And Track (2407mil,629mil)(2407mil,697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad FB8-1(2380.107mil,663mil) on Top Layer And Track (27.26mil,647.535mil)(3543.008mil,647.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad FB8-2(2309.893mil,663mil) on Top Layer And Text "C72" (2287.468mil,651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad FB8-2(2309.893mil,663mil) on Top Layer And Text "C73" (2287.468mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.925mil < 10mil) Between Pad FB8-2(2309.893mil,663mil) on Top Layer And Track (2283mil,629mil)(2283mil,697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.531mil < 10mil) Between Pad FB8-2(2309.893mil,663mil) on Top Layer And Track (2283mil,629mil)(2407mil,629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.531mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.531mil < 10mil) Between Pad FB8-2(2309.893mil,663mil) on Top Layer And Track (2283mil,697mil)(2407mil,697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.531mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.815mil < 10mil) Between Pad FB8-2(2309.893mil,663mil) on Top Layer And Track (2290.208mil,588.315mil)(2290.208mil,627.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.815mil < 10mil) Between Pad FB8-2(2309.893mil,663mil) on Top Layer And Track (2290.208mil,627.685mil)(2326.625mil,627.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.815mil < 10mil) Between Pad FB8-2(2309.893mil,663mil) on Top Layer And Track (2290.208mil,627.685mil)(2382.728mil,627.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.815mil < 10mil) Between Pad FB8-2(2309.893mil,663mil) on Top Layer And Track (2307.272mil,699.315mil)(2307.272mil,738.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.815mil < 10mil) Between Pad FB8-2(2309.893mil,663mil) on Top Layer And Track (2307.272mil,699.315mil)(2399.792mil,699.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad FB8-2(2309.893mil,663mil) on Top Layer And Track (27.26mil,647.535mil)(3543.008mil,647.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.947mil < 10mil) Between Pad J6-SH(2258.795mil,274.567mil) on Multi-Layer And Track (2180.52mil,328mil)(2248.52mil,328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.947mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.947mil < 10mil) Between Pad J6-SH(2258.795mil,274.567mil) on Multi-Layer And Track (2248.52mil,328mil)(2248.52mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.947mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.663mil < 10mil) Between Pad J6-SH(2258.795mil,274.567mil) on Multi-Layer And Track (2264.504mil,159.016mil)(2264.504mil,219.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.663mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.37mil < 10mil) Between Pad P3-2(3616mil,889mil) on Multi-Layer And Track (3568.756mil,792.15mil)(3568.756mil,865.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.37mil < 10mil) Between Pad P3-2(3616mil,889mil) on Multi-Layer And Track (3568.756mil,912.228mil)(3568.756mil,1015.769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.321mil < 10mil) Between Pad Q4-2(2499.268mil,3244.842mil) on Top Layer And Text "D19" (2458.984mil,3178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q4-2(2499.268mil,3244.842mil) on Top Layer And Text "R90" (2469.078mil,3213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.611mil < 10mil) Between Pad Q4-2(2499.268mil,3244.842mil) on Top Layer And Track (2531mil,3224.744mil)(2572.496mil,3224.744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.611mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(1512.815mil,3877mil) on Top Layer And Text "U2" (1482mil,3858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R10-2(1512.815mil,3877mil) on Top Layer And Track (1488.315mil,3808mil)(1488.315mil,3910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R10-2(1512.815mil,3877mil) on Top Layer And Track (1492.315mil,3856mil)(1594.315mil,3856mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.581mil < 10mil) Between Pad R10-2(1512.815mil,3877mil) on Top Layer And Track (1493.055mil,3813.315mil)(1493.055mil,3852.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.581mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R10-2(1512.815mil,3877mil) on Top Layer And Track (1493.055mil,3852.685mil)(1585.575mil,3852.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R104-1(1168mil,2644.5mil) on Top Layer And Track (1147mil,2563mil)(1147mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R104-2(1168mil,2583.5mil) on Top Layer And Track (1147mil,2563mil)(1147mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R104-2(1168mil,2583.5mil) on Top Layer And Track (1147mil,2563mil)(1189mil,2563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R104-2(1168mil,2583.5mil) on Top Layer And Track (1189mil,2563mil)(1189mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R105-1(246.622mil,352mil) on Top Layer And Track (181mil,337mil)(265mil,337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R105-1(246.622mil,352mil) on Top Layer And Track (181mil,367mil)(265mil,367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R105-1(246.622mil,352mil) on Top Layer And Track (265mil,337mil)(265mil,367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R105-2(199.378mil,352mil) on Top Layer And Track (181mil,337mil)(181mil,367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R105-2(199.378mil,352mil) on Top Layer And Track (181mil,337mil)(265mil,337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R105-2(199.378mil,352mil) on Top Layer And Track (181mil,367mil)(265mil,367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad R121-1(1976.37mil,433.858mil) on Top Layer And Track (1955.37mil,443.732mil)(1955.37mil,459.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R121-1(1976.37mil,433.858mil) on Top Layer And Track (1961.37mil,415.48mil)(1961.37mil,499.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R121-1(1976.37mil,433.858mil) on Top Layer And Track (1961.37mil,415.48mil)(1991.37mil,415.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R121-1(1976.37mil,433.858mil) on Top Layer And Track (1991.37mil,415.48mil)(1991.37mil,499.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R121-2(1976.37mil,481.103mil) on Top Layer And Track (1961.37mil,415.48mil)(1961.37mil,499.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R121-2(1976.37mil,481.103mil) on Top Layer And Track (1961.37mil,499.48mil)(1991.37mil,499.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R121-2(1976.37mil,481.103mil) on Top Layer And Track (1991.37mil,415.48mil)(1991.37mil,499.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R122-1(1121mil,1975mil) on Top Layer And Track (1106mil,1956.622mil)(1106mil,2040.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R122-1(1121mil,1975mil) on Top Layer And Track (1106mil,1956.622mil)(1136mil,1956.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R122-1(1121mil,1975mil) on Top Layer And Track (1136mil,1956.622mil)(1136mil,2040.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R122-2(1121mil,2022.244mil) on Top Layer And Track (1106mil,1956.622mil)(1106mil,2040.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R122-2(1121mil,2022.244mil) on Top Layer And Track (1106mil,2040.622mil)(1136mil,2040.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R122-2(1121mil,2022.244mil) on Top Layer And Track (1136mil,1956.622mil)(1136mil,2040.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R123-2(1113.622mil,2093.11mil) on Top Layer And Text "R122" (1103mil,2064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R123-2(1113.622mil,2093.11mil) on Top Layer And Track (1048mil,2078.11mil)(1132mil,2078.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R123-2(1113.622mil,2093.11mil) on Top Layer And Track (1048mil,2108.11mil)(1132mil,2108.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R123-2(1113.622mil,2093.11mil) on Top Layer And Track (1132mil,2078.11mil)(1132mil,2108.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R133-2(1207.441mil,1351mil) on Top Layer And Text "R137" (1186.063mil,1359mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.065mil < 10mil) Between Pad R133-2(1207.441mil,1351mil) on Top Layer And Track (1189.063mil,1305mil)(1189.063mil,1335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.008mil < 10mil) Between Pad R133-2(1207.441mil,1351mil) on Top Layer And Track (1189.063mil,1335mil)(1273.063mil,1335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R133-2(1207.441mil,1351mil) on Top Layer And Track (1189.063mil,1336mil)(1189.063mil,1366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R133-2(1207.441mil,1351mil) on Top Layer And Track (1189.063mil,1336mil)(1273.063mil,1336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R133-2(1207.441mil,1351mil) on Top Layer And Track (1189.063mil,1366mil)(1273.063mil,1366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.513mil < 10mil) Between Pad R139-1(1012.559mil,1353mil) on Top Layer And Track (1031.26mil,1373.575mil)(1188.74mil,1373.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R139-1(1012.559mil,1353mil) on Top Layer And Track (994.181mil,1338mil)(1078.181mil,1338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R139-1(1012.559mil,1353mil) on Top Layer And Track (994.181mil,1338mil)(994.181mil,1368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R139-1(1012.559mil,1353mil) on Top Layer And Track (994.181mil,1368mil)(1078.181mil,1368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.075mil < 10mil) Between Pad R139-2(1059.803mil,1353mil) on Top Layer And Track (1031.26mil,1373.575mil)(1188.74mil,1373.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R139-2(1059.803mil,1353mil) on Top Layer And Track (1078.181mil,1338mil)(1078.181mil,1368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R139-2(1059.803mil,1353mil) on Top Layer And Track (994.181mil,1338mil)(1078.181mil,1338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R139-2(1059.803mil,1353mil) on Top Layer And Track (994.181mil,1368mil)(1078.181mil,1368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R31-1(197.378mil,1381mil) on Top Layer And Track (179mil,1366mil)(179mil,1396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R31-1(197.378mil,1381mil) on Top Layer And Track (179mil,1366mil)(263mil,1366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R31-1(197.378mil,1381mil) on Top Layer And Track (179mil,1396mil)(263mil,1396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R32-2(245.622mil,2181mil) on Top Layer And Track (180mil,2166mil)(264mil,2166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R32-2(245.622mil,2181mil) on Top Layer And Track (180mil,2196mil)(264mil,2196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R32-2(245.622mil,2181mil) on Top Layer And Track (264mil,2166mil)(264mil,2196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R49-2(3111.815mil,2171mil) on Top Layer And Text "U8" (3068mil,2175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R49-2(3111.815mil,2171mil) on Top Layer And Track (3091.315mil,2150mil)(3091.315mil,2192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R49-2(3111.815mil,2171mil) on Top Layer And Track (3091.315mil,2150mil)(3193.315mil,2150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R49-2(3111.815mil,2171mil) on Top Layer And Track (3091.315mil,2192mil)(3193.315mil,2192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R64-2(3398mil,555.5mil) on Top Layer And Text "C67" (3376mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R64-2(3398mil,555.5mil) on Top Layer And Text "R70" (3418mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R64-2(3398mil,555.5mil) on Top Layer And Track (3377mil,535mil)(3377mil,637mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R64-2(3398mil,555.5mil) on Top Layer And Track (3377mil,535mil)(3419mil,535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R64-2(3398mil,555.5mil) on Top Layer And Track (3419mil,535mil)(3419mil,637mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R64-2(3398mil,555.5mil) on Top Layer And Track (3423mil,524mil)(3423mil,642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R65-1(3332.5mil,396mil) on Top Layer And Track (3251mil,375mil)(3353mil,375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R65-1(3332.5mil,396mil) on Top Layer And Track (3251mil,417mil)(3353mil,417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R65-1(3332.5mil,396mil) on Top Layer And Track (3353mil,375mil)(3353mil,417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R66-1(3452mil,549.5mil) on Top Layer And Text "C67" (3376mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R66-1(3452mil,549.5mil) on Top Layer And Text "R70" (3418mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R66-1(3452mil,549.5mil) on Top Layer And Track (3377mil,535mil)(3419mil,535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Pad R66-1(3452mil,549.5mil) on Top Layer And Track (3379.315mil,524.685mil)(3418.685mil,524.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Pad R66-1(3452mil,549.5mil) on Top Layer And Track (3418.685mil,432.165mil)(3418.685mil,524.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.747mil < 10mil) Between Pad R66-1(3452mil,549.5mil) on Top Layer And Track (3421mil,423mil)(3421mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.746mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad R66-1(3452mil,549.5mil) on Top Layer And Track (3421mil,525mil)(3463mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R66-1(3452mil,549.5mil) on Top Layer And Track (3423mil,524mil)(3481mil,524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad R66-1(3452mil,549.5mil) on Top Layer And Track (3463mil,423mil)(3463mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad R66-1(3452mil,549.5mil) on Top Layer And Track (3464mil,423mil)(3464mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad R66-1(3452mil,549.5mil) on Top Layer And Track (3464mil,525mil)(3506mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.139mil < 10mil) Between Pad R67-1(3485mil,443.5mil) on Top Layer And Track (3421mil,423mil)(3463mil,423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.139mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R67-1(3485mil,443.5mil) on Top Layer And Track (3463mil,423mil)(3463mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R67-1(3485mil,443.5mil) on Top Layer And Track (3464mil,423mil)(3464mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R67-1(3485mil,443.5mil) on Top Layer And Track (3464mil,423mil)(3506mil,423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R67-1(3485mil,443.5mil) on Top Layer And Track (3506mil,423mil)(3506mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R83-2(2673mil,991.622mil) on Top Layer And Track (2658mil,1010mil)(2688mil,1010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.635mil < 10mil) Between Pad R83-2(2673mil,991.622mil) on Top Layer And Track (2658mil,1014mil)(2658mil,1098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.635mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.386mil < 10mil) Between Pad R83-2(2673mil,991.622mil) on Top Layer And Track (2658mil,1014mil)(2688mil,1014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R83-2(2673mil,991.622mil) on Top Layer And Track (2658mil,926mil)(2658mil,1010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.635mil < 10mil) Between Pad R83-2(2673mil,991.622mil) on Top Layer And Track (2688mil,1014mil)(2688mil,1098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.635mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R83-2(2673mil,991.622mil) on Top Layer And Track (2688mil,926mil)(2688mil,1010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.075mil < 10mil) Between Pad R83-2(2673mil,991.622mil) on Top Layer And Track (2693.575mil,963.26mil)(2693.575mil,1120.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.866mil < 10mil) Between Pad R85-1(3435.5mil,3546mil) on Top Layer And Track (3369.685mil,3574.803mil)(3443.307mil,3574.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R85-1(3435.5mil,3546mil) on Top Layer And Track (3415mil,3525mil)(3415mil,3567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R85-1(3435.5mil,3546mil) on Top Layer And Track (3415mil,3525mil)(3517mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R85-1(3435.5mil,3546mil) on Top Layer And Track (3415mil,3567mil)(3517mil,3567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R85-2(3496.5mil,3546mil) on Top Layer And Track (3415mil,3525mil)(3517mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R85-2(3496.5mil,3546mil) on Top Layer And Track (3415mil,3567mil)(3517mil,3567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R85-2(3496.5mil,3546mil) on Top Layer And Track (3517mil,3525mil)(3517mil,3567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R86-2(2009mil,3066.622mil) on Top Layer And Track (1994mil,3001mil)(1994mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.386mil < 10mil) Between Pad R86-2(2009mil,3066.622mil) on Top Layer And Track (1994mil,3085mil)(2024mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.008mil < 10mil) Between Pad R86-2(2009mil,3066.622mil) on Top Layer And Track (2024mil,3001mil)(2024mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-2(212.929mil,442mil) on Top Layer And Text "R105" (178mil,391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.047mil < 10mil) Between Pad SW2-2(212.929mil,442mil) on Top Layer And Track (210.449mil,386.842mil)(210.449mil,396.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.047mil < 10mil) Between Pad SW2-2(212.929mil,442mil) on Top Layer And Track (210.449mil,487.449mil)(210.449mil,497.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.771mil < 10mil) Between Pad SW2-2(212.929mil,442mil) on Top Layer And Track (269mil,376.378mil)(269mil,460.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.771mil < 10mil) Between Pad SW2-2(212.929mil,442mil) on Top Layer And Track (269mil,460.378mil)(299mil,460.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW3-1(79.071mil,581mil) on Top Layer And Text "SW2" (24mil,530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.047mil < 10mil) Between Pad SW3-2(212.929mil,581mil) on Top Layer And Track (210.449mil,525.842mil)(210.449mil,535.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.047mil < 10mil) Between Pad SW3-2(212.929mil,581mil) on Top Layer And Track (210.449mil,626.449mil)(210.449mil,636.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.047mil < 10mil) Between Pad SW4-1(3396mil,79.071mil) on Top Layer And Track (3340.843mil,81.551mil)(3350.551mil,81.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.047mil < 10mil) Between Pad SW4-1(3396mil,79.071mil) on Top Layer And Track (3441.449mil,81.551mil)(3451.157mil,81.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.047mil < 10mil) Between Pad SW4-2(3396mil,212.929mil) on Top Layer And Track (3340.843mil,210.449mil)(3350.551mil,210.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.047mil < 10mil) Between Pad SW4-2(3396mil,212.929mil) on Top Layer And Track (3441.449mil,210.449mil)(3451.157mil,210.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.047mil < 10mil) Between Pad SW5-1(3537mil,79.071mil) on Top Layer And Track (3481.843mil,81.551mil)(3491.551mil,81.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.047mil < 10mil) Between Pad SW5-1(3537mil,79.071mil) on Top Layer And Track (3582.449mil,81.551mil)(3592.157mil,81.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.047mil < 10mil) Between Pad SW5-2(3537mil,212.929mil) on Top Layer And Track (3481.843mil,210.449mil)(3491.551mil,210.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.047mil < 10mil) Between Pad SW5-2(3537mil,212.929mil) on Top Layer And Track (3582.449mil,210.449mil)(3592.157mil,210.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U11-2(3137.559mil,1080mil) on Top Layer And Text "C55" (3050mil,1074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.052mil < 10mil) Between Pad U11-2(3137.559mil,1080mil) on Top Layer And Text "R56" (3006mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.856mil < 10mil) Between Pad U11-2(3137.559mil,1080mil) on Top Layer And Track (3051mil,1059mil)(3093mil,1059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.856mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.78mil < 10mil) Between Pad U11-2(3137.559mil,1080mil) on Top Layer And Track (3093mil,1059mil)(3093mil,1161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.291mil < 10mil) Between Pad U11-3(3137.559mil,1030mil) on Top Layer And Text "R55" (3049mil,972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.418mil < 10mil) Between Pad U11-3(3137.559mil,1030mil) on Top Layer And Track (3053.315mil,1050.26mil)(3092.685mil,1050.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.095mil < 10mil) Between Pad U11-3(3137.559mil,1030mil) on Top Layer And Track (3092.685mil,1013.842mil)(3092.685mil,1050.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.095mil < 10mil) Between Pad U11-3(3137.559mil,1030mil) on Top Layer And Track (3092.685mil,957.74mil)(3092.685mil,1050.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.176mil < 10mil) Between Pad U11-4(3137.559mil,980mil) on Top Layer And Text "R54" (3006mil,972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U11-4(3137.559mil,980mil) on Top Layer And Text "R55" (3049mil,972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.661mil < 10mil) Between Pad U11-4(3137.559mil,980mil) on Top Layer And Text "R61" (3179mil,967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.096mil < 10mil) Between Pad U11-4(3137.559mil,980mil) on Top Layer And Track (3053.315mil,957.74mil)(3092.685mil,957.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.095mil < 10mil) Between Pad U11-4(3137.559mil,980mil) on Top Layer And Track (3092.685mil,957.74mil)(3092.685mil,1050.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U11-4(3137.559mil,980mil) on Top Layer And Track (3156.26mil,956.575mil)(3313.74mil,956.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.095mil < 10mil) Between Pad U11-6(3332.441mil,1030mil) on Top Layer And Track (3377.315mil,1008.74mil)(3377.315mil,1101.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.244mil < 10mil) Between Pad U11-6(3332.441mil,1030mil) on Top Layer And Track (3377.315mil,1008.74mil)(3416.685mil,1008.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.095mil < 10mil) Between Pad U11-7(3332.441mil,1080mil) on Top Layer And Track (3377.315mil,1008.74mil)(3377.315mil,1101.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.095mil < 10mil) Between Pad U11-7(3332.441mil,1080mil) on Top Layer And Track (3377.315mil,1064.842mil)(3377.315mil,1101.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.244mil < 10mil) Between Pad U11-7(3332.441mil,1080mil) on Top Layer And Track (3377.315mil,1101.26mil)(3416.685mil,1101.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad U11-8(3332.441mil,1130mil) on Top Layer And Text "C60" (3374mil,1125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U11-8(3332.441mil,1130mil) on Top Layer And Track (3156.26mil,1153.425mil)(3313.74mil,1153.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.78mil < 10mil) Between Pad U11-8(3332.441mil,1130mil) on Top Layer And Track (3376mil,1107mil)(3376mil,1149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.167mil < 10mil) Between Pad U11-8(3332.441mil,1130mil) on Top Layer And Track (3376mil,1107mil)(3478mil,1107mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.633mil < 10mil) Between Pad U11-8(3332.441mil,1130mil) on Top Layer And Track (3376mil,1149mil)(3478mil,1149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.633mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U21-1(2798.732mil,2628mil) on Top Layer And Text "C89" (2708mil,2621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.242mil < 10mil) Between Pad U21-1(2798.732mil,2628mil) on Top Layer And Text "C90" (2664mil,2621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.348mil < 10mil) Between Pad U21-2(2798.732mil,2578mil) on Top Layer And Track (2711.315mil,2597.685mil)(2750.685mil,2597.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.348mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.688mil < 10mil) Between Pad U21-2(2798.732mil,2578mil) on Top Layer And Track (2750.685mil,2505.165mil)(2750.685mil,2597.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.688mil < 10mil) Between Pad U21-2(2798.732mil,2578mil) on Top Layer And Track (2750.685mil,2561.268mil)(2750.685mil,2597.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.688mil < 10mil) Between Pad U21-3(2798.732mil,2528mil) on Top Layer And Track (2750.685mil,2505.165mil)(2750.685mil,2597.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.247mil < 10mil) Between Pad U22-11(542.26mil,654mil) on Top Layer And Text "R108" (366mil,657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U22-11(542.26mil,654mil) on Top Layer And Text "R117" (578mil,573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U22-11(542.26mil,654mil) on Top Layer And Text "U23" (440mil,556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U22-11(542.26mil,654mil) on Top Layer And Track (27.26mil,647.535mil)(3543.008mil,647.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U22-6(649.543mil,575.26mil) on Top Layer And Text "Q7" (610mil,567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U22-6(649.543mil,575.26mil) on Top Layer And Text "R117" (578mil,573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad U22-6(649.543mil,575.26mil) on Top Layer And Track (686.945mil,550.315mil)(686.945mil,589.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.236mil < 10mil) Between Pad U22-6(649.543mil,575.26mil) on Top Layer And Track (686.945mil,589.685mil)(723.362mil,589.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.236mil < 10mil) Between Pad U22-6(649.543mil,575.26mil) on Top Layer And Track (686.945mil,589.685mil)(779.464mil,589.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.101mil < 10mil) Between Pad U22-6(649.543mil,575.26mil) on Top Layer And Track (686.945mil,595.315mil)(686.945mil,634.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.101mil < 10mil) Between Pad U22-6(649.543mil,575.26mil) on Top Layer And Track (686.945mil,595.315mil)(723.362mil,595.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.101mil < 10mil) Between Pad U22-6(649.543mil,575.26mil) on Top Layer And Track (686.945mil,595.315mil)(779.464mil,595.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-1(1335.976mil,3056.449mil) on Top Layer And Text "C13" (1314mil,3050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.427mil < 10mil) Between Pad U3-1(1335.976mil,3056.449mil) on Top Layer And Track (1316.693mil,2933.339mil)(1316.693mil,3025.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.427mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.767mil < 10mil) Between Pad U3-1(1335.976mil,3056.449mil) on Top Layer And Track (1316.693mil,3025.858mil)(1356.063mil,3025.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.028mil < 10mil) Between Pad U3-1(1335.976mil,3056.449mil) on Top Layer And Track (1356.063mil,2933.339mil)(1356.063mil,3025.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.028mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-2(1373.378mil,3056.449mil) on Top Layer And Text "C13" (1314mil,3050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.044mil < 10mil) Between Pad U3-2(1373.378mil,3056.449mil) on Top Layer And Track (1316.693mil,3025.858mil)(1356.063mil,3025.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.044mil < 10mil) Between Pad U3-2(1373.378mil,3056.449mil) on Top Layer And Track (1356.063mil,2933.339mil)(1356.063mil,3025.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-3(1410.78mil,3056.449mil) on Top Layer And Text "C13" (1314mil,3050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.056mil < 10mil) Between Pad U3-4(1410.78mil,3162.748mil) on Top Layer And Track (1275.378mil,3192.598mil)(1401.378mil,3192.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.056mil < 10mil) Between Pad U3-4(1410.78mil,3162.748mil) on Top Layer And Track (1401.378mil,3192.598mil)(1401.378mil,3261.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.027mil < 10mil) Between Pad U3-5(1373.378mil,3162.748mil) on Top Layer And Track (1275.378mil,3192.598mil)(1401.378mil,3192.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.027mil < 10mil) Between Pad U3-6(1335.976mil,3162.748mil) on Top Layer And Track (1275.378mil,3192.598mil)(1401.378mil,3192.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-1(1624.598mil,1365.535mil) on Top Layer And Text "C20" (1641mil,1359mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.972mil < 10mil) Between Pad U5-1(1624.598mil,1365.535mil) on Top Layer And Track (1569.224mil,1393.564mil)(1596.783mil,1393.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.972mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.972mil < 10mil) Between Pad U5-1(1624.598mil,1365.535mil) on Top Layer And Track (1596.783mil,1393.564mil)(1596.783mil,1438mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.972mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.611mil < 10mil) Between Pad U5-1(1624.598mil,1365.535mil) on Top Layer And Track (1604.5mil,1397.268mil)(1604.5mil,1438.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.611mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.137mil < 10mil) Between Pad U5-1(1624.598mil,1365.535mil) on Top Layer And Track (1644.28mil,1308.217mil)(1644.28mil,1335.776mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.137mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.137mil < 10mil) Between Pad U5-1(1624.598mil,1365.535mil) on Top Layer And Track (1644.28mil,1335.776mil)(1688.716mil,1335.776mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.137mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.032mil < 10mil) Between Pad U6-12(1656.488mil,620.787mil) on Top Layer And Track (27.26mil,647.535mil)(3543.008mil,647.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.536mil < 10mil) Between Pad U6-13(1656.488mil,670.787mil) on Top Layer And Track (27.26mil,647.535mil)(3543.008mil,647.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-37(967.512mil,220.787mil) on Top Layer And Text "D10" (862mil,185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.498mil < 10mil) Between Pad U6-37(967.512mil,220.787mil) on Top Layer And Text "R22" (901mil,162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-38(967.512mil,170.787mil) on Top Layer And Text "D10" (862mil,185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-38(967.512mil,170.787mil) on Top Layer And Text "R22" (901mil,162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.047mil < 10mil) Between Pad U6-39(967.512mil,120.787mil) on Top Layer And Track (904mil,139.165mil)(934mil,139.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.992mil < 10mil) Between Pad U6-39(967.512mil,120.787mil) on Top Layer And Track (934mil,55.165mil)(934mil,139.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.992mil < 10mil) Between Pad U6-40(967.512mil,70.787mil) on Top Layer And Track (904mil,55.165mil)(934mil,55.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.992mil < 10mil) Between Pad U6-40(967.512mil,70.787mil) on Top Layer And Track (934mil,55.165mil)(934mil,139.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-10(2097.622mil,1856.449mil) on Top Layer And Text "R41" (2040mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-10(2097.622mil,1856.449mil) on Top Layer And Text "R42" (1990mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-10(2097.622mil,1856.449mil) on Top Layer And Text "R48" (2080mil,1831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-11(2147.622mil,1856.449mil) on Top Layer And Text "R41" (2040mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-11(2147.622mil,1856.449mil) on Top Layer And Text "R42" (1990mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-11(2147.622mil,1856.449mil) on Top Layer And Text "R44" (2130mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-11(2147.622mil,1856.449mil) on Top Layer And Text "R48" (2080mil,1831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-12(2197.622mil,1856.449mil) on Top Layer And Text "R41" (2040mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-12(2197.622mil,1856.449mil) on Top Layer And Text "R44" (2130mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.094mil < 10mil) Between Pad U7-12(2197.622mil,1856.449mil) on Top Layer And Text "R48" (2080mil,1831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.094mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.302mil < 10mil) Between Pad U7-13(2247.622mil,1856.449mil) on Top Layer And Text "R44" (2130mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.302mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-8(1997.622mil,1856.449mil) on Top Layer And Text "R42" (1990mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-9(2047.622mil,1856.449mil) on Top Layer And Text "R41" (2040mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-9(2047.622mil,1856.449mil) on Top Layer And Text "R42" (1990mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :386

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:05