#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55c08e99c160 .scope module, "labL3" "labL3" 2 6;
 .timescale 0 0;
v0x55c08e9e87f0_0 .var "a", 63 0;
v0x55c08e9e88d0_0 .var "b", 63 0;
v0x55c08e9e89a0_0 .var "c", 0 0;
v0x55c08e9e8a70_0 .var/i "i", 31 0;
v0x55c08e9e8b10_0 .var/i "j", 31 0;
v0x55c08e9e8c40_0 .var/i "k", 31 0;
v0x55c08e9e8d20_0 .net "z", 63 0, L_0x55c08e9f7280;  1 drivers
S_0x55c08e912ce0 .scope module, "UUT" "yMuxx" 2 13, 3 2 0, S_0x55c08e99c160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "z";
    .port_info 1 /INPUT 64 "a";
    .port_info 2 /INPUT 64 "b";
    .port_info 3 /INPUT 1 "c";
P_0x55c08e912e70 .param/l "SIZE" 0 3 3, +C4<00000000000000000000000001000000>;
v0x55c08e9e7bf0_0 .net "a", 63 0, v0x55c08e9e87f0_0;  1 drivers
v0x55c08e9e7cf0_0 .net "b", 63 0, v0x55c08e9e88d0_0;  1 drivers
v0x55c08e9e7dd0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  1 drivers
v0x55c08e9e8680_0 .net "z", 63 0, L_0x55c08e9f7280;  alias, 1 drivers
LS_0x55c08e9f7280_0_0 .concat [ 1 1 1 1], L_0x55c08e9e9090, L_0x55c08e9e9400, L_0x55c08e9e9770, L_0x55c08e9e9ae0;
LS_0x55c08e9f7280_0_4 .concat [ 1 1 1 1], L_0x55c08e9e9e50, L_0x55c08e9ea1c0, L_0x55c08e9ea530, L_0x55c08e9ea8a0;
LS_0x55c08e9f7280_0_8 .concat [ 1 1 1 1], L_0x55c08e9eac10, L_0x55c08e9eaf80, L_0x55c08e9eb2f0, L_0x55c08e9eb660;
LS_0x55c08e9f7280_0_12 .concat [ 1 1 1 1], L_0x55c08e9eb9d0, L_0x55c08e9ebd40, L_0x55c08e9ec0b0, L_0x55c08e9ec420;
LS_0x55c08e9f7280_0_16 .concat [ 1 1 1 1], L_0x55c08e9ec790, L_0x55c08e9ecb00, L_0x55c08e9ece70, L_0x55c08e9ed1e0;
LS_0x55c08e9f7280_0_20 .concat [ 1 1 1 1], L_0x55c08e9ed550, L_0x55c08e9ed8c0, L_0x55c08e9edc30, L_0x55c08e9edfa0;
LS_0x55c08e9f7280_0_24 .concat [ 1 1 1 1], L_0x55c08e9ee310, L_0x55c08e9ee680, L_0x55c08e9ee9f0, L_0x55c08e9eed60;
LS_0x55c08e9f7280_0_28 .concat [ 1 1 1 1], L_0x55c08e9ef0d0, L_0x55c08e9ef440, L_0x55c08e9ef7b0, L_0x55c08e9e8030;
LS_0x55c08e9f7280_0_32 .concat [ 1 1 1 1], L_0x55c08e9e83a0, L_0x55c08e9f0a20, L_0x55c08e9f0d90, L_0x55c08e9f1100;
LS_0x55c08e9f7280_0_36 .concat [ 1 1 1 1], L_0x55c08e9f1470, L_0x55c08e9f17e0, L_0x55c08e9f1b50, L_0x55c08e9f1ec0;
LS_0x55c08e9f7280_0_40 .concat [ 1 1 1 1], L_0x55c08e9f2230, L_0x55c08e9f25a0, L_0x55c08e9f2910, L_0x55c08e9f2c80;
LS_0x55c08e9f7280_0_44 .concat [ 1 1 1 1], L_0x55c08e9f2ff0, L_0x55c08e9f3360, L_0x55c08e9f36d0, L_0x55c08e9f3a40;
LS_0x55c08e9f7280_0_48 .concat [ 1 1 1 1], L_0x55c08e9f3db0, L_0x55c08e9f4120, L_0x55c08e9f4490, L_0x55c08e9f4800;
LS_0x55c08e9f7280_0_52 .concat [ 1 1 1 1], L_0x55c08e9f4b70, L_0x55c08e9f4ee0, L_0x55c08e9f5250, L_0x55c08e9f55c0;
LS_0x55c08e9f7280_0_56 .concat [ 1 1 1 1], L_0x55c08e9f5930, L_0x55c08e9f5ca0, L_0x55c08e9f6010, L_0x55c08e9f6380;
LS_0x55c08e9f7280_0_60 .concat [ 1 1 1 1], L_0x55c08e9f66f0, L_0x55c08e9f6a60, L_0x55c08e9f6dd0, L_0x55c08e9f7140;
LS_0x55c08e9f7280_1_0 .concat [ 4 4 4 4], LS_0x55c08e9f7280_0_0, LS_0x55c08e9f7280_0_4, LS_0x55c08e9f7280_0_8, LS_0x55c08e9f7280_0_12;
LS_0x55c08e9f7280_1_4 .concat [ 4 4 4 4], LS_0x55c08e9f7280_0_16, LS_0x55c08e9f7280_0_20, LS_0x55c08e9f7280_0_24, LS_0x55c08e9f7280_0_28;
LS_0x55c08e9f7280_1_8 .concat [ 4 4 4 4], LS_0x55c08e9f7280_0_32, LS_0x55c08e9f7280_0_36, LS_0x55c08e9f7280_0_40, LS_0x55c08e9f7280_0_44;
LS_0x55c08e9f7280_1_12 .concat [ 4 4 4 4], LS_0x55c08e9f7280_0_48, LS_0x55c08e9f7280_0_52, LS_0x55c08e9f7280_0_56, LS_0x55c08e9f7280_0_60;
L_0x55c08e9f7280 .concat [ 16 16 16 16], LS_0x55c08e9f7280_1_0, LS_0x55c08e9f7280_1_4, LS_0x55c08e9f7280_1_8, LS_0x55c08e9f7280_1_12;
L_0x55c08e9f8770 .part v0x55c08e9e87f0_0, 0, 1;
L_0x55c08e9f88b0 .part v0x55c08e9e87f0_0, 1, 1;
L_0x55c08e9f89a0 .part v0x55c08e9e87f0_0, 2, 1;
L_0x55c08e9f8a90 .part v0x55c08e9e87f0_0, 3, 1;
L_0x55c08e9f8b30 .part v0x55c08e9e87f0_0, 4, 1;
L_0x55c08e9f8c60 .part v0x55c08e9e87f0_0, 5, 1;
L_0x55c08e9f8d50 .part v0x55c08e9e87f0_0, 6, 1;
L_0x55c08e9f8e90 .part v0x55c08e9e87f0_0, 7, 1;
L_0x55c08e9f8f80 .part v0x55c08e9e87f0_0, 8, 1;
L_0x55c08e9f90d0 .part v0x55c08e9e87f0_0, 9, 1;
L_0x55c08e9f9170 .part v0x55c08e9e87f0_0, 10, 1;
L_0x55c08e9f92d0 .part v0x55c08e9e87f0_0, 11, 1;
L_0x55c08e9f93c0 .part v0x55c08e9e87f0_0, 12, 1;
L_0x55c08e9f9530 .part v0x55c08e9e87f0_0, 13, 1;
L_0x55c08e9f9620 .part v0x55c08e9e87f0_0, 14, 1;
L_0x55c08e9f99b0 .part v0x55c08e9e87f0_0, 15, 1;
L_0x55c08e9f9aa0 .part v0x55c08e9e87f0_0, 16, 1;
L_0x55c08e9f9c30 .part v0x55c08e9e87f0_0, 17, 1;
L_0x55c08e9f9d20 .part v0x55c08e9e87f0_0, 18, 1;
L_0x55c08e9f9b90 .part v0x55c08e9e87f0_0, 19, 1;
L_0x55c08e9f9f10 .part v0x55c08e9e87f0_0, 20, 1;
L_0x55c08e9fa0c0 .part v0x55c08e9e87f0_0, 21, 1;
L_0x55c08e9fa1b0 .part v0x55c08e9e87f0_0, 22, 1;
L_0x55c08e9fa370 .part v0x55c08e9e87f0_0, 23, 1;
L_0x55c08e9fa460 .part v0x55c08e9e87f0_0, 24, 1;
L_0x55c08e9fa630 .part v0x55c08e9e87f0_0, 25, 1;
L_0x55c08e9fa720 .part v0x55c08e9e87f0_0, 26, 1;
L_0x55c08e9fa900 .part v0x55c08e9e87f0_0, 27, 1;
L_0x55c08e9fa9f0 .part v0x55c08e9e87f0_0, 28, 1;
L_0x55c08e9fabe0 .part v0x55c08e9e87f0_0, 29, 1;
L_0x55c08e9facd0 .part v0x55c08e9e87f0_0, 30, 1;
L_0x55c08e9faed0 .part v0x55c08e9e87f0_0, 31, 1;
L_0x55c08e9fafc0 .part v0x55c08e9e87f0_0, 32, 1;
L_0x55c08e9fb1d0 .part v0x55c08e9e87f0_0, 33, 1;
L_0x55c08e9fb2c0 .part v0x55c08e9e87f0_0, 34, 1;
L_0x55c08e9fb4e0 .part v0x55c08e9e87f0_0, 35, 1;
L_0x55c08e9fb5d0 .part v0x55c08e9e87f0_0, 36, 1;
L_0x55c08e9fb800 .part v0x55c08e9e87f0_0, 37, 1;
L_0x55c08e9fb8f0 .part v0x55c08e9e87f0_0, 38, 1;
L_0x55c08e9fbb30 .part v0x55c08e9e87f0_0, 39, 1;
L_0x55c08e9fbc20 .part v0x55c08e9e87f0_0, 40, 1;
L_0x55c08e9fbe70 .part v0x55c08e9e87f0_0, 41, 1;
L_0x55c08e9fbf60 .part v0x55c08e9e87f0_0, 42, 1;
L_0x55c08e9fc1c0 .part v0x55c08e9e87f0_0, 43, 1;
L_0x55c08e9fc2b0 .part v0x55c08e9e87f0_0, 44, 1;
L_0x55c08e9fc520 .part v0x55c08e9e87f0_0, 45, 1;
L_0x55c08e9fc610 .part v0x55c08e9e87f0_0, 46, 1;
L_0x55c08e9fc890 .part v0x55c08e9e87f0_0, 47, 1;
L_0x55c08e9fc980 .part v0x55c08e9e87f0_0, 48, 1;
L_0x55c08e9fcc10 .part v0x55c08e9e87f0_0, 49, 1;
L_0x55c08e9fcd00 .part v0x55c08e9e87f0_0, 50, 1;
L_0x55c08e9fcfa0 .part v0x55c08e9e87f0_0, 51, 1;
L_0x55c08e9fd090 .part v0x55c08e9e87f0_0, 52, 1;
L_0x55c08e9fd340 .part v0x55c08e9e87f0_0, 53, 1;
L_0x55c08e9fd430 .part v0x55c08e9e87f0_0, 54, 1;
L_0x55c08e9fd6f0 .part v0x55c08e9e87f0_0, 55, 1;
L_0x55c08e9fd7e0 .part v0x55c08e9e87f0_0, 56, 1;
L_0x55c08e9fdab0 .part v0x55c08e9e87f0_0, 57, 1;
L_0x55c08e9fdba0 .part v0x55c08e9e87f0_0, 58, 1;
L_0x55c08e9fde80 .part v0x55c08e9e87f0_0, 59, 1;
L_0x55c08e9fdf70 .part v0x55c08e9e87f0_0, 60, 1;
L_0x55c08e9fe260 .part v0x55c08e9e87f0_0, 61, 1;
L_0x55c08e9fe350 .part v0x55c08e9e87f0_0, 62, 1;
L_0x55c08e9fee60 .part v0x55c08e9e87f0_0, 63, 1;
L_0x55c08e9fef00 .part v0x55c08e9e88d0_0, 0, 1;
L_0x55c08e9ff1c0 .part v0x55c08e9e88d0_0, 1, 1;
L_0x55c08e9ff260 .part v0x55c08e9e88d0_0, 2, 1;
L_0x55c08e9ff530 .part v0x55c08e9e88d0_0, 3, 1;
L_0x55c08e9ff5d0 .part v0x55c08e9e88d0_0, 4, 1;
L_0x55c08e9ff8b0 .part v0x55c08e9e88d0_0, 5, 1;
L_0x55c08e9ff950 .part v0x55c08e9e88d0_0, 6, 1;
L_0x55c08e9ffc40 .part v0x55c08e9e88d0_0, 7, 1;
L_0x55c08e9ffce0 .part v0x55c08e9e88d0_0, 8, 1;
L_0x55c08e9fffe0 .part v0x55c08e9e88d0_0, 9, 1;
L_0x55c08ea00080 .part v0x55c08e9e88d0_0, 10, 1;
L_0x55c08ea00390 .part v0x55c08e9e88d0_0, 11, 1;
L_0x55c08ea00430 .part v0x55c08e9e88d0_0, 12, 1;
L_0x55c08ea00750 .part v0x55c08e9e88d0_0, 13, 1;
L_0x55c08ea007f0 .part v0x55c08e9e88d0_0, 14, 1;
L_0x55c08ea00b20 .part v0x55c08e9e88d0_0, 15, 1;
L_0x55c08ea00bc0 .part v0x55c08e9e88d0_0, 16, 1;
L_0x55c08ea00f00 .part v0x55c08e9e88d0_0, 17, 1;
L_0x55c08ea00fa0 .part v0x55c08e9e88d0_0, 18, 1;
L_0x55c08ea012f0 .part v0x55c08e9e88d0_0, 19, 1;
L_0x55c08ea01390 .part v0x55c08e9e88d0_0, 20, 1;
L_0x55c08ea016f0 .part v0x55c08e9e88d0_0, 21, 1;
L_0x55c08ea01790 .part v0x55c08e9e88d0_0, 22, 1;
L_0x55c08ea01b00 .part v0x55c08e9e88d0_0, 23, 1;
L_0x55c08ea01ba0 .part v0x55c08e9e88d0_0, 24, 1;
L_0x55c08ea01f20 .part v0x55c08e9e88d0_0, 25, 1;
L_0x55c08ea01fc0 .part v0x55c08e9e88d0_0, 26, 1;
L_0x55c08ea02350 .part v0x55c08e9e88d0_0, 27, 1;
L_0x55c08ea023f0 .part v0x55c08e9e88d0_0, 28, 1;
L_0x55c08ea02790 .part v0x55c08e9e88d0_0, 29, 1;
L_0x55c08ea02830 .part v0x55c08e9e88d0_0, 30, 1;
L_0x55c08ea02be0 .part v0x55c08e9e88d0_0, 31, 1;
L_0x55c08ea02c80 .part v0x55c08e9e88d0_0, 32, 1;
L_0x55c08ea03040 .part v0x55c08e9e88d0_0, 33, 1;
L_0x55c08ea030e0 .part v0x55c08e9e88d0_0, 34, 1;
L_0x55c08ea034b0 .part v0x55c08e9e88d0_0, 35, 1;
L_0x55c08ea03550 .part v0x55c08e9e88d0_0, 36, 1;
L_0x55c08ea03930 .part v0x55c08e9e88d0_0, 37, 1;
L_0x55c08ea039d0 .part v0x55c08e9e88d0_0, 38, 1;
L_0x55c08ea03dc0 .part v0x55c08e9e88d0_0, 39, 1;
L_0x55c08ea03e60 .part v0x55c08e9e88d0_0, 40, 1;
L_0x55c08ea04260 .part v0x55c08e9e88d0_0, 41, 1;
L_0x55c08ea04300 .part v0x55c08e9e88d0_0, 42, 1;
L_0x55c08ea04710 .part v0x55c08e9e88d0_0, 43, 1;
L_0x55c08ea047b0 .part v0x55c08e9e88d0_0, 44, 1;
L_0x55c08ea04bd0 .part v0x55c08e9e88d0_0, 45, 1;
L_0x55c08ea04c70 .part v0x55c08e9e88d0_0, 46, 1;
L_0x55c08ea050a0 .part v0x55c08e9e88d0_0, 47, 1;
L_0x55c08ea05140 .part v0x55c08e9e88d0_0, 48, 1;
L_0x55c08ea05580 .part v0x55c08e9e88d0_0, 49, 1;
L_0x55c08ea05620 .part v0x55c08e9e88d0_0, 50, 1;
L_0x55c08ea05a70 .part v0x55c08e9e88d0_0, 51, 1;
L_0x55c08ea05b10 .part v0x55c08e9e88d0_0, 52, 1;
L_0x55c08ea05f70 .part v0x55c08e9e88d0_0, 53, 1;
L_0x55c08ea06010 .part v0x55c08e9e88d0_0, 54, 1;
L_0x55c08ea06480 .part v0x55c08e9e88d0_0, 55, 1;
L_0x55c08ea06520 .part v0x55c08e9e88d0_0, 56, 1;
L_0x55c08ea069a0 .part v0x55c08e9e88d0_0, 57, 1;
L_0x55c08ea06a40 .part v0x55c08e9e88d0_0, 58, 1;
L_0x55c08ea06f20 .part v0x55c08e9e88d0_0, 59, 1;
L_0x55c08ea07010 .part v0x55c08e9e88d0_0, 60, 1;
L_0x55c08ea07500 .part v0x55c08e9e88d0_0, 61, 1;
L_0x55c08ea075f0 .part v0x55c08e9e88d0_0, 62, 1;
L_0x55c08ea08300 .part v0x55c08e9e88d0_0, 63, 1;
S_0x55c08e912f80 .scope module, "mine[0]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9e8de0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9e8e80 .functor AND 1, L_0x55c08e9fef00, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9e8f70 .functor AND 1, L_0x55c08e9f8770, L_0x55c08e9e8de0, C4<1>, C4<1>;
L_0x55c08e9e9090 .functor OR 1, L_0x55c08e9e8e80, L_0x55c08e9e8f70, C4<0>, C4<0>;
v0x55c08e984320_0 .net "a", 0 0, L_0x55c08e9f8770;  1 drivers
v0x55c08e9c5600_0 .net "b", 0 0, L_0x55c08e9fef00;  1 drivers
v0x55c08e9c56c0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9c5760_0 .net "lower", 0 0, L_0x55c08e9e8f70;  1 drivers
v0x55c08e9c5820_0 .net "notC", 0 0, L_0x55c08e9e8de0;  1 drivers
v0x55c08e9c5930_0 .net "upper", 0 0, L_0x55c08e9e8e80;  1 drivers
v0x55c08e9c59f0_0 .net "z", 0 0, L_0x55c08e9e9090;  1 drivers
S_0x55c08e9c5b30 .scope module, "mine[1]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9e91d0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9e9240 .functor AND 1, L_0x55c08e9ff1c0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9e92e0 .functor AND 1, L_0x55c08e9f88b0, L_0x55c08e9e91d0, C4<1>, C4<1>;
L_0x55c08e9e9400 .functor OR 1, L_0x55c08e9e9240, L_0x55c08e9e92e0, C4<0>, C4<0>;
v0x55c08e9c5dc0_0 .net "a", 0 0, L_0x55c08e9f88b0;  1 drivers
v0x55c08e9c5e80_0 .net "b", 0 0, L_0x55c08e9ff1c0;  1 drivers
v0x55c08e9c5f40_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9c5fe0_0 .net "lower", 0 0, L_0x55c08e9e92e0;  1 drivers
v0x55c08e9c6080_0 .net "notC", 0 0, L_0x55c08e9e91d0;  1 drivers
v0x55c08e9c6170_0 .net "upper", 0 0, L_0x55c08e9e9240;  1 drivers
v0x55c08e9c6230_0 .net "z", 0 0, L_0x55c08e9e9400;  1 drivers
S_0x55c08e9c6370 .scope module, "mine[2]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9e9540 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9e95b0 .functor AND 1, L_0x55c08e9ff260, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9e9650 .functor AND 1, L_0x55c08e9f89a0, L_0x55c08e9e9540, C4<1>, C4<1>;
L_0x55c08e9e9770 .functor OR 1, L_0x55c08e9e95b0, L_0x55c08e9e9650, C4<0>, C4<0>;
v0x55c08e9c65e0_0 .net "a", 0 0, L_0x55c08e9f89a0;  1 drivers
v0x55c08e9c66a0_0 .net "b", 0 0, L_0x55c08e9ff260;  1 drivers
v0x55c08e9c6760_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9c6850_0 .net "lower", 0 0, L_0x55c08e9e9650;  1 drivers
v0x55c08e9c68f0_0 .net "notC", 0 0, L_0x55c08e9e9540;  1 drivers
v0x55c08e9c6a00_0 .net "upper", 0 0, L_0x55c08e9e95b0;  1 drivers
v0x55c08e9c6ac0_0 .net "z", 0 0, L_0x55c08e9e9770;  1 drivers
S_0x55c08e9c6c00 .scope module, "mine[3]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9e98b0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9e9920 .functor AND 1, L_0x55c08e9ff530, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9e99c0 .functor AND 1, L_0x55c08e9f8a90, L_0x55c08e9e98b0, C4<1>, C4<1>;
L_0x55c08e9e9ae0 .functor OR 1, L_0x55c08e9e9920, L_0x55c08e9e99c0, C4<0>, C4<0>;
v0x55c08e9c6e70_0 .net "a", 0 0, L_0x55c08e9f8a90;  1 drivers
v0x55c08e9c6f50_0 .net "b", 0 0, L_0x55c08e9ff530;  1 drivers
v0x55c08e9c7010_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9c70b0_0 .net "lower", 0 0, L_0x55c08e9e99c0;  1 drivers
v0x55c08e9c7150_0 .net "notC", 0 0, L_0x55c08e9e98b0;  1 drivers
v0x55c08e9c7260_0 .net "upper", 0 0, L_0x55c08e9e9920;  1 drivers
v0x55c08e9c7320_0 .net "z", 0 0, L_0x55c08e9e9ae0;  1 drivers
S_0x55c08e9c7460 .scope module, "mine[4]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9e9c20 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9e9c90 .functor AND 1, L_0x55c08e9ff5d0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9e9d30 .functor AND 1, L_0x55c08e9f8b30, L_0x55c08e9e9c20, C4<1>, C4<1>;
L_0x55c08e9e9e50 .functor OR 1, L_0x55c08e9e9c90, L_0x55c08e9e9d30, C4<0>, C4<0>;
v0x55c08e9c7720_0 .net "a", 0 0, L_0x55c08e9f8b30;  1 drivers
v0x55c08e9c7800_0 .net "b", 0 0, L_0x55c08e9ff5d0;  1 drivers
v0x55c08e9c78c0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9c7960_0 .net "lower", 0 0, L_0x55c08e9e9d30;  1 drivers
v0x55c08e9c7a00_0 .net "notC", 0 0, L_0x55c08e9e9c20;  1 drivers
v0x55c08e9c7ac0_0 .net "upper", 0 0, L_0x55c08e9e9c90;  1 drivers
v0x55c08e9c7b80_0 .net "z", 0 0, L_0x55c08e9e9e50;  1 drivers
S_0x55c08e9c7cc0 .scope module, "mine[5]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9e9f90 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ea000 .functor AND 1, L_0x55c08e9ff8b0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ea0a0 .functor AND 1, L_0x55c08e9f8c60, L_0x55c08e9e9f90, C4<1>, C4<1>;
L_0x55c08e9ea1c0 .functor OR 1, L_0x55c08e9ea000, L_0x55c08e9ea0a0, C4<0>, C4<0>;
v0x55c08e9c7f30_0 .net "a", 0 0, L_0x55c08e9f8c60;  1 drivers
v0x55c08e9c8010_0 .net "b", 0 0, L_0x55c08e9ff8b0;  1 drivers
v0x55c08e9c80d0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9c8170_0 .net "lower", 0 0, L_0x55c08e9ea0a0;  1 drivers
v0x55c08e9c8210_0 .net "notC", 0 0, L_0x55c08e9e9f90;  1 drivers
v0x55c08e9c8320_0 .net "upper", 0 0, L_0x55c08e9ea000;  1 drivers
v0x55c08e9c83e0_0 .net "z", 0 0, L_0x55c08e9ea1c0;  1 drivers
S_0x55c08e9c8520 .scope module, "mine[6]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ea300 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ea370 .functor AND 1, L_0x55c08e9ff950, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ea410 .functor AND 1, L_0x55c08e9f8d50, L_0x55c08e9ea300, C4<1>, C4<1>;
L_0x55c08e9ea530 .functor OR 1, L_0x55c08e9ea370, L_0x55c08e9ea410, C4<0>, C4<0>;
v0x55c08e9c8790_0 .net "a", 0 0, L_0x55c08e9f8d50;  1 drivers
v0x55c08e9c8870_0 .net "b", 0 0, L_0x55c08e9ff950;  1 drivers
v0x55c08e9c8930_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9c89d0_0 .net "lower", 0 0, L_0x55c08e9ea410;  1 drivers
v0x55c08e9c8a70_0 .net "notC", 0 0, L_0x55c08e9ea300;  1 drivers
v0x55c08e9c8b80_0 .net "upper", 0 0, L_0x55c08e9ea370;  1 drivers
v0x55c08e9c8c40_0 .net "z", 0 0, L_0x55c08e9ea530;  1 drivers
S_0x55c08e9c8d80 .scope module, "mine[7]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ea670 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ea6e0 .functor AND 1, L_0x55c08e9ffc40, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ea780 .functor AND 1, L_0x55c08e9f8e90, L_0x55c08e9ea670, C4<1>, C4<1>;
L_0x55c08e9ea8a0 .functor OR 1, L_0x55c08e9ea6e0, L_0x55c08e9ea780, C4<0>, C4<0>;
v0x55c08e9c8ff0_0 .net "a", 0 0, L_0x55c08e9f8e90;  1 drivers
v0x55c08e9c90d0_0 .net "b", 0 0, L_0x55c08e9ffc40;  1 drivers
v0x55c08e9c9190_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9c9260_0 .net "lower", 0 0, L_0x55c08e9ea780;  1 drivers
v0x55c08e9c9300_0 .net "notC", 0 0, L_0x55c08e9ea670;  1 drivers
v0x55c08e9c9410_0 .net "upper", 0 0, L_0x55c08e9ea6e0;  1 drivers
v0x55c08e9c94d0_0 .net "z", 0 0, L_0x55c08e9ea8a0;  1 drivers
S_0x55c08e9c9610 .scope module, "mine[8]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ea9e0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9eaa50 .functor AND 1, L_0x55c08e9ffce0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9eaaf0 .functor AND 1, L_0x55c08e9f8f80, L_0x55c08e9ea9e0, C4<1>, C4<1>;
L_0x55c08e9eac10 .functor OR 1, L_0x55c08e9eaa50, L_0x55c08e9eaaf0, C4<0>, C4<0>;
v0x55c08e9c9910_0 .net "a", 0 0, L_0x55c08e9f8f80;  1 drivers
v0x55c08e9c99f0_0 .net "b", 0 0, L_0x55c08e9ffce0;  1 drivers
v0x55c08e9c9ab0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9c9b80_0 .net "lower", 0 0, L_0x55c08e9eaaf0;  1 drivers
v0x55c08e9c9c20_0 .net "notC", 0 0, L_0x55c08e9ea9e0;  1 drivers
v0x55c08e9c9ce0_0 .net "upper", 0 0, L_0x55c08e9eaa50;  1 drivers
v0x55c08e9c9da0_0 .net "z", 0 0, L_0x55c08e9eac10;  1 drivers
S_0x55c08e9c9ee0 .scope module, "mine[9]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ead50 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9eadc0 .functor AND 1, L_0x55c08e9fffe0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9eae60 .functor AND 1, L_0x55c08e9f90d0, L_0x55c08e9ead50, C4<1>, C4<1>;
L_0x55c08e9eaf80 .functor OR 1, L_0x55c08e9eadc0, L_0x55c08e9eae60, C4<0>, C4<0>;
v0x55c08e9ca150_0 .net "a", 0 0, L_0x55c08e9f90d0;  1 drivers
v0x55c08e9ca230_0 .net "b", 0 0, L_0x55c08e9fffe0;  1 drivers
v0x55c08e9ca2f0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9ca3c0_0 .net "lower", 0 0, L_0x55c08e9eae60;  1 drivers
v0x55c08e9ca460_0 .net "notC", 0 0, L_0x55c08e9ead50;  1 drivers
v0x55c08e9ca570_0 .net "upper", 0 0, L_0x55c08e9eadc0;  1 drivers
v0x55c08e9ca630_0 .net "z", 0 0, L_0x55c08e9eaf80;  1 drivers
S_0x55c08e9ca770 .scope module, "mine[10]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9eb0c0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9eb130 .functor AND 1, L_0x55c08ea00080, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9eb1d0 .functor AND 1, L_0x55c08e9f9170, L_0x55c08e9eb0c0, C4<1>, C4<1>;
L_0x55c08e9eb2f0 .functor OR 1, L_0x55c08e9eb130, L_0x55c08e9eb1d0, C4<0>, C4<0>;
v0x55c08e9ca9e0_0 .net "a", 0 0, L_0x55c08e9f9170;  1 drivers
v0x55c08e9caac0_0 .net "b", 0 0, L_0x55c08ea00080;  1 drivers
v0x55c08e9cab80_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9cac50_0 .net "lower", 0 0, L_0x55c08e9eb1d0;  1 drivers
v0x55c08e9cacf0_0 .net "notC", 0 0, L_0x55c08e9eb0c0;  1 drivers
v0x55c08e9cae00_0 .net "upper", 0 0, L_0x55c08e9eb130;  1 drivers
v0x55c08e9caec0_0 .net "z", 0 0, L_0x55c08e9eb2f0;  1 drivers
S_0x55c08e9cb000 .scope module, "mine[11]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9eb430 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9eb4a0 .functor AND 1, L_0x55c08ea00390, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9eb540 .functor AND 1, L_0x55c08e9f92d0, L_0x55c08e9eb430, C4<1>, C4<1>;
L_0x55c08e9eb660 .functor OR 1, L_0x55c08e9eb4a0, L_0x55c08e9eb540, C4<0>, C4<0>;
v0x55c08e9cb270_0 .net "a", 0 0, L_0x55c08e9f92d0;  1 drivers
v0x55c08e9cb350_0 .net "b", 0 0, L_0x55c08ea00390;  1 drivers
v0x55c08e9cb410_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9cb4e0_0 .net "lower", 0 0, L_0x55c08e9eb540;  1 drivers
v0x55c08e9cb580_0 .net "notC", 0 0, L_0x55c08e9eb430;  1 drivers
v0x55c08e9cb690_0 .net "upper", 0 0, L_0x55c08e9eb4a0;  1 drivers
v0x55c08e9cb750_0 .net "z", 0 0, L_0x55c08e9eb660;  1 drivers
S_0x55c08e9cb890 .scope module, "mine[12]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9eb7a0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9eb810 .functor AND 1, L_0x55c08ea00430, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9eb8b0 .functor AND 1, L_0x55c08e9f93c0, L_0x55c08e9eb7a0, C4<1>, C4<1>;
L_0x55c08e9eb9d0 .functor OR 1, L_0x55c08e9eb810, L_0x55c08e9eb8b0, C4<0>, C4<0>;
v0x55c08e9cbb00_0 .net "a", 0 0, L_0x55c08e9f93c0;  1 drivers
v0x55c08e9cbbe0_0 .net "b", 0 0, L_0x55c08ea00430;  1 drivers
v0x55c08e9cbca0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9cbd70_0 .net "lower", 0 0, L_0x55c08e9eb8b0;  1 drivers
v0x55c08e9cbe10_0 .net "notC", 0 0, L_0x55c08e9eb7a0;  1 drivers
v0x55c08e9cbf20_0 .net "upper", 0 0, L_0x55c08e9eb810;  1 drivers
v0x55c08e9cbfe0_0 .net "z", 0 0, L_0x55c08e9eb9d0;  1 drivers
S_0x55c08e9cc120 .scope module, "mine[13]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ebb10 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ebb80 .functor AND 1, L_0x55c08ea00750, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ebc20 .functor AND 1, L_0x55c08e9f9530, L_0x55c08e9ebb10, C4<1>, C4<1>;
L_0x55c08e9ebd40 .functor OR 1, L_0x55c08e9ebb80, L_0x55c08e9ebc20, C4<0>, C4<0>;
v0x55c08e9cc390_0 .net "a", 0 0, L_0x55c08e9f9530;  1 drivers
v0x55c08e9cc470_0 .net "b", 0 0, L_0x55c08ea00750;  1 drivers
v0x55c08e9cc530_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9cc600_0 .net "lower", 0 0, L_0x55c08e9ebc20;  1 drivers
v0x55c08e9cc6a0_0 .net "notC", 0 0, L_0x55c08e9ebb10;  1 drivers
v0x55c08e9cc7b0_0 .net "upper", 0 0, L_0x55c08e9ebb80;  1 drivers
v0x55c08e9cc870_0 .net "z", 0 0, L_0x55c08e9ebd40;  1 drivers
S_0x55c08e9cc9b0 .scope module, "mine[14]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ebe80 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ebef0 .functor AND 1, L_0x55c08ea007f0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ebf90 .functor AND 1, L_0x55c08e9f9620, L_0x55c08e9ebe80, C4<1>, C4<1>;
L_0x55c08e9ec0b0 .functor OR 1, L_0x55c08e9ebef0, L_0x55c08e9ebf90, C4<0>, C4<0>;
v0x55c08e9ccc20_0 .net "a", 0 0, L_0x55c08e9f9620;  1 drivers
v0x55c08e9ccd00_0 .net "b", 0 0, L_0x55c08ea007f0;  1 drivers
v0x55c08e9ccdc0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9cce90_0 .net "lower", 0 0, L_0x55c08e9ebf90;  1 drivers
v0x55c08e9ccf30_0 .net "notC", 0 0, L_0x55c08e9ebe80;  1 drivers
v0x55c08e9cd040_0 .net "upper", 0 0, L_0x55c08e9ebef0;  1 drivers
v0x55c08e9cd100_0 .net "z", 0 0, L_0x55c08e9ec0b0;  1 drivers
S_0x55c08e9cd240 .scope module, "mine[15]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ec1f0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ec260 .functor AND 1, L_0x55c08ea00b20, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ec300 .functor AND 1, L_0x55c08e9f99b0, L_0x55c08e9ec1f0, C4<1>, C4<1>;
L_0x55c08e9ec420 .functor OR 1, L_0x55c08e9ec260, L_0x55c08e9ec300, C4<0>, C4<0>;
v0x55c08e9cd4b0_0 .net "a", 0 0, L_0x55c08e9f99b0;  1 drivers
v0x55c08e9cd590_0 .net "b", 0 0, L_0x55c08ea00b20;  1 drivers
v0x55c08e9cd650_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9cd720_0 .net "lower", 0 0, L_0x55c08e9ec300;  1 drivers
v0x55c08e9cd7c0_0 .net "notC", 0 0, L_0x55c08e9ec1f0;  1 drivers
v0x55c08e9cd8d0_0 .net "upper", 0 0, L_0x55c08e9ec260;  1 drivers
v0x55c08e9cd990_0 .net "z", 0 0, L_0x55c08e9ec420;  1 drivers
S_0x55c08e9cdad0 .scope module, "mine[16]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ec560 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ec5d0 .functor AND 1, L_0x55c08ea00bc0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ec670 .functor AND 1, L_0x55c08e9f9aa0, L_0x55c08e9ec560, C4<1>, C4<1>;
L_0x55c08e9ec790 .functor OR 1, L_0x55c08e9ec5d0, L_0x55c08e9ec670, C4<0>, C4<0>;
v0x55c08e9cdd40_0 .net "a", 0 0, L_0x55c08e9f9aa0;  1 drivers
v0x55c08e9cde20_0 .net "b", 0 0, L_0x55c08ea00bc0;  1 drivers
v0x55c08e9cdee0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9cdfb0_0 .net "lower", 0 0, L_0x55c08e9ec670;  1 drivers
v0x55c08e9ce050_0 .net "notC", 0 0, L_0x55c08e9ec560;  1 drivers
v0x55c08e9ce160_0 .net "upper", 0 0, L_0x55c08e9ec5d0;  1 drivers
v0x55c08e9ce220_0 .net "z", 0 0, L_0x55c08e9ec790;  1 drivers
S_0x55c08e9ce360 .scope module, "mine[17]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ec8d0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ec940 .functor AND 1, L_0x55c08ea00f00, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ec9e0 .functor AND 1, L_0x55c08e9f9c30, L_0x55c08e9ec8d0, C4<1>, C4<1>;
L_0x55c08e9ecb00 .functor OR 1, L_0x55c08e9ec940, L_0x55c08e9ec9e0, C4<0>, C4<0>;
v0x55c08e9ce5d0_0 .net "a", 0 0, L_0x55c08e9f9c30;  1 drivers
v0x55c08e9ce6b0_0 .net "b", 0 0, L_0x55c08ea00f00;  1 drivers
v0x55c08e9ce770_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9ce840_0 .net "lower", 0 0, L_0x55c08e9ec9e0;  1 drivers
v0x55c08e9ce8e0_0 .net "notC", 0 0, L_0x55c08e9ec8d0;  1 drivers
v0x55c08e9ce9f0_0 .net "upper", 0 0, L_0x55c08e9ec940;  1 drivers
v0x55c08e9ceab0_0 .net "z", 0 0, L_0x55c08e9ecb00;  1 drivers
S_0x55c08e9cebf0 .scope module, "mine[18]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ecc40 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9eccb0 .functor AND 1, L_0x55c08ea00fa0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ecd50 .functor AND 1, L_0x55c08e9f9d20, L_0x55c08e9ecc40, C4<1>, C4<1>;
L_0x55c08e9ece70 .functor OR 1, L_0x55c08e9eccb0, L_0x55c08e9ecd50, C4<0>, C4<0>;
v0x55c08e9cee60_0 .net "a", 0 0, L_0x55c08e9f9d20;  1 drivers
v0x55c08e9cef40_0 .net "b", 0 0, L_0x55c08ea00fa0;  1 drivers
v0x55c08e9cf000_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9cf0d0_0 .net "lower", 0 0, L_0x55c08e9ecd50;  1 drivers
v0x55c08e9cf170_0 .net "notC", 0 0, L_0x55c08e9ecc40;  1 drivers
v0x55c08e9cf280_0 .net "upper", 0 0, L_0x55c08e9eccb0;  1 drivers
v0x55c08e9cf340_0 .net "z", 0 0, L_0x55c08e9ece70;  1 drivers
S_0x55c08e9cf480 .scope module, "mine[19]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ecfb0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ed020 .functor AND 1, L_0x55c08ea012f0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ed0c0 .functor AND 1, L_0x55c08e9f9b90, L_0x55c08e9ecfb0, C4<1>, C4<1>;
L_0x55c08e9ed1e0 .functor OR 1, L_0x55c08e9ed020, L_0x55c08e9ed0c0, C4<0>, C4<0>;
v0x55c08e9cf6f0_0 .net "a", 0 0, L_0x55c08e9f9b90;  1 drivers
v0x55c08e9cf7d0_0 .net "b", 0 0, L_0x55c08ea012f0;  1 drivers
v0x55c08e9cf890_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9cf960_0 .net "lower", 0 0, L_0x55c08e9ed0c0;  1 drivers
v0x55c08e9cfa00_0 .net "notC", 0 0, L_0x55c08e9ecfb0;  1 drivers
v0x55c08e9cfb10_0 .net "upper", 0 0, L_0x55c08e9ed020;  1 drivers
v0x55c08e9cfbd0_0 .net "z", 0 0, L_0x55c08e9ed1e0;  1 drivers
S_0x55c08e9cfd10 .scope module, "mine[20]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ed320 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ed390 .functor AND 1, L_0x55c08ea01390, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ed430 .functor AND 1, L_0x55c08e9f9f10, L_0x55c08e9ed320, C4<1>, C4<1>;
L_0x55c08e9ed550 .functor OR 1, L_0x55c08e9ed390, L_0x55c08e9ed430, C4<0>, C4<0>;
v0x55c08e9cff80_0 .net "a", 0 0, L_0x55c08e9f9f10;  1 drivers
v0x55c08e9d0060_0 .net "b", 0 0, L_0x55c08ea01390;  1 drivers
v0x55c08e9d0120_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d01f0_0 .net "lower", 0 0, L_0x55c08e9ed430;  1 drivers
v0x55c08e9d0290_0 .net "notC", 0 0, L_0x55c08e9ed320;  1 drivers
v0x55c08e9d03a0_0 .net "upper", 0 0, L_0x55c08e9ed390;  1 drivers
v0x55c08e9d0460_0 .net "z", 0 0, L_0x55c08e9ed550;  1 drivers
S_0x55c08e9d05a0 .scope module, "mine[21]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ed690 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ed700 .functor AND 1, L_0x55c08ea016f0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ed7a0 .functor AND 1, L_0x55c08e9fa0c0, L_0x55c08e9ed690, C4<1>, C4<1>;
L_0x55c08e9ed8c0 .functor OR 1, L_0x55c08e9ed700, L_0x55c08e9ed7a0, C4<0>, C4<0>;
v0x55c08e9d0810_0 .net "a", 0 0, L_0x55c08e9fa0c0;  1 drivers
v0x55c08e9d08f0_0 .net "b", 0 0, L_0x55c08ea016f0;  1 drivers
v0x55c08e9d09b0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d0a80_0 .net "lower", 0 0, L_0x55c08e9ed7a0;  1 drivers
v0x55c08e9d0b20_0 .net "notC", 0 0, L_0x55c08e9ed690;  1 drivers
v0x55c08e9d0c30_0 .net "upper", 0 0, L_0x55c08e9ed700;  1 drivers
v0x55c08e9d0cf0_0 .net "z", 0 0, L_0x55c08e9ed8c0;  1 drivers
S_0x55c08e9d0e30 .scope module, "mine[22]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9eda00 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9eda70 .functor AND 1, L_0x55c08ea01790, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9edb10 .functor AND 1, L_0x55c08e9fa1b0, L_0x55c08e9eda00, C4<1>, C4<1>;
L_0x55c08e9edc30 .functor OR 1, L_0x55c08e9eda70, L_0x55c08e9edb10, C4<0>, C4<0>;
v0x55c08e9d10a0_0 .net "a", 0 0, L_0x55c08e9fa1b0;  1 drivers
v0x55c08e9d1180_0 .net "b", 0 0, L_0x55c08ea01790;  1 drivers
v0x55c08e9d1240_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d1310_0 .net "lower", 0 0, L_0x55c08e9edb10;  1 drivers
v0x55c08e9d13b0_0 .net "notC", 0 0, L_0x55c08e9eda00;  1 drivers
v0x55c08e9d14c0_0 .net "upper", 0 0, L_0x55c08e9eda70;  1 drivers
v0x55c08e9d1580_0 .net "z", 0 0, L_0x55c08e9edc30;  1 drivers
S_0x55c08e9d16c0 .scope module, "mine[23]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9edd70 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9edde0 .functor AND 1, L_0x55c08ea01b00, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ede80 .functor AND 1, L_0x55c08e9fa370, L_0x55c08e9edd70, C4<1>, C4<1>;
L_0x55c08e9edfa0 .functor OR 1, L_0x55c08e9edde0, L_0x55c08e9ede80, C4<0>, C4<0>;
v0x55c08e9d1930_0 .net "a", 0 0, L_0x55c08e9fa370;  1 drivers
v0x55c08e9d1a10_0 .net "b", 0 0, L_0x55c08ea01b00;  1 drivers
v0x55c08e9d1ad0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d1ba0_0 .net "lower", 0 0, L_0x55c08e9ede80;  1 drivers
v0x55c08e9d1c40_0 .net "notC", 0 0, L_0x55c08e9edd70;  1 drivers
v0x55c08e9d1d50_0 .net "upper", 0 0, L_0x55c08e9edde0;  1 drivers
v0x55c08e9d1e10_0 .net "z", 0 0, L_0x55c08e9edfa0;  1 drivers
S_0x55c08e9d1f50 .scope module, "mine[24]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ee0e0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ee150 .functor AND 1, L_0x55c08ea01ba0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ee1f0 .functor AND 1, L_0x55c08e9fa460, L_0x55c08e9ee0e0, C4<1>, C4<1>;
L_0x55c08e9ee310 .functor OR 1, L_0x55c08e9ee150, L_0x55c08e9ee1f0, C4<0>, C4<0>;
v0x55c08e9d21c0_0 .net "a", 0 0, L_0x55c08e9fa460;  1 drivers
v0x55c08e9d22a0_0 .net "b", 0 0, L_0x55c08ea01ba0;  1 drivers
v0x55c08e9d2360_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d2430_0 .net "lower", 0 0, L_0x55c08e9ee1f0;  1 drivers
v0x55c08e9d24d0_0 .net "notC", 0 0, L_0x55c08e9ee0e0;  1 drivers
v0x55c08e9d25e0_0 .net "upper", 0 0, L_0x55c08e9ee150;  1 drivers
v0x55c08e9d26a0_0 .net "z", 0 0, L_0x55c08e9ee310;  1 drivers
S_0x55c08e9d27e0 .scope module, "mine[25]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ee450 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ee4c0 .functor AND 1, L_0x55c08ea01f20, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ee560 .functor AND 1, L_0x55c08e9fa630, L_0x55c08e9ee450, C4<1>, C4<1>;
L_0x55c08e9ee680 .functor OR 1, L_0x55c08e9ee4c0, L_0x55c08e9ee560, C4<0>, C4<0>;
v0x55c08e9d2a50_0 .net "a", 0 0, L_0x55c08e9fa630;  1 drivers
v0x55c08e9d2b30_0 .net "b", 0 0, L_0x55c08ea01f20;  1 drivers
v0x55c08e9d2bf0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d2cc0_0 .net "lower", 0 0, L_0x55c08e9ee560;  1 drivers
v0x55c08e9d2d60_0 .net "notC", 0 0, L_0x55c08e9ee450;  1 drivers
v0x55c08e9d2e70_0 .net "upper", 0 0, L_0x55c08e9ee4c0;  1 drivers
v0x55c08e9d2f30_0 .net "z", 0 0, L_0x55c08e9ee680;  1 drivers
S_0x55c08e9d3070 .scope module, "mine[26]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ee7c0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ee830 .functor AND 1, L_0x55c08ea01fc0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ee8d0 .functor AND 1, L_0x55c08e9fa720, L_0x55c08e9ee7c0, C4<1>, C4<1>;
L_0x55c08e9ee9f0 .functor OR 1, L_0x55c08e9ee830, L_0x55c08e9ee8d0, C4<0>, C4<0>;
v0x55c08e9d32e0_0 .net "a", 0 0, L_0x55c08e9fa720;  1 drivers
v0x55c08e9d33c0_0 .net "b", 0 0, L_0x55c08ea01fc0;  1 drivers
v0x55c08e9d3480_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d3550_0 .net "lower", 0 0, L_0x55c08e9ee8d0;  1 drivers
v0x55c08e9d35f0_0 .net "notC", 0 0, L_0x55c08e9ee7c0;  1 drivers
v0x55c08e9d3700_0 .net "upper", 0 0, L_0x55c08e9ee830;  1 drivers
v0x55c08e9d37c0_0 .net "z", 0 0, L_0x55c08e9ee9f0;  1 drivers
S_0x55c08e9d3900 .scope module, "mine[27]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9eeb30 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9eeba0 .functor AND 1, L_0x55c08ea02350, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9eec40 .functor AND 1, L_0x55c08e9fa900, L_0x55c08e9eeb30, C4<1>, C4<1>;
L_0x55c08e9eed60 .functor OR 1, L_0x55c08e9eeba0, L_0x55c08e9eec40, C4<0>, C4<0>;
v0x55c08e9d3b70_0 .net "a", 0 0, L_0x55c08e9fa900;  1 drivers
v0x55c08e9d3c50_0 .net "b", 0 0, L_0x55c08ea02350;  1 drivers
v0x55c08e9d3d10_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d3de0_0 .net "lower", 0 0, L_0x55c08e9eec40;  1 drivers
v0x55c08e9d3e80_0 .net "notC", 0 0, L_0x55c08e9eeb30;  1 drivers
v0x55c08e9d3f90_0 .net "upper", 0 0, L_0x55c08e9eeba0;  1 drivers
v0x55c08e9d4050_0 .net "z", 0 0, L_0x55c08e9eed60;  1 drivers
S_0x55c08e9d4190 .scope module, "mine[28]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9eeea0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9eef10 .functor AND 1, L_0x55c08ea023f0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9eefb0 .functor AND 1, L_0x55c08e9fa9f0, L_0x55c08e9eeea0, C4<1>, C4<1>;
L_0x55c08e9ef0d0 .functor OR 1, L_0x55c08e9eef10, L_0x55c08e9eefb0, C4<0>, C4<0>;
v0x55c08e9d4400_0 .net "a", 0 0, L_0x55c08e9fa9f0;  1 drivers
v0x55c08e9d44e0_0 .net "b", 0 0, L_0x55c08ea023f0;  1 drivers
v0x55c08e9d45a0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d4670_0 .net "lower", 0 0, L_0x55c08e9eefb0;  1 drivers
v0x55c08e9d4710_0 .net "notC", 0 0, L_0x55c08e9eeea0;  1 drivers
v0x55c08e9d4820_0 .net "upper", 0 0, L_0x55c08e9eef10;  1 drivers
v0x55c08e9d48e0_0 .net "z", 0 0, L_0x55c08e9ef0d0;  1 drivers
S_0x55c08e9d4a20 .scope module, "mine[29]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ef210 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ef280 .functor AND 1, L_0x55c08ea02790, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ef320 .functor AND 1, L_0x55c08e9fabe0, L_0x55c08e9ef210, C4<1>, C4<1>;
L_0x55c08e9ef440 .functor OR 1, L_0x55c08e9ef280, L_0x55c08e9ef320, C4<0>, C4<0>;
v0x55c08e9d4c90_0 .net "a", 0 0, L_0x55c08e9fabe0;  1 drivers
v0x55c08e9d4d70_0 .net "b", 0 0, L_0x55c08ea02790;  1 drivers
v0x55c08e9d4e30_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d4f00_0 .net "lower", 0 0, L_0x55c08e9ef320;  1 drivers
v0x55c08e9d4fa0_0 .net "notC", 0 0, L_0x55c08e9ef210;  1 drivers
v0x55c08e9d50b0_0 .net "upper", 0 0, L_0x55c08e9ef280;  1 drivers
v0x55c08e9d5170_0 .net "z", 0 0, L_0x55c08e9ef440;  1 drivers
S_0x55c08e9d52b0 .scope module, "mine[30]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ef580 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9ef5f0 .functor AND 1, L_0x55c08ea02830, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9ef690 .functor AND 1, L_0x55c08e9facd0, L_0x55c08e9ef580, C4<1>, C4<1>;
L_0x55c08e9ef7b0 .functor OR 1, L_0x55c08e9ef5f0, L_0x55c08e9ef690, C4<0>, C4<0>;
v0x55c08e9d5520_0 .net "a", 0 0, L_0x55c08e9facd0;  1 drivers
v0x55c08e9d5600_0 .net "b", 0 0, L_0x55c08ea02830;  1 drivers
v0x55c08e9d56c0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d5790_0 .net "lower", 0 0, L_0x55c08e9ef690;  1 drivers
v0x55c08e9d5830_0 .net "notC", 0 0, L_0x55c08e9ef580;  1 drivers
v0x55c08e9d5940_0 .net "upper", 0 0, L_0x55c08e9ef5f0;  1 drivers
v0x55c08e9d5a00_0 .net "z", 0 0, L_0x55c08e9ef7b0;  1 drivers
S_0x55c08e9d5b40 .scope module, "mine[31]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9ef8f0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9e7e70 .functor AND 1, L_0x55c08ea02be0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9e7f10 .functor AND 1, L_0x55c08e9faed0, L_0x55c08e9ef8f0, C4<1>, C4<1>;
L_0x55c08e9e8030 .functor OR 1, L_0x55c08e9e7e70, L_0x55c08e9e7f10, C4<0>, C4<0>;
v0x55c08e9d5db0_0 .net "a", 0 0, L_0x55c08e9faed0;  1 drivers
v0x55c08e9d5e90_0 .net "b", 0 0, L_0x55c08ea02be0;  1 drivers
v0x55c08e9d5f50_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d6020_0 .net "lower", 0 0, L_0x55c08e9e7f10;  1 drivers
v0x55c08e9d60c0_0 .net "notC", 0 0, L_0x55c08e9ef8f0;  1 drivers
v0x55c08e9d61d0_0 .net "upper", 0 0, L_0x55c08e9e7e70;  1 drivers
v0x55c08e9d6290_0 .net "z", 0 0, L_0x55c08e9e8030;  1 drivers
S_0x55c08e9d63d0 .scope module, "mine[32]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9e8170 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9e81e0 .functor AND 1, L_0x55c08ea02c80, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9e8280 .functor AND 1, L_0x55c08e9fafc0, L_0x55c08e9e8170, C4<1>, C4<1>;
L_0x55c08e9e83a0 .functor OR 1, L_0x55c08e9e81e0, L_0x55c08e9e8280, C4<0>, C4<0>;
v0x55c08e9d6850_0 .net "a", 0 0, L_0x55c08e9fafc0;  1 drivers
v0x55c08e9d6930_0 .net "b", 0 0, L_0x55c08ea02c80;  1 drivers
v0x55c08e9d69f0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d6ed0_0 .net "lower", 0 0, L_0x55c08e9e8280;  1 drivers
v0x55c08e9d6f70_0 .net "notC", 0 0, L_0x55c08e9e8170;  1 drivers
v0x55c08e9d7080_0 .net "upper", 0 0, L_0x55c08e9e81e0;  1 drivers
v0x55c08e9d7140_0 .net "z", 0 0, L_0x55c08e9e83a0;  1 drivers
S_0x55c08e9d7280 .scope module, "mine[33]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9e84e0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9e8550 .functor AND 1, L_0x55c08ea03040, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9e85f0 .functor AND 1, L_0x55c08e9fb1d0, L_0x55c08e9e84e0, C4<1>, C4<1>;
L_0x55c08e9f0a20 .functor OR 1, L_0x55c08e9e8550, L_0x55c08e9e85f0, C4<0>, C4<0>;
v0x55c08e9d74f0_0 .net "a", 0 0, L_0x55c08e9fb1d0;  1 drivers
v0x55c08e9d75d0_0 .net "b", 0 0, L_0x55c08ea03040;  1 drivers
v0x55c08e9d7690_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d7760_0 .net "lower", 0 0, L_0x55c08e9e85f0;  1 drivers
v0x55c08e9d7800_0 .net "notC", 0 0, L_0x55c08e9e84e0;  1 drivers
v0x55c08e9d7910_0 .net "upper", 0 0, L_0x55c08e9e8550;  1 drivers
v0x55c08e9d79d0_0 .net "z", 0 0, L_0x55c08e9f0a20;  1 drivers
S_0x55c08e9d7b10 .scope module, "mine[34]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f0b60 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f0bd0 .functor AND 1, L_0x55c08ea030e0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f0c70 .functor AND 1, L_0x55c08e9fb2c0, L_0x55c08e9f0b60, C4<1>, C4<1>;
L_0x55c08e9f0d90 .functor OR 1, L_0x55c08e9f0bd0, L_0x55c08e9f0c70, C4<0>, C4<0>;
v0x55c08e9d7d80_0 .net "a", 0 0, L_0x55c08e9fb2c0;  1 drivers
v0x55c08e9d7e60_0 .net "b", 0 0, L_0x55c08ea030e0;  1 drivers
v0x55c08e9d7f20_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d7ff0_0 .net "lower", 0 0, L_0x55c08e9f0c70;  1 drivers
v0x55c08e9d8090_0 .net "notC", 0 0, L_0x55c08e9f0b60;  1 drivers
v0x55c08e9d81a0_0 .net "upper", 0 0, L_0x55c08e9f0bd0;  1 drivers
v0x55c08e9d8260_0 .net "z", 0 0, L_0x55c08e9f0d90;  1 drivers
S_0x55c08e9d83a0 .scope module, "mine[35]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f0ed0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f0f40 .functor AND 1, L_0x55c08ea034b0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f0fe0 .functor AND 1, L_0x55c08e9fb4e0, L_0x55c08e9f0ed0, C4<1>, C4<1>;
L_0x55c08e9f1100 .functor OR 1, L_0x55c08e9f0f40, L_0x55c08e9f0fe0, C4<0>, C4<0>;
v0x55c08e9d8610_0 .net "a", 0 0, L_0x55c08e9fb4e0;  1 drivers
v0x55c08e9d86f0_0 .net "b", 0 0, L_0x55c08ea034b0;  1 drivers
v0x55c08e9d87b0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d8880_0 .net "lower", 0 0, L_0x55c08e9f0fe0;  1 drivers
v0x55c08e9d8920_0 .net "notC", 0 0, L_0x55c08e9f0ed0;  1 drivers
v0x55c08e9d8a30_0 .net "upper", 0 0, L_0x55c08e9f0f40;  1 drivers
v0x55c08e9d8af0_0 .net "z", 0 0, L_0x55c08e9f1100;  1 drivers
S_0x55c08e9d8c30 .scope module, "mine[36]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f1240 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f12b0 .functor AND 1, L_0x55c08ea03550, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f1350 .functor AND 1, L_0x55c08e9fb5d0, L_0x55c08e9f1240, C4<1>, C4<1>;
L_0x55c08e9f1470 .functor OR 1, L_0x55c08e9f12b0, L_0x55c08e9f1350, C4<0>, C4<0>;
v0x55c08e9d8ea0_0 .net "a", 0 0, L_0x55c08e9fb5d0;  1 drivers
v0x55c08e9d8f80_0 .net "b", 0 0, L_0x55c08ea03550;  1 drivers
v0x55c08e9d9040_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d9110_0 .net "lower", 0 0, L_0x55c08e9f1350;  1 drivers
v0x55c08e9d91b0_0 .net "notC", 0 0, L_0x55c08e9f1240;  1 drivers
v0x55c08e9d92c0_0 .net "upper", 0 0, L_0x55c08e9f12b0;  1 drivers
v0x55c08e9d9380_0 .net "z", 0 0, L_0x55c08e9f1470;  1 drivers
S_0x55c08e9d94c0 .scope module, "mine[37]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f15b0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f1620 .functor AND 1, L_0x55c08ea03930, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f16c0 .functor AND 1, L_0x55c08e9fb800, L_0x55c08e9f15b0, C4<1>, C4<1>;
L_0x55c08e9f17e0 .functor OR 1, L_0x55c08e9f1620, L_0x55c08e9f16c0, C4<0>, C4<0>;
v0x55c08e9d9730_0 .net "a", 0 0, L_0x55c08e9fb800;  1 drivers
v0x55c08e9d9810_0 .net "b", 0 0, L_0x55c08ea03930;  1 drivers
v0x55c08e9d98d0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9d99a0_0 .net "lower", 0 0, L_0x55c08e9f16c0;  1 drivers
v0x55c08e9d9a40_0 .net "notC", 0 0, L_0x55c08e9f15b0;  1 drivers
v0x55c08e9d9b50_0 .net "upper", 0 0, L_0x55c08e9f1620;  1 drivers
v0x55c08e9d9c10_0 .net "z", 0 0, L_0x55c08e9f17e0;  1 drivers
S_0x55c08e9d9d50 .scope module, "mine[38]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f1920 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f1990 .functor AND 1, L_0x55c08ea039d0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f1a30 .functor AND 1, L_0x55c08e9fb8f0, L_0x55c08e9f1920, C4<1>, C4<1>;
L_0x55c08e9f1b50 .functor OR 1, L_0x55c08e9f1990, L_0x55c08e9f1a30, C4<0>, C4<0>;
v0x55c08e9d9fc0_0 .net "a", 0 0, L_0x55c08e9fb8f0;  1 drivers
v0x55c08e9da0a0_0 .net "b", 0 0, L_0x55c08ea039d0;  1 drivers
v0x55c08e9da160_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9da230_0 .net "lower", 0 0, L_0x55c08e9f1a30;  1 drivers
v0x55c08e9da2d0_0 .net "notC", 0 0, L_0x55c08e9f1920;  1 drivers
v0x55c08e9da3e0_0 .net "upper", 0 0, L_0x55c08e9f1990;  1 drivers
v0x55c08e9da4a0_0 .net "z", 0 0, L_0x55c08e9f1b50;  1 drivers
S_0x55c08e9da5e0 .scope module, "mine[39]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f1c90 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f1d00 .functor AND 1, L_0x55c08ea03dc0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f1da0 .functor AND 1, L_0x55c08e9fbb30, L_0x55c08e9f1c90, C4<1>, C4<1>;
L_0x55c08e9f1ec0 .functor OR 1, L_0x55c08e9f1d00, L_0x55c08e9f1da0, C4<0>, C4<0>;
v0x55c08e9da850_0 .net "a", 0 0, L_0x55c08e9fbb30;  1 drivers
v0x55c08e9da930_0 .net "b", 0 0, L_0x55c08ea03dc0;  1 drivers
v0x55c08e9da9f0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9daac0_0 .net "lower", 0 0, L_0x55c08e9f1da0;  1 drivers
v0x55c08e9dab60_0 .net "notC", 0 0, L_0x55c08e9f1c90;  1 drivers
v0x55c08e9dac70_0 .net "upper", 0 0, L_0x55c08e9f1d00;  1 drivers
v0x55c08e9dad30_0 .net "z", 0 0, L_0x55c08e9f1ec0;  1 drivers
S_0x55c08e9dae70 .scope module, "mine[40]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f2000 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f2070 .functor AND 1, L_0x55c08ea03e60, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f2110 .functor AND 1, L_0x55c08e9fbc20, L_0x55c08e9f2000, C4<1>, C4<1>;
L_0x55c08e9f2230 .functor OR 1, L_0x55c08e9f2070, L_0x55c08e9f2110, C4<0>, C4<0>;
v0x55c08e9db0e0_0 .net "a", 0 0, L_0x55c08e9fbc20;  1 drivers
v0x55c08e9db1c0_0 .net "b", 0 0, L_0x55c08ea03e60;  1 drivers
v0x55c08e9db280_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9db350_0 .net "lower", 0 0, L_0x55c08e9f2110;  1 drivers
v0x55c08e9db3f0_0 .net "notC", 0 0, L_0x55c08e9f2000;  1 drivers
v0x55c08e9db500_0 .net "upper", 0 0, L_0x55c08e9f2070;  1 drivers
v0x55c08e9db5c0_0 .net "z", 0 0, L_0x55c08e9f2230;  1 drivers
S_0x55c08e9db700 .scope module, "mine[41]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f2370 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f23e0 .functor AND 1, L_0x55c08ea04260, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f2480 .functor AND 1, L_0x55c08e9fbe70, L_0x55c08e9f2370, C4<1>, C4<1>;
L_0x55c08e9f25a0 .functor OR 1, L_0x55c08e9f23e0, L_0x55c08e9f2480, C4<0>, C4<0>;
v0x55c08e9db970_0 .net "a", 0 0, L_0x55c08e9fbe70;  1 drivers
v0x55c08e9dba50_0 .net "b", 0 0, L_0x55c08ea04260;  1 drivers
v0x55c08e9dbb10_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9dbbe0_0 .net "lower", 0 0, L_0x55c08e9f2480;  1 drivers
v0x55c08e9dbc80_0 .net "notC", 0 0, L_0x55c08e9f2370;  1 drivers
v0x55c08e9dbd90_0 .net "upper", 0 0, L_0x55c08e9f23e0;  1 drivers
v0x55c08e9dbe50_0 .net "z", 0 0, L_0x55c08e9f25a0;  1 drivers
S_0x55c08e9dbf90 .scope module, "mine[42]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f26e0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f2750 .functor AND 1, L_0x55c08ea04300, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f27f0 .functor AND 1, L_0x55c08e9fbf60, L_0x55c08e9f26e0, C4<1>, C4<1>;
L_0x55c08e9f2910 .functor OR 1, L_0x55c08e9f2750, L_0x55c08e9f27f0, C4<0>, C4<0>;
v0x55c08e9dc200_0 .net "a", 0 0, L_0x55c08e9fbf60;  1 drivers
v0x55c08e9dc2e0_0 .net "b", 0 0, L_0x55c08ea04300;  1 drivers
v0x55c08e9dc3a0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9dc470_0 .net "lower", 0 0, L_0x55c08e9f27f0;  1 drivers
v0x55c08e9dc510_0 .net "notC", 0 0, L_0x55c08e9f26e0;  1 drivers
v0x55c08e9dc620_0 .net "upper", 0 0, L_0x55c08e9f2750;  1 drivers
v0x55c08e9dc6e0_0 .net "z", 0 0, L_0x55c08e9f2910;  1 drivers
S_0x55c08e9dc820 .scope module, "mine[43]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f2a50 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f2ac0 .functor AND 1, L_0x55c08ea04710, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f2b60 .functor AND 1, L_0x55c08e9fc1c0, L_0x55c08e9f2a50, C4<1>, C4<1>;
L_0x55c08e9f2c80 .functor OR 1, L_0x55c08e9f2ac0, L_0x55c08e9f2b60, C4<0>, C4<0>;
v0x55c08e9dca90_0 .net "a", 0 0, L_0x55c08e9fc1c0;  1 drivers
v0x55c08e9dcb70_0 .net "b", 0 0, L_0x55c08ea04710;  1 drivers
v0x55c08e9dcc30_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9dcd00_0 .net "lower", 0 0, L_0x55c08e9f2b60;  1 drivers
v0x55c08e9dcda0_0 .net "notC", 0 0, L_0x55c08e9f2a50;  1 drivers
v0x55c08e9dceb0_0 .net "upper", 0 0, L_0x55c08e9f2ac0;  1 drivers
v0x55c08e9dcf70_0 .net "z", 0 0, L_0x55c08e9f2c80;  1 drivers
S_0x55c08e9dd0b0 .scope module, "mine[44]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f2dc0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f2e30 .functor AND 1, L_0x55c08ea047b0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f2ed0 .functor AND 1, L_0x55c08e9fc2b0, L_0x55c08e9f2dc0, C4<1>, C4<1>;
L_0x55c08e9f2ff0 .functor OR 1, L_0x55c08e9f2e30, L_0x55c08e9f2ed0, C4<0>, C4<0>;
v0x55c08e9dd320_0 .net "a", 0 0, L_0x55c08e9fc2b0;  1 drivers
v0x55c08e9dd400_0 .net "b", 0 0, L_0x55c08ea047b0;  1 drivers
v0x55c08e9dd4c0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9dd590_0 .net "lower", 0 0, L_0x55c08e9f2ed0;  1 drivers
v0x55c08e9dd630_0 .net "notC", 0 0, L_0x55c08e9f2dc0;  1 drivers
v0x55c08e9dd740_0 .net "upper", 0 0, L_0x55c08e9f2e30;  1 drivers
v0x55c08e9dd800_0 .net "z", 0 0, L_0x55c08e9f2ff0;  1 drivers
S_0x55c08e9dd940 .scope module, "mine[45]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f3130 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f31a0 .functor AND 1, L_0x55c08ea04bd0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f3240 .functor AND 1, L_0x55c08e9fc520, L_0x55c08e9f3130, C4<1>, C4<1>;
L_0x55c08e9f3360 .functor OR 1, L_0x55c08e9f31a0, L_0x55c08e9f3240, C4<0>, C4<0>;
v0x55c08e9ddbb0_0 .net "a", 0 0, L_0x55c08e9fc520;  1 drivers
v0x55c08e9ddc90_0 .net "b", 0 0, L_0x55c08ea04bd0;  1 drivers
v0x55c08e9ddd50_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9dde20_0 .net "lower", 0 0, L_0x55c08e9f3240;  1 drivers
v0x55c08e9ddec0_0 .net "notC", 0 0, L_0x55c08e9f3130;  1 drivers
v0x55c08e9ddfd0_0 .net "upper", 0 0, L_0x55c08e9f31a0;  1 drivers
v0x55c08e9de090_0 .net "z", 0 0, L_0x55c08e9f3360;  1 drivers
S_0x55c08e9de1d0 .scope module, "mine[46]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f34a0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f3510 .functor AND 1, L_0x55c08ea04c70, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f35b0 .functor AND 1, L_0x55c08e9fc610, L_0x55c08e9f34a0, C4<1>, C4<1>;
L_0x55c08e9f36d0 .functor OR 1, L_0x55c08e9f3510, L_0x55c08e9f35b0, C4<0>, C4<0>;
v0x55c08e9de440_0 .net "a", 0 0, L_0x55c08e9fc610;  1 drivers
v0x55c08e9de520_0 .net "b", 0 0, L_0x55c08ea04c70;  1 drivers
v0x55c08e9de5e0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9de6b0_0 .net "lower", 0 0, L_0x55c08e9f35b0;  1 drivers
v0x55c08e9de750_0 .net "notC", 0 0, L_0x55c08e9f34a0;  1 drivers
v0x55c08e9de860_0 .net "upper", 0 0, L_0x55c08e9f3510;  1 drivers
v0x55c08e9de920_0 .net "z", 0 0, L_0x55c08e9f36d0;  1 drivers
S_0x55c08e9dea60 .scope module, "mine[47]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f3810 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f3880 .functor AND 1, L_0x55c08ea050a0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f3920 .functor AND 1, L_0x55c08e9fc890, L_0x55c08e9f3810, C4<1>, C4<1>;
L_0x55c08e9f3a40 .functor OR 1, L_0x55c08e9f3880, L_0x55c08e9f3920, C4<0>, C4<0>;
v0x55c08e9decd0_0 .net "a", 0 0, L_0x55c08e9fc890;  1 drivers
v0x55c08e9dedb0_0 .net "b", 0 0, L_0x55c08ea050a0;  1 drivers
v0x55c08e9dee70_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9def40_0 .net "lower", 0 0, L_0x55c08e9f3920;  1 drivers
v0x55c08e9defe0_0 .net "notC", 0 0, L_0x55c08e9f3810;  1 drivers
v0x55c08e9df0f0_0 .net "upper", 0 0, L_0x55c08e9f3880;  1 drivers
v0x55c08e9df1b0_0 .net "z", 0 0, L_0x55c08e9f3a40;  1 drivers
S_0x55c08e9df2f0 .scope module, "mine[48]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f3b80 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f3bf0 .functor AND 1, L_0x55c08ea05140, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f3c90 .functor AND 1, L_0x55c08e9fc980, L_0x55c08e9f3b80, C4<1>, C4<1>;
L_0x55c08e9f3db0 .functor OR 1, L_0x55c08e9f3bf0, L_0x55c08e9f3c90, C4<0>, C4<0>;
v0x55c08e9df560_0 .net "a", 0 0, L_0x55c08e9fc980;  1 drivers
v0x55c08e9df640_0 .net "b", 0 0, L_0x55c08ea05140;  1 drivers
v0x55c08e9df700_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9df7d0_0 .net "lower", 0 0, L_0x55c08e9f3c90;  1 drivers
v0x55c08e9df870_0 .net "notC", 0 0, L_0x55c08e9f3b80;  1 drivers
v0x55c08e9df980_0 .net "upper", 0 0, L_0x55c08e9f3bf0;  1 drivers
v0x55c08e9dfa40_0 .net "z", 0 0, L_0x55c08e9f3db0;  1 drivers
S_0x55c08e9dfb80 .scope module, "mine[49]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f3ef0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f3f60 .functor AND 1, L_0x55c08ea05580, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f4000 .functor AND 1, L_0x55c08e9fcc10, L_0x55c08e9f3ef0, C4<1>, C4<1>;
L_0x55c08e9f4120 .functor OR 1, L_0x55c08e9f3f60, L_0x55c08e9f4000, C4<0>, C4<0>;
v0x55c08e9dfdf0_0 .net "a", 0 0, L_0x55c08e9fcc10;  1 drivers
v0x55c08e9dfed0_0 .net "b", 0 0, L_0x55c08ea05580;  1 drivers
v0x55c08e9dff90_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e0060_0 .net "lower", 0 0, L_0x55c08e9f4000;  1 drivers
v0x55c08e9e0100_0 .net "notC", 0 0, L_0x55c08e9f3ef0;  1 drivers
v0x55c08e9e0210_0 .net "upper", 0 0, L_0x55c08e9f3f60;  1 drivers
v0x55c08e9e02d0_0 .net "z", 0 0, L_0x55c08e9f4120;  1 drivers
S_0x55c08e9e0410 .scope module, "mine[50]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f4260 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f42d0 .functor AND 1, L_0x55c08ea05620, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f4370 .functor AND 1, L_0x55c08e9fcd00, L_0x55c08e9f4260, C4<1>, C4<1>;
L_0x55c08e9f4490 .functor OR 1, L_0x55c08e9f42d0, L_0x55c08e9f4370, C4<0>, C4<0>;
v0x55c08e9e0680_0 .net "a", 0 0, L_0x55c08e9fcd00;  1 drivers
v0x55c08e9e0760_0 .net "b", 0 0, L_0x55c08ea05620;  1 drivers
v0x55c08e9e0820_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e08f0_0 .net "lower", 0 0, L_0x55c08e9f4370;  1 drivers
v0x55c08e9e0990_0 .net "notC", 0 0, L_0x55c08e9f4260;  1 drivers
v0x55c08e9e0aa0_0 .net "upper", 0 0, L_0x55c08e9f42d0;  1 drivers
v0x55c08e9e0b60_0 .net "z", 0 0, L_0x55c08e9f4490;  1 drivers
S_0x55c08e9e0ca0 .scope module, "mine[51]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f45d0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f4640 .functor AND 1, L_0x55c08ea05a70, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f46e0 .functor AND 1, L_0x55c08e9fcfa0, L_0x55c08e9f45d0, C4<1>, C4<1>;
L_0x55c08e9f4800 .functor OR 1, L_0x55c08e9f4640, L_0x55c08e9f46e0, C4<0>, C4<0>;
v0x55c08e9e0f10_0 .net "a", 0 0, L_0x55c08e9fcfa0;  1 drivers
v0x55c08e9e0ff0_0 .net "b", 0 0, L_0x55c08ea05a70;  1 drivers
v0x55c08e9e10b0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e1180_0 .net "lower", 0 0, L_0x55c08e9f46e0;  1 drivers
v0x55c08e9e1220_0 .net "notC", 0 0, L_0x55c08e9f45d0;  1 drivers
v0x55c08e9e1330_0 .net "upper", 0 0, L_0x55c08e9f4640;  1 drivers
v0x55c08e9e13f0_0 .net "z", 0 0, L_0x55c08e9f4800;  1 drivers
S_0x55c08e9e1530 .scope module, "mine[52]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f4940 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f49b0 .functor AND 1, L_0x55c08ea05b10, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f4a50 .functor AND 1, L_0x55c08e9fd090, L_0x55c08e9f4940, C4<1>, C4<1>;
L_0x55c08e9f4b70 .functor OR 1, L_0x55c08e9f49b0, L_0x55c08e9f4a50, C4<0>, C4<0>;
v0x55c08e9e17a0_0 .net "a", 0 0, L_0x55c08e9fd090;  1 drivers
v0x55c08e9e1880_0 .net "b", 0 0, L_0x55c08ea05b10;  1 drivers
v0x55c08e9e1940_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e1a10_0 .net "lower", 0 0, L_0x55c08e9f4a50;  1 drivers
v0x55c08e9e1ab0_0 .net "notC", 0 0, L_0x55c08e9f4940;  1 drivers
v0x55c08e9e1bc0_0 .net "upper", 0 0, L_0x55c08e9f49b0;  1 drivers
v0x55c08e9e1c80_0 .net "z", 0 0, L_0x55c08e9f4b70;  1 drivers
S_0x55c08e9e1dc0 .scope module, "mine[53]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f4cb0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f4d20 .functor AND 1, L_0x55c08ea05f70, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f4dc0 .functor AND 1, L_0x55c08e9fd340, L_0x55c08e9f4cb0, C4<1>, C4<1>;
L_0x55c08e9f4ee0 .functor OR 1, L_0x55c08e9f4d20, L_0x55c08e9f4dc0, C4<0>, C4<0>;
v0x55c08e9e2030_0 .net "a", 0 0, L_0x55c08e9fd340;  1 drivers
v0x55c08e9e2110_0 .net "b", 0 0, L_0x55c08ea05f70;  1 drivers
v0x55c08e9e21d0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e22a0_0 .net "lower", 0 0, L_0x55c08e9f4dc0;  1 drivers
v0x55c08e9e2340_0 .net "notC", 0 0, L_0x55c08e9f4cb0;  1 drivers
v0x55c08e9e2450_0 .net "upper", 0 0, L_0x55c08e9f4d20;  1 drivers
v0x55c08e9e2510_0 .net "z", 0 0, L_0x55c08e9f4ee0;  1 drivers
S_0x55c08e9e2650 .scope module, "mine[54]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f5020 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f5090 .functor AND 1, L_0x55c08ea06010, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f5130 .functor AND 1, L_0x55c08e9fd430, L_0x55c08e9f5020, C4<1>, C4<1>;
L_0x55c08e9f5250 .functor OR 1, L_0x55c08e9f5090, L_0x55c08e9f5130, C4<0>, C4<0>;
v0x55c08e9e28c0_0 .net "a", 0 0, L_0x55c08e9fd430;  1 drivers
v0x55c08e9e29a0_0 .net "b", 0 0, L_0x55c08ea06010;  1 drivers
v0x55c08e9e2a60_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e2b30_0 .net "lower", 0 0, L_0x55c08e9f5130;  1 drivers
v0x55c08e9e2bd0_0 .net "notC", 0 0, L_0x55c08e9f5020;  1 drivers
v0x55c08e9e2ce0_0 .net "upper", 0 0, L_0x55c08e9f5090;  1 drivers
v0x55c08e9e2da0_0 .net "z", 0 0, L_0x55c08e9f5250;  1 drivers
S_0x55c08e9e2ee0 .scope module, "mine[55]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f5390 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f5400 .functor AND 1, L_0x55c08ea06480, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f54a0 .functor AND 1, L_0x55c08e9fd6f0, L_0x55c08e9f5390, C4<1>, C4<1>;
L_0x55c08e9f55c0 .functor OR 1, L_0x55c08e9f5400, L_0x55c08e9f54a0, C4<0>, C4<0>;
v0x55c08e9e3150_0 .net "a", 0 0, L_0x55c08e9fd6f0;  1 drivers
v0x55c08e9e3230_0 .net "b", 0 0, L_0x55c08ea06480;  1 drivers
v0x55c08e9e32f0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e33c0_0 .net "lower", 0 0, L_0x55c08e9f54a0;  1 drivers
v0x55c08e9e3460_0 .net "notC", 0 0, L_0x55c08e9f5390;  1 drivers
v0x55c08e9e3570_0 .net "upper", 0 0, L_0x55c08e9f5400;  1 drivers
v0x55c08e9e3630_0 .net "z", 0 0, L_0x55c08e9f55c0;  1 drivers
S_0x55c08e9e3770 .scope module, "mine[56]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f5700 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f5770 .functor AND 1, L_0x55c08ea06520, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f5810 .functor AND 1, L_0x55c08e9fd7e0, L_0x55c08e9f5700, C4<1>, C4<1>;
L_0x55c08e9f5930 .functor OR 1, L_0x55c08e9f5770, L_0x55c08e9f5810, C4<0>, C4<0>;
v0x55c08e9e39e0_0 .net "a", 0 0, L_0x55c08e9fd7e0;  1 drivers
v0x55c08e9e3ac0_0 .net "b", 0 0, L_0x55c08ea06520;  1 drivers
v0x55c08e9e3b80_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e3c50_0 .net "lower", 0 0, L_0x55c08e9f5810;  1 drivers
v0x55c08e9e3cf0_0 .net "notC", 0 0, L_0x55c08e9f5700;  1 drivers
v0x55c08e9e3e00_0 .net "upper", 0 0, L_0x55c08e9f5770;  1 drivers
v0x55c08e9e3ec0_0 .net "z", 0 0, L_0x55c08e9f5930;  1 drivers
S_0x55c08e9e4000 .scope module, "mine[57]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f5a70 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f5ae0 .functor AND 1, L_0x55c08ea069a0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f5b80 .functor AND 1, L_0x55c08e9fdab0, L_0x55c08e9f5a70, C4<1>, C4<1>;
L_0x55c08e9f5ca0 .functor OR 1, L_0x55c08e9f5ae0, L_0x55c08e9f5b80, C4<0>, C4<0>;
v0x55c08e9e4270_0 .net "a", 0 0, L_0x55c08e9fdab0;  1 drivers
v0x55c08e9e4350_0 .net "b", 0 0, L_0x55c08ea069a0;  1 drivers
v0x55c08e9e4410_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e44e0_0 .net "lower", 0 0, L_0x55c08e9f5b80;  1 drivers
v0x55c08e9e4580_0 .net "notC", 0 0, L_0x55c08e9f5a70;  1 drivers
v0x55c08e9e4690_0 .net "upper", 0 0, L_0x55c08e9f5ae0;  1 drivers
v0x55c08e9e4750_0 .net "z", 0 0, L_0x55c08e9f5ca0;  1 drivers
S_0x55c08e9e4890 .scope module, "mine[58]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f5de0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f5e50 .functor AND 1, L_0x55c08ea06a40, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f5ef0 .functor AND 1, L_0x55c08e9fdba0, L_0x55c08e9f5de0, C4<1>, C4<1>;
L_0x55c08e9f6010 .functor OR 1, L_0x55c08e9f5e50, L_0x55c08e9f5ef0, C4<0>, C4<0>;
v0x55c08e9e4b00_0 .net "a", 0 0, L_0x55c08e9fdba0;  1 drivers
v0x55c08e9e4be0_0 .net "b", 0 0, L_0x55c08ea06a40;  1 drivers
v0x55c08e9e4ca0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e4d70_0 .net "lower", 0 0, L_0x55c08e9f5ef0;  1 drivers
v0x55c08e9e4e10_0 .net "notC", 0 0, L_0x55c08e9f5de0;  1 drivers
v0x55c08e9e4f20_0 .net "upper", 0 0, L_0x55c08e9f5e50;  1 drivers
v0x55c08e9e4fe0_0 .net "z", 0 0, L_0x55c08e9f6010;  1 drivers
S_0x55c08e9e5120 .scope module, "mine[59]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f6150 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f61c0 .functor AND 1, L_0x55c08ea06f20, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f6260 .functor AND 1, L_0x55c08e9fde80, L_0x55c08e9f6150, C4<1>, C4<1>;
L_0x55c08e9f6380 .functor OR 1, L_0x55c08e9f61c0, L_0x55c08e9f6260, C4<0>, C4<0>;
v0x55c08e9e5390_0 .net "a", 0 0, L_0x55c08e9fde80;  1 drivers
v0x55c08e9e5470_0 .net "b", 0 0, L_0x55c08ea06f20;  1 drivers
v0x55c08e9e5530_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e5600_0 .net "lower", 0 0, L_0x55c08e9f6260;  1 drivers
v0x55c08e9e56a0_0 .net "notC", 0 0, L_0x55c08e9f6150;  1 drivers
v0x55c08e9e57b0_0 .net "upper", 0 0, L_0x55c08e9f61c0;  1 drivers
v0x55c08e9e5870_0 .net "z", 0 0, L_0x55c08e9f6380;  1 drivers
S_0x55c08e9e59b0 .scope module, "mine[60]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f64c0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f6530 .functor AND 1, L_0x55c08ea07010, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f65d0 .functor AND 1, L_0x55c08e9fdf70, L_0x55c08e9f64c0, C4<1>, C4<1>;
L_0x55c08e9f66f0 .functor OR 1, L_0x55c08e9f6530, L_0x55c08e9f65d0, C4<0>, C4<0>;
v0x55c08e9e5c20_0 .net "a", 0 0, L_0x55c08e9fdf70;  1 drivers
v0x55c08e9e5d00_0 .net "b", 0 0, L_0x55c08ea07010;  1 drivers
v0x55c08e9e5dc0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e5e90_0 .net "lower", 0 0, L_0x55c08e9f65d0;  1 drivers
v0x55c08e9e5f30_0 .net "notC", 0 0, L_0x55c08e9f64c0;  1 drivers
v0x55c08e9e6040_0 .net "upper", 0 0, L_0x55c08e9f6530;  1 drivers
v0x55c08e9e6100_0 .net "z", 0 0, L_0x55c08e9f66f0;  1 drivers
S_0x55c08e9e6240 .scope module, "mine[61]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f6830 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f68a0 .functor AND 1, L_0x55c08ea07500, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f6940 .functor AND 1, L_0x55c08e9fe260, L_0x55c08e9f6830, C4<1>, C4<1>;
L_0x55c08e9f6a60 .functor OR 1, L_0x55c08e9f68a0, L_0x55c08e9f6940, C4<0>, C4<0>;
v0x55c08e9e64b0_0 .net "a", 0 0, L_0x55c08e9fe260;  1 drivers
v0x55c08e9e6590_0 .net "b", 0 0, L_0x55c08ea07500;  1 drivers
v0x55c08e9e6650_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e6720_0 .net "lower", 0 0, L_0x55c08e9f6940;  1 drivers
v0x55c08e9e67c0_0 .net "notC", 0 0, L_0x55c08e9f6830;  1 drivers
v0x55c08e9e68d0_0 .net "upper", 0 0, L_0x55c08e9f68a0;  1 drivers
v0x55c08e9e6990_0 .net "z", 0 0, L_0x55c08e9f6a60;  1 drivers
S_0x55c08e9e6ad0 .scope module, "mine[62]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f6ba0 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f6c10 .functor AND 1, L_0x55c08ea075f0, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f6cb0 .functor AND 1, L_0x55c08e9fe350, L_0x55c08e9f6ba0, C4<1>, C4<1>;
L_0x55c08e9f6dd0 .functor OR 1, L_0x55c08e9f6c10, L_0x55c08e9f6cb0, C4<0>, C4<0>;
v0x55c08e9e6d40_0 .net "a", 0 0, L_0x55c08e9fe350;  1 drivers
v0x55c08e9e6e20_0 .net "b", 0 0, L_0x55c08ea075f0;  1 drivers
v0x55c08e9e6ee0_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e6fb0_0 .net "lower", 0 0, L_0x55c08e9f6cb0;  1 drivers
v0x55c08e9e7050_0 .net "notC", 0 0, L_0x55c08e9f6ba0;  1 drivers
v0x55c08e9e7160_0 .net "upper", 0 0, L_0x55c08e9f6c10;  1 drivers
v0x55c08e9e7220_0 .net "z", 0 0, L_0x55c08e9f6dd0;  1 drivers
S_0x55c08e9e7360 .scope module, "mine[63]" "mux1" 3 7, 4 1 0, S_0x55c08e912ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_0x55c08e9f6f10 .functor NOT 1, v0x55c08e9e89a0_0, C4<0>, C4<0>, C4<0>;
L_0x55c08e9f6f80 .functor AND 1, L_0x55c08ea08300, v0x55c08e9e89a0_0, C4<1>, C4<1>;
L_0x55c08e9f7020 .functor AND 1, L_0x55c08e9fee60, L_0x55c08e9f6f10, C4<1>, C4<1>;
L_0x55c08e9f7140 .functor OR 1, L_0x55c08e9f6f80, L_0x55c08e9f7020, C4<0>, C4<0>;
v0x55c08e9e75d0_0 .net "a", 0 0, L_0x55c08e9fee60;  1 drivers
v0x55c08e9e76b0_0 .net "b", 0 0, L_0x55c08ea08300;  1 drivers
v0x55c08e9e7770_0 .net "c", 0 0, v0x55c08e9e89a0_0;  alias, 1 drivers
v0x55c08e9e7840_0 .net "lower", 0 0, L_0x55c08e9f7020;  1 drivers
v0x55c08e9e78e0_0 .net "notC", 0 0, L_0x55c08e9f6f10;  1 drivers
v0x55c08e9e79f0_0 .net "upper", 0 0, L_0x55c08e9f6f80;  1 drivers
v0x55c08e9e7ab0_0 .net "z", 0 0, L_0x55c08e9f7140;  1 drivers
    .scope S_0x55c08e99c160;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c08e9e8a70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55c08e9e8a70_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c08e9e8b10_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55c08e9e8b10_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c08e9e8c40_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x55c08e9e8c40_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x55c08e9e8a70_0;
    %pad/s 64;
    %store/vec4 v0x55c08e9e87f0_0, 0, 64;
    %load/vec4 v0x55c08e9e8b10_0;
    %pad/s 64;
    %store/vec4 v0x55c08e9e88d0_0, 0, 64;
    %load/vec4 v0x55c08e9e8c40_0;
    %pad/s 1;
    %store/vec4 v0x55c08e9e89a0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 30 "$display", "i=%5d j=%5d k=%5d\012", v0x55c08e9e8a70_0, v0x55c08e9e8b10_0, v0x55c08e9e8c40_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c08e9e8c40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55c08e9e8c40_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c08e9e8b10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55c08e9e8b10_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x55c08e9e8a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c08e9e8a70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "labL3_forLoop.v";
    "./yMux.v";
    "./yMux1.v";
