// Seed: 1613631135
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_3 = 0;
  output wire id_2;
  input wire id_1;
  wor id_6 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd13,
    parameter id_4 = 32'd57
) (
    output wire id_0,
    output tri0 id_1,
    input  tri  _id_2,
    output tri0 id_3,
    input  tri  _id_4
);
  logic [id_2 : -1 'b0 >>  id_4] id_6, id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6
  );
endmodule
