

================================================================
== Vitis HLS Report for 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13'
================================================================
* Date:           Tue Jun 24 19:15:39 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        6|   480005|  60.000 ns|  4.800 ms|    6|  480005|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                                                                                            |                                                                                  |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                                          Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_fu_46  |xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP  |        3|   480002|  30.000 ns|  4.800 ms|    3|  480002|       no|
        +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|      34|    143|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     70|    -|
|Register         |        -|    -|      70|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     104|    215|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                          Instance                                          |                                      Module                                      | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |mul_16s_16s_32_1_1_U519                                                                     |mul_16s_16s_32_1_1                                                                |        0|   1|   0|    6|    0|
    |grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_fu_46  |xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP  |        0|   0|  34|  137|    0|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                                       |                                                                                  |        0|   1|  34|  143|    0|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  25|          5|    1|          5|
    |ap_done                 |   9|          2|    1|          2|
    |height_blk_n            |   9|          2|    1|          2|
    |img_disp16u_data_write  |   9|          2|    1|          2|
    |p_disp_strm_read        |   9|          2|    1|          2|
    |width_blk_n             |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  70|         15|    6|         15|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                   Name                                                  | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                |   4|   0|    4|          0|
    |ap_done_reg                                                                                              |   1|   0|    1|          0|
    |grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_fu_46_ap_start_reg  |   1|   0|    1|          0|
    |height_read_reg_72                                                                                       |  16|   0|   16|          0|
    |mul_reg_77                                                                                               |  32|   0|   32|          0|
    |width_read_reg_67                                                                                        |  16|   0|   16|          0|
    +---------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                    |  70|   0|   70|          0|
    +---------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13|  return value|
|width_dout                       |   in|   16|     ap_fifo|                                                         width|       pointer|
|width_num_data_valid             |   in|    2|     ap_fifo|                                                         width|       pointer|
|width_fifo_cap                   |   in|    2|     ap_fifo|                                                         width|       pointer|
|width_empty_n                    |   in|    1|     ap_fifo|                                                         width|       pointer|
|width_read                       |  out|    1|     ap_fifo|                                                         width|       pointer|
|height_dout                      |   in|   16|     ap_fifo|                                                        height|       pointer|
|height_num_data_valid            |   in|    2|     ap_fifo|                                                        height|       pointer|
|height_fifo_cap                  |   in|    2|     ap_fifo|                                                        height|       pointer|
|height_empty_n                   |   in|    1|     ap_fifo|                                                        height|       pointer|
|height_read                      |  out|    1|     ap_fifo|                                                        height|       pointer|
|p_disp_strm_dout                 |   in|   16|     ap_fifo|                                                   p_disp_strm|       pointer|
|p_disp_strm_num_data_valid       |   in|    2|     ap_fifo|                                                   p_disp_strm|       pointer|
|p_disp_strm_fifo_cap             |   in|    2|     ap_fifo|                                                   p_disp_strm|       pointer|
|p_disp_strm_empty_n              |   in|    1|     ap_fifo|                                                   p_disp_strm|       pointer|
|p_disp_strm_read                 |  out|    1|     ap_fifo|                                                   p_disp_strm|       pointer|
|img_disp16u_data_din             |  out|   16|     ap_fifo|                                              img_disp16u_data|       pointer|
|img_disp16u_data_num_data_valid  |   in|    2|     ap_fifo|                                              img_disp16u_data|       pointer|
|img_disp16u_data_fifo_cap        |   in|    2|     ap_fifo|                                              img_disp16u_data|       pointer|
|img_disp16u_data_full_n          |   in|    1|     ap_fifo|                                              img_disp16u_data|       pointer|
|img_disp16u_data_write           |  out|    1|     ap_fifo|                                              img_disp16u_data|       pointer|
+---------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width"   --->   Operation 5 'read' 'width_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height"   --->   Operation 6 'read' 'height_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%conv3 = sext i16 %width_read"   --->   Operation 7 'sext' 'conv3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%conv = sext i16 %height_read"   --->   Operation 8 'sext' 'conv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (5.58ns)   --->   "%mul = mul i32 %conv3, i32 %conv"   --->   Operation 9 'mul' 'mul' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 11 [2/2] (4.14ns)   --->   "%call_ln0 = call void @xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP, i32 %mul, i16 %p_disp_strm, i16 %img_disp16u_data"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_disp_strm, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img_disp16u_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP, i32 %mul, i16 %p_disp_strm, i16 %img_disp16u_data"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 17 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_disp_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_disp16u_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width_read        (read         ) [ 00100]
height_read       (read         ) [ 00100]
conv3             (sext         ) [ 00000]
conv              (sext         ) [ 00000]
mul               (mul          ) [ 00011]
empty             (wait         ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
call_ln0          (call         ) [ 00000]
ret_ln0           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_disp_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_disp_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_disp16u_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_disp16u_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="width_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="height_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="1"/>
<pin id="49" dir="0" index="2" bw="16" slack="0"/>
<pin id="50" dir="0" index="3" bw="16" slack="0"/>
<pin id="51" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="conv3_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="16" slack="1"/>
<pin id="57" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv3/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="conv_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="1"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="mul_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="16" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="0"/>
<pin id="64" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="67" class="1005" name="width_read_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="1"/>
<pin id="69" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="72" class="1005" name="height_read_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="1"/>
<pin id="74" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="77" class="1005" name="mul_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="1"/>
<pin id="79" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="46" pin=3"/></net>

<net id="65"><net_src comp="55" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="58" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="70"><net_src comp="34" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="75"><net_src comp="40" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="80"><net_src comp="61" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="46" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_disp16u_data | {3 4 }
 - Input state : 
	Port: xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 : width | {1 }
	Port: xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 : height | {1 }
	Port: xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 : p_disp_strm | {3 4 }
	Port: xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13 : img_disp16u_data | {}
  - Chain level:
	State 1
	State 2
		mul : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                       Functional Unit                                      |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_fu_46 |    0    |    31   |    77   |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|
|    mul   |                                          mul_fu_61                                         |    1    |    0    |    6    |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                                    width_read_read_fu_34                                   |    0    |    0    |    0    |
|          |                                   height_read_read_fu_40                                   |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|
|   sext   |                                         conv3_fu_55                                        |    0    |    0    |    0    |
|          |                                         conv_fu_58                                         |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                            |    1    |    31   |    83   |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|height_read_reg_72|   16   |
|    mul_reg_77    |   32   |
| width_read_reg_67|   16   |
+------------------+--------+
|       Total      |   64   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   31   |   83   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   95   |   83   |
+-----------+--------+--------+--------+
