Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Samir/Desktop/VHDL/Peta lab vezba/stoperica_2/tb_isim_beh.exe -prj C:/Users/Samir/Desktop/VHDL/Peta lab vezba/stoperica_2/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Samir/Desktop/VHDL/Peta lab vezba/stoperica_2/clock_divider.vhd" into library work
Parsing VHDL file "C:/Users/Samir/Desktop/VHDL/Peta lab vezba/stoperica_2/stoperica.vhd" into library work
Parsing VHDL file "C:/Users/Samir/Desktop/VHDL/Peta lab vezba/stoperica_2/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity clock_Divider [clock_divider_default]
Compiling architecture behavioral of entity stoperica [stoperica_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/Users/Samir/Desktop/VHDL/Peta lab vezba/stoperica_2/tb_isim_beh.exe
Fuse Memory Usage: 36988 KB
Fuse CPU Usage: 828 ms
