INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/gitgit/digital-electronics-1/labs/04-segment/display/display/display.srcs/sim_1/new/tb_hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hex_7seg'
