{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483556790466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483556790466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 14:06:30 2017 " "Processing started: Wed Jan 04 14:06:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483556790466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483556790466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g04_Complete_Enigma_FPGA -c g04_Complete_Enigma_FPGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off g04_Complete_Enigma_FPGA -c g04_Complete_Enigma_FPGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483556790466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1483556791797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_stecker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_stecker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_stecker-behav " "Found design unit 1: g04_stecker-behav" {  } { { "g04_Stecker.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Stecker.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794287 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_stecker " "Found entity 1: g04_stecker" {  } { { "g04_Stecker.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Stecker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_rotor_stepper_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_rotor_stepper_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_rotor_stepper_fsm-behav " "Found design unit 1: g04_rotor_stepper_fsm-behav" {  } { { "g04_rotor_stepper_fsm.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_rotor_stepper_fsm.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794291 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_rotor_stepper_fsm " "Found entity 1: g04_rotor_stepper_fsm" {  } { { "g04_rotor_stepper_fsm.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_rotor_stepper_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_rotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_rotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_Rotor-behav " "Found design unit 1: g04_Rotor-behav" {  } { { "g04_Rotor.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Rotor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794295 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_Rotor " "Found entity 1: g04_Rotor" {  } { { "g04_Rotor.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Rotor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_reflector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_reflector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_reflector-behav " "Found design unit 1: g04_reflector-behav" {  } { { "g04_reflector.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_reflector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794299 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_reflector " "Found entity 1: g04_reflector" {  } { { "g04_reflector.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_reflector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_permutation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_permutation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_permutation-behav " "Found design unit 1: g04_permutation-behav" {  } { { "g04_permutation.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_permutation.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794303 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_permutation " "Found entity 1: g04_permutation" {  } { { "g04_permutation.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_permutation.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_lr_barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_lr_barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_lr_barrel_shifter-behaviour " "Found design unit 1: g04_lr_barrel_shifter-behaviour" {  } { { "g04_LR_Barrel_Shifter.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_LR_Barrel_Shifter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794303 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_lr_barrel_shifter " "Found entity 1: g04_lr_barrel_shifter" {  } { { "g04_LR_Barrel_Shifter.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_LR_Barrel_Shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_enigma_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_enigma_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_Enigma_machine-behav " "Found design unit 1: g04_Enigma_machine-behav" {  } { { "g04_Enigma_machine.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Enigma_machine.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794307 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_Enigma_machine " "Found entity 1: g04_Enigma_machine" {  } { { "g04_Enigma_machine.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Enigma_machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_enigma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_enigma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_Enigma-behaviour " "Found design unit 1: g04_Enigma-behaviour" {  } { { "g04_Enigma.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Enigma.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794311 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_Enigma " "Found entity 1: g04_Enigma" {  } { { "g04_Enigma.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Enigma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_complete_enigma_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_complete_enigma_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_Complete_Enigma_FPGA-behav " "Found design unit 1: g04_Complete_Enigma_FPGA-behav" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794315 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_Complete_Enigma_FPGA " "Found entity 1: g04_Complete_Enigma_FPGA" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_26_5_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_26_5_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_26_5_encoder-behaviour " "Found design unit 1: g04_26_5_encoder-behaviour" {  } { { "g04_26_5_encoder.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_26_5_encoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794315 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_26_5_encoder " "Found entity 1: g04_26_5_encoder" {  } { { "g04_26_5_encoder.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_26_5_encoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_7_segment_decoder-behaviour " "Found design unit 1: g04_7_segment_decoder-behaviour" {  } { { "g04_7_segment_decoder.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_7_segment_decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794319 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_7_segment_decoder " "Found entity 1: g04_7_segment_decoder" {  } { { "g04_7_segment_decoder.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_7_segment_decoder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_5bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_5bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_5bit_register-behav " "Found design unit 1: g04_5bit_register-behav" {  } { { "g04_5bit_register.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_5bit_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794323 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_5bit_register " "Found entity 1: g04_5bit_register" {  } { { "g04_5bit_register.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_5bit_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_5bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_5bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_5bit_comparator-behav " "Found design unit 1: g04_5bit_comparator-behav" {  } { { "g04_5bit_comparator.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_5bit_comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794323 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_5bit_comparator " "Found entity 1: g04_5bit_comparator" {  } { { "g04_5bit_comparator.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_5bit_comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_2bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_2bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_2bit_register-behav " "Found design unit 1: g04_2bit_register-behav" {  } { { "g04_2bit_register.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_2bit_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794327 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_2bit_register " "Found entity 1: g04_2bit_register" {  } { { "g04_2bit_register.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_2bit_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_1bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_1bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_1bit_register-behav " "Found design unit 1: g04_1bit_register-behav" {  } { { "g04_1bit_register.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_1bit_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794331 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_1bit_register " "Found entity 1: g04_1bit_register" {  } { { "g04_1bit_register.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_1bit_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_0_25_counter_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_0_25_counter_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_0_25_counter_load-behaviour " "Found design unit 1: g04_0_25_counter_load-behaviour" {  } { { "g04_0_25_counter_load.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_0_25_counter_load.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794331 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_0_25_counter_load " "Found entity 1: g04_0_25_counter_load" {  } { { "g04_0_25_counter_load.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_0_25_counter_load.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483556794331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483556794331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g04_Complete_Enigma_FPGA " "Elaborating entity \"g04_Complete_Enigma_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483556794388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(93) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(93): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794400 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(100) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(100): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794400 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(107) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(107): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794400 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(114) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(114): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794400 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(121) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(121): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794400 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(128) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(128): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794400 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(135) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(135): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794400 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(142) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(142): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794400 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(149) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(149): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794400 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(156) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(156): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794400 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(177) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(177): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(185) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(185): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(192) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(192): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(199) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(199): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(206) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(206): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(213) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(213): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(220) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(220): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(227) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(227): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(234) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(234): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(241) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(241): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches g04_Complete_Enigma_FPGA.vhd(247) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(247): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lrt_in g04_Complete_Enigma_FPGA.vhd(168) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(168): inferring latch(es) for signal or variable \"lrt_in\", which holds its previous value in one or more paths through the process" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lrs_in g04_Complete_Enigma_FPGA.vhd(168) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(168): inferring latch(es) for signal or variable \"lrs_in\", which holds its previous value in one or more paths through the process" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lip_in g04_Complete_Enigma_FPGA.vhd(168) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(168): inferring latch(es) for signal or variable \"lip_in\", which holds its previous value in one or more paths through the process" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mrt_in g04_Complete_Enigma_FPGA.vhd(168) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(168): inferring latch(es) for signal or variable \"mrt_in\", which holds its previous value in one or more paths through the process" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mrs_in g04_Complete_Enigma_FPGA.vhd(168) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(168): inferring latch(es) for signal or variable \"mrs_in\", which holds its previous value in one or more paths through the process" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mip_in g04_Complete_Enigma_FPGA.vhd(168) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(168): inferring latch(es) for signal or variable \"mip_in\", which holds its previous value in one or more paths through the process" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rrt_in g04_Complete_Enigma_FPGA.vhd(168) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(168): inferring latch(es) for signal or variable \"rrt_in\", which holds its previous value in one or more paths through the process" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rrs_in g04_Complete_Enigma_FPGA.vhd(168) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(168): inferring latch(es) for signal or variable \"rrs_in\", which holds its previous value in one or more paths through the process" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rip_in g04_Complete_Enigma_FPGA.vhd(168) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(168): inferring latch(es) for signal or variable \"rip_in\", which holds its previous value in one or more paths through the process" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1483556794404 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rt g04_Complete_Enigma_FPGA.vhd(168) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(168): inferring latch(es) for signal or variable \"rt\", which holds its previous value in one or more paths through the process" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_input g04_Complete_Enigma_FPGA.vhd(168) " "VHDL Process Statement warning at g04_Complete_Enigma_FPGA.vhd(168): inferring latch(es) for signal or variable \"temp_input\", which holds its previous value in one or more paths through the process" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_input\[0\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"temp_input\[0\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_input\[1\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"temp_input\[1\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_input\[2\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"temp_input\[2\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_input\[3\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"temp_input\[3\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_input\[4\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"temp_input\[4\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"rt\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rip_in\[0\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"rip_in\[0\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rip_in\[1\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"rip_in\[1\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rip_in\[2\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"rip_in\[2\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rip_in\[3\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"rip_in\[3\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rip_in\[4\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"rip_in\[4\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrs_in\[0\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"rrs_in\[0\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrs_in\[1\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"rrs_in\[1\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrs_in\[2\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"rrs_in\[2\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrs_in\[3\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"rrs_in\[3\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794408 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrs_in\[4\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"rrs_in\[4\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrt_in\[0\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"rrt_in\[0\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrt_in\[1\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"rrt_in\[1\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mip_in\[0\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"mip_in\[0\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mip_in\[1\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"mip_in\[1\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mip_in\[2\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"mip_in\[2\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mip_in\[3\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"mip_in\[3\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mip_in\[4\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"mip_in\[4\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mrs_in\[0\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"mrs_in\[0\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mrs_in\[1\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"mrs_in\[1\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mrs_in\[2\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"mrs_in\[2\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mrs_in\[3\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"mrs_in\[3\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mrs_in\[4\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"mrs_in\[4\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mrt_in\[0\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"mrt_in\[0\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mrt_in\[1\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"mrt_in\[1\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lip_in\[0\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"lip_in\[0\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lip_in\[1\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"lip_in\[1\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lip_in\[2\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"lip_in\[2\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lip_in\[3\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"lip_in\[3\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lip_in\[4\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"lip_in\[4\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lrs_in\[0\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"lrs_in\[0\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lrs_in\[1\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"lrs_in\[1\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lrs_in\[2\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"lrs_in\[2\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lrs_in\[3\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"lrs_in\[3\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lrs_in\[4\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"lrs_in\[4\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lrt_in\[0\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"lrt_in\[0\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lrt_in\[1\] g04_Complete_Enigma_FPGA.vhd(168) " "Inferred latch for \"lrt_in\[1\]\" at g04_Complete_Enigma_FPGA.vhd(168)" {  } { { "g04_Complete_Enigma_FPGA.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556794412 "|g04_Complete_Enigma_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_2bit_register g04_2bit_register:dLRT " "Elaborating entity \"g04_2bit_register\" for hierarchy \"g04_2bit_register:dLRT\"" {  } { { "g04_Complete_Enigma_FPGA.vhd" "dLRT" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556794508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_5bit_register g04_5bit_register:dLRS " "Elaborating entity \"g04_5bit_register\" for hierarchy \"g04_5bit_register:dLRS\"" {  } { { "g04_Complete_Enigma_FPGA.vhd" "dLRS" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556794544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_Enigma_machine g04_Enigma_machine:enigmamachine " "Elaborating entity \"g04_Enigma_machine\" for hierarchy \"g04_Enigma_machine:enigmamachine\"" {  } { { "g04_Complete_Enigma_FPGA.vhd" "enigmamachine" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Complete_Enigma_FPGA.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556794576 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Notch_R g04_Enigma_machine.vhd(85) " "VHDL Signal Declaration warning at g04_Enigma_machine.vhd(85): used explicit default value for signal \"Notch_R\" because signal was never assigned a value" {  } { { "g04_Enigma_machine.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Enigma_machine.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1483556794576 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Notch_M g04_Enigma_machine.vhd(86) " "VHDL Signal Declaration warning at g04_Enigma_machine.vhd(86): used explicit default value for signal \"Notch_M\" because signal was never assigned a value" {  } { { "g04_Enigma_machine.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Enigma_machine.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1483556794576 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_rotor_stepper_fsm g04_Enigma_machine:enigmamachine\|g04_rotor_stepper_fsm:fsm " "Elaborating entity \"g04_rotor_stepper_fsm\" for hierarchy \"g04_Enigma_machine:enigmamachine\|g04_rotor_stepper_fsm:fsm\"" {  } { { "g04_Enigma_machine.vhd" "fsm" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Enigma_machine.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556794604 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Keypress g04_rotor_stepper_fsm.vhd(34) " "VHDL Process Statement warning at g04_rotor_stepper_fsm.vhd(34): signal \"Keypress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_rotor_stepper_fsm.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_rotor_stepper_fsm.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794604 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_rotor_stepper_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Keypress g04_rotor_stepper_fsm.vhd(41) " "VHDL Process Statement warning at g04_rotor_stepper_fsm.vhd(41): signal \"Keypress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_rotor_stepper_fsm.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_rotor_stepper_fsm.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794604 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_rotor_stepper_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Knock_M g04_rotor_stepper_fsm.vhd(48) " "VHDL Process Statement warning at g04_rotor_stepper_fsm.vhd(48): signal \"Knock_M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_rotor_stepper_fsm.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_rotor_stepper_fsm.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794604 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_rotor_stepper_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KNock_R g04_rotor_stepper_fsm.vhd(48) " "VHDL Process Statement warning at g04_rotor_stepper_fsm.vhd(48): signal \"KNock_R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_rotor_stepper_fsm.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_rotor_stepper_fsm.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794604 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_rotor_stepper_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Knock_M g04_rotor_stepper_fsm.vhd(50) " "VHDL Process Statement warning at g04_rotor_stepper_fsm.vhd(50): signal \"Knock_M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_rotor_stepper_fsm.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_rotor_stepper_fsm.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794604 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_rotor_stepper_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KNock_R g04_rotor_stepper_fsm.vhd(50) " "VHDL Process Statement warning at g04_rotor_stepper_fsm.vhd(50): signal \"KNock_R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_rotor_stepper_fsm.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_rotor_stepper_fsm.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794604 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_rotor_stepper_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Knock_M g04_rotor_stepper_fsm.vhd(52) " "VHDL Process Statement warning at g04_rotor_stepper_fsm.vhd(52): signal \"Knock_M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_rotor_stepper_fsm.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_rotor_stepper_fsm.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794604 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_rotor_stepper_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KNock_R g04_rotor_stepper_fsm.vhd(52) " "VHDL Process Statement warning at g04_rotor_stepper_fsm.vhd(52): signal \"KNock_R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g04_rotor_stepper_fsm.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_rotor_stepper_fsm.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483556794604 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_rotor_stepper_fsm:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_5bit_comparator g04_Enigma_machine:enigmamachine\|g04_5bit_comparator:comparatorR " "Elaborating entity \"g04_5bit_comparator\" for hierarchy \"g04_Enigma_machine:enigmamachine\|g04_5bit_comparator:comparatorR\"" {  } { { "g04_Enigma_machine.vhd" "comparatorR" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Enigma_machine.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556794628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_stecker g04_Enigma_machine:enigmamachine\|g04_stecker:stecker " "Elaborating entity \"g04_stecker\" for hierarchy \"g04_Enigma_machine:enigmamachine\|g04_stecker:stecker\"" {  } { { "g04_Enigma_machine.vhd" "stecker" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Enigma_machine.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556794648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_Rotor g04_Enigma_machine:enigmamachine\|g04_Rotor:rotorR " "Elaborating entity \"g04_Rotor\" for hierarchy \"g04_Enigma_machine:enigmamachine\|g04_Rotor:rotorR\"" {  } { { "g04_Enigma_machine.vhd" "rotorR" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Enigma_machine.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556794668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_0_25_counter_load g04_Enigma_machine:enigmamachine\|g04_Rotor:rotorR\|g04_0_25_counter_load:counter " "Elaborating entity \"g04_0_25_counter_load\" for hierarchy \"g04_Enigma_machine:enigmamachine\|g04_Rotor:rotorR\|g04_0_25_counter_load:counter\"" {  } { { "g04_Rotor.vhd" "counter" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Rotor.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556794700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_Enigma g04_Enigma_machine:enigmamachine\|g04_Rotor:rotorR\|g04_Enigma:decoder0 " "Elaborating entity \"g04_Enigma\" for hierarchy \"g04_Enigma_machine:enigmamachine\|g04_Rotor:rotorR\|g04_Enigma:decoder0\"" {  } { { "g04_Rotor.vhd" "decoder0" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Rotor.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556795064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_lr_barrel_shifter g04_Enigma_machine:enigmamachine\|g04_Rotor:rotorR\|g04_lr_barrel_shifter:barrelshifter0 " "Elaborating entity \"g04_lr_barrel_shifter\" for hierarchy \"g04_Enigma_machine:enigmamachine\|g04_Rotor:rotorR\|g04_lr_barrel_shifter:barrelshifter0\"" {  } { { "g04_Rotor.vhd" "barrelshifter0" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Rotor.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556795088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_26_5_encoder g04_Enigma_machine:enigmamachine\|g04_Rotor:rotorR\|g04_26_5_encoder:encoder0 " "Elaborating entity \"g04_26_5_encoder\" for hierarchy \"g04_Enigma_machine:enigmamachine\|g04_Rotor:rotorR\|g04_26_5_encoder:encoder0\"" {  } { { "g04_Rotor.vhd" "encoder0" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Rotor.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556795210 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INDEX g04_26_5_encoder.vhd(23) " "VHDL Process Statement warning at g04_26_5_encoder.vhd(23): inferring latch(es) for signal or variable \"INDEX\", which holds its previous value in one or more paths through the process" {  } { { "g04_26_5_encoder.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_26_5_encoder.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1483556795210 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_Rotor:rotorR|g04_26_5_encoder:encoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INDEX\[0\] g04_26_5_encoder.vhd(23) " "Inferred latch for \"INDEX\[0\]\" at g04_26_5_encoder.vhd(23)" {  } { { "g04_26_5_encoder.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_26_5_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556795214 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_Rotor:rotorR|g04_26_5_encoder:encoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INDEX\[1\] g04_26_5_encoder.vhd(23) " "Inferred latch for \"INDEX\[1\]\" at g04_26_5_encoder.vhd(23)" {  } { { "g04_26_5_encoder.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_26_5_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556795214 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_Rotor:rotorR|g04_26_5_encoder:encoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INDEX\[2\] g04_26_5_encoder.vhd(23) " "Inferred latch for \"INDEX\[2\]\" at g04_26_5_encoder.vhd(23)" {  } { { "g04_26_5_encoder.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_26_5_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556795214 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_Rotor:rotorR|g04_26_5_encoder:encoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INDEX\[3\] g04_26_5_encoder.vhd(23) " "Inferred latch for \"INDEX\[3\]\" at g04_26_5_encoder.vhd(23)" {  } { { "g04_26_5_encoder.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_26_5_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556795214 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_Rotor:rotorR|g04_26_5_encoder:encoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INDEX\[4\] g04_26_5_encoder.vhd(23) " "Inferred latch for \"INDEX\[4\]\" at g04_26_5_encoder.vhd(23)" {  } { { "g04_26_5_encoder.vhd" "" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_26_5_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483556795214 "|g04_Complete_Enigma_FPGA|g04_Enigma_machine:enigmamachine|g04_Rotor:rotorR|g04_26_5_encoder:encoder0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_permutation g04_Enigma_machine:enigmamachine\|g04_Rotor:rotorR\|g04_permutation:permutator " "Elaborating entity \"g04_permutation\" for hierarchy \"g04_Enigma_machine:enigmamachine\|g04_Rotor:rotorR\|g04_permutation:permutator\"" {  } { { "g04_Rotor.vhd" "permutator" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Rotor.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556795256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_reflector g04_Enigma_machine:enigmamachine\|g04_reflector:reflector " "Elaborating entity \"g04_reflector\" for hierarchy \"g04_Enigma_machine:enigmamachine\|g04_reflector:reflector\"" {  } { { "g04_Enigma_machine.vhd" "reflector" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Enigma_machine.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556795444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g04_7_segment_decoder g04_Enigma_machine:enigmamachine\|g04_7_segment_decoder:display " "Elaborating entity \"g04_7_segment_decoder\" for hierarchy \"g04_Enigma_machine:enigmamachine\|g04_7_segment_decoder:display\"" {  } { { "g04_Enigma_machine.vhd" "display" { Text "C:/Users/MalkolmPC/Desktop/323Project/g04_Enigma_machine.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483556795476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483556796142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 14:06:36 2017 " "Processing ended: Wed Jan 04 14:06:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483556796142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483556796142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483556796142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483556796142 ""}
