// Seed: 864775095
module module_0 ();
  wor id_1;
  id_2 :
  assert property (@(posedge (1) << id_1) 1)
  else;
  assign id_1 = id_2;
endmodule
module module_1 ();
  assign id_1 = 1;
  reg id_2, id_3, id_4;
  initial id_2 <= id_4;
  assign id_3 = 1;
  wire id_5;
  module_0();
endmodule
module module_2 (
    input wand id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    input wor id_4
);
  wire id_6;
  module_0();
endmodule
