ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_q7_to_q31.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/SupportFunctions/arm_q7_to_q31.c"
  20              		.section	.text.arm_q7_to_q31,"ax",%progbits
  21              		.align	1
  22              		.global	arm_q7_to_q31
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_q7_to_q31:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Title:        arm_q7_to_q31.c
   4:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Description:  Converts the elements of the Q7 vector to Q31 vector
   5:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
   6:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * $Date:        27. January 2017
   7:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
   9:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** /*
  12:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
  14:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
  16:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * You may obtain a copy of the License at
  19:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
  20:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
  22:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * limitations under the License.
  27:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  */
  28:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  29:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s 			page 2


  30:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  31:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** /**
  32:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * @ingroup groupSupport
  33:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  */
  34:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  35:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** /**
  36:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * @addtogroup q7_to_x
  37:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * @{
  38:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  */
  39:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  40:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** /**
  41:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * @brief Converts the elements of the Q7 vector to Q31 vector.
  42:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * @param[in]       *pSrc points to the Q7 input vector
  43:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * @param[out]      *pDst points to the Q31 output vector
  44:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * @param[in]       blockSize length of the input vector
  45:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * @return none.
  46:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
  47:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * \par Description:
  48:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
  49:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * The equation used for the conversion process is:
  50:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
  51:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * <pre>
  52:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * 	pDst[n] = (q31_t) pSrc[n] << 24;   0 <= n < blockSize.
  53:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * </pre>
  54:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
  55:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  */
  56:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  57:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  58:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** void arm_q7_to_q31(
  59:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   q7_t * pSrc,
  60:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   q31_t * pDst,
  61:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   uint32_t blockSize)
  62:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** {
  30              		.loc 1 62 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 62 1 is_stmt 0 view .LVU1
  36 0000 30B4     		push	{r4, r5}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 4, -8
  40              		.cfi_offset 5, -4
  63:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   q7_t *pIn = pSrc;                              /* Src pointer */
  41              		.loc 1 63 3 is_stmt 1 view .LVU2
  42              	.LVL1:
  64:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   uint32_t blkCnt;                               /* loop counter */
  43              		.loc 1 64 3 view .LVU3
  65:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  66:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #if defined (ARM_MATH_DSP)
  67:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  68:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   q31_t in;
  44              		.loc 1 68 3 view .LVU4
  69:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  70:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
  71:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s 			page 3


  72:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   /*loop Unrolling */
  73:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   blkCnt = blockSize >> 2U;
  45              		.loc 1 73 3 view .LVU5
  46              		.loc 1 73 10 is_stmt 0 view .LVU6
  47 0002 9508     		lsrs	r5, r2, #2
  48              	.LVL2:
  74:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  75:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
  76:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
  77:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   while (blkCnt > 0U)
  49              		.loc 1 77 3 is_stmt 1 view .LVU7
  50              		.loc 1 77 9 is_stmt 0 view .LVU8
  51 0004 15E0     		b	.L2
  52              	.LVL3:
  53              	.L3:
  78:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   {
  79:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* C = (q31_t) A << 24 */
  80:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* convert from q7 to q31 and then store the results in the destination buffer */
  81:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     in = *__SIMD32(pIn)++;
  54              		.loc 1 81 5 is_stmt 1 view .LVU9
  55              		.loc 1 81 8 is_stmt 0 view .LVU10
  56 0006 50F8043B 		ldr	r3, [r0], #4
  57              	.LVL4:
  82:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  83:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #ifndef ARM_MATH_BIG_ENDIAN
  84:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  85:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (__ROR(in, 8)) & 0xFF000000;
  58              		.loc 1 85 5 is_stmt 1 view .LVU11
  59              	.LBB8:
  60              	.LBI8:
  61              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s 			page 4


  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s 			page 5


  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s 			page 6


 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s 			page 7


 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s 			page 8


 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s 			page 9


 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
  62              		.loc 2 346 31 view .LVU12
  63              	.LBB9:
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
  64              		.loc 2 348 3 view .LVU13
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
  65              		.loc 2 349 3 view .LVU14
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
  66              		.loc 2 353 3 view .LVU15
  67              		.loc 2 353 23 is_stmt 0 view .LVU16
  68 000a 4FEA3324 		ror	r4, r3, #8
  69              	.LVL5:
  70              		.loc 2 353 23 view .LVU17
  71              	.LBE9:
  72              	.LBE8:
  73              		.loc 1 85 30 discriminator 1 view .LVU18
  74 000e 04F07F44 		and	r4, r4, #-16777216
  75              		.loc 1 85 13 discriminator 1 view .LVU19
  76 0012 0C60     		str	r4, [r1]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s 			page 10


  86:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (__ROR(in, 16)) & 0xFF000000;
  77              		.loc 1 86 5 is_stmt 1 view .LVU20
  78              	.LVL6:
  79              	.LBB10:
  80              	.LBI10:
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  81              		.loc 2 346 31 view .LVU21
  82              	.LBB11:
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
  83              		.loc 2 348 3 view .LVU22
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
  84              		.loc 2 349 3 view .LVU23
  85              		.loc 2 353 3 view .LVU24
  86              		.loc 2 353 23 is_stmt 0 view .LVU25
  87 0014 4FEA3344 		ror	r4, r3, #16
  88              	.LVL7:
  89              		.loc 2 353 23 view .LVU26
  90              	.LBE11:
  91              	.LBE10:
  92              		.loc 1 86 31 discriminator 1 view .LVU27
  93 0018 04F07F44 		and	r4, r4, #-16777216
  94              		.loc 1 86 13 discriminator 1 view .LVU28
  95 001c 4C60     		str	r4, [r1, #4]
  87:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (__ROR(in, 24)) & 0xFF000000;
  96              		.loc 1 87 5 is_stmt 1 view .LVU29
  97              	.LVL8:
  98              	.LBB12:
  99              	.LBI12:
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 100              		.loc 2 346 31 view .LVU30
 101              	.LBB13:
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 102              		.loc 2 348 3 view .LVU31
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 103              		.loc 2 349 3 view .LVU32
 104              		.loc 2 353 3 view .LVU33
 105              		.loc 2 353 23 is_stmt 0 view .LVU34
 106 001e 4FEA3364 		ror	r4, r3, #24
 107              	.LVL9:
 108              		.loc 2 353 23 view .LVU35
 109              	.LBE13:
 110              	.LBE12:
 111              		.loc 1 87 31 discriminator 1 view .LVU36
 112 0022 04F07F44 		and	r4, r4, #-16777216
 113              		.loc 1 87 13 discriminator 1 view .LVU37
 114 0026 8C60     		str	r4, [r1, #8]
  88:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (in & 0xFF000000);
 115              		.loc 1 88 5 is_stmt 1 view .LVU38
 116              	.LVL10:
 117              		.loc 1 88 19 is_stmt 0 view .LVU39
 118 0028 03F07F43 		and	r3, r3, #-16777216
 119              	.LVL11:
 120              		.loc 1 88 13 view .LVU40
 121 002c CB60     		str	r3, [r1, #12]
  89:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  90:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #else
  91:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s 			page 11


  92:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (in & 0xFF000000);
  93:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (__ROR(in, 24)) & 0xFF000000;
  94:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (__ROR(in, 16)) & 0xFF000000;
  95:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (__ROR(in, 8)) & 0xFF000000;
  96:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  97:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #endif //              #ifndef ARM_MATH_BIG_ENDIAN
  98:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  99:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* Decrement the loop counter */
 100:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     blkCnt--;
 122              		.loc 1 100 5 is_stmt 1 view .LVU41
 123              		.loc 1 100 11 is_stmt 0 view .LVU42
 124 002e 013D     		subs	r5, r5, #1
 125              	.LVL12:
  88:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (in & 0xFF000000);
 126              		.loc 1 88 10 view .LVU43
 127 0030 1031     		adds	r1, r1, #16
 128              	.LVL13:
 129              	.L2:
  77:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   {
 130              		.loc 1 77 17 is_stmt 1 view .LVU44
 131 0032 002D     		cmp	r5, #0
 132 0034 E7D1     		bne	.L3
 101:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   }
 102:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 103:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
 104:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****    ** No loop unrolling is used. */
 105:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   blkCnt = blockSize % 0x4U;
 133              		.loc 1 105 3 view .LVU45
 134              		.loc 1 105 10 is_stmt 0 view .LVU46
 135 0036 02F00302 		and	r2, r2, #3
 136              	.LVL14:
 106:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 107:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #else
 108:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 109:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   /* Run the below code for Cortex-M0 */
 110:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 111:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   /* Loop over blockSize number of values */
 112:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   blkCnt = blockSize;
 113:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 114:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #endif /* #if defined (ARM_MATH_DSP) */
 115:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 116:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   while (blkCnt > 0U)
 137              		.loc 1 116 3 is_stmt 1 view .LVU47
 138              		.loc 1 116 9 is_stmt 0 view .LVU48
 139 003a 05E0     		b	.L4
 140              	.L5:
 117:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   {
 118:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* C = (q31_t) A << 24 */
 119:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* convert from q7 to q31 and then store the results in the destination buffer */
 120:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (q31_t) * pIn++ << 24;
 141              		.loc 1 120 5 is_stmt 1 view .LVU49
 142              	.LVL15:
 143              		.loc 1 120 23 is_stmt 0 view .LVU50
 144 003c 10F9013B 		ldrsb	r3, [r0], #1
 145              	.LVL16:
 146              		.loc 1 120 31 view .LVU51
 147 0040 1B06     		lsls	r3, r3, #24
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s 			page 12


 148              		.loc 1 120 13 view .LVU52
 149 0042 41F8043B 		str	r3, [r1], #4
 150              	.LVL17:
 121:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 122:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* Decrement the loop counter */
 123:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     blkCnt--;
 151              		.loc 1 123 5 is_stmt 1 view .LVU53
 152              		.loc 1 123 11 is_stmt 0 view .LVU54
 153 0046 013A     		subs	r2, r2, #1
 154              	.LVL18:
 155              	.L4:
 116:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   {
 156              		.loc 1 116 17 is_stmt 1 view .LVU55
 157 0048 002A     		cmp	r2, #0
 158 004a F7D1     		bne	.L5
 124:DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   }
 125:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 126:DSP/Source/SupportFunctions/arm_q7_to_q31.c **** }
 159              		.loc 1 126 1 is_stmt 0 view .LVU56
 160 004c 30BC     		pop	{r4, r5}
 161              	.LCFI1:
 162              		.cfi_restore 5
 163              		.cfi_restore 4
 164              		.cfi_def_cfa_offset 0
 165 004e 7047     		bx	lr
 166              		.cfi_endproc
 167              	.LFE139:
 169              		.text
 170              	.Letext0:
 171              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 172              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 173              		.file 5 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 arm_q7_to_q31.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s:21     .text.arm_q7_to_q31:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc5HvA7C.s:27     .text.arm_q7_to_q31:00000000 arm_q7_to_q31

NO UNDEFINED SYMBOLS
