Alexandrov, A., Bratanov, S., Fedorova, J., Levinthal, D., Lopatin, I., and Ryabtsev, D. 2007. Parallelization made easier with Intel performance-tuning utility. Intel Technol. J. 11, 4.
Ricardo Bianchini , Leonidas Kontothanassis, Algorithms for Categorizing Multiprocessor Communication under Invalidate and Update-Based Coherence Protocols, University of Rochester, Rochester, NY, 1995
Bienia, C., Kumar, S., Singh, J., and Li, K. 2008. The PARSEC benchmark suite: Characterization and architectural implications. Tech. rep. TR-811-08, Princeton University.
Mats Brorsson, SM-prof: a tool to visualise and find cache coherence performance bottlenecks in multiprocessor programs, Proceedings of the 1995 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, p.178-187, May 15-19, 1995, Ottawa, Ontario, Canada[doi>10.1145/223587.223607]
Chung, J., Dalton, M., Kannan, H., and Kozyrakis, C. 2008. Thread-Safe dynamic binary translation using transactional memory. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture. 279--289.
Jeffrey Dean , James E. Hicks , Carl A. Waldspurger , William E. Weihl , George Chrysos,ProfileMe: hardware support for instruction-level profiling on out-of-order processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.292-302, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Luiz DeRose , K. Ekanadham , Jeffrey K. Hollingsworth , Simone Sbaraglia, SIGMA: a simulator infrastructure to guide memory analysis, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-13, November 16, 2002, Baltimore, Maryland
Czarek Dubnicki , Thomas J. LeBlanc, Adjustable block size coherent caches, Proceedings of the 19th annual international symposium on Computer architecture, p.170-180, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.139725]
Dubois, M., Skeppstedt, J., Ricciulli, L., Ramamurthy, K., and Stenstrom, P. 1993. The detection and elimination of useless misses in multiprocessors. Tech. rep. CENG 93-02, USC.
Eggers, S. and Jeremiassen, T. 1991. Eliminating false sharing. In Proceedings of the International Conference on Parallel Processing. 377--381.
Foglia, P. 2001. An algorithm for the classification of coherence related overhead in shared-bus shared-memory multiprocessors. IEEE TCCA Newsl. IEEE Computer Society Press, Los Alamitos, CA.
James R. Goodman, Coherency for multiprocessor virtual address caches, Proceedings of the second international conference on Architectual support for programming languages and operating systems, p.72-81, October 1987, Palo Alto, California, USA[doi>10.1145/36206.36186]
Jaehyuk Huh , Jichuan Chang , Doug Burger , Gurindar S. Sohi, Coherence decoupling: making use of incoherence, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024406]
Intel. 2007. Debugging and performance monitoring. In Intel64 and IA-32 Architectures Software Developer s Manual Volume 3B: System Programming Guide, Part 2. Intel.
Jouppi, N. P. et al. 2006. Cacti 4.2. http://quid.hpl.hp.com:9081/cacti/.
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Margaret Martonosi , Anoop Gupta , Thomas Anderson, MemSpy: analyzing memory system bottlenecks in programs, Proceedings of the 1992 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, p.1-12, June 01-05, 1992, Newport, Rhode Island, USA[doi>10.1145/133057.133079]
R. L. Mattson , J. Gecsei , D. R. Slutz , I. L. Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, v.9 n.2, p.78-117, June 1970[doi>10.1147/sj.92.0078]
Hussam Mousa , Chandra Krintz, HPS: Hybrid Profiling Support, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.38-50, September 17-21, 2005[doi>10.1109/PACT.2005.24]
Vijay Nagarajan , Rajiv Gupta, ECMon: exposing cache events for monitoring, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555798]
Priya Nagpurkar , Hussam Mousa , Chandra Krintz , Timothy Sherwood, Efficient remote profiling for resource-constrained devices, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.1, p.35-66, March 2006[doi>10.1145/1132462.1132465]
Renau, J. et al. 2006. SESC. http://sesc.sourceforge.net.
Olatunji Ruwase , Shimin Chen , Phillip B. Gibbons , Todd C. Mowry, Decoupled lifeguards: enabling path optimizations for dynamic correctness checking tools, ACM SIGPLAN Notices, v.45 n.6, June 2010[doi>10.1145/1809028.1806600]
S. Subramanya Sastry , Rastislav Bodík , James E. Smith, Rapid profiling via stratified sampling, Proceedings of the 28th annual international symposium on Computer architecture, p.278-289, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379273]
Seward, J. 2004. Valgrind, An open-source memory debugger for x86-GNU/Linux. http://valgrind.kde.org/.
Torrellas, J., Lam, M. J., and Hennessy, J. L. 1990. Shared data placement optimizations to reduce multiprocessor cache misses. In Proceedings of the International Conference on Parallel Processing. 266--270.
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Li Zhao , Ravi Iyer , Ramesh Illikkal , Jaideep Moses , Srihari Makineni , Don Newell, CacheScouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.339-352, September 15-19, 2007[doi>10.1109/PACT.2007.19]
Craig B. Zilles , Gurindar S. Sohi, A Programmable Co-processor for Profiling, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.241, January 20-24, 2001
