
*** Running vivado
    with args -log full_adder_unit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source full_adder_unit.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source full_adder_unit.tcl -notrace
Command: synth_design -top full_adder_unit -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45925
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2444.027 ; gain = 44.742 ; free physical = 1684 ; free virtual = 10341
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_adder_unit' [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment1-part1-group-7/assignment_1/assignment_1.srcs/sources_1/imports/sources/full_adder_unit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'full_adder_unit' (1#1) [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment1-part1-group-7/assignment_1/assignment_1.srcs/sources_1/imports/sources/full_adder_unit.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2485.965 ; gain = 86.680 ; free physical = 2424 ; free virtual = 11088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2500.809 ; gain = 101.523 ; free physical = 2436 ; free virtual = 11101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2500.809 ; gain = 101.523 ; free physical = 2436 ; free virtual = 11101
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.809 ; gain = 0.000 ; free physical = 2429 ; free virtual = 11094
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment1-part1-group-7/assignment_1/assignment_1.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc]
Finished Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment1-part1-group-7/assignment_1/assignment_1.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment1-part1-group-7/assignment_1/assignment_1.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/full_adder_unit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/full_adder_unit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.559 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11027
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.559 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11027
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2408 ; free virtual = 11089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2407 ; free virtual = 11089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2407 ; free virtual = 11089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2407 ; free virtual = 11091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2402 ; free virtual = 11093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2279 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2279 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2278 ; free virtual = 10970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2259 ; free virtual = 10968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2259 ; free virtual = 10968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2259 ; free virtual = 10968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2259 ; free virtual = 10968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2259 ; free virtual = 10968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2259 ; free virtual = 10968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |IBUF |     3|
|3     |OBUF |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2259 ; free virtual = 10968
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2619.559 ; gain = 101.523 ; free physical = 2316 ; free virtual = 11026
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2619.559 ; gain = 220.273 ; free physical = 2316 ; free virtual = 11026
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.559 ; gain = 0.000 ; free physical = 2395 ; free virtual = 11109
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.512 ; gain = 0.000 ; free physical = 2339 ; free virtual = 11052
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2642.512 ; gain = 243.297 ; free physical = 2475 ; free virtual = 11189
INFO: [Common 17-1381] The checkpoint '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment1-part1-group-7/assignment_1/assignment_1.runs/synth_1/full_adder_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file full_adder_unit_utilization_synth.rpt -pb full_adder_unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  7 11:16:12 2021...
