{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662966800577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662966800583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 02:13:20 2022 " "Processing started: Mon Sep 12 02:13:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662966800583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1662966800583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RXTXUART -c RXTXUART " "Command: quartus_sta RXTXUART -c RXTXUART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1662966800583 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1662966800715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1662966801050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1662966801050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662966801084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662966801084 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RXTXUART.sdc " "Synopsys Design Constraints File file not found: 'RXTXUART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1662966801268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1662966801269 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662966801270 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out " "create_clock -period 1.000 -name RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662966801270 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out " "create_clock -period 1.000 -name RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662966801270 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662966801270 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1662966801271 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662966801272 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1662966801272 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1662966801280 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1662966801284 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662966801285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.832 " "Worst-case setup slack is -5.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.832            -313.852 Clk  " "   -5.832            -313.852 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.515            -110.338 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out  " "   -3.515            -110.338 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.726              -2.301 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out  " "   -0.726              -2.301 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662966801287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.336 " "Worst-case hold slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 Clk  " "    0.336               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out  " "    0.340               0.000 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out  " "    0.645               0.000 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662966801290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662966801293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662966801296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -160.136 Clk  " "   -3.000            -160.136 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -46.299 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out  " "   -1.403             -46.299 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out  " "   -1.403              -7.015 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662966801298 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662966801306 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662966801306 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1662966801309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1662966801327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1662966801707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662966801755 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662966801760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.293 " "Worst-case setup slack is -5.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.293            -279.789 Clk  " "   -5.293            -279.789 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.197            -100.205 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out  " "   -3.197            -100.205 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596              -1.666 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out  " "   -0.596              -1.666 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662966801762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 Clk  " "    0.305               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out  " "    0.305               0.000 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out  " "    0.597               0.000 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662966801765 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662966801769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662966801770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -160.136 Clk  " "   -3.000            -160.136 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -46.299 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out  " "   -1.403             -46.299 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out  " "   -1.403              -7.015 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662966801775 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662966801783 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662966801783 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1662966801786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662966801923 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662966801924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.990 " "Worst-case setup slack is -1.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.990             -76.354 Clk  " "   -1.990             -76.354 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897             -27.209 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out  " "   -0.897             -27.209 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out  " "    0.290               0.000 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662966801925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.055 " "Worst-case hold slack is 0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 Clk  " "    0.055               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out  " "    0.147               0.000 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out  " "    0.250               0.000 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662966801930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662966801932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662966801937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -118.066 Clk  " "   -3.000            -118.066 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out  " "   -1.000             -33.000 RXTXUART:M2\|RxUart:RX\|UARTClock:RxClock\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out  " "   -1.000              -5.000 RXTXUART:M1\|TxUART:TX\|UARTClock:ClockTx\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662966801938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662966801938 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1662966801945 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662966801945 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662966802513 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662966802514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662966802549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 02:13:22 2022 " "Processing ended: Mon Sep 12 02:13:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662966802549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662966802549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662966802549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1662966802549 ""}
