
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001307                       # Number of seconds simulated
sim_ticks                                  1306651760                       # Number of ticks simulated
final_tick                                 1306651760                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 232705                       # Simulator instruction rate (inst/s)
host_op_rate                                   232704                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              118509038                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694956                       # Number of bytes of host memory used
host_seconds                                    11.03                       # Real time elapsed on the host
sim_insts                                     2565739                       # Number of instructions simulated
sim_ops                                       2565739                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        122752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         14784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          6208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             618112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       122752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        14784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        153024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        70208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           70208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data            103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             97                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1097                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1097                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         93943929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        289472690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         11314415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          4506174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           734702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4457194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           587762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          3575551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            97960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4261273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst            97960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          3918412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           391841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5142916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           685722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4163313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           146940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4212293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           832663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4163313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          1518385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          5044956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          1077563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4751075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          1616345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4995975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          3036769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4212293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           391841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4212293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           636742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4849035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             473050295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     93943929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     11314415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       734702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       587762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        97960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst        97960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       391841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       685722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       146940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       832663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      1518385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      1077563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      1616345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      3036769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       391841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       636742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        117111540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        53731225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             53731225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        53731225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        93943929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       289472690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        11314415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         4506174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          734702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4457194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          587762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         3575551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           97960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4261273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst           97960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         3918412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          391841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5142916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          685722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4163313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          146940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4212293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          832663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4163313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         1518385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         5044956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         1077563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4751075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         1616345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4995975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         3036769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4212293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          391841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4212293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          636742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4849035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            526781520                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132435                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73726                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5659                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              88686                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66335                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           74.797601                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26453                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               84                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3643                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2880                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            763                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          251                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1180                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     180884                       # DTB read hits
system.cpu00.dtb.read_misses                      625                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 181509                       # DTB read accesses
system.cpu00.dtb.write_hits                    127938                       # DTB write hits
system.cpu00.dtb.write_misses                    1073                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                129011                       # DTB write accesses
system.cpu00.dtb.data_hits                     308822                       # DTB hits
system.cpu00.dtb.data_misses                     1698                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 310520                       # DTB accesses
system.cpu00.itb.fetch_hits                    148993                       # ITB hits
system.cpu00.itb.fetch_misses                     156                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149149                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2820                       # Number of system calls
system.cpu00.numCycles                        1015128                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            81990                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1188760                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132435                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95668                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      716643                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12684                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                431                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6108                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          584                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  148993                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2576                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           812098                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.463813                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.728476                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 594637     73.22%     73.22% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16337      2.01%     75.23% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17327      2.13%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16949      2.09%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37930      4.67%     84.13% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15772      1.94%     86.07% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18763      2.31%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11300      1.39%     89.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83083     10.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             812098                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.130461                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.171044                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  89013                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              555613                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129774                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33090                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4608                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26508                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1782                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1124922                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7287                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4608                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 104862                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 90370                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       217851                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147181                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              247226                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1105690                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2710                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22078                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2194                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               212479                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757923                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1368922                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1210822                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155813                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668798                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  89125                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4020                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1653                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  148131                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179592                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135252                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32097                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12354                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   968572                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2721                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  952447                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1562                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        101458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        50025                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          348                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       812098                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.172823                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.941050                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            514884     63.40%     63.40% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             73273      9.02%     72.42% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60242      7.42%     79.84% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45095      5.55%     85.40% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43459      5.35%     90.75% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28622      3.52%     94.27% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             27091      3.34%     97.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11543      1.42%     99.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7889      0.97%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        812098                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4990     16.16%     16.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.27%     29.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  81      0.26%     29.69% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.69% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.69% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5887     19.07%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9655     31.27%     80.03% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6167     19.97%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              551559     57.91%     57.91% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12789      1.34%     59.25% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.25% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35723      3.75%     63.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37112      3.90%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.90% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             184770     19.40%     86.30% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130470     13.70%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               952447                       # Type of FU issued
system.cpu00.iq.rate                         0.938253                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30877                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032419                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2506153                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          949863                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       814364                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243278                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123304                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116951                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               858372                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                124952                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21158                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18636                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15731                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          207                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         9601                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4608                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22094                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               61102                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1078844                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1555                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179592                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135252                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1561                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  105                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               60901                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1575                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3120                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4695                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              944803                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              181530                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7644                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107551                       # number of nop insts executed
system.cpu00.iew.exec_refs                     310550                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110503                       # Number of branches executed
system.cpu00.iew.exec_stores                   129020                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.930723                       # Inst execution rate
system.cpu00.iew.wb_sent                       934925                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      931315                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  546076                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777937                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.917436                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701954                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        105662                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2373                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3925                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       795576                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.217289                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.310854                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       547232     68.78%     68.78% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51422      6.46%     75.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51285      6.45%     81.69% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30250      3.80%     85.50% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35475      4.46%     89.96% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8826      1.11%     91.06% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12965      1.63%     92.69% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5084      0.64%     93.33% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53037      6.67%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       795576                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968446                       # Number of instructions committed
system.cpu00.commit.committedOps               968446                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280477                       # Number of memory references committed
system.cpu00.commit.loads                      160956                       # Number of loads committed
system.cpu00.commit.membars                      1035                       # Number of memory barriers committed
system.cpu00.commit.branches                   100095                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  791963                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22220                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98612     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503195     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        161991     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119522     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968446                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53037                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1812669                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2164850                       # The number of ROB writes
system.cpu00.timesIdled                          1435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        203030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      92205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869834                       # Number of Instructions Simulated
system.cpu00.committedOps                      869834                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.167036                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.167036                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.856871                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.856871                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1141254                       # number of integer regfile reads
system.cpu00.int_regfile_writes                613123                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151789                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102907                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  5002                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2250                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           12009                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         123.791855                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            228623                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           12136                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           18.838415                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        90049340                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   123.791855                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.967124                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.967124                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          555140                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         555140                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       141812                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        141812                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        84632                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        84632                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          933                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          933                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1099                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1099                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       226444                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         226444                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       226444                       # number of overall hits
system.cpu00.dcache.overall_hits::total        226444                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8859                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8859                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        33767                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33767                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          254                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          254                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           23                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        42626                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        42626                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        42626                       # number of overall misses
system.cpu00.dcache.overall_misses::total        42626                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    407379660                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    407379660                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5416601944                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5416601944                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2676240                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2676240                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       479080                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       479080                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5823981604                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5823981604                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5823981604                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5823981604                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150671                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150671                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118399                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118399                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       269070                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       269070                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       269070                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       269070                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.058797                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.058797                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.285197                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.285197                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.213985                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.213985                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.020499                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.020499                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.158420                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.158420                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.158420                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.158420                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 45984.835760                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 45984.835760                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 160411.109782                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 160411.109782                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 10536.377953                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 10536.377953                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 20829.565217                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 20829.565217                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 136629.794116                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 136629.794116                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 136629.794116                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 136629.794116                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       156195                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2795                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    55.883721                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8922                       # number of writebacks
system.cpu00.dcache.writebacks::total            8922                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3020                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3020                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        27260                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        27260                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        30280                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        30280                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        30280                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        30280                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5839                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5839                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6507                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6507                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          117                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          117                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           23                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        12346                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        12346                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        12346                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        12346                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    236948720                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    236948720                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1146283763                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1146283763                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1116280                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1116280                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       451940                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       451940                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1383232483                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1383232483                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1383232483                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1383232483                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.038753                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.038753                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.054958                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.054958                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.098568                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.098568                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.020499                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.020499                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.045884                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.045884                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.045884                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.045884                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 40580.359651                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 40580.359651                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 176161.635623                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 176161.635623                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  9540.854701                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9540.854701                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 19649.565217                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 19649.565217                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 112038.918111                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 112038.918111                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 112038.918111                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 112038.918111                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7399                       # number of replacements
system.cpu00.icache.tags.tagsinuse         472.462542                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140028                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7911                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.700417                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       788806400                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   472.462542                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.922778                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.922778                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305881                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305881                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140028                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140028                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140028                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140028                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140028                       # number of overall hits
system.cpu00.icache.overall_hits::total        140028                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8957                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8957                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8957                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8957                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8957                       # number of overall misses
system.cpu00.icache.overall_misses::total         8957                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    671755107                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    671755107                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    671755107                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    671755107                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    671755107                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    671755107                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148985                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148985                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148985                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148985                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148985                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148985                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.060120                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.060120                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.060120                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.060120                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.060120                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.060120                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 74997.779055                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 74997.779055                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 74997.779055                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 74997.779055                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 74997.779055                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 74997.779055                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1138                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              24                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    47.416667                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7399                       # number of writebacks
system.cpu00.icache.writebacks::total            7399                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1046                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1046                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1046                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1046                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1046                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1046                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7911                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7911                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7911                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7911                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7911                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7911                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    486737007                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    486737007                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    486737007                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    486737007                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    486737007                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    486737007                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.053099                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.053099                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.053099                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.053099                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.053099                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.053099                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 61526.609405                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 61526.609405                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 61526.609405                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 61526.609405                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 61526.609405                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 61526.609405                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 24841                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           20615                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             904                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              18036                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 12596                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           69.838102                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  1897                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      21111                       # DTB read hits
system.cpu01.dtb.read_misses                      360                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  21471                       # DTB read accesses
system.cpu01.dtb.write_hits                      6948                       # DTB write hits
system.cpu01.dtb.write_misses                      28                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  6976                       # DTB write accesses
system.cpu01.dtb.data_hits                      28059                       # DTB hits
system.cpu01.dtb.data_misses                      388                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  28447                       # DTB accesses
system.cpu01.itb.fetch_hits                     21252                       # ITB hits
system.cpu01.itb.fetch_misses                      61                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 21313                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                          95758                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             9905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       148537                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     24841                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            14494                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       52679                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2017                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 87                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1966                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   21252                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 450                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            65752                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.259049                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.957827                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  36854     56.05%     56.05% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1168      1.78%     57.83% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   2187      3.33%     61.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   4817      7.33%     68.48% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   6637     10.09%     78.57% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    616      0.94%     79.51% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   3339      5.08%     84.59% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   2190      3.33%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   7944     12.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              65752                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.259414                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.551171                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  11745                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               29388                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   21871                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2061                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  677                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               1886                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 339                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               138133                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1295                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  677                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  12968                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  6210                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        20317                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   22639                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                2931                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               135352                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 270                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  411                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1030                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  193                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands             91585                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              170218                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         157367                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12845                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               77446                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  14139                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              543                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          524                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    7821                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              21483                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              7881                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            2613                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2710                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   118003                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               937                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  115594                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             310                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         15135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined         7676                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           77                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        65752                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.758030                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.298536                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             35313     53.71%     53.71% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              4138      6.29%     60.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              5107      7.77%     67.77% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              5704      8.68%     76.44% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              3890      5.92%     82.36% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              3396      5.16%     87.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              6565      9.98%     97.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7               912      1.39%     98.89% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               727      1.11%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         65752                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1035     24.53%     24.53% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  64      1.52%     26.04% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     26.04% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     26.04% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                344      8.15%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     34.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1901     45.05%     79.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 876     20.76%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               81243     70.28%     70.29% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                218      0.19%     70.48% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     70.48% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2947      2.55%     73.02% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     73.02% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     73.02% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1929      1.67%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.69% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              22114     19.13%     93.82% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              7139      6.18%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               115594                       # Type of FU issued
system.cpu01.iq.rate                         1.207147                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4220                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.036507                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           277623                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          120448                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       102562                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23847                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13648                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10417                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               107538                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12272                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            244                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         2389                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         1378                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          778                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  677                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  2154                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 962                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            131728                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             144                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               21483                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               7881                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              515                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 932                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          153                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          516                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                669                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              114556                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               21471                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1038                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       12788                       # number of nop insts executed
system.cpu01.iew.exec_refs                      28447                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  21656                       # Number of branches executed
system.cpu01.iew.exec_stores                     6976                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.196307                       # Inst execution rate
system.cpu01.iew.wb_sent                       113606                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      112979                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   63475                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   78723                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.179839                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.806308                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         15734                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           860                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             573                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        63357                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.826854                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.695048                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        35738     56.41%     56.41% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         6965     10.99%     67.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3118      4.92%     72.32% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1659      2.62%     74.94% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         3348      5.28%     80.22% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         3545      5.60%     85.82% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          714      1.13%     86.95% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         3995      6.31%     93.25% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         4275      6.75%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        63357                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             115744                       # Number of instructions committed
system.cpu01.commit.committedOps               115744                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        25597                       # Number of memory references committed
system.cpu01.commit.loads                       19094                       # Number of loads committed
system.cpu01.commit.membars                       394                       # Number of memory barriers committed
system.cpu01.commit.branches                    19980                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   98369                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1400                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        11943     10.32%     10.32% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          72854     62.94%     73.26% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           155      0.13%     73.40% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     73.40% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.49%     75.88% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.88% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.88% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.66%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         19488     16.84%     94.38% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         6506      5.62%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          115744                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                4275                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     189468                       # The number of ROB reads
system.cpu01.rob.rob_writes                    265337                       # The number of ROB writes
system.cpu01.timesIdled                           266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         30006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     963052                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    103805                       # Number of Instructions Simulated
system.cpu01.committedOps                      103805                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.922480                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.922480                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.084035                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.084035                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 149053                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 77663                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11151                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8193                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   298                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   92                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             401                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          35.292732                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             24393                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             511                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           47.735812                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    35.292732                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.275724                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.275724                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           53993                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          53993                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        18712                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         18712                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         5379                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         5379                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           40                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           22                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        24091                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          24091                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        24091                       # number of overall hits
system.cpu01.dcache.overall_hits::total         24091                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         1409                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1409                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1084                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1084                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           16                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           17                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2493                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2493                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2493                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2493                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     92114340                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     92114340                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     78084084                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     78084084                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       300900                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       300900                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       184080                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       184080                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        48380                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        48380                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    170198424                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    170198424                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    170198424                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    170198424                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        20121                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        20121                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         6463                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         6463                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           39                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           39                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        26584                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        26584                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        26584                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        26584                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.070026                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.070026                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.167724                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.167724                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.435897                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.435897                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.093778                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.093778                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.093778                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.093778                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 65375.684883                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 65375.684883                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 72033.287823                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 72033.287823                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 18806.250000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 18806.250000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 10828.235294                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 10828.235294                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 68270.527076                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 68270.527076                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 68270.527076                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 68270.527076                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2063                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs              96                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    21.489583                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu01.dcache.writebacks::total             225                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data          913                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total          913                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          649                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          649                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            6                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1562                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1562                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1562                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1562                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          496                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          496                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          435                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          435                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           10                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           17                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          931                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          931                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          931                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          931                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     27806700                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     27806700                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     24054288                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     24054288                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        53100                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        53100                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       165200                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       165200                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        47200                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        47200                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     51860988                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     51860988                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     51860988                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     51860988                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.024651                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.024651                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.067306                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.067306                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.178571                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.178571                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.435897                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.435897                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.035021                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.035021                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.035021                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.035021                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 56061.895161                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 56061.895161                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 55297.213793                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 55297.213793                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         5310                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5310                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  9717.647059                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  9717.647059                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 55704.605800                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 55704.605800                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 55704.605800                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 55704.605800                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             269                       # number of replacements
system.cpu01.icache.tags.tagsinuse         123.789832                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             20325                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             728                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           27.918956                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   123.789832                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.241777                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.241777                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           43220                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          43220                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        20325                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         20325                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        20325                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          20325                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        20325                       # number of overall hits
system.cpu01.icache.overall_hits::total         20325                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          921                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          921                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          921                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          921                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          921                       # number of overall misses
system.cpu01.icache.overall_misses::total          921                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     97138776                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     97138776                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     97138776                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     97138776                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     97138776                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     97138776                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        21246                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        21246                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        21246                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        21246                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        21246                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        21246                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.043349                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.043349                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.043349                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.043349                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.043349                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.043349                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 105470.983713                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 105470.983713                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 105470.983713                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 105470.983713                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 105470.983713                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 105470.983713                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          269                       # number of writebacks
system.cpu01.icache.writebacks::total             269                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          193                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          193                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          193                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          728                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          728                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          728                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          728                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          728                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          728                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     67979796                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     67979796                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     67979796                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     67979796                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     67979796                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     67979796                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.034265                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.034265                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.034265                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.034265                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.034265                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.034265                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 93378.840659                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 93378.840659                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 93378.840659                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 93378.840659                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 93378.840659                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 93378.840659                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 47319                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           34715                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1710                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              31195                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 24411                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           78.252925                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  5624                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           141                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits               25                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            116                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      40044                       # DTB read hits
system.cpu02.dtb.read_misses                      452                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  40496                       # DTB read accesses
system.cpu02.dtb.write_hits                     13757                       # DTB write hits
system.cpu02.dtb.write_misses                      35                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                 13792                       # DTB write accesses
system.cpu02.dtb.data_hits                      53801                       # DTB hits
system.cpu02.dtb.data_misses                      487                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  54288                       # DTB accesses
system.cpu02.itb.fetch_hits                     42775                       # ITB hits
system.cpu02.itb.fetch_misses                      74                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 42849                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         153452                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            11147                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       271675                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     47319                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            30060                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       83228                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  3765                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                187                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        48006                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2082                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   42775                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 602                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           146573                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.853513                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.760748                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  91830     62.65%     62.65% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   2838      1.94%     64.59% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   4757      3.25%     67.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   7913      5.40%     73.23% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  13615      9.29%     82.52% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   2137      1.46%     83.98% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   7400      5.05%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   2625      1.79%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  13458      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             146573                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.308364                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.770423                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  13999                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               37277                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   42775                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                3228                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1288                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               6066                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 612                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               250610                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2693                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1288                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  16169                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  9139                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        24422                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   43718                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                3831                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               244076                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 305                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  565                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1486                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  366                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            160365                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              288999                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         276088                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12904                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps              129149                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  31216                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              812                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          795                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   11149                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              41769                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             16290                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            4918                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           3498                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   207727                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              1528                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  199908                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             481                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         35626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        17994                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          334                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       146573                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.363880                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.128938                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             91893     62.69%     62.69% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              8009      5.46%     68.16% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             10763      7.34%     75.50% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             10202      6.96%     82.46% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              6956      4.75%     87.21% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              5909      4.03%     91.24% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              9098      6.21%     97.45% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              2134      1.46%     98.90% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              1609      1.10%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        146573                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1394     24.79%     24.79% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     24.79% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  76      1.35%     26.14% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     26.14% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     26.14% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                317      5.64%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     31.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 2326     41.36%     73.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                1511     26.87%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              138949     69.51%     69.51% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                174      0.09%     69.60% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.60% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2941      1.47%     71.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     71.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     71.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1930      0.97%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.03% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              41565     20.79%     92.82% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             14345      7.18%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               199908                       # Type of FU issued
system.cpu02.iq.rate                         1.302740                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      5624                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.028133                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           528692                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          231245                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       184848                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23802                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13696                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10424                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               193282                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12246                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           1974                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         6345                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         4544                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          827                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1288                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  4359                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1494                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            236146                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             387                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               41769                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              16290                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              757                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   45                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1440                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          418                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          910                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1328                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              197594                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               40496                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2314                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       26891                       # number of nop insts executed
system.cpu02.iew.exec_refs                      54288                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  39786                       # Number of branches executed
system.cpu02.iew.exec_stores                    13792                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.287660                       # Inst execution rate
system.cpu02.iew.wb_sent                       196330                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      195272                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  109480                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  135494                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.272528                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.808006                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         37666                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls          1194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            1116                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        93110                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.113178                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.907136                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        48441     52.03%     52.03% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        10868     11.67%     63.70% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         5405      5.80%     69.50% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         2700      2.90%     72.40% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         3803      4.08%     76.49% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         5385      5.78%     82.27% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         1116      1.20%     83.47% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         4989      5.36%     88.83% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        10403     11.17%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        93110                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             196758                       # Number of instructions committed
system.cpu02.commit.committedOps               196758                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        47170                       # Number of memory references committed
system.cpu02.commit.loads                       35424                       # Number of loads committed
system.cpu02.commit.membars                       594                       # Number of memory barriers committed
system.cpu02.commit.branches                    35732                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  168014                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               4116                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        23133     11.76%     11.76% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         120924     61.46%     73.22% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.06%     73.27% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     73.27% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      1.46%     74.74% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     74.74% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     74.74% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      0.98%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         36018     18.31%     94.02% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite        11770      5.98%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          196758                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               10403                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     315610                       # The number of ROB reads
system.cpu02.rob.rob_writes                    474305                       # The number of ROB writes
system.cpu02.timesIdled                           134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          6879                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     953880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    173629                       # Number of Instructions Simulated
system.cpu02.committedOps                      173629                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.883792                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.883792                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.131487                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.131487                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 251353                       # number of integer regfile reads
system.cpu02.int_regfile_writes                138864                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11171                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8181                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  1423                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  614                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements            1161                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          32.849932                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             44245                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1271                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           34.811172                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    32.849932                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.256640                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.256640                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           99981                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          99981                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        34099                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         34099                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        10272                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        10272                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data          237                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          237                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data          193                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          193                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        44371                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          44371                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        44371                       # number of overall hits
system.cpu02.dcache.overall_hits::total         44371                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2906                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2906                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         1188                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         1188                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           87                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           87                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           93                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           93                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         4094                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         4094                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         4094                       # number of overall misses
system.cpu02.dcache.overall_misses::total         4094                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    101011540                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    101011540                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     85076764                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     85076764                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data      1018340                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total      1018340                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data      1001820                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total      1001820                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        64900                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        64900                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    186088304                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    186088304                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    186088304                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    186088304                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        37005                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        37005                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data        11460                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total        11460                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data          286                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          286                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        48465                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        48465                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        48465                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        48465                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.078530                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.078530                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.103665                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.103665                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.268519                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.268519                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.325175                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.325175                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.084473                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.084473                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.084473                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.084473                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 34759.649002                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 34759.649002                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 71613.437710                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 71613.437710                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 11705.057471                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 11705.057471                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 10772.258065                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 10772.258065                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 45453.909135                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 45453.909135                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 45453.909135                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 45453.909135                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2083                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             106                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    19.650943                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          410                       # number of writebacks
system.cpu02.dcache.writebacks::total             410                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1327                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1327                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          638                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          638                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           12                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1965                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1965                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1965                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1965                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1579                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1579                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          550                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          550                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           75                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           92                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           92                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         2129                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         2129                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         2129                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         2129                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     36504480                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     36504480                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     24969969                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     24969969                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       669060                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       669060                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       895620                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       895620                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        62540                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        62540                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     61474449                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     61474449                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     61474449                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     61474449                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.042670                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.042670                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.047993                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.047993                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.231481                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.231481                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.321678                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.321678                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.043929                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.043929                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.043929                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.043929                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 23118.733376                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 23118.733376                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 45399.943636                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 45399.943636                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  8920.800000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8920.800000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         9735                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         9735                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 28874.799906                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 28874.799906                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 28874.799906                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 28874.799906                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             761                       # number of replacements
system.cpu02.icache.tags.tagsinuse         122.488728                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             41346                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1248                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           33.129808                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   122.488728                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.239236                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.239236                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           86790                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          86790                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        41346                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         41346                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        41346                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          41346                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        41346                       # number of overall hits
system.cpu02.icache.overall_hits::total         41346                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1425                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1425                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1425                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1425                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1425                       # number of overall misses
system.cpu02.icache.overall_misses::total         1425                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     36985920                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     36985920                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     36985920                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     36985920                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     36985920                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     36985920                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        42771                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        42771                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        42771                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        42771                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        42771                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        42771                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.033317                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.033317                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.033317                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.033317                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.033317                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.033317                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 25955.031579                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 25955.031579                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 25955.031579                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 25955.031579                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 25955.031579                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 25955.031579                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    20.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          761                       # number of writebacks
system.cpu02.icache.writebacks::total             761                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          177                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          177                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          177                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         1248                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         1248                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         1248                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         1248                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         1248                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         1248                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     30028640                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     30028640                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     30028640                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     30028640                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     30028640                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     30028640                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.029179                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.029179                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.029179                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.029179                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.029179                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.029179                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 24061.410256                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 24061.410256                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 24061.410256                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 24061.410256                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 24061.410256                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 24061.410256                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  7099                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            5607                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             655                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               5746                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  1894                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           32.962061                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   563                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                       6027                       # DTB read hits
system.cpu03.dtb.read_misses                      310                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                   6337                       # DTB read accesses
system.cpu03.dtb.write_hits                      3208                       # DTB write hits
system.cpu03.dtb.write_misses                      26                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  3234                       # DTB write accesses
system.cpu03.dtb.data_hits                       9235                       # DTB hits
system.cpu03.dtb.data_misses                      336                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                   9571                       # DTB accesses
system.cpu03.itb.fetch_hits                      5886                       # ITB hits
system.cpu03.itb.fetch_misses                      72                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                  5958                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          81616                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             4640                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        54881                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      7099                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             2457                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       18762                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1469                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        47529                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         1969                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    5886                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 267                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            73819                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.743454                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.162214                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  64712     87.66%     87.66% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    529      0.72%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    628      0.85%     89.23% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    756      1.02%     90.25% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   1150      1.56%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    311      0.42%     92.23% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    423      0.57%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    345      0.47%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   4965      6.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              73819                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.086980                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.672429                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   6799                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               11887                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    5972                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1127                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  505                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                602                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 236                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                47227                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 961                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  505                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   7444                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  6110                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         3751                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    6401                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                2079                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                45285                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 260                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  443                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1084                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  129                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             33501                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups               64713                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          51860                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12849                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               22145                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  11356                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              101                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    3961                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               6160                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              3962                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             252                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            110                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    40771                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   38478                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             256                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         12094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         6086                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        73819                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.521248                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.575949                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             64360     87.19%     87.19% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1707      2.31%     89.50% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              1300      1.76%     91.26% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              1020      1.38%     92.64% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              1308      1.77%     94.41% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5               915      1.24%     95.65% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              1823      2.47%     98.12% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               722      0.98%     99.10% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               664      0.90%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         73819                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   960     49.77%     49.77% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     49.77% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     49.77% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  85      4.41%     54.17% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     54.17% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     54.17% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                355     18.40%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     72.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  413     21.41%     93.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 116      6.01%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               23502     61.08%     61.09% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                183      0.48%     61.57% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     61.57% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2938      7.64%     69.20% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     69.20% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     69.20% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1929      5.01%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               6578     17.10%     91.31% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              3344      8.69%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                38478                       # Type of FU issued
system.cpu03.iq.rate                         0.471452                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      1929                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.050133                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           129050                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           39404                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        25770                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23910                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13578                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10407                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                28097                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12306                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            202                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1729                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1152                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          793                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  505                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1747                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1425                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             42336                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             153                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                6160                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               3962                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1402                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          112                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          398                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                510                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               37598                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                6337                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             880                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        1467                       # number of nop insts executed
system.cpu03.iew.exec_refs                       9571                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   4877                       # Number of branches executed
system.cpu03.iew.exec_stores                     3234                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.460669                       # Inst execution rate
system.cpu03.iew.wb_sent                        36694                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       36177                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   21409                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   30438                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.443259                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.703364                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         12283                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             426                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        24417                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.214809                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.519829                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        18226     74.64%     74.64% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1          898      3.68%     78.32% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1130      4.63%     82.95% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          599      2.45%     85.40% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          620      2.54%     87.94% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5          230      0.94%     88.88% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          207      0.85%     89.73% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          221      0.91%     90.64% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         2286      9.36%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        24417                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              29662                       # Number of instructions committed
system.cpu03.commit.committedOps                29662                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         7241                       # Number of memory references committed
system.cpu03.commit.loads                        4431                       # Number of loads committed
system.cpu03.commit.membars                        16                       # Number of memory barriers committed
system.cpu03.commit.branches                     3508                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   24128                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                216                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          891      3.00%      3.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          16603     55.97%     58.98% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           113      0.38%     59.36% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     59.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      9.70%     69.06% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     69.06% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     69.06% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      6.47%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4447     14.99%     90.53% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2810      9.47%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           29662                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                2286                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      63244                       # The number of ROB reads
system.cpu03.rob.rob_writes                     85752                       # The number of ROB writes
system.cpu03.timesIdled                           110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          7797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    1025716                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     28775                       # Number of Instructions Simulated
system.cpu03.committedOps                       28775                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.836351                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.836351                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.352566                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.352566                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  44103                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 20052                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11147                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8160                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   107                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             321                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          30.468981                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              6117                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             423                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           14.460993                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    30.468981                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.238039                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.238039                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          102                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           16326                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          16326                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         3842                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3842                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         2288                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2288                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           23                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           13                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data         6130                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           6130                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         6130                       # number of overall hits
system.cpu03.dcache.overall_hits::total          6130                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1252                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1252                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          501                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          501                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            3                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            8                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         1753                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         1753                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         1753                       # number of overall misses
system.cpu03.dcache.overall_misses::total         1753                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     90305400                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     90305400                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     63955939                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     63955939                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       155760                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       155760                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        79060                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        79060                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        12980                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        12980                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    154261339                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    154261339                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    154261339                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    154261339                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         5094                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5094                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         2789                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2789                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         7883                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7883                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         7883                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7883                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.245779                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.245779                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.179634                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.179634                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.380952                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.380952                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.222377                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.222377                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.222377                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.222377                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 72128.913738                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 72128.913738                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 127656.564870                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 127656.564870                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data        51920                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total        51920                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  9882.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  9882.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 87998.482031                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 87998.482031                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 87998.482031                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 87998.482031                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2122                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              99                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    21.434343                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          191                       # number of writebacks
system.cpu03.dcache.writebacks::total             191                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          887                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          887                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          381                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          381                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1268                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1268                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1268                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1268                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          365                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          365                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          120                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            8                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          485                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          485                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     24811860                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     24811860                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     15965387                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     15965387                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        70800                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        70800                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        11800                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        11800                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     40777247                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     40777247                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     40777247                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     40777247                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.071653                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.071653                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.043026                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.043026                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.380952                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.380952                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.061525                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.061525                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.061525                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.061525                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 67977.698630                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 67977.698630                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 133044.891667                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 133044.891667                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         8850                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         8850                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 84076.797938                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 84076.797938                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 84076.797938                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 84076.797938                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              78                       # number of replacements
system.cpu03.icache.tags.tagsinuse         105.923931                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              5341                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             468                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           11.412393                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   105.923931                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.206883                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.206883                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           12232                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          12232                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         5341                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          5341                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         5341                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           5341                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         5341                       # number of overall hits
system.cpu03.icache.overall_hits::total          5341                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          541                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          541                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          541                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          541                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          541                       # number of overall misses
system.cpu03.icache.overall_misses::total          541                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     25866780                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     25866780                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     25866780                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     25866780                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     25866780                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     25866780                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         5882                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         5882                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         5882                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         5882                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         5882                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         5882                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.091976                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.091976                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.091976                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.091976                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.091976                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.091976                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 47812.902033                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 47812.902033                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 47812.902033                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 47812.902033                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 47812.902033                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 47812.902033                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           78                       # number of writebacks
system.cpu03.icache.writebacks::total              78                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           73                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           73                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           73                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          468                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          468                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          468                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          468                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          468                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          468                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     20550880                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     20550880                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     20550880                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     20550880                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     20550880                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     20550880                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.079565                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.079565                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.079565                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.079565                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.079565                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.079565                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 43912.136752                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 43912.136752                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 43912.136752                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 43912.136752                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 43912.136752                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 43912.136752                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  7090                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5635                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             620                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               5752                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  1911                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           33.223227                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   555                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            71                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             71                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                       6084                       # DTB read hits
system.cpu04.dtb.read_misses                      307                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                   6391                       # DTB read accesses
system.cpu04.dtb.write_hits                      3167                       # DTB write hits
system.cpu04.dtb.write_misses                      25                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3192                       # DTB write accesses
system.cpu04.dtb.data_hits                       9251                       # DTB hits
system.cpu04.dtb.data_misses                      332                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                   9583                       # DTB accesses
system.cpu04.itb.fetch_hits                      5842                       # ITB hits
system.cpu04.itb.fetch_misses                      71                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                  5913                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          80601                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             4153                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        54709                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      7090                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             2466                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       19820                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1397                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        47227                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2080                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    5842                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 247                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            74018                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.739131                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.155135                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  64916     87.70%     87.70% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    545      0.74%     88.44% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    628      0.85%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    757      1.02%     90.31% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1134      1.53%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    326      0.44%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    430      0.58%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    365      0.49%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   4917      6.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              74018                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.087964                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.678763                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   6271                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               12997                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    5892                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1149                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  482                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                581                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 224                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                46931                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 922                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  482                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   6949                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  6574                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         4471                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    6288                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2027                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                45029                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 270                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  784                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  966                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   73                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             33345                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups               64431                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          51800                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12627                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11259                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               96                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4394                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6077                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              3902                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             263                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            134                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    40574                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                96                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   38468                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             260                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         11983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         5908                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        74018                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.519711                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.569429                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             64483     87.12%     87.12% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1720      2.32%     89.44% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1358      1.83%     91.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              1074      1.45%     92.73% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1333      1.80%     94.53% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               857      1.16%     95.69% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              1823      2.46%     98.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               705      0.95%     99.10% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               665      0.90%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         74018                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   985     49.57%     49.57% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     49.57% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     49.57% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  74      3.72%     53.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     53.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     53.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                360     18.12%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     71.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  456     22.95%     94.36% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 112      5.64%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               23516     61.13%     61.14% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                199      0.52%     61.66% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     61.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2905      7.55%     69.21% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     69.21% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     69.21% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1928      5.01%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.22% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6621     17.21%     91.43% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3295      8.57%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                38468                       # Type of FU issued
system.cpu04.iq.rate                         0.477265                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      1987                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.051653                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           129330                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           39379                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        25750                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23871                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13294                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10363                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                28158                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12293                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            203                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1664                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1112                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          916                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  482                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1689                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1426                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             42134                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             142                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6077                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               3902                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               76                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1402                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          117                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          363                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                480                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               37629                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6391                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             839                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        1464                       # number of nop insts executed
system.cpu04.iew.exec_refs                       9583                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   4862                       # Number of branches executed
system.cpu04.iew.exec_stores                     3192                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.466855                       # Inst execution rate
system.cpu04.iew.wb_sent                        36620                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       36113                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   21473                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   30531                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.448047                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.703318                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         12041                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             404                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        24943                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.185262                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.487003                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        18730     75.09%     75.09% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1          882      3.54%     78.63% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1162      4.66%     83.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          627      2.51%     85.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          620      2.49%     88.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          247      0.99%     89.28% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          207      0.83%     90.11% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          224      0.90%     91.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2244      9.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        24943                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              29564                       # Number of instructions committed
system.cpu04.commit.committedOps                29564                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7203                       # Number of memory references committed
system.cpu04.commit.loads                        4413                       # Number of loads committed
system.cpu04.commit.membars                        17                       # Number of memory barriers committed
system.cpu04.commit.branches                     3498                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                216                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          881      2.98%      2.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          16552     55.99%     58.97% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.38%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      9.73%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      6.49%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4430     14.98%     90.56% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2790      9.44%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           29564                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2244                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      63498                       # The number of ROB reads
system.cpu04.rob.rob_writes                     85046                       # The number of ROB writes
system.cpu04.timesIdled                           111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          6583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    1026731                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu04.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.809670                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.809670                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.355914                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.355914                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  44205                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 20081                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11106                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8118                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   108                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             310                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          29.274195                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6123                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             414                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           14.789855                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    29.274195                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.228705                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.228705                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          104                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           16111                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          16111                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3862                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3862                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2266                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2266                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           23                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           14                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6128                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6128                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6128                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6128                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1152                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1152                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          502                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            8                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1654                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1654                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1654                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1654                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    115550320                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    115550320                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     72051917                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     72051917                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       122720                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       122720                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       156940                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       156940                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    187602237                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    187602237                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    187602237                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    187602237                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5014                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5014                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         7782                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7782                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         7782                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7782                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.229757                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.229757                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.181358                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.181358                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.363636                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.363636                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.212542                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.212542                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.212542                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.212542                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 100304.097222                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 100304.097222                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 143529.715139                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 143529.715139                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 40906.666667                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 40906.666667                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 19617.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 19617.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 113423.359734                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 113423.359734                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 113423.359734                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 113423.359734                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2297                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             106                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    21.669811                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          143                       # number of writebacks
system.cpu04.dcache.writebacks::total             143                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          797                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          797                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          387                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          387                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1184                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1184                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1184                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1184                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          355                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          115                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            8                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          470                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          470                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          470                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          470                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     28958380                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     28958380                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     17756630                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     17756630                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        12980                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        12980                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       147500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       147500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     46715010                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     46715010                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     46715010                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     46715010                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.070802                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.070802                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.041546                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.041546                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.060396                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.060396                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.060396                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.060396                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 81572.901408                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 81572.901408                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 154405.478261                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 154405.478261                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         6490                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6490                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 18437.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 18437.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 99393.638298                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 99393.638298                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 99393.638298                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 99393.638298                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              54                       # number of replacements
system.cpu04.icache.tags.tagsinuse          99.353471                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              5349                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             435                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           12.296552                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    99.353471                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.194050                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.194050                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           12119                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          12119                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         5349                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          5349                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         5349                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           5349                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         5349                       # number of overall hits
system.cpu04.icache.overall_hits::total          5349                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          493                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          493                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          493                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          493                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          493                       # number of overall misses
system.cpu04.icache.overall_misses::total          493                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     20144960                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     20144960                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     20144960                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     20144960                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     20144960                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     20144960                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         5842                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         5842                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         5842                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         5842                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         5842                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         5842                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.084389                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.084389                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.084389                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.084389                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.084389                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.084389                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 40861.987830                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 40861.987830                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 40861.987830                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 40861.987830                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 40861.987830                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 40861.987830                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu04.icache.writebacks::total              54                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           58                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           58                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           58                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          435                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          435                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          435                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     17004980                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     17004980                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     17004980                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     17004980                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     17004980                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     17004980                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.074461                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.074461                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.074461                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.074461                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.074461                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.074461                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 39091.908046                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 39091.908046                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 39091.908046                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 39091.908046                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 39091.908046                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 39091.908046                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  9247                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            7301                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             707                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               7437                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  2863                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           38.496706                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   748                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           105                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            104                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       6624                       # DTB read hits
system.cpu05.dtb.read_misses                      332                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6956                       # DTB read accesses
system.cpu05.dtb.write_hits                      3386                       # DTB write hits
system.cpu05.dtb.write_misses                      31                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3417                       # DTB write accesses
system.cpu05.dtb.data_hits                      10010                       # DTB hits
system.cpu05.dtb.data_misses                      363                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  10373                       # DTB accesses
system.cpu05.itb.fetch_hits                      6916                       # ITB hits
system.cpu05.itb.fetch_misses                      67                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  6983                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          83634                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             5110                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        64480                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      9247                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             3612                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       20920                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1589                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        47679                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1953                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles          155                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    6916                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 288                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            76686                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.840831                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.268336                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  65765     85.76%     85.76% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    726      0.95%     86.71% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    833      1.09%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    837      1.09%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1491      1.94%     90.83% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    357      0.47%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    454      0.59%     91.89% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    680      0.89%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5543      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              76686                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.110565                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.770978                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   7308                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               12497                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    7515                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1138                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  549                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                814                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 255                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                55615                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1039                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  549                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   8011                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  5738                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         4124                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    7889                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2696                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                53381                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 318                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  663                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1614                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  296                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             38923                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               74856                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          62124                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12727                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               26740                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  12183                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              118                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    3999                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6825                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              4147                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             310                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            165                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    47810                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               123                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   45167                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             275                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         12971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6570                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        76686                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.588986                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.655930                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             65622     85.57%     85.57% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1861      2.43%     88.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1602      2.09%     90.09% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1084      1.41%     91.50% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1573      2.05%     93.55% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1366      1.78%     95.33% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              1993      2.60%     97.93% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               910      1.19%     99.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               675      0.88%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         76686                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   983     49.72%     49.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     49.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     49.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  72      3.64%     53.36% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     53.36% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     53.36% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                335     16.94%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     70.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  446     22.56%     92.87% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 141      7.13%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               29393     65.08%     65.09% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                179      0.40%     65.48% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     65.48% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2930      6.49%     71.97% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     71.97% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     71.97% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1929      4.27%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.24% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               7201     15.94%     92.18% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3531      7.82%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                45167                       # Type of FU issued
system.cpu05.iq.rate                         0.540055                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1977                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.043771                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           145476                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           47520                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        32454                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23796                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13408                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10413                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                34896                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12244                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            210                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1870                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1208                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          772                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  549                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1539                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1004                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             50225                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             159                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6825                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               4147                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               93                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 998                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          124                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          420                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                544                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               44292                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6956                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             875                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        2292                       # number of nop insts executed
system.cpu05.iew.exec_refs                      10373                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   6574                       # Number of branches executed
system.cpu05.iew.exec_stores                     3417                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.529593                       # Inst execution rate
system.cpu05.iew.wb_sent                        43430                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       42867                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   25554                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   35824                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.512555                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.713321                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         13299                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             462                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        26974                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.357233                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.606979                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        19354     71.75%     71.75% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1          940      3.48%     75.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1498      5.55%     80.79% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          628      2.33%     83.12% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          949      3.52%     86.64% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          250      0.93%     87.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          354      1.31%     88.87% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          388      1.44%     90.31% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2613      9.69%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        26974                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              36610                       # Number of instructions committed
system.cpu05.commit.committedOps                36610                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7894                       # Number of memory references committed
system.cpu05.commit.loads                        4955                       # Number of loads committed
system.cpu05.commit.membars                        21                       # Number of memory barriers committed
system.cpu05.commit.branches                     5136                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   30293                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                383                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass         1652      4.51%      4.51% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          22132     60.45%     64.97% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.31%     65.27% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     65.27% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      7.86%     73.14% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     73.14% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     73.14% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      5.24%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4976     13.59%     91.97% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2939      8.03%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           36610                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2613                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      73373                       # The number of ROB reads
system.cpu05.rob.rob_writes                    101841                       # The number of ROB writes
system.cpu05.timesIdled                           134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1023698                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     34962                       # Number of Instructions Simulated
system.cpu05.committedOps                       34962                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.392140                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.392140                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.418036                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.418036                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  53484                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 25056                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11145                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8166                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   130                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             298                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          28.098178                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6785                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           16.962500                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    28.098178                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.219517                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.219517                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          102                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           17793                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          17793                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4590                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4590                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2370                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2370                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           33                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           13                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6960                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6960                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6960                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6960                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1103                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1103                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          544                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          544                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            5                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           12                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1647                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1647                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1647                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1647                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     93644800                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     93644800                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     71113813                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     71113813                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       174640                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       174640                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       185260                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       185260                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        49560                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        49560                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    164758613                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    164758613                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    164758613                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    164758613                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5693                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5693                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2914                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2914                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         8607                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         8607                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         8607                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         8607                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.193747                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.193747                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.186685                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.186685                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.480000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.480000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.191356                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.191356                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.191356                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.191356                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 84900.090662                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 84900.090662                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 130723.920956                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 130723.920956                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        34928                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        34928                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 15438.333333                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 15438.333333                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 100035.587735                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 100035.587735                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 100035.587735                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 100035.587735                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2284                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             104                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    21.961538                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu05.dcache.writebacks::total             126                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          753                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          753                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          411                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          411                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            3                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1164                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1164                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1164                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1164                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          350                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          133                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           12                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          483                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          483                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          483                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          483                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     25261440                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     25261440                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     17466346                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     17466346                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       172280                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       172280                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        48380                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        48380                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     42727786                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     42727786                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     42727786                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     42727786                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.061479                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.061479                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.045642                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.045642                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.056117                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.056117                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.056117                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.056117                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 72175.542857                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 72175.542857                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 131325.909774                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 131325.909774                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 14356.666667                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 14356.666667                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 88463.325052                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 88463.325052                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 88463.325052                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 88463.325052                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             108                       # number of replacements
system.cpu05.icache.tags.tagsinuse          99.825935                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              6322                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             514                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           12.299611                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    99.825935                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.194973                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.194973                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           14336                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          14336                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         6322                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          6322                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         6322                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           6322                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         6322                       # number of overall hits
system.cpu05.icache.overall_hits::total          6322                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          589                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          589                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          589                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          589                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          589                       # number of overall misses
system.cpu05.icache.overall_misses::total          589                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     24316257                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     24316257                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     24316257                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     24316257                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     24316257                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     24316257                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         6911                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         6911                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         6911                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         6911                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         6911                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         6911                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.085226                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.085226                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.085226                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.085226                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.085226                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.085226                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 41283.967742                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 41283.967742                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 41283.967742                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 41283.967742                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 41283.967742                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 41283.967742                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          108                       # number of writebacks
system.cpu05.icache.writebacks::total             108                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           75                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           75                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           75                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          514                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          514                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          514                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     19696557                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     19696557                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     19696557                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     19696557                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     19696557                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     19696557                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.074374                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.074374                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.074374                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.074374                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.074374                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.074374                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 38320.149805                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 38320.149805                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 38320.149805                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 38320.149805                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 38320.149805                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 38320.149805                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 46589                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           34605                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1669                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              31462                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 24170                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           76.822834                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  5357                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           146                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits               23                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            123                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      39163                       # DTB read hits
system.cpu06.dtb.read_misses                      435                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  39598                       # DTB read accesses
system.cpu06.dtb.write_hits                     13145                       # DTB write hits
system.cpu06.dtb.write_misses                      45                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                 13190                       # DTB write accesses
system.cpu06.dtb.data_hits                      52308                       # DTB hits
system.cpu06.dtb.data_misses                      480                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  52788                       # DTB accesses
system.cpu06.itb.fetch_hits                     42273                       # ITB hits
system.cpu06.itb.fetch_misses                      78                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 42351                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         151354                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10776                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       265591                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     46589                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            29550                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       80823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3657                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                158                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        48840                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2166                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   42273                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 585                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           144629                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.836361                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.746567                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  90958     62.89%     62.89% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   2769      1.91%     64.81% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   4533      3.13%     67.94% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   7991      5.53%     73.46% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  13458      9.31%     82.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1975      1.37%     84.14% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   7499      5.18%     89.32% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   2486      1.72%     91.04% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  12960      8.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             144629                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.307815                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.754767                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  13862                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               35266                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   42311                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                3103                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1247                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               5779                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 599                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               245700                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                2645                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1247                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  15918                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  8788                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        22427                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   43232                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                4177                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               239704                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 312                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  488                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1803                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  418                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            157631                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              283648                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         270833                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12808                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps              127447                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  30184                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              764                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          740                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   10630                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              40802                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             15497                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            4706                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           3388                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   204400                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              1426                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  196766                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             465                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         34394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        17435                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          295                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       144629                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.360488                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.125944                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             90902     62.85%     62.85% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              7561      5.23%     68.08% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2             10838      7.49%     75.57% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3             10141      7.01%     82.59% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              6705      4.64%     87.22% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              5709      3.95%     91.17% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              9175      6.34%     97.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              2093      1.45%     98.96% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              1505      1.04%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        144629                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1430     26.28%     26.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     26.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     26.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  78      1.43%     27.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     27.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     27.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                307      5.64%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     33.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 2216     40.72%     74.07% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                1411     25.93%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              137381     69.82%     69.82% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                189      0.10%     69.92% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     69.92% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2924      1.49%     71.40% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     71.40% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     71.40% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1936      0.98%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.39% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              40639     20.65%     93.04% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             13693      6.96%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               196766                       # Type of FU issued
system.cpu06.iq.rate                         1.300038                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      5442                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.027657                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           520160                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          226689                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       181912                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23908                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13592                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10418                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               189913                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12291                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           1873                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         6068                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         4172                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          845                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1247                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  4437                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1046                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            232288                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             336                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               40802                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              15497                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              705                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1003                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          406                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          863                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1269                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              194550                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               39599                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            2216                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       26462                       # number of nop insts executed
system.cpu06.iew.exec_refs                      52789                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  39480                       # Number of branches executed
system.cpu06.iew.exec_stores                    13190                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.285397                       # Inst execution rate
system.cpu06.iew.wb_sent                       193331                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      192330                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                  108350                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  133555                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.270730                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.811276                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         36361                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls          1131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            1088                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        90504                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.146756                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.915751                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        46406     51.28%     51.28% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        10808     11.94%     63.22% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         5199      5.74%     68.96% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         2643      2.92%     71.88% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         3623      4.00%     75.89% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         5545      6.13%     82.01% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         1070      1.18%     83.19% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         5162      5.70%     88.90% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        10048     11.10%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        90504                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             194290                       # Number of instructions committed
system.cpu06.commit.committedOps               194290                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        46059                       # Number of memory references committed
system.cpu06.commit.loads                       34734                       # Number of loads committed
system.cpu06.commit.membars                       560                       # Number of memory barriers committed
system.cpu06.commit.branches                    35522                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  165874                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               3931                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        22862     11.77%     11.77% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         119873     61.70%     73.46% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.06%     73.52% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     73.52% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      1.48%     75.01% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     75.01% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      0.99%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.99% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         35294     18.17%     94.16% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite        11348      5.84%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          194290                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               10048                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     309755                       # The number of ROB reads
system.cpu06.rob.rob_writes                    466591                       # The number of ROB writes
system.cpu06.timesIdled                           138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     955978                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    171432                       # Number of Instructions Simulated
system.cpu06.committedOps                      171432                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.882881                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.882881                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.132656                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.132656                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 247267                       # number of integer regfile reads
system.cpu06.int_regfile_writes                136566                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11149                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8171                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                  1374                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  599                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements            1139                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          27.037357                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             43001                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            1247                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           34.483561                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    27.037357                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.211229                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.211229                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           97521                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          97521                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        33349                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         33349                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         9941                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         9941                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          225                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          225                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          184                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        43290                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          43290                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        43290                       # number of overall hits
system.cpu06.dcache.overall_hits::total         43290                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2891                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2891                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         1105                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1105                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           77                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           77                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           94                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           94                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3996                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3996                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3996                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3996                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    121740600                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    121740600                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     87689269                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     87689269                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       803580                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       803580                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data      1098580                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total      1098580                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        53100                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        53100                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    209429869                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    209429869                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    209429869                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    209429869                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        36240                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        36240                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data        11046                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        11046                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        47286                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        47286                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        47286                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        47286                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.079774                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.079774                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.100036                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.100036                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.254967                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.254967                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.338129                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.338129                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.084507                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.084507                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.084507                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.084507                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 42110.204082                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 42110.204082                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 79356.804525                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 79356.804525                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 10436.103896                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 10436.103896                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 11687.021277                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 11687.021277                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 52409.877127                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 52409.877127                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 52409.877127                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 52409.877127                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3339                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             120                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    27.825000                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          400                       # number of writebacks
system.cpu06.dcache.writebacks::total             400                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1367                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1367                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          629                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          629                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            8                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1996                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1996                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1996                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1996                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1524                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1524                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          476                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          476                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           69                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           93                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           93                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         2000                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         2000                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         2000                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         2000                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     39901700                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     39901700                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     24401208                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     24401208                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       538080                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       538080                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       990020                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       990020                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        51920                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        51920                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     64302908                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     64302908                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     64302908                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     64302908                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.042053                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.042053                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.043093                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.043093                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.228477                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.228477                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.334532                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.334532                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.042296                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.042296                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.042296                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.042296                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 26182.217848                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 26182.217848                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 51263.042017                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 51263.042017                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  7798.260870                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7798.260870                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 10645.376344                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 10645.376344                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 32151.454000                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 32151.454000                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 32151.454000                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 32151.454000                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             717                       # number of replacements
system.cpu06.icache.tags.tagsinuse         103.986782                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             40893                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1203                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           33.992519                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   103.986782                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.203099                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.203099                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           85743                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          85743                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        40893                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         40893                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        40893                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          40893                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        40893                       # number of overall hits
system.cpu06.icache.overall_hits::total         40893                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1377                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1377                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1377                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1377                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1377                       # number of overall misses
system.cpu06.icache.overall_misses::total         1377                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     32862999                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     32862999                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     32862999                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     32862999                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     32862999                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     32862999                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        42270                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        42270                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        42270                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        42270                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        42270                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        42270                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.032576                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.032576                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.032576                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.032576                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.032576                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.032576                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 23865.649237                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 23865.649237                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 23865.649237                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 23865.649237                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 23865.649237                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 23865.649237                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          717                       # number of writebacks
system.cpu06.icache.writebacks::total             717                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          174                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          174                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          174                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          174                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          174                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          174                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         1203                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         1203                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         1203                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         1203                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         1203                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         1203                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     26815499                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     26815499                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     26815499                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     26815499                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     26815499                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     26815499                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.028460                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.028460                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.028460                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.028460                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.028460                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.028460                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 22290.522860                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 22290.522860                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 22290.522860                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 22290.522860                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 22290.522860                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 22290.522860                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  9771                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            7612                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             691                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               8076                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  3171                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           39.264487                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   885                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            85                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             84                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                       6477                       # DTB read hits
system.cpu07.dtb.read_misses                      344                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                   6821                       # DTB read accesses
system.cpu07.dtb.write_hits                      3368                       # DTB write hits
system.cpu07.dtb.write_misses                      27                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  3395                       # DTB write accesses
system.cpu07.dtb.data_hits                       9845                       # DTB hits
system.cpu07.dtb.data_misses                      371                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  10216                       # DTB accesses
system.cpu07.itb.fetch_hits                      7404                       # ITB hits
system.cpu07.itb.fetch_misses                      64                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                  7468                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          87306                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             5023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        66716                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      9771                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             4057                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       22168                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  1551                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        49169                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         1836                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                    7404                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 279                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            79118                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.843247                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.254580                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  67557     85.39%     85.39% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    863      1.09%     86.48% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    923      1.17%     87.65% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    854      1.08%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   1752      2.21%     90.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    343      0.43%     91.37% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    499      0.63%     92.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                    888      1.12%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   5439      6.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              79118                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.111917                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.764163                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   7005                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               13068                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    8194                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1158                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  524                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                913                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 262                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                58027                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1072                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  524                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   7726                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  6391                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         4539                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    8563                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2206                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                55955                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 284                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  455                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1134                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                   76                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             40657                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups               78518                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          65647                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12866                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               28451                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  12206                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              126                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          108                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    4319                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               6721                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              4164                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             329                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            204                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    50152                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               141                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   47550                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             282                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         13144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         6504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           44                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        79118                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.601001                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.656103                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             67343     85.12%     85.12% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              1858      2.35%     87.47% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              1918      2.42%     89.89% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              1122      1.42%     91.31% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              1622      2.05%     93.36% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              1652      2.09%     95.45% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              2164      2.74%     98.18% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7               754      0.95%     99.13% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               685      0.87%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         79118                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1029     50.57%     50.57% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     50.57% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     50.57% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  81      3.98%     54.55% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     54.55% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     54.55% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                344     16.90%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     71.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  452     22.21%     93.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 129      6.34%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               31899     67.09%     67.09% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                192      0.40%     67.50% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     67.50% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2941      6.19%     73.68% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     73.68% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     73.68% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1931      4.06%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.74% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               7070     14.87%     92.61% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              3513      7.39%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                47550                       # Type of FU issued
system.cpu07.iq.rate                         0.544636                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      2035                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.042797                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           152674                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           49785                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        34893                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23861                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13674                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10412                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                37291                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12290                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            214                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         1837                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         1202                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          744                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  524                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  2014                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1026                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             52924                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             180                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                6721                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               4164                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              104                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 998                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          131                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          405                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                536                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               46677                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                6821                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             873                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                        2631                       # number of nop insts executed
system.cpu07.iew.exec_refs                      10216                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   7227                       # Number of branches executed
system.cpu07.iew.exec_stores                     3395                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.534637                       # Inst execution rate
system.cpu07.iew.wb_sent                        45857                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       45305                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   27000                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   37659                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.518922                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.716960                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         13261                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            97                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             440                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        27950                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.399785                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.595259                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        19575     70.04%     70.04% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         1002      3.58%     73.62% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1767      6.32%     79.94% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          676      2.42%     82.36% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         1165      4.17%     86.53% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5          272      0.97%     87.50% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          463      1.66%     89.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          478      1.71%     90.87% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         2552      9.13%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        27950                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              39124                       # Number of instructions committed
system.cpu07.commit.committedOps                39124                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         7846                       # Number of memory references committed
system.cpu07.commit.loads                        4884                       # Number of loads committed
system.cpu07.commit.membars                        25                       # Number of memory barriers committed
system.cpu07.commit.branches                     5717                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   32488                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                504                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass         1979      5.06%      5.06% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          24363     62.27%     67.33% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           113      0.29%     67.62% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     67.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      7.36%     74.97% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     74.97% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     74.97% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      4.91%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          4909     12.55%     92.43% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         2962      7.57%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           39124                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                2552                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      76925                       # The number of ROB reads
system.cpu07.rob.rob_writes                    106758                       # The number of ROB writes
system.cpu07.timesIdled                           123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          8188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                    1020026                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     37149                       # Number of Instructions Simulated
system.cpu07.committedOps                       37149                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.350157                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.350157                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.425503                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.425503                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  57342                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 26967                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11141                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8168                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   130                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   78                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             339                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          25.898785                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              6720                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             446                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           15.067265                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    25.898785                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.202334                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.202334                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           17628                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          17628                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         4273                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          4273                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         2419                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         2419                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           42                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           23                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data         6692                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           6692                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         6692                       # number of overall hits
system.cpu07.dcache.overall_hits::total          6692                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1288                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1288                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          508                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          508                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            6                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           11                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         1796                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         1796                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         1796                       # number of overall misses
system.cpu07.dcache.overall_misses::total         1796                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     96376500                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     96376500                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     69602236                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     69602236                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       165200                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       165200                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        95580                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        95580                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       103840                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       103840                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    165978736                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    165978736                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    165978736                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    165978736                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         5561                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         5561                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         2927                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         2927                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         8488                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         8488                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         8488                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         8488                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.231613                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.231613                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.173557                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.173557                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.323529                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.323529                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.211593                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.211593                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.211593                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.211593                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 74826.475155                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 74826.475155                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 137012.275591                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 137012.275591                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 27533.333333                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 27533.333333                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  8689.090909                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  8689.090909                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 92415.777283                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 92415.777283                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 92415.777283                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 92415.777283                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2470                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              99                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    24.949495                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          176                       # number of writebacks
system.cpu07.dcache.writebacks::total             176                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          912                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          912                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          380                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          380                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            3                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1292                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1292                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1292                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1292                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          376                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          376                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          128                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            3                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           11                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          504                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          504                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          504                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          504                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     26680980                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     26680980                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     17792026                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     17792026                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        35400                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        35400                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        86140                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        86140                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       100300                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       100300                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     44473006                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     44473006                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     44473006                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     44473006                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.067614                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.067614                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.043731                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.043731                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.323529                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.323529                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.059378                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.059378                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.059378                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.059378                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 70960.053191                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 70960.053191                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 139000.203125                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 139000.203125                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data        11800                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11800                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  7830.909091                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  7830.909091                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 88240.091270                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 88240.091270                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 88240.091270                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 88240.091270                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             100                       # number of replacements
system.cpu07.icache.tags.tagsinuse          90.227936                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              6824                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             500                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           13.648000                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    90.227936                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.176226                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.176226                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           15302                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          15302                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         6824                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          6824                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         6824                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           6824                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         6824                       # number of overall hits
system.cpu07.icache.overall_hits::total          6824                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          577                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          577                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          577                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          577                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          577                       # number of overall misses
system.cpu07.icache.overall_misses::total          577                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     26885120                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     26885120                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     26885120                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     26885120                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     26885120                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     26885120                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         7401                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         7401                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         7401                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         7401                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         7401                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         7401                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.077962                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.077962                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.077962                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.077962                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.077962                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.077962                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 46594.662045                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 46594.662045                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 46594.662045                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 46594.662045                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 46594.662045                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 46594.662045                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          100                       # number of writebacks
system.cpu07.icache.writebacks::total             100                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           77                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           77                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           77                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          500                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          500                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          500                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          500                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          500                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     20855320                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     20855320                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     20855320                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     20855320                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     20855320                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     20855320                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.067558                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.067558                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.067558                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.067558                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.067558                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.067558                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 41710.640000                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 41710.640000                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 41710.640000                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 41710.640000                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 41710.640000                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 41710.640000                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 40587                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           30977                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1492                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              28388                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 20821                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           73.344371                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  4240                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           141                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits               15                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            126                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      33702                       # DTB read hits
system.cpu08.dtb.read_misses                      469                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  34171                       # DTB read accesses
system.cpu08.dtb.write_hits                     10963                       # DTB write hits
system.cpu08.dtb.write_misses                      39                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                 11002                       # DTB write accesses
system.cpu08.dtb.data_hits                      44665                       # DTB hits
system.cpu08.dtb.data_misses                      508                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  45173                       # DTB accesses
system.cpu08.itb.fetch_hits                     36197                       # ITB hits
system.cpu08.itb.fetch_misses                      77                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 36274                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         142207                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             9910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       231975                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     40587                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            25076                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       72603                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3285                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        48180                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2436                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   36197                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 551                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           134912                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.719454                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.716784                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  88687     65.74%     65.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   2206      1.64%     67.37% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   3951      2.93%     70.30% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   6728      4.99%     75.29% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  11385      8.44%     83.73% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   1423      1.05%     84.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   6356      4.71%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   2516      1.86%     91.36% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  11660      8.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             134912                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.285408                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.631249                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  13061                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               33666                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   36055                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2821                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1129                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               4569                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 528                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               213803                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2284                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1129                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  14889                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  8366                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        21947                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   36934                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                3467                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               208490                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 313                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  381                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1189                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  431                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            137875                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              249940                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         237086                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12847                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps              110677                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  27198                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              710                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          686                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    9887                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              35005                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             13050                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            3902                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           3367                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   178406                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              1287                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  171860                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             460                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         30872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        15506                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          263                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       134912                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.273867                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.081899                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             87923     65.17%     65.17% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              6915      5.13%     70.30% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              9191      6.81%     77.11% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              8595      6.37%     83.48% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              5985      4.44%     87.92% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              5132      3.80%     91.72% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              8242      6.11%     97.83% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1706      1.26%     99.09% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              1223      0.91%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        134912                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1277     25.18%     25.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     25.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     25.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  76      1.50%     26.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     26.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     26.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                322      6.35%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     33.03% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 2164     42.67%     75.70% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1232     24.30%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              120275     69.98%     69.99% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                189      0.11%     70.10% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     70.10% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2935      1.71%     71.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     71.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     71.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1936      1.13%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.93% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              35100     20.42%     93.35% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             11421      6.65%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               171860                       # Type of FU issued
system.cpu08.iq.rate                         1.208520                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      5071                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.029507                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           460181                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          196932                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       157221                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23982                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13682                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10424                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               164599                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12328                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           1197                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         5409                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         3617                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          944                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1129                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  3982                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1248                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            201848                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             312                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               35005                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              13050                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              653                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   32                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1207                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          357                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          799                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1156                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              169917                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               34171                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1943                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       22155                       # number of nop insts executed
system.cpu08.iew.exec_refs                      45173                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  34093                       # Number of branches executed
system.cpu08.iew.exec_stores                    11002                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.194857                       # Inst execution rate
system.cpu08.iew.wb_sent                       168613                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      167645                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   94368                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  116735                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.178880                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.808395                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         32277                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls          1024                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             979                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        81996                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.047880                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.855651                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        43153     52.63%     52.63% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         9854     12.02%     64.65% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         4579      5.58%     70.23% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         2330      2.84%     73.07% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         3294      4.02%     77.09% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         4965      6.06%     83.14% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          903      1.10%     84.25% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         4847      5.91%     90.16% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         8071      9.84%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        81996                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             167918                       # Number of instructions committed
system.cpu08.commit.committedOps               167918                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        39029                       # Number of memory references committed
system.cpu08.commit.loads                       29596                       # Number of loads committed
system.cpu08.commit.membars                       495                       # Number of memory barriers committed
system.cpu08.commit.branches                    30500                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  143303                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               2937                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        19101     11.38%     11.38% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         104363     62.15%     73.53% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.07%     73.59% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     73.59% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      1.71%     75.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.14%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         30091     17.92%     94.37% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         9450      5.63%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          167918                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                8071                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     272716                       # The number of ROB reads
system.cpu08.rob.rob_writes                    405122                       # The number of ROB writes
system.cpu08.timesIdled                           163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          7295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     965125                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    148821                       # Number of Instructions Simulated
system.cpu08.committedOps                      148821                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.955557                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.955557                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.046510                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.046510                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 216919                       # number of integer regfile reads
system.cpu08.int_regfile_writes                118262                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11160                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8177                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  1115                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  408                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             936                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          24.636137                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             36940                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            1048                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           35.248092                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    24.636137                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.192470                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.192470                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           83770                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          83770                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        28605                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         28605                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         8070                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         8070                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          165                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          116                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          116                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        36675                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          36675                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        36675                       # number of overall hits
system.cpu08.dcache.overall_hits::total         36675                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2837                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2837                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         1177                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1177                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           52                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           68                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         4014                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         4014                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         4014                       # number of overall misses
system.cpu08.dcache.overall_misses::total         4014                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    106530400                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    106530400                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     88630908                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     88630908                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       651360                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       651360                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       887360                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       887360                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        60180                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        60180                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    195161308                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    195161308                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    195161308                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    195161308                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        31442                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        31442                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         9247                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         9247                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        40689                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        40689                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        40689                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        40689                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.090230                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.090230                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.127285                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.127285                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.239631                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.239631                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.369565                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.369565                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.098651                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.098651                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.098651                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.098651                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 37550.370109                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 37550.370109                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 75302.385726                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 75302.385726                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 12526.153846                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 12526.153846                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 13049.411765                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 13049.411765                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 48620.156452                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 48620.156452                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 48620.156452                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 48620.156452                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2428                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             131                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    18.534351                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          355                       # number of writebacks
system.cpu08.dcache.writebacks::total             355                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1428                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1428                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          654                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          654                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            6                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         2082                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         2082                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         2082                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         2082                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1409                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1409                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          523                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          523                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           46                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           66                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           66                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1932                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1932                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1932                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1932                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     35429500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     35429500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     25873849                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     25873849                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       429520                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       429520                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       811840                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       811840                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        57820                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        57820                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     61303349                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     61303349                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     61303349                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     61303349                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.044813                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.044813                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.056559                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.056559                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.211982                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.211982                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.358696                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.358696                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.047482                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.047482                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.047482                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.047482                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 25145.138396                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 25145.138396                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 49471.986616                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 49471.986616                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  9337.391304                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9337.391304                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 12300.606061                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 12300.606061                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 31730.511905                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 31730.511905                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 31730.511905                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 31730.511905                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             590                       # number of replacements
system.cpu08.icache.tags.tagsinuse          95.456923                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             34955                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1078                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           32.425788                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    95.456923                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.186439                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.186439                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           73468                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          73468                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        34955                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         34955                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        34955                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          34955                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        34955                       # number of overall hits
system.cpu08.icache.overall_hits::total         34955                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1240                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1240                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1240                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1240                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1240                       # number of overall misses
system.cpu08.icache.overall_misses::total         1240                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     32998699                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     32998699                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     32998699                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     32998699                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     32998699                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     32998699                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        36195                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        36195                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        36195                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        36195                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        36195                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        36195                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.034259                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.034259                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.034259                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.034259                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.034259                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.034259                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 26611.854032                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 26611.854032                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 26611.854032                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 26611.854032                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 26611.854032                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 26611.854032                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          590                       # number of writebacks
system.cpu08.icache.writebacks::total             590                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          162                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          162                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          162                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         1078                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         1078                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         1078                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         1078                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         1078                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         1078                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     26496899                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     26496899                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     26496899                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     26496899                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     26496899                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     26496899                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.029783                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.029783                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.029783                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.029783                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.029783                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.029783                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 24579.683673                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 24579.683673                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 24579.683673                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 24579.683673                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 24579.683673                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 24579.683673                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 43415                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           32703                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1675                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              29171                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 22446                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           76.946282                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  4718                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           158                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits               22                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            136                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      36643                       # DTB read hits
system.cpu09.dtb.read_misses                      440                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  37083                       # DTB read accesses
system.cpu09.dtb.write_hits                     11999                       # DTB write hits
system.cpu09.dtb.write_misses                      40                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                 12039                       # DTB write accesses
system.cpu09.dtb.data_hits                      48642                       # DTB hits
system.cpu09.dtb.data_misses                      480                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  49122                       # DTB accesses
system.cpu09.itb.fetch_hits                     40130                       # ITB hits
system.cpu09.itb.fetch_misses                      84                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 40214                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                         146541                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            11516                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       248427                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     43415                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            27186                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       74031                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  3679                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        47829                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2196                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   40130                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 610                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples           137584                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.805639                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.732530                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  87509     63.60%     63.60% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   2462      1.79%     65.39% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   3904      2.84%     68.23% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   7894      5.74%     73.97% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                  12459      9.06%     83.02% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1822      1.32%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   7407      5.38%     89.73% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   1929      1.40%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  12198      8.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total             137584                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.296265                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.695273                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  14305                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               31951                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   39307                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                2940                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1252                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               5138                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 603                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               228727                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                2572                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1252                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  16247                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  8766                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        19826                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   40177                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                3487                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               222767                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 283                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  428                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1328                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  384                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            146477                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              263216                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         250344                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12863                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps              116640                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  29837                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              693                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          670                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   10074                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              38313                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             14399                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            4143                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           3144                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   189869                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded              1301                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  182104                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             446                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         34182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        17409                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          314                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples       137584                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.323584                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.111720                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             87844     63.85%     63.85% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              6921      5.03%     68.88% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2             10196      7.41%     76.29% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              9742      7.08%     83.37% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              5916      4.30%     87.67% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              4726      3.43%     91.10% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              8846      6.43%     97.53% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              1949      1.42%     98.95% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              1444      1.05%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total        137584                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1392     28.04%     28.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     28.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     28.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  72      1.45%     29.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     29.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     29.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                314      6.32%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     35.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1938     39.03%     74.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                1249     25.16%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              126461     69.44%     69.45% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                190      0.10%     69.55% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     69.55% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2938      1.61%     71.16% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 2      0.00%     71.17% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     71.17% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1942      1.07%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.23% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              38029     20.88%     93.11% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite             12538      6.89%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               182104                       # Type of FU issued
system.cpu09.iq.rate                         1.242683                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      4965                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.027265                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           483361                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          211746                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       167258                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23842                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13663                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10445                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               174806                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12259                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           1655                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         6036                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         4190                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          813                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1252                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  4414                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1469                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            215560                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             336                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               38313                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts              14399                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              635                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   37                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1416                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          406                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          874                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1280                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              179907                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               37083                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            2197                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       24390                       # number of nop insts executed
system.cpu09.iew.exec_refs                      49122                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  36396                       # Number of branches executed
system.cpu09.iew.exec_stores                    12039                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.227691                       # Inst execution rate
system.cpu09.iew.wb_sent                       178685                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      177703                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                  100646                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  123525                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.212650                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.814782                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         36092                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           987                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            1088                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        84456                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.106316                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.903546                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        44046     52.15%     52.15% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        10233     12.12%     64.27% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         4447      5.27%     69.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         2403      2.85%     72.38% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         2917      3.45%     75.83% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         5557      6.58%     82.41% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          846      1.00%     83.42% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         5030      5.96%     89.37% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         8977     10.63%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        84456                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             177891                       # Number of instructions committed
system.cpu09.commit.committedOps               177891                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        42486                       # Number of memory references committed
system.cpu09.commit.loads                       32277                       # Number of loads committed
system.cpu09.commit.membars                       483                       # Number of memory barriers committed
system.cpu09.commit.branches                    32495                       # Number of branches committed
system.cpu09.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  151543                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               3333                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        20907     11.75%     11.75% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         109063     61.31%     73.06% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           116      0.07%     73.13% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     73.13% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2887      1.62%     74.75% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            2      0.00%     74.75% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.75% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1921      1.08%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.83% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         32760     18.42%     94.25% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite        10235      5.75%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          177891                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                8977                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     288006                       # The number of ROB reads
system.cpu09.rob.rob_writes                    433262                       # The number of ROB writes
system.cpu09.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          8957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     960791                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    156988                       # Number of Instructions Simulated
system.cpu09.committedOps                      156988                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.933454                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.933454                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.071291                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.071291                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 226888                       # number of integer regfile reads
system.cpu09.int_regfile_writes                125484                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11176                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8200                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                  1266                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  541                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements            1039                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          23.364538                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             39986                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            1152                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           34.710069                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    23.364538                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.182535                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.182535                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           90613                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          90613                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        31304                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         31304                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         8877                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         8877                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data          198                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          198                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data          157                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          157                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        40181                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          40181                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        40181                       # number of overall hits
system.cpu09.dcache.overall_hits::total         40181                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2695                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2695                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         1079                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           76                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           96                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           96                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         3774                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3774                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         3774                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3774                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    104953920                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    104953920                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     81522594                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     81522594                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       854320                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       854320                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data      1170560                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total      1170560                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        12980                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        12980                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    186476514                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    186476514                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    186476514                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    186476514                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        33999                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        33999                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         9956                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         9956                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data          253                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          253                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        43955                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        43955                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        43955                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        43955                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.079267                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.079267                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.108377                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.108377                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.277372                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.277372                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.379447                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.379447                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.085861                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.085861                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.085861                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.085861                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 38943.940631                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 38943.940631                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 75553.840593                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 75553.840593                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 11241.052632                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 11241.052632                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 12193.333333                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 12193.333333                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 49410.841017                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 49410.841017                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 49410.841017                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 49410.841017                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         1974                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    18.277778                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          331                       # number of writebacks
system.cpu09.dcache.writebacks::total             331                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1301                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1301                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          609                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          609                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            9                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1910                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1910                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1910                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1910                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1394                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1394                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          470                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          470                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           67                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           95                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           95                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1864                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1864                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1864                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1864                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     34205840                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     34205840                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     23109109                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     23109109                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       586460                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       586460                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data      1059640                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total      1059640                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        11800                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        11800                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     57314949                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     57314949                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     57314949                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     57314949                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.041001                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.041001                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.047208                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.047208                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.244526                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.244526                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.375494                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.375494                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.042407                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.042407                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.042407                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.042407                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 24537.905308                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 24537.905308                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 49168.317021                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 49168.317021                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  8753.134328                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8753.134328                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 11154.105263                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 11154.105263                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 30748.363197                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 30748.363197                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 30748.363197                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 30748.363197                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             749                       # number of replacements
system.cpu09.icache.tags.tagsinuse          92.052129                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             38686                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1245                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           31.073092                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    92.052129                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.179789                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.179789                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           81501                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          81501                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        38686                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         38686                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        38686                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          38686                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        38686                       # number of overall hits
system.cpu09.icache.overall_hits::total         38686                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1442                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1442                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1442                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1442                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1442                       # number of overall misses
system.cpu09.icache.overall_misses::total         1442                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     40992020                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     40992020                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     40992020                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     40992020                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     40992020                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     40992020                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        40128                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        40128                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        40128                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        40128                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        40128                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        40128                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.035935                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.035935                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.035935                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.035935                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.035935                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.035935                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 28427.198336                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 28427.198336                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 28427.198336                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 28427.198336                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 28427.198336                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 28427.198336                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          749                       # number of writebacks
system.cpu09.icache.writebacks::total             749                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          197                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          197                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          197                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          197                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          197                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          197                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         1245                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         1245                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         1245                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         1245                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         1245                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         1245                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     31888320                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     31888320                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     31888320                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     31888320                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     31888320                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     31888320                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.031026                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.031026                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.031026                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.031026                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.031026                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.031026                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 25613.108434                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 25613.108434                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 25613.108434                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 25613.108434                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 25613.108434                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 25613.108434                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 53046                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           38383                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1764                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              34693                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 27921                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           80.480212                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  6620                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           150                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits               32                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            118                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      47034                       # DTB read hits
system.cpu10.dtb.read_misses                      460                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  47494                       # DTB read accesses
system.cpu10.dtb.write_hits                     16511                       # DTB write hits
system.cpu10.dtb.write_misses                      38                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                 16549                       # DTB write accesses
system.cpu10.dtb.data_hits                      63545                       # DTB hits
system.cpu10.dtb.data_misses                      498                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  64043                       # DTB accesses
system.cpu10.itb.fetch_hits                     49770                       # ITB hits
system.cpu10.itb.fetch_misses                      73                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 49843                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                         162186                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            12125                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       303182                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     53046                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            34573                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       88388                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  3891                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        48356                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2009                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                   49770                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 594                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           152863                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.983358                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.780945                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  90965     59.51%     59.51% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   3373      2.21%     61.71% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   4884      3.20%     64.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   9417      6.16%     71.07% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  15962     10.44%     81.51% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   2650      1.73%     83.25% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   9044      5.92%     89.16% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   2116      1.38%     90.55% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  14452      9.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             152863                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.327069                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.869348                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  14568                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               35887                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   49343                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                3393                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1316                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               7195                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 649                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               282328                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                2896                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1316                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  16850                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  9386                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        22463                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   50349                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                4143                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               275858                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 314                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  434                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1298                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  871                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands            180702                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              322746                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         309850                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12890                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps              147870                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  32832                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              783                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          762                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   10796                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              48877                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             18991                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            5426                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           3474                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   234914                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded              1522                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  226983                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             500                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         37469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        18392                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          265                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       152863                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.484879                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.194591                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             91473     59.84%     59.84% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              8332      5.45%     65.29% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             12201      7.98%     73.27% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3             12063      7.89%     81.16% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              7589      4.96%     86.13% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              6269      4.10%     90.23% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             10220      6.69%     96.91% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              2689      1.76%     98.67% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              2027      1.33%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        152863                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1546     25.19%     25.19% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    1      0.02%     25.20% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     25.20% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  72      1.17%     26.38% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     26.38% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     26.38% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                330      5.38%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     31.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 2432     39.62%     71.38% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                1757     28.62%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              156034     68.74%     68.74% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                182      0.08%     68.82% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     68.82% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2926      1.29%     70.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     70.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     70.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1941      0.86%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              48693     21.45%     92.42% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             17203      7.58%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               226983                       # Type of FU issued
system.cpu10.iq.rate                         1.399523                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      6138                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.027042                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           589672                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          260320                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       211636                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23795                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13666                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10422                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               220878                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12239                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           3067                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         6710                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         4961                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          843                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1316                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  4799                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1544                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            267261                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             274                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               48877                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts              18991                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              731                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   43                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1490                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          433                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          913                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1346                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              224454                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               47495                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2529                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       30825                       # number of nop insts executed
system.cpu10.iew.exec_refs                      64044                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  45501                       # Number of branches executed
system.cpu10.iew.exec_stores                    16549                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.383930                       # Inst execution rate
system.cpu10.iew.wb_sent                       223191                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      222058                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  125039                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  154444                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.369156                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.809607                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         39353                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls          1257                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            1135                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        98832                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.285677                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.000157                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        48752     49.33%     49.33% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        12152     12.30%     61.62% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         5623      5.69%     67.31% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         2965      3.00%     70.31% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         3643      3.69%     74.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         6272      6.35%     80.35% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         1095      1.11%     81.45% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         5537      5.60%     87.06% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        12793     12.94%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        98832                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             225898                       # Number of instructions committed
system.cpu10.commit.committedOps               225898                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        56197                       # Number of memory references committed
system.cpu10.commit.loads                       42167                       # Number of loads committed
system.cpu10.commit.membars                       630                       # Number of memory barriers committed
system.cpu10.commit.branches                    41123                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  193357                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               5055                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        26935     11.92%     11.92% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         137198     60.73%     72.66% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           113      0.05%     72.71% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     72.71% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      1.27%     73.98% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     73.98% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     73.98% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      0.85%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.83% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         42797     18.95%     93.78% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite        14057      6.22%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          225898                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               12793                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     349886                       # The number of ROB reads
system.cpu10.rob.rob_writes                    536175                       # The number of ROB writes
system.cpu10.timesIdled                           134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          9323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     945146                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    198967                       # Number of Instructions Simulated
system.cpu10.committedOps                      198967                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.815140                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.815140                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.226783                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.226783                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 283892                       # number of integer regfile reads
system.cpu10.int_regfile_writes                158272                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11134                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8171                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                  1594                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  796                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements            1385                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          22.369824                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             53445                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            1507                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           35.464499                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    22.369824                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.174764                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.174764                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          116529                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         116529                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        39845                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         39845                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        12530                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        12530                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          303                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          263                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          263                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        52375                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          52375                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        52375                       # number of overall hits
system.cpu10.dcache.overall_hits::total         52375                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2975                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2975                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         1123                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1123                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           99                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           99                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data          109                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         4098                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         4098                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         4098                       # number of overall misses
system.cpu10.dcache.overall_misses::total         4098                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     97707540                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     97707540                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data    107346890                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total    107346890                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       966420                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       966420                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data      1187080                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total      1187080                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        20060                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        20060                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    205054430                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    205054430                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    205054430                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    205054430                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        42820                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        42820                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data        13653                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        13653                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        56473                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        56473                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        56473                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        56473                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.069477                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.069477                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.082253                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.082253                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.246269                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.246269                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.293011                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.293011                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.072566                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.072566                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.072566                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.072566                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 32842.870588                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 32842.870588                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 95589.394479                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 95589.394479                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  9761.818182                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  9761.818182                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 10890.642202                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 10890.642202                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 50037.684236                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 50037.684236                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 50037.684236                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 50037.684236                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2757                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             114                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    24.184211                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          414                       # number of writebacks
system.cpu10.dcache.writebacks::total             414                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1257                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1257                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          705                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          705                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            9                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1962                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1962                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1962                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1962                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data         1718                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total         1718                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          418                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          418                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           90                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data          107                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         2136                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         2136                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         2136                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         2136                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     37580640                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     37580640                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     24795331                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     24795331                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       715080                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       715080                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data      1062000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total      1062000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        18880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        18880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     62375971                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     62375971                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     62375971                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     62375971                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.040121                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.040121                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.030616                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.030616                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.223881                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.223881                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.287634                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.287634                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.037823                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.037823                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.037823                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.037823                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 21874.644936                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 21874.644936                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 59318.973684                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 59318.973684                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  7945.333333                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7945.333333                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  9925.233645                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  9925.233645                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 29202.233614                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 29202.233614                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 29202.233614                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 29202.233614                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             824                       # number of replacements
system.cpu10.icache.tags.tagsinuse          85.218805                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             48275                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1292                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           37.364551                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    85.218805                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.166443                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.166443                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          100832                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         100832                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        48275                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         48275                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        48275                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          48275                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        48275                       # number of overall hits
system.cpu10.icache.overall_hits::total         48275                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1495                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1495                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1495                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1495                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1495                       # number of overall misses
system.cpu10.icache.overall_misses::total         1495                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     44056480                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     44056480                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     44056480                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     44056480                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     44056480                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     44056480                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        49770                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        49770                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        49770                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        49770                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        49770                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        49770                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.030038                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.030038                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.030038                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.030038                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.030038                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.030038                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 29469.217391                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 29469.217391                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 29469.217391                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 29469.217391                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 29469.217391                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 29469.217391                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          824                       # number of writebacks
system.cpu10.icache.writebacks::total             824                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          203                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          203                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          203                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1292                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1292                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1292                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1292                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1292                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1292                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     33581620                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     33581620                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     33581620                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     33581620                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     33581620                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     33581620                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.025959                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.025959                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.025959                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.025959                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.025959                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.025959                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 25991.965944                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 25991.965944                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 25991.965944                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 25991.965944                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 25991.965944                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 25991.965944                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 37823                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           29557                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1422                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              28341                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 19719                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           69.577644                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  3623                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           125                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               14                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            111                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      30828                       # DTB read hits
system.cpu11.dtb.read_misses                      392                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  31220                       # DTB read accesses
system.cpu11.dtb.write_hits                      9387                       # DTB write hits
system.cpu11.dtb.write_misses                      36                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  9423                       # DTB write accesses
system.cpu11.dtb.data_hits                      40215                       # DTB hits
system.cpu11.dtb.data_misses                      428                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  40643                       # DTB accesses
system.cpu11.itb.fetch_hits                     35249                       # ITB hits
system.cpu11.itb.fetch_misses                      79                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 35328                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         131459                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10866                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       211860                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     37823                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            23356                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       60517                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3129                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        47377                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2107                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   35249                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 564                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           122539                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.728919                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.681096                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  79613     64.97%     64.97% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2036      1.66%     66.63% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   2888      2.36%     68.99% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   7493      6.11%     75.10% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  10659      8.70%     83.80% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1489      1.22%     85.02% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   7114      5.81%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1172      0.96%     91.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  10075      8.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             122539                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.287717                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.611605                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  13016                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               23685                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   35176                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2247                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1038                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               3934                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 547                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               196051                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2368                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1038                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  14549                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  7740                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        12785                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   35806                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3244                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               191512                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 282                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  691                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1530                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  387                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            126052                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              226009                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         213243                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12759                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps              102408                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  23644                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              445                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          419                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    7052                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              32037                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             11092                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2621                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1638                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   163603                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               781                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  158013                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             428                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         26553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        12857                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          164                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       122539                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.289492                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.107425                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             79994     65.28%     65.28% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5096      4.16%     69.44% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              9307      7.60%     77.03% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              8826      7.20%     84.24% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              4293      3.50%     87.74% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              3749      3.06%     90.80% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              8265      6.74%     97.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1754      1.43%     98.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1255      1.02%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        122539                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1300     34.09%     34.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     34.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     34.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  76      1.99%     36.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     36.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     36.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                313      8.21%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     44.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1269     33.28%     77.58% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 855     22.42%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              111192     70.37%     70.37% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                189      0.12%     70.49% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     70.49% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2929      1.85%     72.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     72.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1929      1.22%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.57% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              31945     20.22%     93.78% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              9825      6.22%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               158013                       # Type of FU issued
system.cpu11.iq.rate                         1.201995                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      3813                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.024131                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           419265                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          177461                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       143819                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23541                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13524                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10390                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               149732                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12090                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1354                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4659                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3135                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          737                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1038                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3505                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1320                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            185408                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             266                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               32037                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              11092                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              385                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1282                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          303                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          749                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1052                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              156140                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               31220                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1873                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       21024                       # number of nop insts executed
system.cpu11.iew.exec_refs                      40643                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  32414                       # Number of branches executed
system.cpu11.iew.exec_stores                     9423                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.187747                       # Inst execution rate
system.cpu11.iew.wb_sent                       155070                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      154209                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   89214                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  107812                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.173058                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.827496                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         27618                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           617                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             896                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        71084                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.197991                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.936702                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        35997     50.64%     50.64% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         8867     12.47%     63.11% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3679      5.18%     68.29% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1774      2.50%     70.79% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2041      2.87%     73.66% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         5607      7.89%     81.54% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          649      0.91%     82.46% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         5158      7.26%     89.71% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         7312     10.29%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        71084                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             156242                       # Number of instructions committed
system.cpu11.commit.committedOps               156242                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        35335                       # Number of memory references committed
system.cpu11.commit.loads                       27378                       # Number of loads committed
system.cpu11.commit.membars                       295                       # Number of memory barriers committed
system.cpu11.commit.branches                    29290                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  132735                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               2553                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        18415     11.79%     11.79% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          97267     62.25%     74.04% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.07%     74.11% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     74.11% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.84%     75.96% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     75.96% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     75.96% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.23%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         27673     17.71%     94.90% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         7974      5.10%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          156242                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                7312                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     246358                       # The number of ROB reads
system.cpu11.rob.rob_writes                    371788                       # The number of ROB writes
system.cpu11.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          8920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     975873                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    137831                       # Number of Instructions Simulated
system.cpu11.committedOps                      137831                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.953769                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.953769                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.048471                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.048471                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 195142                       # number of integer regfile reads
system.cpu11.int_regfile_writes                107514                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11136                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8154                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   876                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  412                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             825                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          20.877491                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             33389                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             935                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           35.710160                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    20.877491                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.163105                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.163105                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           74828                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          74828                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        26555                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         26555                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         6873                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         6873                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          157                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          126                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          126                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        33428                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          33428                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        33428                       # number of overall hits
system.cpu11.dcache.overall_hits::total         33428                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2064                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2064                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          892                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          892                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           54                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           65                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         2956                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         2956                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         2956                       # number of overall misses
system.cpu11.dcache.overall_misses::total         2956                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    100890000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    100890000                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     84800638                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     84800638                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       527460                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       527460                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       673780                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       673780                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        17700                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        17700                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    185690638                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    185690638                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    185690638                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    185690638                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        28619                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        28619                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         7765                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         7765                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          191                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          191                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        36384                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        36384                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        36384                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        36384                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.072120                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.072120                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.114874                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.114874                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.255924                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.255924                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.340314                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.340314                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.081245                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.081245                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.081245                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.081245                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 48880.813953                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 48880.813953                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 95067.979821                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 95067.979821                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  9767.777778                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  9767.777778                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 10365.846154                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 10365.846154                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 62818.213126                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 62818.213126                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 62818.213126                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 62818.213126                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2238                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             109                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    20.532110                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          274                       # number of writebacks
system.cpu11.dcache.writebacks::total             274                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1031                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1031                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          564                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          564                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            6                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1595                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1595                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1595                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1595                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1033                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1033                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          328                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          328                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           48                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           65                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1361                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1361                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1361                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1361                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     32388640                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     32388640                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     21833527                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     21833527                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       379960                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       379960                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       598260                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       598260                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        16520                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        16520                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     54222167                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     54222167                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     54222167                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     54222167                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.036095                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.036095                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.042241                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.042241                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.227488                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.227488                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.340314                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.340314                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.037407                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.037407                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.037407                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.037407                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 31353.959342                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 31353.959342                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 66565.631098                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 66565.631098                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  7915.833333                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7915.833333                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         9204                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         9204                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 39839.946363                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 39839.946363                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 39839.946363                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 39839.946363                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             615                       # number of replacements
system.cpu11.icache.tags.tagsinuse          83.342070                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             33976                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1098                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           30.943534                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    83.342070                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.162777                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.162777                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           71594                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          71594                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        33976                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         33976                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        33976                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          33976                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        33976                       # number of overall hits
system.cpu11.icache.overall_hits::total         33976                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1272                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1272                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1272                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1272                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1272                       # number of overall misses
system.cpu11.icache.overall_misses::total         1272                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     39992559                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     39992559                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     39992559                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     39992559                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     39992559                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     39992559                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        35248                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        35248                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        35248                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        35248                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        35248                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        35248                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.036087                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.036087                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.036087                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.036087                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.036087                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.036087                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 31440.691038                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 31440.691038                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 31440.691038                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 31440.691038                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 31440.691038                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 31440.691038                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          615                       # number of writebacks
system.cpu11.icache.writebacks::total             615                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          174                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          174                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          174                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          174                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          174                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          174                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1098                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1098                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1098                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1098                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1098                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1098                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     31267639                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     31267639                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     31267639                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     31267639                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     31267639                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     31267639                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.031151                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.031151                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.031151                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.031151                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.031151                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.031151                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 28476.902550                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 28476.902550                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 28476.902550                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 28476.902550                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 28476.902550                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 28476.902550                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 37601                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           29930                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1379                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              28307                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 19897                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           70.290034                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  3342                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           113                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                8                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            105                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      29690                       # DTB read hits
system.cpu12.dtb.read_misses                      391                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  30081                       # DTB read accesses
system.cpu12.dtb.write_hits                      8540                       # DTB write hits
system.cpu12.dtb.write_misses                      38                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  8578                       # DTB write accesses
system.cpu12.dtb.data_hits                      38230                       # DTB hits
system.cpu12.dtb.data_misses                      429                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  38659                       # DTB accesses
system.cpu12.itb.fetch_hits                     35272                       # ITB hits
system.cpu12.itb.fetch_misses                      76                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 35348                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          79621                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            10096                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       207584                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     37601                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            23247                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       57543                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3047                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2066                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   35272                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 552                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            71437                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.905833                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.918407                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  29198     40.87%     40.87% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   1882      2.63%     43.51% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   2592      3.63%     47.14% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   7793     10.91%     58.04% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  10600     14.84%     72.88% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   1397      1.96%     74.84% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   7505     10.51%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1036      1.45%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   9434     13.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              71437                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.472250                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.607151                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  12376                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               20893                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   35091                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2055                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1012                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               3608                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 530                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               191822                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2276                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1012                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  13804                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  7638                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        10600                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   35635                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2738                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               187337                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 282                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  468                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1204                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  394                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            123070                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              220580                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         207782                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12791                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps              100282                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  22788                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              393                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          367                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    6353                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              30729                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             10199                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            2165                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1336                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   160005                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               669                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  154711                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             395                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         25542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        12244                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          170                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        71437                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.165698                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.361132                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             29936     41.91%     41.91% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              4569      6.40%     48.30% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              9464     13.25%     61.55% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              8913     12.48%     74.03% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              3784      5.30%     79.32% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              3351      4.69%     84.01% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              8554     11.97%     95.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1668      2.33%     98.32% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              1198      1.68%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         71437                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1227     35.59%     35.59% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     35.59% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     35.59% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  81      2.35%     37.94% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     37.94% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     37.94% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                319      9.25%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     47.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1100     31.90%     79.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 721     20.91%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              109983     71.09%     71.09% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                185      0.12%     71.21% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     71.21% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2927      1.89%     73.10% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     73.10% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     73.10% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1927      1.25%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.35% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              30724     19.86%     94.21% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              8961      5.79%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               154711                       # Type of FU issued
system.cpu12.iq.rate                         1.943093                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      3448                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.022287                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           360872                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          172804                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       140537                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23830                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13458                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10413                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               145896                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12259                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           1197                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         4442                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         3078                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          816                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1012                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  3326                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1239                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            181452                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             287                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               30729                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              10199                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              340                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1212                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          303                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          710                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1013                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              152919                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               30081                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1792                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       20778                       # number of nop insts executed
system.cpu12.iew.exec_refs                      38659                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  32322                       # Number of branches executed
system.cpu12.iew.exec_stores                     8578                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.920586                       # Inst execution rate
system.cpu12.iew.wb_sent                       151797                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      150950                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   88271                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  105591                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.895857                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.835971                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         26441                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           499                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             868                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        67530                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.271864                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.944017                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        33032     48.91%     48.91% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         8848     13.10%     62.02% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3379      5.00%     67.02% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1617      2.39%     69.42% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         1778      2.63%     72.05% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         6099      9.03%     81.08% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          592      0.88%     81.96% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         5677      8.41%     90.36% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         6508      9.64%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        67530                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             153419                       # Number of instructions committed
system.cpu12.commit.committedOps               153419                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        33408                       # Number of memory references committed
system.cpu12.commit.loads                       26287                       # Number of loads committed
system.cpu12.commit.membars                       238                       # Number of memory barriers committed
system.cpu12.commit.branches                    29303                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  130138                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               2227                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        18291     11.92%     11.92% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          96555     62.94%     74.86% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.07%     74.93% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     74.93% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      1.88%     76.81% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     76.81% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     76.81% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.25%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.06% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         26525     17.29%     95.35% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         7135      4.65%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          153419                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                6508                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     239543                       # The number of ROB reads
system.cpu12.rob.rob_writes                    363610                       # The number of ROB writes
system.cpu12.timesIdled                           153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          8184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     979032                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    135132                       # Number of Instructions Simulated
system.cpu12.committedOps                      135132                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.589209                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.589209                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.697190                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.697190                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 190424                       # number of integer regfile reads
system.cpu12.int_regfile_writes                104849                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11139                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8169                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   768                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  369                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             807                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          19.406260                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             32133                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             913                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           35.194962                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    19.406260                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.151611                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.151611                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           70959                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          70959                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        25624                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         25624                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         6088                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         6088                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          137                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          137                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          112                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          112                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        31712                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          31712                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        31712                       # number of overall hits
system.cpu12.dcache.overall_hits::total         31712                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1956                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1956                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          862                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          862                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           56                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           57                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2818                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2818                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2818                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2818                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    104431180                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    104431180                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     89593796                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     89593796                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       547520                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       547520                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       579380                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       579380                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        23600                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        23600                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    194024976                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    194024976                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    194024976                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    194024976                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        27580                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        27580                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         6950                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         6950                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          169                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          169                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        34530                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        34530                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        34530                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        34530                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.070921                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.070921                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.124029                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.124029                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.290155                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.290155                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.337278                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.337278                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.081610                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.081610                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.081610                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.081610                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 53390.173824                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 53390.173824                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 103937.118329                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 103937.118329                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  9777.142857                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  9777.142857                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 10164.561404                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 10164.561404                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 68852.014194                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 68852.014194                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 68852.014194                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 68852.014194                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         3002                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             130                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    23.092308                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          306                       # number of writebacks
system.cpu12.dcache.writebacks::total             306                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1007                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1007                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          565                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          565                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data           10                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1572                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1572                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1572                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1572                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          949                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          949                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          297                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          297                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           46                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           57                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1246                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1246                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1246                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1246                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     33666580                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     33666580                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     22058908                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     22058908                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       364620                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       364620                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       513300                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       513300                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        22420                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        22420                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     55725488                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     55725488                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     55725488                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     55725488                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.034409                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.034409                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.042734                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.042734                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.238342                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.238342                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.337278                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.337278                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.036085                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.036085                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.036085                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.036085                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 35475.848261                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 35475.848261                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 74272.417508                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 74272.417508                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  7926.521739                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7926.521739                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  9005.263158                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  9005.263158                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 44723.505618                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 44723.505618                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 44723.505618                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 44723.505618                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             581                       # number of replacements
system.cpu12.icache.tags.tagsinuse          79.308359                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             34041                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1063                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           32.023518                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    79.308359                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.154899                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.154899                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           71601                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          71601                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        34041                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         34041                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        34041                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          34041                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        34041                       # number of overall hits
system.cpu12.icache.overall_hits::total         34041                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1228                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1228                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1228                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1228                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1228                       # number of overall misses
system.cpu12.icache.overall_misses::total         1228                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     39636198                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     39636198                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     39636198                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     39636198                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     39636198                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     39636198                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        35269                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        35269                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        35269                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        35269                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        35269                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        35269                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.034818                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.034818                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.034818                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.034818                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.034818                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.034818                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 32277.034202                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 32277.034202                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 32277.034202                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 32277.034202                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 32277.034202                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 32277.034202                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs     9.857143                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          581                       # number of writebacks
system.cpu12.icache.writebacks::total             581                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          165                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          165                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          165                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1063                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1063                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1063                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1063                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1063                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1063                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     31151998                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     31151998                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     31151998                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     31151998                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     31151998                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     31151998                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.030140                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.030140                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.030140                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.030140                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.030140                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.030140                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 29305.736595                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 29305.736595                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 29305.736595                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 29305.736595                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 29305.736595                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 29305.736595                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 46746                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           32817                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1789                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              30530                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 23754                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           77.805437                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  6288                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           127                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               29                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             98                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      40713                       # DTB read hits
system.cpu13.dtb.read_misses                      459                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  41172                       # DTB read accesses
system.cpu13.dtb.write_hits                     14871                       # DTB write hits
system.cpu13.dtb.write_misses                      38                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                 14909                       # DTB write accesses
system.cpu13.dtb.data_hits                      55584                       # DTB hits
system.cpu13.dtb.data_misses                      497                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  56081                       # DTB accesses
system.cpu13.itb.fetch_hits                     43656                       # ITB hits
system.cpu13.itb.fetch_misses                      78                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 43734                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         109820                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            13502                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       269293                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     46746                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            30071                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       76301                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3933                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                198                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2265                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   43656                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 649                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            94277                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.856402                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.966796                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  39666     42.07%     42.07% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   3178      3.37%     45.44% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   4319      4.58%     50.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   8003      8.49%     58.51% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  13632     14.46%     72.97% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   2634      2.79%     75.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   7671      8.14%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1648      1.75%     85.65% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  13526     14.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              94277                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.425660                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.452131                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  15787                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               30333                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   43829                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                3031                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1287                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               6781                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 695                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               249072                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                3162                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1287                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  17904                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  9332                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        18239                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   44643                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                2862                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               242999                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 269                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  473                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  765                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  388                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            159461                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              283736                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         270788                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12941                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              129113                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  30348                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              633                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          608                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    9014                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              42226                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             17028                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            4473                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           2198                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   206165                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              1249                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  199479                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             514                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         34010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        16025                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          212                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        94277                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       2.115882                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.360340                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             40294     42.74%     42.74% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              7480      7.93%     50.67% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             10870     11.53%     62.20% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             10403     11.03%     73.24% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              6607      7.01%     80.25% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              5570      5.91%     86.15% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              8572      9.09%     95.25% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              2508      2.66%     97.91% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1973      2.09%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         94277                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1618     30.79%     30.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     30.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     30.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  72      1.37%     32.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     32.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     32.16% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                318      6.05%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     38.21% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1817     34.58%     72.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                1430     27.21%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              136664     68.51%     68.51% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                188      0.09%     68.61% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     68.61% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2922      1.46%     70.07% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     70.07% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     70.07% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1928      0.97%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.04% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              42247     21.18%     92.22% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             15526      7.78%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               199479                       # Type of FU issued
system.cpu13.iq.rate                         1.816418                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      5255                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.026344                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           475162                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          227749                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       184297                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23842                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13750                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10417                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               192471                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12259                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           2667                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         5879                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         4407                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          828                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1287                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  4307                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1904                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            234534                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             327                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               42226                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              17028                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              588                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   42                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1854                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           78                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          398                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          900                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1298                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              197077                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               41172                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2402                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       27120                       # number of nop insts executed
system.cpu13.iew.exec_refs                      56081                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  39759                       # Number of branches executed
system.cpu13.iew.exec_stores                    14909                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.794546                       # Inst execution rate
system.cpu13.iew.wb_sent                       195838                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      194714                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  109536                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  136189                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.773029                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.804294                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         36145                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls          1037                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            1110                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        88998                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.212196                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.983758                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        45505     51.13%     51.13% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         9981     11.21%     62.35% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         5504      6.18%     68.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2745      3.08%     71.61% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         3175      3.57%     75.18% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         5130      5.76%     80.95% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         1077      1.21%     82.16% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         4203      4.72%     86.88% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        11678     13.12%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        88998                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             196881                       # Number of instructions committed
system.cpu13.commit.committedOps               196881                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        48968                       # Number of memory references committed
system.cpu13.commit.loads                       36347                       # Number of loads committed
system.cpu13.commit.membars                       525                       # Number of memory barriers committed
system.cpu13.commit.branches                    35690                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  168022                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               4797                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        23481     11.93%     11.93% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         118966     60.43%     72.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.06%     72.41% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     72.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.46%     73.87% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     73.87% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     73.87% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      0.98%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.85% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         36872     18.73%     93.58% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite        12649      6.42%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          196881                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               11678                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     308942                       # The number of ROB reads
system.cpu13.rob.rob_writes                    471321                       # The number of ROB writes
system.cpu13.timesIdled                           188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                         15543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     948530                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    173404                       # Number of Instructions Simulated
system.cpu13.committedOps                      173404                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.633319                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.633319                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.578984                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.578984                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 246913                       # number of integer regfile reads
system.cpu13.int_regfile_writes                137929                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11138                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8165                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  1497                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  798                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            1200                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          18.010012                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             45329                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1314                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           34.496956                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    18.010012                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.140703                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.140703                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          101617                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         101617                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        34276                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         34276                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        11272                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        11272                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          309                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          261                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          261                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        45548                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          45548                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        45548                       # number of overall hits
system.cpu13.dcache.overall_hits::total         45548                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2626                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2626                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          971                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          971                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           97                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data          117                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3597                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3597                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3597                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3597                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     96450840                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     96450840                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     83535678                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     83535678                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       843700                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       843700                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data      1300360                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total      1300360                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        53100                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        53100                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    179986518                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    179986518                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    179986518                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    179986518                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        36902                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        36902                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data        12243                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        12243                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        49145                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        49145                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        49145                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        49145                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.071161                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.071161                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.079311                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.079311                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.238916                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.238916                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.309524                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.309524                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.073192                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.073192                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.073192                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.073192                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 36729.185072                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 36729.185072                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 86030.564367                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 86030.564367                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  8697.938144                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  8697.938144                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 11114.188034                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 11114.188034                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 50037.953294                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 50037.953294                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 50037.953294                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 50037.953294                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2214                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             110                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    20.127273                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          402                       # number of writebacks
system.cpu13.dcache.writebacks::total             402                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1156                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1156                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          601                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          601                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           10                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1757                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1757                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1757                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1757                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1470                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1470                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          370                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          370                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           87                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data          116                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1840                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1840                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1840                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1840                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     35942800                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     35942800                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     21143229                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     21143229                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       631300                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       631300                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data      1164660                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total      1164660                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        51920                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        51920                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     57086029                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     57086029                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     57086029                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     57086029                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.039835                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.039835                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.030221                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.030221                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.214286                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.306878                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.306878                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.037440                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.037440                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.037440                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.037440                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 24450.884354                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 24450.884354                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 57143.862162                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 57143.862162                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  7256.321839                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7256.321839                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 10040.172414                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 10040.172414                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 31025.015761                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 31025.015761                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 31025.015761                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 31025.015761                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             893                       # number of replacements
system.cpu13.icache.tags.tagsinuse          73.387628                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             42046                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1381                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           30.446054                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    73.387628                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.143335                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.143335                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           88685                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          88685                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        42046                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         42046                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        42046                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          42046                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        42046                       # number of overall hits
system.cpu13.icache.overall_hits::total         42046                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1606                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1606                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1606                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1606                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1606                       # number of overall misses
system.cpu13.icache.overall_misses::total         1606                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     57730320                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     57730320                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     57730320                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     57730320                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     57730320                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     57730320                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        43652                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        43652                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        43652                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        43652                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        43652                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        43652                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.036791                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.036791                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.036791                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.036791                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.036791                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.036791                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 35946.650062                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 35946.650062                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 35946.650062                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 35946.650062                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 35946.650062                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 35946.650062                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          109                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          893                       # number of writebacks
system.cpu13.icache.writebacks::total             893                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          225                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          225                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          225                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          225                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          225                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          225                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1381                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1381                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1381                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1381                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1381                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1381                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     43517220                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     43517220                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     43517220                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     43517220                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     43517220                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     43517220                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.031637                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.031637                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.031637                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.031637                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.031637                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.031637                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 31511.383056                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 31511.383056                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 31511.383056                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 31511.383056                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 31511.383056                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 31511.383056                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  7634                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5926                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             739                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               6200                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1962                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           31.645161                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   632                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           110                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            107                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6572                       # DTB read hits
system.cpu14.dtb.read_misses                      335                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6907                       # DTB read accesses
system.cpu14.dtb.write_hits                      3370                       # DTB write hits
system.cpu14.dtb.write_misses                      35                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3405                       # DTB write accesses
system.cpu14.dtb.data_hits                       9942                       # DTB hits
system.cpu14.dtb.data_misses                      370                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  10312                       # DTB accesses
system.cpu14.itb.fetch_hits                      6486                       # ITB hits
system.cpu14.itb.fetch_misses                      87                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6573                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          85284                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             5739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        57851                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      7634                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2597                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       18978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1669                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        49489                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2700                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                    6486                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 323                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            77838                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.743223                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.163199                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  68234     87.66%     87.66% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    642      0.82%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    583      0.75%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    782      1.00%     90.24% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1178      1.51%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    342      0.44%     92.19% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    503      0.65%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    335      0.43%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   5239      6.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              77838                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.089513                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.678334                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   8299                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               11941                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    6368                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1173                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  568                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                693                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 279                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                49553                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1163                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  568                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   8975                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  5499                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         4159                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6807                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2341                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                47538                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 279                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  378                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1345                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  179                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             35208                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               67578                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          54658                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12911                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  12147                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              110                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    3849                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               6745                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              4123                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             292                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            304                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    42865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               113                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   40316                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             242                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         12949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         6599                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        77838                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.517948                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.563925                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             67802     87.11%     87.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1848      2.37%     89.48% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1425      1.83%     91.31% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1062      1.36%     92.68% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1444      1.86%     94.53% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               987      1.27%     95.80% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1840      2.36%     98.16% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               759      0.98%     99.14% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               671      0.86%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         77838                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   960     49.31%     49.31% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     49.31% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     49.31% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  68      3.49%     52.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     52.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     52.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                345     17.72%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     70.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  443     22.75%     93.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 131      6.73%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               24566     60.93%     60.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                191      0.47%     61.42% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     61.42% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2952      7.32%     68.74% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 2      0.00%     68.74% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     68.74% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1934      4.80%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               7147     17.73%     91.27% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3520      8.73%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                40316                       # Type of FU issued
system.cpu14.iq.rate                         0.472726                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1947                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.048293                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           136732                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           42337                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        27398                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23927                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13617                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10426                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                29950                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12309                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            222                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         2003                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1169                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          829                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  568                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1735                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1016                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             44428                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             149                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                6745                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               4123                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               84                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1000                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          117                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          437                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                554                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               39384                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6907                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             932                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1450                       # number of nop insts executed
system.cpu14.iew.exec_refs                      10312                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   5178                       # Number of branches executed
system.cpu14.iew.exec_stores                     3405                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.461798                       # Inst execution rate
system.cpu14.iew.wb_sent                        38404                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       37824                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   22269                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   31514                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.443506                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.706638                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         13051                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             473                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        26341                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.173722                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.471992                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        19769     75.05%     75.05% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         1002      3.80%     78.85% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1229      4.67%     83.52% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          638      2.42%     85.94% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          656      2.49%     88.43% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          249      0.95%     89.38% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          221      0.84%     90.22% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          268      1.02%     91.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2309      8.77%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        26341                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              30917                       # Number of instructions committed
system.cpu14.commit.committedOps                30917                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7696                       # Number of memory references committed
system.cpu14.commit.loads                        4742                       # Number of loads committed
system.cpu14.commit.membars                        21                       # Number of memory barriers committed
system.cpu14.commit.branches                     3733                       # Number of branches committed
system.cpu14.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                250                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          892      2.89%      2.89% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          17384     56.23%     59.11% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           114      0.37%     59.48% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.48% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2887      9.34%     68.82% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            2      0.01%     68.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     68.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1921      6.21%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4763     15.41%     90.45% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           30917                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2309                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      67038                       # The number of ROB reads
system.cpu14.rob.rob_writes                     89939                       # The number of ROB writes
system.cpu14.timesIdled                           152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          7446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1022048                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu14.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.840055                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.840055                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.352106                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.352106                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  46335                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 21290                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11156                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8191                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   121                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             327                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          17.701049                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              6851                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             435                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           15.749425                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    17.701049                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.138289                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.138289                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           17596                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          17596                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         4346                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          4346                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2410                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2410                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           25                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           16                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         6756                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           6756                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         6756                       # number of overall hits
system.cpu14.dcache.overall_hits::total          6756                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1229                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1229                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          519                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          519                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            6                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            9                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         1748                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         1748                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         1748                       # number of overall misses
system.cpu14.dcache.overall_misses::total         1748                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     97721700                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     97721700                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     70244157                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     70244157                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        88500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        88500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       159300                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       159300                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    167965857                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    167965857                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    167965857                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    167965857                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         5575                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         5575                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         8504                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         8504                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         8504                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         8504                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.220448                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.220448                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.177194                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.177194                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.193548                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.193548                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.360000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.360000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.205550                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.205550                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.205550                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.205550                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 79513.181448                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 79513.181448                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 135345.196532                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 135345.196532                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data        14750                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total        14750                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data        17700                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total        17700                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 96090.307208                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 96090.307208                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 96090.307208                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 96090.307208                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3354                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    31.055556                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          164                       # number of writebacks
system.cpu14.dcache.writebacks::total             164                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          849                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          849                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          391                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          391                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            4                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1240                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1240                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1240                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1240                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          380                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          380                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          128                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            9                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          508                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          508                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          508                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          508                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     29376100                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     29376100                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     16577808                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     16577808                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        12980                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        12980                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       148680                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       148680                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     45953908                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     45953908                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     45953908                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     45953908                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.068161                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.068161                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.043701                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.043701                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.059737                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.059737                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.059737                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.059737                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 77305.526316                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 77305.526316                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 129514.125000                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 129514.125000                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         6490                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6490                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data        16520                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total        16520                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 90460.448819                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 90460.448819                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 90460.448819                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 90460.448819                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             121                       # number of replacements
system.cpu14.icache.tags.tagsinuse          63.079278                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5834                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             550                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           10.607273                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    63.079278                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.123202                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.123202                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           13518                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          13518                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5834                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5834                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5834                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5834                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5834                       # number of overall hits
system.cpu14.icache.overall_hits::total          5834                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          650                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          650                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          650                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          650                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          650                       # number of overall misses
system.cpu14.icache.overall_misses::total          650                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     26105138                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     26105138                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     26105138                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     26105138                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     26105138                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     26105138                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         6484                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         6484                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         6484                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         6484                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         6484                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         6484                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.100247                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.100247                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.100247                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.100247                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.100247                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.100247                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 40161.750769                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 40161.750769                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 40161.750769                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 40161.750769                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 40161.750769                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 40161.750769                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          121                       # number of writebacks
system.cpu14.icache.writebacks::total             121                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          100                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          100                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          100                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          550                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          550                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          550                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          550                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          550                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          550                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     19428698                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     19428698                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     19428698                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     19428698                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     19428698                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     19428698                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.084824                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.084824                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.084824                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.084824                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.084824                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.084824                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 35324.905455                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 35324.905455                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 35324.905455                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 35324.905455                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 35324.905455                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 35324.905455                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 36772                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           28368                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1414                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              25355                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 18566                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           73.224216                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  3690                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           126                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                5                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            121                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      30349                       # DTB read hits
system.cpu15.dtb.read_misses                      447                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  30796                       # DTB read accesses
system.cpu15.dtb.write_hits                      9844                       # DTB write hits
system.cpu15.dtb.write_misses                      36                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  9880                       # DTB write accesses
system.cpu15.dtb.data_hits                      40193                       # DTB hits
system.cpu15.dtb.data_misses                      483                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  40676                       # DTB accesses
system.cpu15.itb.fetch_hits                     32520                       # ITB hits
system.cpu15.itb.fetch_misses                      78                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 32598                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          90039                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             9557                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       211381                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     36772                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            22261                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       68642                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3123                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2229                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   32520                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 532                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            82260                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.569669                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.996945                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  40553     49.30%     49.30% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   1883      2.29%     51.59% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   3624      4.41%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   6016      7.31%     63.31% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  10073     12.25%     75.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1106      1.34%     76.90% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   5621      6.83%     83.73% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   2418      2.94%     86.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  10966     13.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              82260                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.408401                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      2.347660                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  12587                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               33668                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   32264                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2654                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1077                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               3915                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 503                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               194048                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2131                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1077                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  14283                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  7920                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        21667                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   33133                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                4170                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               189147                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 263                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                 1081                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 2027                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  368                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            125711                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              228789                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         216096                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12686                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps              101396                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  24315                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              668                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          644                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    9223                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              31678                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             11629                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            3450                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           3284                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   162433                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              1181                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  156765                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             413                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         27320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        13431                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          209                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        82260                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.905726                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.314153                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             40029     48.66%     48.66% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              6171      7.50%     56.16% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              7911      9.62%     65.78% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              7069      8.59%     74.37% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              5753      6.99%     81.37% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              5087      6.18%     87.55% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              7642      9.29%     96.84% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1518      1.85%     98.69% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1080      1.31%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         82260                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1197     24.53%     24.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  74      1.52%     26.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     26.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     26.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                324      6.64%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     32.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 2124     43.53%     76.22% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1160     23.78%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              109762     70.02%     70.02% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                193      0.12%     70.14% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     70.14% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2929      1.87%     72.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     72.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     72.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1928      1.23%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.24% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              31706     20.23%     93.47% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             10243      6.53%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               156765                       # Type of FU issued
system.cpu15.iq.rate                         1.741079                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      4879                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.031123                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           377646                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          177584                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       142579                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23436                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13392                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10401                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               149593                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12047                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            841                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         4761                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3095                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          723                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1077                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  3838                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1275                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            183073                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             340                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               31678                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              11629                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              610                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1243                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          318                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          781                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1099                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              154906                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               30796                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            1859                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       19459                       # number of nop insts executed
system.cpu15.iew.exec_refs                      40676                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  30804                       # Number of branches executed
system.cpu15.iew.exec_stores                     9880                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.720432                       # Inst execution rate
system.cpu15.iew.wb_sent                       153854                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      152980                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   85883                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  106457                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.699042                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.806739                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         28355                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           972                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             930                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        78020                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.963996                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.811674                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        42058     53.91%     53.91% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         9361     12.00%     65.90% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         4291      5.50%     71.40% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         2298      2.95%     74.35% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         3120      4.00%     78.35% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         4394      5.63%     83.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          738      0.95%     84.93% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         4564      5.85%     90.78% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         7196      9.22%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        78020                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             153231                       # Number of instructions committed
system.cpu15.commit.committedOps               153231                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        35451                       # Number of memory references committed
system.cpu15.commit.loads                       26917                       # Number of loads committed
system.cpu15.commit.membars                       469                       # Number of memory barriers committed
system.cpu15.commit.branches                    27578                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  130786                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               2428                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        16941     11.06%     11.06% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          95446     62.29%     73.34% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.08%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      1.88%     75.30% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     75.30% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     75.30% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.25%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.55% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         27386     17.87%     94.42% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         8545      5.58%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          153231                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                7196                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     250954                       # The number of ROB reads
system.cpu15.rob.rob_writes                    367399                       # The number of ROB writes
system.cpu15.timesIdled                           133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          7779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     967984                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    136294                       # Number of Instructions Simulated
system.cpu15.committedOps                      136294                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.660623                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.660623                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.513722                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.513722                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 198498                       # number of integer regfile reads
system.cpu15.int_regfile_writes                107357                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11148                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8152                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   895                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  274                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             712                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          15.922270                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             33907                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             824                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           41.149272                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    15.922270                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.124393                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.124393                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           76162                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          76162                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        26308                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         26308                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         7190                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         7190                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          115                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          115                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           79                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           79                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        33498                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          33498                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        33498                       # number of overall hits
system.cpu15.dcache.overall_hits::total         33498                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2414                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2414                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         1217                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1217                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           40                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           48                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3631                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3631                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3631                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3631                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    128920900                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    128920900                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     85217180                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     85217180                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       531000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       531000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       636020                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       636020                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        88500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        88500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    214138080                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    214138080                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    214138080                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    214138080                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        28722                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        28722                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         8407                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         8407                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        37129                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        37129                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        37129                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        37129                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.084047                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.084047                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.144760                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.144760                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.258065                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.258065                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.377953                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.377953                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.097794                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.097794                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.097794                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.097794                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 53405.509528                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 53405.509528                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 70022.333607                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 70022.333607                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        13275                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        13275                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 13250.416667                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 13250.416667                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 58974.960066                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 58974.960066                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 58974.960066                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 58974.960066                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2110                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             106                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    19.905660                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          360                       # number of writebacks
system.cpu15.dcache.writebacks::total             360                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1279                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1279                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          694                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          694                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            6                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1973                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1973                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1973                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1973                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1135                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1135                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          523                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          523                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           34                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           48                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           48                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1658                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1658                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1658                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1658                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     36845500                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     36845500                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     25923410                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     25923410                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       325680                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       325680                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       582920                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       582920                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        84960                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        84960                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     62768910                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     62768910                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     62768910                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     62768910                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.039517                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.039517                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.062210                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.062210                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.219355                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.219355                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.377953                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.377953                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.044655                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.044655                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.044655                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.044655                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 32462.995595                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 32462.995595                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 49566.749522                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 49566.749522                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  9578.823529                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9578.823529                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data 12144.166667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 12144.166667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 37858.208685                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 37858.208685                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 37858.208685                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 37858.208685                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             531                       # number of replacements
system.cpu15.icache.tags.tagsinuse          64.672885                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             31338                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1013                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           30.935834                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    64.672885                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.126314                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.126314                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           66043                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          66043                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        31338                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         31338                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        31338                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          31338                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        31338                       # number of overall hits
system.cpu15.icache.overall_hits::total         31338                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1177                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1177                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1177                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1177                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1177                       # number of overall misses
system.cpu15.icache.overall_misses::total         1177                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     35147479                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     35147479                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     35147479                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     35147479                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     35147479                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     35147479                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        32515                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        32515                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        32515                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        32515                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        32515                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        32515                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.036199                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.036199                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.036199                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.036199                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.036199                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.036199                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 29861.919286                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 29861.919286                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 29861.919286                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 29861.919286                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 29861.919286                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 29861.919286                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          531                       # number of writebacks
system.cpu15.icache.writebacks::total             531                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          164                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          164                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          164                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          164                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1013                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1013                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1013                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1013                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1013                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1013                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     27476299                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     27476299                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     27476299                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     27476299                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     27476299                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     27476299                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.031155                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.031155                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.031155                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.031155                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.031155                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.031155                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 27123.691017                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 27123.691017                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 27123.691017                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 27123.691017                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 27123.691017                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 27123.691017                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1485                       # number of replacements
system.l2.tags.tagsinuse                  4146.722470                       # Cycle average of tags in use
system.l2.tags.total_refs                       46165                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9100                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.073077                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2284.849205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1219.252133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      480.279193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       65.845815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.553946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.166071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.556412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.710445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.718688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.199141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        6.413586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.115851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        5.507455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.525727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.345122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        1.438915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        5.033161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.228234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.725465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.691984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.576000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        2.890408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.172370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        2.482543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        4.529495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        3.431451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        4.847346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        8.291984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        2.817435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.603778                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        4.620278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.434645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        3.868186                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.139456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.074417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.029314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.004019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.253096                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4870                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1903                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.464783                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2181469                       # Number of tag accesses
system.l2.tags.data_accesses                  2181469                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13196                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13196                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6856                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6856                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  183                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 32                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1295                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               82                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               82                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2280                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          1178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           465                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst          1146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          1018                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst          1169                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst          1217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          1016                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           992                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          1264                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           967                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18623                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          553                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          442                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10863                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5953                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                6190                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 455                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 291                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                1178                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 727                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 420                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 242                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 416                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 219                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 465                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 185                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                1146                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 686                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 439                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 223                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                1018                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 664                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                1169                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 635                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                1217                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 748                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1016                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 457                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 478                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1264                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 636                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 508                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 249                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 967                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 513                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31766                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5953                       # number of overall hits
system.l2.overall_hits::cpu00.data               6190                       # number of overall hits
system.l2.overall_hits::cpu01.inst                455                       # number of overall hits
system.l2.overall_hits::cpu01.data                291                       # number of overall hits
system.l2.overall_hits::cpu02.inst               1178                       # number of overall hits
system.l2.overall_hits::cpu02.data                727                       # number of overall hits
system.l2.overall_hits::cpu03.inst                420                       # number of overall hits
system.l2.overall_hits::cpu03.data                242                       # number of overall hits
system.l2.overall_hits::cpu04.inst                416                       # number of overall hits
system.l2.overall_hits::cpu04.data                219                       # number of overall hits
system.l2.overall_hits::cpu05.inst                465                       # number of overall hits
system.l2.overall_hits::cpu05.data                185                       # number of overall hits
system.l2.overall_hits::cpu06.inst               1146                       # number of overall hits
system.l2.overall_hits::cpu06.data                686                       # number of overall hits
system.l2.overall_hits::cpu07.inst                439                       # number of overall hits
system.l2.overall_hits::cpu07.data                223                       # number of overall hits
system.l2.overall_hits::cpu08.inst               1018                       # number of overall hits
system.l2.overall_hits::cpu08.data                664                       # number of overall hits
system.l2.overall_hits::cpu09.inst               1169                       # number of overall hits
system.l2.overall_hits::cpu09.data                635                       # number of overall hits
system.l2.overall_hits::cpu10.inst               1217                       # number of overall hits
system.l2.overall_hits::cpu10.data                748                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1016                       # number of overall hits
system.l2.overall_hits::cpu11.data                457                       # number of overall hits
system.l2.overall_hits::cpu12.inst                992                       # number of overall hits
system.l2.overall_hits::cpu12.data                478                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1264                       # number of overall hits
system.l2.overall_hits::cpu13.data                636                       # number of overall hits
system.l2.overall_hits::cpu14.inst                508                       # number of overall hits
system.l2.overall_hits::cpu14.data                249                       # number of overall hits
system.l2.overall_hits::cpu15.inst                967                       # number of overall hits
system.l2.overall_hits::cpu15.data                513                       # number of overall hits
system.l2.overall_hits::total                   31766                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           272                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           219                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data           137                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           218                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data           139                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            71                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            60                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data           284                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1507                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              150                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             70                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5900                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          273                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           70                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           57                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           82                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           71                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst          117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3104                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           54                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1489                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1958                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5929                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               273                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                98                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                48                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                49                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                57                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               116                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                61                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                60                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data               101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                82                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst               117                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                46                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               105                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10493                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1958                       # number of overall misses
system.l2.overall_misses::cpu00.data             5929                       # number of overall misses
system.l2.overall_misses::cpu01.inst              273                       # number of overall misses
system.l2.overall_misses::cpu01.data               98                       # number of overall misses
system.l2.overall_misses::cpu02.inst               70                       # number of overall misses
system.l2.overall_misses::cpu02.data              103                       # number of overall misses
system.l2.overall_misses::cpu03.inst               48                       # number of overall misses
system.l2.overall_misses::cpu03.data               77                       # number of overall misses
system.l2.overall_misses::cpu04.inst               19                       # number of overall misses
system.l2.overall_misses::cpu04.data               90                       # number of overall misses
system.l2.overall_misses::cpu05.inst               49                       # number of overall misses
system.l2.overall_misses::cpu05.data               86                       # number of overall misses
system.l2.overall_misses::cpu06.inst               57                       # number of overall misses
system.l2.overall_misses::cpu06.data              116                       # number of overall misses
system.l2.overall_misses::cpu07.inst               61                       # number of overall misses
system.l2.overall_misses::cpu07.data               91                       # number of overall misses
system.l2.overall_misses::cpu08.inst               60                       # number of overall misses
system.l2.overall_misses::cpu08.data              101                       # number of overall misses
system.l2.overall_misses::cpu09.inst               76                       # number of overall misses
system.l2.overall_misses::cpu09.data               90                       # number of overall misses
system.l2.overall_misses::cpu10.inst               75                       # number of overall misses
system.l2.overall_misses::cpu10.data              108                       # number of overall misses
system.l2.overall_misses::cpu11.inst               82                       # number of overall misses
system.l2.overall_misses::cpu11.data              103                       # number of overall misses
system.l2.overall_misses::cpu12.inst               71                       # number of overall misses
system.l2.overall_misses::cpu12.data              106                       # number of overall misses
system.l2.overall_misses::cpu13.inst              117                       # number of overall misses
system.l2.overall_misses::cpu13.data               94                       # number of overall misses
system.l2.overall_misses::cpu14.inst               42                       # number of overall misses
system.l2.overall_misses::cpu14.data               92                       # number of overall misses
system.l2.overall_misses::cpu15.inst               46                       # number of overall misses
system.l2.overall_misses::cpu15.data              105                       # number of overall misses
system.l2.overall_misses::total                 10493                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       159300                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        33040                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        87320                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        15340                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        16520                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        17700                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        87320                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        35400                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        51920                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        54280                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        17700                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        16520                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        35400                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        16520                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        35400                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        17700                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       697380                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        18880                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        17700                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data        35400                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        51920                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        21240                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        71980                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        70800                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data        71980                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu12.data        35400                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        37760                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data       107380                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       540440                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1115111800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     10965740                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     11554560                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      9267720                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      9668920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9054140                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11778899                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     10157440                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11592320                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     10969280                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     14772519                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11446000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11017660                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11709140                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      9041160                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11259560                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1279366858                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    426636080                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     57566719                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     13181780                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      8982160                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      3291020                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      8861800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     10097260                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     11035360                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     10594040                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     14250860                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     14580080                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     15539420                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     13848480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     23577580                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      7367719                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      8088900                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    647499258                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    180363000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     10119680                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      9134380                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      7109500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      9613460                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      9263499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     11972280                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      9500180                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8280060                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      8449980                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      8249380                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data     10489020                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data     11677280                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      8262360                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     10571620                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data     10839480                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    323895159                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    426636080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1295474800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     57566719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     21085420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     13181780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     20688940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      8982160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     16377220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      3291020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     19282380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      8861800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     18317639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     10097260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     23751179                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     11035360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     19657620                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     10594040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19872380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     14250860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     19419260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     14580080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     23021899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     15539420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     21935020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     13848480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     22694940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     23577580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     19971500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      7367719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     19612780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      8088900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     22099040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2250761275                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    426636080                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1295474800                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     57566719                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     21085420                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     13181780                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     20688940                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      8982160                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     16377220                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      3291020                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     19282380                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      8861800                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     18317639                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     10097260                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     23751179                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     11035360                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     19657620                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     10594040                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19872380                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     14250860                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     19419260                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     14580080                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     23021899                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     15539420                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     21935020                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     13848480                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     22694940                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     23577580                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     19971500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      7367719                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     19612780                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      8088900                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     22099040                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2250761275                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        13196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6856                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6856                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          278                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          232                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data          155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          239                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data          154                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data          298                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1690                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           91                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           88                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data           91                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data           99                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7911                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          728                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         1248                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         1203                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          500                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         1078                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst         1245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         1292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         1063                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         1013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21727                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          593                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          456                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7911                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           12119                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             728                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             389                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            1248                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             830                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             468                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             319                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             309                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             514                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             271                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            1203                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             802                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             500                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             314                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            1078                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             765                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            1245                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             725                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1292                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             856                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1098                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             560                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1063                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             584                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1381                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             730                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             550                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             341                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1013                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             618                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                42259                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7911                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          12119                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            728                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            389                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           1248                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            830                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            468                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            319                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            309                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            514                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            271                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           1203                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            802                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            500                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            314                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           1078                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            765                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           1245                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            725                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1292                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            856                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1098                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            560                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1063                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            584                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1381                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            730                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            550                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            341                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1013                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            618                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               42259                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.257143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.978417                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.943966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.883871                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.912134                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.902597                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.845238                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.840909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.821429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.312500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.953020                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.891716                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.894737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.954545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.821429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.824176                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.797656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.438596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.426573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.483516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.522727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.472527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.420690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.474747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.427586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.378788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.479452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.425197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.406250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.474576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.505747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.436508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.721271                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.247503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.375000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.056090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.102564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.043678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.095331                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.047382                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.122000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.055659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.061044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.058050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.074681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.066792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.084721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.076364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.045410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.142864                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.144081                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.174545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.061135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.144737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.199095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.238889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.083714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.204651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.062903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.067454                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.053521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.113164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.118421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.062092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.188976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.101626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.120547                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.247503                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.489232                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.251928                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.056090                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.124096                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.102564                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.241379                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.043678                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.291262                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.095331                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.317343                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.047382                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.144638                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.122000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.289809                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.055659                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.132026                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.061044                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.124138                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.058050                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.126168                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.074681                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.183929                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.066792                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.181507                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.084721                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.128767                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.076364                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.269795                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.045410                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.169903                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.248302                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.247503                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.489232                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.251928                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.056090                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.124096                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.102564                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.241379                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.043678                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.291262                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.095331                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.317343                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.047382                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.144638                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.122000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.289809                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.055659                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.132026                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.061044                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.124138                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.058050                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.126168                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.074681                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.183929                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.066792                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.181507                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.084721                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.128767                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.076364                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.269795                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.045410                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.169903                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.248302                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        17700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   121.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   398.721461                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data        15340                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data         8260                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data         4425                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   637.372263                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data        11800                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   238.165138                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data   390.503597                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data   249.295775                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   275.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data   956.756757                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   359.130435                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data         7080                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data    62.323944                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   462.760451                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data         9440                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data         8850                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data         2950                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data  3054.117647                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data        21240                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data  4234.117647                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data  3218.181818                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data  3427.619048                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu12.data         4425                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data  1641.739130                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data  8948.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3602.933333                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 218435.220372                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 219314.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 189419.016393                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       210630                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 210193.913043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 210561.395349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 193096.704918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 216115.744681                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 186972.903226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 219385.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 211035.985714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 211962.962963                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 211878.076923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 209091.785714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 205480.909091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 204719.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 216841.840339                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 217893.810010                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 210867.102564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 188311.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 187128.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 173211.578947                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 180853.061224                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 177144.912281                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 180907.540984                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 176567.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 187511.315789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 194401.066667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 189505.121951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 195049.014085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 201517.777778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 175421.880952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 175845.652174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 208601.565077                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 218887.135922                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 210826.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 217485.238095                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 215439.393939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 218487.727273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 215430.209302                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 217677.818182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 215913.181818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 212309.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 211249.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 217088.947368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 214061.632653                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 216245.925926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 217430.526316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 220242.083333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 216789.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 217525.291471                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 217893.810010                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 218498.026649                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 210867.102564                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 215157.346939                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 188311.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 200863.495146                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 187128.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 212691.168831                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 173211.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 214248.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 180853.061224                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 212995.802326                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 177144.912281                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 204751.543103                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 180907.540984                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 216017.802198                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 176567.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 196756.237624                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 187511.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 215769.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 194401.066667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 213165.731481                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 189505.121951                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 212961.359223                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 195049.014085                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 214103.207547                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 201517.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 212462.765957                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 175421.880952                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 213182.391304                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 175845.652174                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 210467.047619                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 214501.217478                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 217893.810010                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 218498.026649                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 210867.102564                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 215157.346939                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 188311.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 200863.495146                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 187128.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 212691.168831                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 173211.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 214248.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 180853.061224                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 212995.802326                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 177144.912281                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 204751.543103                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 180907.540984                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 216017.802198                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 176567.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 196756.237624                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 187511.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 215769.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 194401.066667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 213165.731481                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 189505.121951                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 212961.359223                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 195049.014085                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 214103.207547                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 201517.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 212462.765957                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 175421.880952                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 213182.391304                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 175845.652174                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 210467.047619                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 214501.217478                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                162                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5232                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         9                       # number of cycles access was blocked
system.l2.blocked::no_targets                      41                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             18                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   127.609756                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1097                       # number of writebacks
system.l2.writebacks::total                      1097                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           713                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           55                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 768                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                768                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          272                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          219                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data          137                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          218                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data          139                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data          284                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1507                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          150                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5105                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           62                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           70                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5900                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1918                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          231                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           22                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           62                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2391                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1434                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           82                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           82                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9725                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       122600                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      3791380                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      3040488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        11760                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        24660                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        52920                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data      1888900                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data        38800                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      3015400                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data      1940568                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data       999200                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       840020                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       518480                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       643740                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        67220                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data      3935936                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20932072                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        29240                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        27600                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data       164680                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        27400                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data       231620                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        16560                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data       236660                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data       305840                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data       293560                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       136640                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data       111400                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       329100                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        13020                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data       166380                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2089700                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1094199741                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10757583                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     11304160                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      9086200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      9481100                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      8876844                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11525480                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      9965844                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11335960                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     10761841                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     14480700                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     11226544                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10806783                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     11481660                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      8865201                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     11037802                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1255193443                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    411398521                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     49560369                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      3214480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      2574040                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       428520                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       428120                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1713000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      3003720                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       642220                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      3663541                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      6650300                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      4713461                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      7074100                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst     13389835                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      1713220                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2798641                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    512966088                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    176466820                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data      9037924                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      8356800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      6650363                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      9259964                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      8407047                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     11178920                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      8441473                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7291580                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      7501761                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      7743760                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      9647641                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data     11186103                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      7092501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      9776433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data     10293860                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    308332950                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    411398521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1270666561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     49560369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     19795507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      3214480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     19660960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2574040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     15736563                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       428520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     18741064                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       428120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     17283891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1713000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     22704400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      3003720                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     18407317                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       642220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18627540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      3663541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     18263602                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      6650300                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     22224460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      4713461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     20874185                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      7074100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     21992886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst     13389835                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     18574161                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      1713220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     18641634                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2798641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     21331662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2076492481                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    411398521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1270666561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     49560369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     19795507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      3214480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     19660960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2574040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     15736563                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       428520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     18741064                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       428120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     17283891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1713000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     22704400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      3003720                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     18407317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       642220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18627540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      3663541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     18263602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      6650300                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     22224460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      4713461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     20874185                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      7074100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     21992886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst     13389835                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     18574161                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      1713220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     18641634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2798641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     21331662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2076492481                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.257143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.978417                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.943966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.883871                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.912134                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.902597                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.845238                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.840909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.821429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.312500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.953020                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.891716                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.894737                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.954545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.821429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.824176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.797656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.438596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.426573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.483516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.522727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.472527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.420690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.474747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.427586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.378788                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.479452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.425197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.406250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.474576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.505747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.436508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.721271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.242447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.317308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.012019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.025641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.004598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.003891                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.006650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.028000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.002783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.013655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.023994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.020036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.031044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.044895                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.014545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.012833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.110047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.143557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.152727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.056769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.135965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.194570                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.216667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.079148                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.181395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.054839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.059022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.050704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.103926                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.114035                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.053922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.177165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.097561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.116095                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.242447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.488984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.317308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.236504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.012019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.120482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.025641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.235110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.004598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.288026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.003891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.302583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.006650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.140898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.028000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.273885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.002783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.125490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.013655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.117241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.023994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.123832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.020036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.176786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.031044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.178082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.044895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.121918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.014545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.260997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.012833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.166667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.230128                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.242447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.488984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.317308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.236504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.012019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.120482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.025641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.235110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.004598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.288026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.003891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.302583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.006650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.140898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.028000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.273885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.002783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.125490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.013655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.117241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.023994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.123832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.020036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.176786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.031044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.178082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.044895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.121918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.014545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.260997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.012833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.166667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.230128                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 13622.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 13938.897059                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 13883.506849                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        11760                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        12330                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        13230                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 13787.591241                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 12933.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 13832.110092                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 13960.920863                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 14073.239437                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 14000.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 14012.972973                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 13994.347826                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 13858.929577                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13889.895156                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        14620                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        13800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 13723.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        13700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 13624.705882                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data        16560                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 13921.176471                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 13901.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 13979.047619                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data        13664                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data        13925                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 14308.695652                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        13020                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        13865                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 13931.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 214338.832713                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 215151.660000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 185314.098361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 206504.545455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 206110.869565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 206438.232558                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 188942.295082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 212039.234043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 182838.064516                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 215236.820000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 206867.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 207898.962963                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 207822.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 205029.642857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 201481.840909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 200687.309091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 212744.651356                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214493.493743                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214547.051948                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 214298.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 214503.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       214260                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       214060                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst       214125                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 214551.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 214073.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 215502.411765                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 214525.806452                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 214248.227273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 214366.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 215965.080645                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 214152.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 215280.076923                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214540.396487                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 214941.315469                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 215188.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214276.923077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214527.838710                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data       215348                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 215565.307692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214979.230769                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 216448.025641                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214458.235294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 214336.028571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 215104.444444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214392.022222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 215117.365385                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 214924.272727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 217254.066667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214455.416667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 215016.004184                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214493.493743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214422.301890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214547.051948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 215168.554348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 214298.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 196609.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 214503.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 209820.840000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       214260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 210573.752809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       214060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 210779.158537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst       214125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 200923.893805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 214551.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 214038.569767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 214073.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 194036.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 215502.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 214865.905882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 214525.806452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 209664.716981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 214248.227273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 210850.353535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 214366.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 211470.057692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 215965.080645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 208698.438202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 214152.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 209456.561798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 215280.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 207103.514563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213521.077738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214493.493743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214422.301890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214547.051948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 215168.554348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 214298.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 196609.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 214503.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 209820.840000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       214260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 210573.752809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       214060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 210779.158537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst       214125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 200923.893805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 214551.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 214038.569767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 214073.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 194036.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 215502.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 214865.905882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 214525.806452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 209664.716981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 214248.227273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 210850.353535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 214366.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 211470.057692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 215965.080645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 208698.438202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 214152.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 209456.561798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 215280.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 207103.514563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213521.077738                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3825                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1097                       # Transaction distribution
system.membus.trans_dist::CleanEvict              243                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2596                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            776                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5947                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5833                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3825                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        24142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       688320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  688320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1762                       # Total snoops (count)
system.membus.snoop_fanout::samples             16178                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16178    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16178                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25119095                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48290000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        92950                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        35735                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            151                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          137                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             42794                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14293                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14390                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10527                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2712                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           808                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3520                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8842                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21727                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21068                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        36655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         2029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         3257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         4569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         3123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         4300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         4074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         3239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         3987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         3408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         4676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         2947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         2796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         3655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         4057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                137032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       979840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1346560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        63808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        39296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       128576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        79360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        32640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        28928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        39808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       122880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        76864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        38400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        31360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       106752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        71680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       127616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        67584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       135424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        81216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       109632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        53376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       105216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        56960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       145536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        72448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        42944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        32320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        98816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        62592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4470080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           12530                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            56700                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.379471                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.791692                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26767     47.21%     47.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12125     21.38%     68.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3402      6.00%     74.59% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1543      2.72%     77.31% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1346      2.37%     79.69% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1292      2.28%     81.97% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1315      2.32%     84.29% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1342      2.37%     86.65% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1312      2.31%     88.97% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1236      2.18%     91.15% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  1143      2.02%     93.16% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1076      1.90%     95.06% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   789      1.39%     96.45% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   774      1.37%     97.82% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   758      1.34%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   478      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              56700                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          174929373                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28348148                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          44268954                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2660804                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           2770483                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4497899                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           7247458                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1709194                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1723942                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1564161                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1663768                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1881053                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1697955                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          4327937                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          6968949                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1839033                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          1822075                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3894349                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          6489246                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          4496694                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          6441507                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          4656193                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          7638923                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          3981867                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          4807214                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          3826642                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          4442289                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          5009523                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          6678557                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          2010728                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1800215                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          3657844                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          5399422                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
