#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  8 11:56:45 2023
# Process ID: 2344
# Current directory: E:/Code/SME309_Lab/DJY_Lab2/lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18424 E:\Code\SME309_Lab\DJY_Lab2\lab_2\lab_2.xpr
# Log file: E:/Code/SME309_Lab/DJY_Lab2/lab_2/vivado.log
# Journal file: E:/Code/SME309_Lab/DJY_Lab2/lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Code/SME309_Lab/SME309_Lab2_Template/Hardware/Constraint_Source/TOP.xdc'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Code/SME309_Lab/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 815.711 ; gain = 173.609
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 27 into 'ALUOp' is out of bounds [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v:32]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Wrapper_tb_behav -key {Behavioral:sim_1:Functional:Wrapper_tb} -tclbatch {Wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 840.289 ; gain = 10.992
add_wave {{/Wrapper_tb/RESET}} {{/Wrapper_tb/CLK}} {{/Wrapper_tb/LED}} {{/Wrapper_tb/SEVENSEGHEX}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Wrapper_tb/wrapper1/ARM1/RegisterFile1/RegBank}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/Decoder1/NoWrite}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3380] identifier 'RD2' is used before its declaration [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2458] undeclared symbol PCS, assumed default net type wire [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/Lab2/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 27 into 'ALUOp' is out of bounds [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" Line 1. Module ARM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" Line 1. Module CondLogic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 908.379 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3380] identifier 'RD2' is used before its declaration [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2458] undeclared symbol PCS, assumed default net type wire [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/Lab2/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 27 into 'ALUOp' is out of bounds [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" Line 1. Module ARM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" Line 1. Module CondLogic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 908.379 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Wrapper_tb/wrapper1/Instr}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3380] identifier 'RD2' is used before its declaration [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2458] undeclared symbol PCS, assumed default net type wire [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/Lab2/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 27 into 'ALUOp' is out of bounds [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" Line 1. Module ARM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" Line 1. Module CondLogic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 908.379 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Wrapper_tb/wrapper1/ARM1/RegisterFile1/A1}} {{/Wrapper_tb/wrapper1/ARM1/RegisterFile1/A2}} {{/Wrapper_tb/wrapper1/ARM1/RegisterFile1/A3}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3380] identifier 'RD2' is used before its declaration [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2458] undeclared symbol PCS, assumed default net type wire [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/Lab2/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 27 into 'ALUOp' is out of bounds [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" Line 1. Module ARM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" Line 1. Module CondLogic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 916.422 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Wrapper_tb/wrapper1/ARM1/ALU1/ALUControl}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/Decoder1/ALUOp}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3380] identifier 'RD2' is used before its declaration [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2458] undeclared symbol PCS, assumed default net type wire [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/Lab2/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 27 into 'ALUOp' is out of bounds [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" Line 1. Module ARM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" Line 1. Module CondLogic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 946.324 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3380] identifier 'RD2' is used before its declaration [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2458] undeclared symbol PCS, assumed default net type wire [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/Lab2/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 27 into 'ALUOp' is out of bounds [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" Line 1. Module ARM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" Line 1. Module CondLogic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 946.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3380] identifier 'RD2' is used before its declaration [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2458] undeclared symbol PCS, assumed default net type wire [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/Lab2/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 27 into 'ALUOp' is out of bounds [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" Line 1. Module ARM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" Line 1. Module CondLogic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Wrapper_tb_behav -key {Behavioral:sim_1:Functional:Wrapper_tb} -tclbatch {Wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 967.289 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/NoWrite}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3380] identifier 'RD2' is used before its declaration [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2458] undeclared symbol PCS, assumed default net type wire [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/Lab2/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" Line 1. Module ARM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" Line 1. Module CondLogic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 967.289 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/Decoder1/NoWrite}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3380] identifier 'RD2' is used before its declaration [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2458] undeclared symbol PCS, assumed default net type wire [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/Lab2/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" Line 1. Module ARM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" Line 1. Module CondLogic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 967.289 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Wrapper_tb/wrapper1/ARM1/RegisterFile1/RegBank}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/CondLogic1/Z}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Wrapper_tb/wrapper1/ARM1/ALU1/ALUFlags}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3380] identifier 'RD2' is used before its declaration [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2458] undeclared symbol PCS, assumed default net type wire [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/Lab2/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" Line 1. Module ARM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" Line 1. Module CondLogic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 967.289 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/ALUFlags}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/CondLogic1/CondEx}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/CondLogic1/N}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/CondLogic1/N}} {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/CondLogic1/Z}} {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/CondLogic1/C}} {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/CondLogic1/V}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/CondLogic1/FlagWrite}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3380] identifier 'RD2' is used before its declaration [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2458] undeclared symbol PCS, assumed default net type wire [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/Lab2/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" Line 1. Module ARM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" Line 1. Module CondLogic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 968.488 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Wrapper_tb/wrapper1/ARM1/ControlUnit1/Cond}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3380] identifier 'RD2' is used before its declaration [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2458] undeclared symbol PCS, assumed default net type wire [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/Lab2/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" Line 1. Module ARM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" Line 1. Module CondLogic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 968.488 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM
WARNING: [VRFC 10-3380] identifier 'RD2' is used before its declaration [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2458] undeclared symbol PCS, assumed default net type wire [E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/SME309_Lab/Lab2/SME309_Lab2_Template/Hardware/Simulation_Source/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/SME309_Lab/DJY_Lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6060775d6854427b94df8d51de071da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_tb_behav xil_defaultlib.Wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ARM.v" Line 1. Module ARM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/CondLogic.v" Line 1. Module CondLogic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/SME309_Lab/DJY_Lab2/Design_Source/Shifter.v" Line 1. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CondLogic
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.ARM
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 968.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 15:28:10 2023...
