/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  reg [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [29:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_3z ? in_data[112] : celloutsig_1_1z;
  assign celloutsig_1_16z = in_data[134] ? celloutsig_1_0z[2] : in_data[105];
  assign celloutsig_1_19z = celloutsig_1_2z[0] ? _00_ : celloutsig_1_17z[1];
  assign celloutsig_0_25z = celloutsig_0_21z ? in_data[93] : celloutsig_0_3z[2];
  assign celloutsig_0_22z = ~((celloutsig_0_20z | celloutsig_0_19z) & (celloutsig_0_21z | celloutsig_0_3z[1]));
  assign celloutsig_0_23z = ~((1'h0 | celloutsig_0_19z) & (celloutsig_0_12z[0] | celloutsig_0_22z));
  assign celloutsig_0_19z = celloutsig_0_15z | ~(celloutsig_0_16z[4]);
  assign celloutsig_0_4z = celloutsig_0_1z[2] ^ celloutsig_0_3z[1];
  assign celloutsig_1_15z = celloutsig_1_8z ^ celloutsig_1_13z;
  reg [5:0] _11_;
  always_ff @(posedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 6'h00;
    else _11_ <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _01_[5:2], _00_, _01_[0] } = _11_;
  assign celloutsig_0_2z = in_data[94:89] & celloutsig_0_1z[11:6];
  assign celloutsig_1_2z = { in_data[156:149], celloutsig_1_1z, celloutsig_1_0z } & in_data[149:138];
  assign celloutsig_0_13z = celloutsig_0_2z[3:0] / { 1'h1, celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_0z[4:2] / { 1'h1, celloutsig_0_3z[1:0] };
  assign celloutsig_1_7z = { _01_[4:2], _00_, _01_[0] } == { celloutsig_1_2z[6:4], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_5z = in_data[44:42] == { celloutsig_0_2z[4:3], celloutsig_0_4z };
  assign celloutsig_0_21z = celloutsig_0_17z[13:8] == celloutsig_0_16z[5:0];
  assign celloutsig_0_28z = in_data[44:11] == { celloutsig_0_12z[4:1], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_1_12z = celloutsig_1_2z[11:8] >= in_data[124:121];
  assign celloutsig_1_13z = { celloutsig_1_10z[7:2], celloutsig_1_8z } >= { celloutsig_1_10z[24:21], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_29z = { 4'h0, celloutsig_0_14z } >= { celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_24z };
  assign celloutsig_1_3z = ! celloutsig_1_2z[9:0];
  assign celloutsig_1_8z = ! in_data[136:122];
  assign celloutsig_0_8z = ! celloutsig_0_1z[11:9];
  assign celloutsig_0_20z = ! { celloutsig_0_9z[5:4], celloutsig_0_13z };
  assign celloutsig_0_26z = { in_data[31:23], celloutsig_0_12z } || celloutsig_0_9z[5:1];
  assign celloutsig_1_1z = { celloutsig_1_0z[1], celloutsig_1_0z, celloutsig_1_0z } || in_data[148:142];
  assign celloutsig_1_10z = { in_data[120:96], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z } % { 1'h1, _01_[4:2], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z, _01_[5:2], _00_, _01_[0] };
  assign celloutsig_0_1z = in_data[31:16] % { 1'h1, in_data[79:65] };
  assign celloutsig_0_17z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_14z } % { 1'h1, celloutsig_0_14z[4:2], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_1_5z = celloutsig_1_2z[4:0] != { _01_[4:2], _00_, _01_[0] };
  assign celloutsig_0_24z = { celloutsig_0_17z[9:5], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_22z } != { celloutsig_0_17z[14:6], celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_0z = - in_data[84:79];
  assign celloutsig_0_10z = & celloutsig_0_0z[4:1];
  assign celloutsig_0_11z = & in_data[68:65];
  assign celloutsig_0_27z = & { celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_30z = & { celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z[3] };
  assign celloutsig_0_6z = ~^ { celloutsig_0_1z[5:3], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_15z = ~^ { 5'h00, celloutsig_0_9z[5:0] };
  assign celloutsig_0_7z = { celloutsig_0_2z[4:3], celloutsig_0_6z } <<< { celloutsig_0_3z[2:1], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[108:106] <<< in_data[164:162];
  assign celloutsig_1_17z = in_data[109:96] >>> { celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_2z >>> { celloutsig_1_17z[12:3], celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_0_16z = { celloutsig_0_14z[4:2], celloutsig_0_3z, celloutsig_0_4z } - { celloutsig_0_1z[11:7], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_3z = celloutsig_0_0z[5:3] - in_data[71:69];
  assign celloutsig_0_12z = { celloutsig_0_1z[2:0], celloutsig_0_4z, celloutsig_0_10z } ^ { celloutsig_0_3z[1:0], celloutsig_0_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_14z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_14z = in_data[26:21];
  assign { celloutsig_0_9z[0], celloutsig_0_9z[5:1] } = { celloutsig_0_5z, in_data[67:63] } ^ { celloutsig_0_0z[0], celloutsig_0_0z[5:1] };
  assign _01_[1] = _00_;
  assign celloutsig_0_9z[16:6] = 11'h000;
  assign { out_data[139:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
