module SIPO_tb();
reg clk,rst,sin;
wire [3:0]q;
SIPO uut(.sin(sin),.clk(clk),.rst(rst),.q(q));
initial begin
clk=0;
forever #5 clk=~clk;
end 
initial begin
rst=1;
sin =0;
#10;
rst=0;
sin =1;
#10;
sin=0;
#10;
sin=1;
#10;
sin=0;
#10;
sin=1;
rst=0;
#100;
$finish;
end
endmodule
