Generated by Fabric Compiler ( version 2024.2-SP1.2 <build 187561> ) at Mon Feb  9 17:30:09 2026


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_CE                    3 uses
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      2 uses
GTP_LUT3                      1 use
GTP_LUT4                      4 uses
GTP_LUT5                      1 use

I/O ports: 13
GTP_INBUF                  11 uses
GTP_OUTBUF                  2 uses

Mapping Summary:
Total LUTs: 9 of 5920 (0.15%)
	LUTs as dram: 0 of 3552 (0.00%)
	LUTs as logic: 9
Total Registers: 7 of 8880 (0.08%)
Total Latches: 0

DRM9K:
Total DRM9Ks = 0 of 26 (0.00%)

Total I/O ports = 13 of 336 (3.87%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 4
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                3
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file power_button_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | DRM     | CCS     | CLKDIV     | CLKDLY     | DLL     | IO     | IOCKBRG     | IOCKGATE     | ISERDES     | OSC     | OSERDES     | PLL     | USCMDC     | USSMBUF     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| power_button         | 9       | 7      | 0                   | 0       | 1       | 0          | 0          | 0       | 13     | 0           | 0            | 0           | 0       | 0           | 0       | 0          | 0           
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
 power_button|clk         1000.0000    {0.0000 500.0000}   Declared          7           0  {clk}   
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 power_button|Inferred_clock_group_0
                               asynchronous               power_button|clk                          
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 power_button|clk            1.0000 MHz    397.4563 MHz      1000.0000         2.5160        997.484
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 power_button|clk       power_button|clk           997.484       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 power_button|clk       power_button|clk             0.304       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 power_button|clk                                  499.380       0.000              0              7
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : force_off_count[1]/CLK (GTP_DFF_CE)
Endpoint    : force_off_count[0]/CE (GTP_DFF_CE)
Path Group  : power_button|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.399
  Launch Clock Delay      :  2.399
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061       2.399         nt_clk           
                                                                           r       force_off_count[1]/CLK (GTP_DFF_CE)

                                   tco                   0.431       2.830 r       force_off_count[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.813       3.643         force_off_count[1]
                                                                                   N42/I3 (GTP_LUT4)
                                   td                    0.223       3.866 r       N42/Z (GTP_LUT4) 
                                   net (fanout=2)        0.677       4.543         N42              
                                                                           r       force_off_count[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.543         Logic Levels: 1  
                                                                                   Logic: 0.654ns(30.504%), Route: 1.490ns(69.496%)
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                      1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338    1001.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061    1002.399         nt_clk           
                                                                           r       force_off_count[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.399                          
 clock uncertainty                                      -0.050    1002.349                          

 Setup time                                             -0.322    1002.027                          

 Data required time                                               1002.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.027                          
 Data arrival time                                                   4.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.484                          
====================================================================================================

====================================================================================================

Startpoint  : force_off_count[1]/CLK (GTP_DFF_CE)
Endpoint    : force_off_count[1]/CE (GTP_DFF_CE)
Path Group  : power_button|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.399
  Launch Clock Delay      :  2.399
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061       2.399         nt_clk           
                                                                           r       force_off_count[1]/CLK (GTP_DFF_CE)

                                   tco                   0.431       2.830 r       force_off_count[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.813       3.643         force_off_count[1]
                                                                                   N42/I3 (GTP_LUT4)
                                   td                    0.223       3.866 r       N42/Z (GTP_LUT4) 
                                   net (fanout=2)        0.677       4.543         N42              
                                                                           r       force_off_count[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.543         Logic Levels: 1  
                                                                                   Logic: 0.654ns(30.504%), Route: 1.490ns(69.496%)
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                      1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338    1001.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061    1002.399         nt_clk           
                                                                           r       force_off_count[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.399                          
 clock uncertainty                                      -0.050    1002.349                          

 Setup time                                             -0.322    1002.027                          

 Data required time                                               1002.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.027                          
 Data arrival time                                                   4.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.484                          
====================================================================================================

====================================================================================================

Startpoint  : shutdown_events[0]/CLK (GTP_DFF_C)
Endpoint    : pch_thrmtrip/CE (GTP_DFF_CE)
Path Group  : power_button|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.399
  Launch Clock Delay      :  2.399
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061       2.399         nt_clk           
                                                                           r       shutdown_events[0]/CLK (GTP_DFF_C)

                                   tco                   0.431       2.830 r       shutdown_events[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.763       3.593         shutdown_events[0]
                                                                                   N52/I2 (GTP_LUT4)
                                   td                    0.161       3.754 r       N52/Z (GTP_LUT4) 
                                   net (fanout=1)        0.677       4.431         N52              
                                                                           r       pch_thrmtrip/CE (GTP_DFF_CE)

 Data arrival time                                                   4.431         Logic Levels: 1  
                                                                                   Logic: 0.592ns(29.134%), Route: 1.440ns(70.866%)
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                      1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338    1001.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061    1002.399         nt_clk           
                                                                           r       pch_thrmtrip/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1002.399                          
 clock uncertainty                                      -0.050    1002.349                          

 Setup time                                             -0.322    1002.027                          

 Data required time                                               1002.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.027                          
 Data arrival time                                                   4.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.596                          
====================================================================================================

====================================================================================================

Startpoint  : shutdown_events[0]/CLK (GTP_DFF_C)
Endpoint    : shutdown_events[1]/D (GTP_DFF_C)
Path Group  : power_button|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.399
  Launch Clock Delay      :  2.399
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061       2.399         nt_clk           
                                                                           r       shutdown_events[0]/CLK (GTP_DFF_C)

                                   tco                   0.408       2.807 f       shutdown_events[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       2.807         shutdown_events[0]
                                                                           f       shutdown_events[1]/D (GTP_DFF_C)

 Data arrival time                                                   2.807         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061       2.399         nt_clk           
                                                                           r       shutdown_events[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.399                          
 clock uncertainty                                       0.000       2.399                          

 Hold time                                               0.104       2.503                          

 Data required time                                                  2.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.503                          
 Data arrival time                                                   2.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : force_off/CLK (GTP_DFF_C)
Endpoint    : pch_pwrbtn/D (GTP_DFF_C)
Path Group  : power_button|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.399
  Launch Clock Delay      :  2.399
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061       2.399         nt_clk           
                                                                           r       force_off/CLK (GTP_DFF_C)

                                   tco                   0.408       2.807 f       force_off/Q (GTP_DFF_C)
                                   net (fanout=3)        0.813       3.620         force_off        
                                                                                   N36/I0 (GTP_LUT4)
                                   td                    0.145       3.765 f       N36/Z (GTP_LUT4) 
                                   net (fanout=1)        0.000       3.765         N36              
                                                                           f       pch_pwrbtn/D (GTP_DFF_C)

 Data arrival time                                                   3.765         Logic Levels: 1  
                                                                                   Logic: 0.553ns(40.483%), Route: 0.813ns(59.517%)
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061       2.399         nt_clk           
                                                                           r       pch_pwrbtn/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.399                          
 clock uncertainty                                       0.000       2.399                          

 Hold time                                               0.104       2.503                          

 Data required time                                                  2.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.503                          
 Data arrival time                                                   3.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.262                          
====================================================================================================

====================================================================================================

Startpoint  : force_off/CLK (GTP_DFF_C)
Endpoint    : shutdown_events[0]/D (GTP_DFF_C)
Path Group  : power_button|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.399
  Launch Clock Delay      :  2.399
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061       2.399         nt_clk           
                                                                           r       force_off/CLK (GTP_DFF_C)

                                   tco                   0.408       2.807 f       force_off/Q (GTP_DFF_C)
                                   net (fanout=3)        0.813       3.620         force_off        
                                                                                   N25/I0 (GTP_LUT2)
                                   td                    0.145       3.765 f       N25/Z (GTP_LUT2) 
                                   net (fanout=1)        0.000       3.765         N25              
                                                                           f       shutdown_events[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.765         Logic Levels: 1  
                                                                                   Logic: 0.553ns(40.483%), Route: 0.813ns(59.517%)
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061       2.399         nt_clk           
                                                                           r       shutdown_events[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.399                          
 clock uncertainty                                       0.000       2.399                          

 Hold time                                               0.104       2.503                          

 Data required time                                                  2.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.503                          
 Data arrival time                                                   3.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.262                          
====================================================================================================

====================================================================================================

Startpoint  : pch_pwrbtn/CLK (GTP_DFF_C)
Endpoint    : pch_pwrbtn (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061       2.399         nt_clk           
                                                                           r       pch_pwrbtn/CLK (GTP_DFF_C)

                                   tco                   0.431       2.830 r       pch_pwrbtn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.864       3.694         nt_pch_pwrbtn    
                                                                                   pch_pwrbtn_obuf/I (GTP_OUTBUF)
                                   td                    2.573       6.267 r       pch_pwrbtn_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.267         pch_pwrbtn       
 pch_pwrbtn                                                                r       pch_pwrbtn (port)

 Data arrival time                                                   6.267         Logic Levels: 1  
                                                                                   Logic: 3.004ns(77.663%), Route: 0.864ns(22.337%)
====================================================================================================

====================================================================================================

Startpoint  : pch_thrmtrip/CLK (GTP_DFF_CE)
Endpoint    : pch_thrmtrip (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock power_button|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.061       2.399         nt_clk           
                                                                           r       pch_thrmtrip/CLK (GTP_DFF_CE)

                                   tco                   0.431       2.830 r       pch_thrmtrip/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.864       3.694         nt_pch_thrmtrip  
                                                                                   pch_thrmtrip_obuf/I (GTP_OUTBUF)
                                   td                    2.573       6.267 r       pch_thrmtrip_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.267         pch_thrmtrip     
 pch_thrmtrip                                                              r       pch_thrmtrip (port)

 Data arrival time                                                   6.267         Logic Levels: 1  
                                                                                   Logic: 3.004ns(77.663%), Route: 0.864ns(22.337%)
====================================================================================================

====================================================================================================

Startpoint  : sys_sw_in_n (port)
Endpoint    : pch_pwrbtn/D (GTP_DFF_C)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_sw_in_n                                             0.000       0.000 r       sys_sw_in_n (port)
                                   net (fanout=1)        0.000       0.000         sys_sw_in_n      
                                                                                   sys_sw_in_n_ibuf/I (GTP_INBUF)
                                   td                    1.338       1.338 r       sys_sw_in_n_ibuf/O (GTP_INBUF)
                                   net (fanout=5)        1.205       2.543         nt_sys_sw_in_n   
                                                                                   N3_2/I3 (GTP_LUT4)
                                   td                    0.224       2.767 f       N3_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.677       3.444         _N20             
                                                                                   N36/I3 (GTP_LUT4)
                                   td                    0.239       3.683 f       N36/Z (GTP_LUT4) 
                                   net (fanout=1)        0.000       3.683         N36              
                                                                           f       pch_pwrbtn/D (GTP_DFF_C)

 Data arrival time                                                   3.683         Logic Levels: 3  
                                                                                   Logic: 1.801ns(48.900%), Route: 1.882ns(51.100%)
====================================================================================================

====================================================================================================

Startpoint  : reset (port)
Endpoint    : force_off/C (GTP_DFF_C)
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 reset                                                   0.000       0.000 f       reset (port)     
                                   net (fanout=1)        0.000       0.000         reset            
                                                                                   reset_ibuf/I (GTP_INBUF)
                                   td                    1.288       1.288 f       reset_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.092       2.380         nt_reset         
                                                                           f       force_off/C (GTP_DFF_C)

 Data arrival time                                                   2.380         Logic Levels: 1  
                                                                                   Logic: 1.288ns(54.118%), Route: 1.092ns(45.882%)
====================================================================================================

====================================================================================================

Startpoint  : reset (port)
Endpoint    : force_off_count[0]/C (GTP_DFF_CE)
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 reset                                                   0.000       0.000 f       reset (port)     
                                   net (fanout=1)        0.000       0.000         reset            
                                                                                   reset_ibuf/I (GTP_INBUF)
                                   td                    1.288       1.288 f       reset_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.092       2.380         nt_reset         
                                                                           f       force_off_count[0]/C (GTP_DFF_CE)

 Data arrival time                                                   2.380         Logic Levels: 1  
                                                                                   Logic: 1.288ns(54.118%), Route: 1.092ns(45.882%)
====================================================================================================

====================================================================================================

Startpoint  : reset (port)
Endpoint    : force_off_count[1]/C (GTP_DFF_CE)
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 reset                                                   0.000       0.000 f       reset (port)     
                                   net (fanout=1)        0.000       0.000         reset            
                                                                                   reset_ibuf/I (GTP_INBUF)
                                   td                    1.288       1.288 f       reset_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.092       2.380         nt_reset         
                                                                           f       force_off_count[1]/C (GTP_DFF_CE)

 Data arrival time                                                   2.380         Logic Levels: 1  
                                                                                   Logic: 1.288ns(54.118%), Route: 1.092ns(45.882%)
====================================================================================================

{power_button|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          force_off/CLK
 499.380     500.000         0.620           Low Pulse Width                           force_off/CLK
 499.380     500.000         0.620           Low Pulse Width                           force_off_count[0]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                               
+---------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/compile/power_button_comp.adf               
| Output     | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/power_button_syn.adf             
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/power_button_syn.vm              
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/power_button_controlsets.txt     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/power_button_exception.snr       
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/power_button_syn.netlist         
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/snr.db                           
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/synthesize/power_button.snr                 
+---------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 143 MB
Total CPU time to synthesize completion : 0h:0m:1s
Process Total CPU time to synthesize completion : 0h:0m:1s
Total real time to synthesize completion : 0h:0m:3s
