{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 21:37:12 2020 " "Info: Processing started: Tue Aug 04 21:37:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sarbazi -c sarbazi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sarbazi -c sarbazi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "IDEX.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IDEX.bdf" { { 552 40 208 568 "Clock" "" } } } } { "d:/exe_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/exe_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock " "Info: No valid register-to-register data paths exist for clock \"Clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] READ_DATA1\[4\] Clock 3.442 ns register " "Info: tsu for register \"reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"READ_DATA1\[4\]\", clock pin = \"Clock\") is 3.442 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.841 ns + Longest pin register " "Info: + Longest pin to register delay is 5.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns READ_DATA1\[4\] 1 PIN PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B11; Fanout = 1; PIN Node = 'READ_DATA1\[4\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { READ_DATA1[4] } "NODE_NAME" } } { "IDEX.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IDEX.bdf" { { 744 8 200 760 "READ_DATA1\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.776 ns) + CELL(0.053 ns) 5.686 ns reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\]~feeder 2 COMB LCCOMB_X31_Y2_N16 1 " "Info: 2: + IC(4.776 ns) + CELL(0.053 ns) = 5.686 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\]~feeder'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.829 ns" { READ_DATA1[4] reg:inst3|lpm_ff:lpm_ff_component|dffs[4]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.841 ns reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X31_Y2_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.841 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 1; REG Node = 'reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { reg:inst3|lpm_ff:lpm_ff_component|dffs[4]~feeder reg:inst3|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.065 ns ( 18.23 % ) " "Info: Total cell delay = 1.065 ns ( 18.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.776 ns ( 81.77 % ) " "Info: Total interconnect delay = 4.776 ns ( 81.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { READ_DATA1[4] reg:inst3|lpm_ff:lpm_ff_component|dffs[4]~feeder reg:inst3|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { READ_DATA1[4] {} READ_DATA1[4]~combout {} reg:inst3|lpm_ff:lpm_ff_component|dffs[4]~feeder {} reg:inst3|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.776ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.489 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'Clock'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IDEX.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IDEX.bdf" { { 552 40 208 568 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 158 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 158; COMB Node = 'Clock~clkctrl'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IDEX.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IDEX.bdf" { { 552 40 208 568 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X31_Y2_N17 1 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 1; REG Node = 'reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { Clock~clkctrl reg:inst3|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl reg:inst3|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} reg:inst3|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { READ_DATA1[4] reg:inst3|lpm_ff:lpm_ff_component|dffs[4]~feeder reg:inst3|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { READ_DATA1[4] {} READ_DATA1[4]~combout {} reg:inst3|lpm_ff:lpm_ff_component|dffs[4]~feeder {} reg:inst3|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.776ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } } { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl reg:inst3|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} reg:inst3|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock read_data1_o\[28\] reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[28\] 7.144 ns register " "Info: tco from clock \"Clock\" to destination pin \"read_data1_o\[28\]\" through register \"reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[28\]\" is 7.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.474 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'Clock'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IDEX.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IDEX.bdf" { { 552 40 208 568 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 158 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 158; COMB Node = 'Clock~clkctrl'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IDEX.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IDEX.bdf" { { 552 40 208 568 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[28\] 3 REG LCFF_X15_Y1_N17 1 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X15_Y1_N17; Fanout = 1; REG Node = 'reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[28\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { Clock~clkctrl reg:inst3|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { Clock Clock~clkctrl reg:inst3|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { Clock {} Clock~combout {} Clock~clkctrl {} reg:inst3|lpm_ff:lpm_ff_component|dffs[28] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.576 ns + Longest register pin " "Info: + Longest register to pin delay is 4.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[28\] 1 REG LCFF_X15_Y1_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N17; Fanout = 1; REG Node = 'reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[28\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst3|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.614 ns) + CELL(1.962 ns) 4.576 ns read_data1_o\[28\] 2 PIN PIN_E14 0 " "Info: 2: + IC(2.614 ns) + CELL(1.962 ns) = 4.576 ns; Loc. = PIN_E14; Fanout = 0; PIN Node = 'read_data1_o\[28\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { reg:inst3|lpm_ff:lpm_ff_component|dffs[28] read_data1_o[28] } "NODE_NAME" } } { "IDEX.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IDEX.bdf" { { 784 792 984 800 "read_data1_o\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 42.88 % ) " "Info: Total cell delay = 1.962 ns ( 42.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.614 ns ( 57.12 % ) " "Info: Total interconnect delay = 2.614 ns ( 57.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { reg:inst3|lpm_ff:lpm_ff_component|dffs[28] read_data1_o[28] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "4.576 ns" { reg:inst3|lpm_ff:lpm_ff_component|dffs[28] {} read_data1_o[28] {} } { 0.000ns 2.614ns } { 0.000ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { Clock Clock~clkctrl reg:inst3|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { Clock {} Clock~combout {} Clock~clkctrl {} reg:inst3|lpm_ff:lpm_ff_component|dffs[28] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { reg:inst3|lpm_ff:lpm_ff_component|dffs[28] read_data1_o[28] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "4.576 ns" { reg:inst3|lpm_ff:lpm_ff_component|dffs[28] {} read_data1_o[28] {} } { 0.000ns 2.614ns } { 0.000ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg14:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\] pc_in\[9\] Clock 0.724 ns register " "Info: th for register \"reg14:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\]\" (data pin = \"pc_in\[9\]\", clock pin = \"Clock\") is 0.724 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.469 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'Clock'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IDEX.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IDEX.bdf" { { 552 40 208 568 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 158 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 158; COMB Node = 'Clock~clkctrl'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IDEX.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IDEX.bdf" { { 552 40 208 568 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns reg14:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X1_Y15_N1 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X1_Y15_N1; Fanout = 1; REG Node = 'reg14:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Clock~clkctrl reg14:inst14|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { Clock Clock~clkctrl reg14:inst14|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { Clock {} Clock~combout {} Clock~clkctrl {} reg14:inst14|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.894 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns pc_in\[9\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'pc_in\[9\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_in[9] } "NODE_NAME" } } { "IDEX.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IDEX.bdf" { { 368 136 304 384 "pc_in\[13..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.053 ns) 1.739 ns reg14:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\]~feeder 2 COMB LCCOMB_X1_Y15_N0 1 " "Info: 2: + IC(0.812 ns) + CELL(0.053 ns) = 1.739 ns; Loc. = LCCOMB_X1_Y15_N0; Fanout = 1; COMB Node = 'reg14:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\]~feeder'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { pc_in[9] reg14:inst14|lpm_ff:lpm_ff_component|dffs[9]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.894 ns reg14:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X1_Y15_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.894 ns; Loc. = LCFF_X1_Y15_N1; Fanout = 1; REG Node = 'reg14:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { reg14:inst14|lpm_ff:lpm_ff_component|dffs[9]~feeder reg14:inst14|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.082 ns ( 57.13 % ) " "Info: Total cell delay = 1.082 ns ( 57.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 42.87 % ) " "Info: Total interconnect delay = 0.812 ns ( 42.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { pc_in[9] reg14:inst14|lpm_ff:lpm_ff_component|dffs[9]~feeder reg14:inst14|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "1.894 ns" { pc_in[9] {} pc_in[9]~combout {} reg14:inst14|lpm_ff:lpm_ff_component|dffs[9]~feeder {} reg14:inst14|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.812ns 0.000ns } { 0.000ns 0.874ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { Clock Clock~clkctrl reg14:inst14|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { Clock {} Clock~combout {} Clock~clkctrl {} reg14:inst14|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { pc_in[9] reg14:inst14|lpm_ff:lpm_ff_component|dffs[9]~feeder reg14:inst14|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "1.894 ns" { pc_in[9] {} pc_in[9]~combout {} reg14:inst14|lpm_ff:lpm_ff_component|dffs[9]~feeder {} reg14:inst14|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.812ns 0.000ns } { 0.000ns 0.874ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 21:37:15 2020 " "Info: Processing ended: Tue Aug 04 21:37:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
