INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 17:58:54 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 oehb6/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mem_controller0/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.282ns (29.343%)  route 3.087ns (70.657%))
  Logic Levels:           14  (CARRY4=8 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 7.139 - 6.000 ) 
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=628, unset)          1.280     1.280    oehb6/clk
    SLICE_X9Y113         FDCE                                         r  oehb6/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDCE (Prop_fdce_C_Q)         0.204     1.484 r  oehb6/data_reg_reg[1]/Q
                         net (fo=3, routed)           0.554     2.038    oehb6/Q[1]
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.123     2.161 f  oehb6/end_valid_INST_0_i_1/O
                         net (fo=15, routed)          0.465     2.626    control_merge4/oehb1/full_reg_reg_9
    SLICE_X12Y114        LUT6 (Prop_lut6_I0_O)        0.043     2.669 r  control_merge4/oehb1/a_we0_INST_0_i_5/O
                         net (fo=13, routed)          0.433     3.102    control_merge5/oehb1/reg_value_reg_18
    SLICE_X18Y114        LUT6 (Prop_lut6_I0_O)        0.043     3.145 r  control_merge5/oehb1/a_we0_INST_0_i_4/O
                         net (fo=18, routed)          0.364     3.509    control_merge5/fork_C1/generateBlocks[1].regblock/full_reg_reg_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I2_O)        0.043     3.552 f  control_merge5/fork_C1/generateBlocks[1].regblock/a_we0_INST_0_i_2/O
                         net (fo=18, routed)          0.345     3.897    mc_load0/Buffer_2/a_we0
    SLICE_X15Y110        LUT6 (Prop_lut6_I3_O)        0.043     3.940 r  mc_load0/Buffer_2/a_we0_INST_0/O
                         net (fo=63, routed)          0.579     4.518    mc_load0/Buffer_2/validArray_reg[0]
    SLICE_X21Y116        LUT5 (Prop_lut5_I0_O)        0.043     4.561 r  mc_load0/Buffer_2/minusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.561    mem_controller0/S[1]
    SLICE_X21Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.828 r  mem_controller0/minusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.828    mem_controller0/minusOp__0_carry_n_0
    SLICE_X21Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.881 r  mem_controller0/minusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.881    mem_controller0/minusOp__0_carry__0_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.934 r  mem_controller0/minusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.934    mem_controller0/minusOp__0_carry__1_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.987 r  mem_controller0/minusOp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.987    mem_controller0/minusOp__0_carry__2_n_0
    SLICE_X21Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.040 r  mem_controller0/minusOp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.040    mem_controller0/minusOp__0_carry__3_n_0
    SLICE_X21Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.093 r  mem_controller0/minusOp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.093    mem_controller0/minusOp__0_carry__4_n_0
    SLICE_X21Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.146 r  mem_controller0/minusOp__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.146    mem_controller0/minusOp__0_carry__5_n_0
    SLICE_X21Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     5.301 r  mem_controller0/minusOp__0_carry__6/O[3]
                         net (fo=2, routed)           0.348     5.649    mem_controller0/counter[31]
    SLICE_X20Y123        FDCE                                         r  mem_controller0/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=628, unset)          1.139     7.139    mem_controller0/clk
    SLICE_X20Y123        FDCE                                         r  mem_controller0/counter_reg[31]/C
                         clock pessimism              0.085     7.224    
                         clock uncertainty           -0.035     7.189    
    SLICE_X20Y123        FDCE (Setup_fdce_C_D)       -0.077     7.112    mem_controller0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  1.463    




