-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_elem_data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    in_elem_data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    in_elem_data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    res_stream_V_data_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_stream_V_data_0_V_full_n : IN STD_LOGIC;
    res_stream_V_data_0_V_write : OUT STD_LOGIC;
    res_stream_V_data_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_stream_V_data_1_V_full_n : IN STD_LOGIC;
    res_stream_V_data_1_V_write : OUT STD_LOGIC;
    res_stream_V_data_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_stream_V_data_2_V_full_n : IN STD_LOGIC;
    res_stream_V_data_2_V_write : OUT STD_LOGIC;
    res_stream_V_data_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_stream_V_data_3_V_full_n : IN STD_LOGIC;
    res_stream_V_data_3_V_write : OUT STD_LOGIC );
end;


architecture behav of compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal kernel_data_V_2_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_12 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_13 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_14 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_15 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_16 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_17 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_21 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_22 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_23 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_24 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_25 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_26 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_11 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_18 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_19 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_2_20 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal sX_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sY_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal res_stream_V_data_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal and_ln284_6_reg_844 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_stream_V_data_1_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_2_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_3_V_blk_n : STD_LOGIC;
    signal sX_7_load_reg_812 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln284_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_reg_817 : STD_LOGIC_VECTOR (0 downto 0);
    signal sY_7_load_reg_822 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln284_7_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_7_reg_827 : STD_LOGIC_VECTOR (0 downto 0);
    signal pY_7_load_reg_832 : STD_LOGIC_VECTOR (31 downto 0);
    signal pX_7_load_reg_838 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln284_6_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_reg_848 : STD_LOGIC_VECTOR (0 downto 0);
    signal io_acc_block_signal_op104 : STD_LOGIC;
    signal ap_block_state2 : BOOLEAN;
    signal grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_ready : STD_LOGIC;
    signal grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_done : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal select_ln318_fu_748_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln318_reg_852 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln307_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_reg_857 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln313_fu_788_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln313_reg_861 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start : STD_LOGIC;
    signal grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_idle : STD_LOGIC;
    signal grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_start : STD_LOGIC;
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_done : STD_LOGIC;
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_idle : STD_LOGIC;
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_ready : STD_LOGIC;
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_160_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge_reg_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start_reg : STD_LOGIC := '0';
    signal add_ln311_fu_772_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln316_fu_732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_653_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_8_fu_673_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln284_8_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_9_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln284_5_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln284_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln318_fu_743_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln313_fu_783_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_condition_117 : BOOLEAN;
    signal ap_condition_126 : BOOLEAN;

    component dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        kernel_data_V_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_13 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_15 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_17 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_18 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_19 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_20 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_21 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_22 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_23 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_24 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_25 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_2_26 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_elem_data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        in_elem_data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_16_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_17_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_21_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_22_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_23_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_24_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_25_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_window_26_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167 : component dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start,
        ap_done => grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_done,
        ap_idle => grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_idle,
        ap_ready => grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_ready,
        kernel_data_V_2_0 => kernel_data_V_2_0,
        kernel_data_V_2_1 => kernel_data_V_2_1,
        kernel_data_V_2_2 => kernel_data_V_2_2,
        kernel_data_V_2_3 => kernel_data_V_2_3,
        kernel_data_V_2_4 => kernel_data_V_2_4,
        kernel_data_V_2_5 => kernel_data_V_2_5,
        kernel_data_V_2_6 => kernel_data_V_2_6,
        kernel_data_V_2_7 => kernel_data_V_2_7,
        kernel_data_V_2_8 => kernel_data_V_2_8,
        kernel_data_V_2_9 => kernel_data_V_2_9,
        kernel_data_V_2_10 => kernel_data_V_2_10,
        kernel_data_V_2_11 => kernel_data_V_2_11,
        kernel_data_V_2_12 => kernel_data_V_2_12,
        kernel_data_V_2_13 => kernel_data_V_2_13,
        kernel_data_V_2_14 => kernel_data_V_2_14,
        kernel_data_V_2_15 => kernel_data_V_2_15,
        kernel_data_V_2_16 => kernel_data_V_2_16,
        kernel_data_V_2_17 => kernel_data_V_2_17,
        kernel_data_V_2_18 => kernel_data_V_2_18,
        kernel_data_V_2_19 => kernel_data_V_2_19,
        kernel_data_V_2_20 => kernel_data_V_2_20,
        kernel_data_V_2_21 => kernel_data_V_2_21,
        kernel_data_V_2_22 => kernel_data_V_2_22,
        kernel_data_V_2_23 => kernel_data_V_2_23,
        kernel_data_V_2_24 => kernel_data_V_2_24,
        kernel_data_V_2_25 => kernel_data_V_2_25,
        kernel_data_V_2_26 => kernel_data_V_2_26,
        ap_return_0 => grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_0,
        ap_return_1 => grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_1,
        ap_return_2 => grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_2,
        ap_return_3 => grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_3);

    call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229 : component shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_start,
        ap_done => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_done,
        ap_idle => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_idle,
        ap_ready => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_ready,
        in_elem_data_0_V_read => in_elem_data_0_V_read,
        in_elem_data_1_V_read => in_elem_data_1_V_read,
        in_elem_data_2_V_read => in_elem_data_2_V_read,
        kernel_window_3_V_read => kernel_data_V_2_3,
        kernel_window_4_V_read => kernel_data_V_2_4,
        kernel_window_5_V_read => kernel_data_V_2_5,
        kernel_window_6_V_read => kernel_data_V_2_6,
        kernel_window_7_V_read => kernel_data_V_2_7,
        kernel_window_8_V_read => kernel_data_V_2_8,
        kernel_window_12_V_read => kernel_data_V_2_12,
        kernel_window_13_V_read => kernel_data_V_2_13,
        kernel_window_14_V_read => kernel_data_V_2_14,
        kernel_window_15_V_read => kernel_data_V_2_15,
        kernel_window_16_V_read => kernel_data_V_2_16,
        kernel_window_17_V_read => kernel_data_V_2_17,
        kernel_window_21_V_read => kernel_data_V_2_21,
        kernel_window_22_V_read => kernel_data_V_2_22,
        kernel_window_23_V_read => kernel_data_V_2_23,
        kernel_window_24_V_read => kernel_data_V_2_24,
        kernel_window_25_V_read => kernel_data_V_2_25,
        kernel_window_26_V_read => kernel_data_V_2_26,
        ap_return_0 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_0,
        ap_return_1 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_1,
        ap_return_2 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_2,
        ap_return_3 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_3,
        ap_return_4 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_4,
        ap_return_5 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_5,
        ap_return_6 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_6,
        ap_return_7 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_7,
        ap_return_8 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_8,
        ap_return_9 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_9,
        ap_return_10 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_10,
        ap_return_11 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_11,
        ap_return_12 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_12,
        ap_return_13 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_13,
        ap_return_14 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_14,
        ap_return_15 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_15,
        ap_return_16 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_16,
        ap_return_17 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_17,
        ap_return_18 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_18,
        ap_return_19 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_19,
        ap_return_20 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_20,
        ap_return_21 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_21,
        ap_return_22 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_22,
        ap_return_23 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_23,
        ap_return_24 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_24,
        ap_return_25 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_25,
        ap_return_26 => call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_26);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_lv1_1 = and_ln284_6_fu_701_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_ready = ap_const_logic_1)) then 
                    grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    pX_7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_117)) then
                if ((icmp_ln303_fu_727_p2 = ap_const_lv1_1)) then 
                    pX_7 <= ap_const_lv32_0;
                elsif ((icmp_ln303_fu_727_p2 = ap_const_lv1_0)) then 
                    pX_7 <= add_ln316_fu_732_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_126)) then
                if ((icmp_ln307_fu_767_p2 = ap_const_lv1_1)) then 
                    pY_7 <= ap_const_lv32_0;
                elsif ((icmp_ln307_fu_767_p2 = ap_const_lv1_0)) then 
                    pY_7 <= add_ln311_fu_772_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln303_reg_848 = ap_const_lv1_0))) then 
                sX_7 <= select_ln318_reg_852;
            elsif ((not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0)))) and (icmp_ln303_fu_727_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                sX_7 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    storemerge_reg_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0)))) and (icmp_ln307_fu_767_p2 = ap_const_lv1_1) and (icmp_ln303_fu_727_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                storemerge_reg_156 <= ap_const_lv32_0;
            elsif (((icmp_ln303_reg_848 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln307_reg_857 = ap_const_lv1_0))) then 
                storemerge_reg_156 <= select_ln313_reg_861;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                and_ln284_6_reg_844 <= and_ln284_6_fu_701_p2;
                icmp_ln284_7_reg_827 <= icmp_ln284_7_fu_643_p2;
                icmp_ln284_reg_817 <= icmp_ln284_fu_633_p2;
                kernel_data_V_2_0 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_0;
                kernel_data_V_2_1 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_1;
                kernel_data_V_2_10 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_4;
                kernel_data_V_2_11 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_5;
                kernel_data_V_2_12 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_15;
                kernel_data_V_2_13 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_16;
                kernel_data_V_2_14 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_17;
                kernel_data_V_2_15 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_18;
                kernel_data_V_2_16 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_19;
                kernel_data_V_2_17 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_20;
                kernel_data_V_2_18 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_6;
                kernel_data_V_2_19 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_7;
                kernel_data_V_2_2 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_2;
                kernel_data_V_2_20 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_8;
                kernel_data_V_2_21 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_21;
                kernel_data_V_2_22 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_22;
                kernel_data_V_2_23 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_23;
                kernel_data_V_2_24 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_24;
                kernel_data_V_2_25 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_25;
                kernel_data_V_2_26 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_26;
                kernel_data_V_2_3 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_9;
                kernel_data_V_2_4 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_10;
                kernel_data_V_2_5 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_11;
                kernel_data_V_2_6 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_12;
                kernel_data_V_2_7 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_13;
                kernel_data_V_2_8 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_14;
                kernel_data_V_2_9 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_3;
                pX_7_load_reg_838 <= pX_7;
                pY_7_load_reg_832 <= pY_7;
                sX_7_load_reg_812 <= sX_7;
                sY_7_load_reg_822 <= sY_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln303_reg_848 <= icmp_ln303_fu_727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0)))) and (icmp_ln303_fu_727_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln307_reg_857 <= icmp_ln307_fu_767_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln303_reg_848 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                sY_7 <= ap_phi_mux_storemerge_phi_fu_160_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0)))) and (icmp_ln303_fu_727_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln307_fu_767_p2 = ap_const_lv1_0))) then
                select_ln313_reg_861 <= select_ln313_fu_788_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln303_fu_727_p2 = ap_const_lv1_0))) then
                select_ln318_reg_852 <= select_ln318_fu_748_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, and_ln284_6_reg_844, io_acc_block_signal_op104, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln311_fu_772_p2 <= std_logic_vector(unsigned(pY_7_load_reg_832) + unsigned(ap_const_lv32_1));
    add_ln313_fu_783_p2 <= std_logic_vector(unsigned(sY_7_load_reg_822) + unsigned(ap_const_lv32_1));
    add_ln316_fu_732_p2 <= std_logic_vector(unsigned(pX_7_load_reg_838) + unsigned(ap_const_lv32_1));
    add_ln318_fu_743_p2 <= std_logic_vector(unsigned(sX_7_load_reg_812) + unsigned(ap_const_lv32_1));
    and_ln284_5_fu_695_p2 <= (icmp_ln284_9_fu_683_p2 and icmp_ln284_8_fu_663_p2);
    and_ln284_6_fu_701_p2 <= (and_ln284_fu_689_p2 and and_ln284_5_fu_695_p2);
    and_ln284_fu_689_p2 <= (icmp_ln284_fu_633_p2 and icmp_ln284_7_fu_643_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_block_state2_assign_proc : process(and_ln284_6_reg_844, io_acc_block_signal_op104)
    begin
                ap_block_state2 <= ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(and_ln284_6_reg_844, grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((ap_const_lv1_1 = and_ln284_6_reg_844) and (grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_done = ap_const_logic_0));
    end process;


    ap_condition_117_assign_proc : process(ap_CS_fsm_state2, and_ln284_6_reg_844, io_acc_block_signal_op104, ap_block_state2_on_subcall_done)
    begin
                ap_condition_117 <= (not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2));
    end process;


    ap_condition_126_assign_proc : process(ap_CS_fsm_state2, and_ln284_6_reg_844, icmp_ln303_fu_727_p2, io_acc_block_signal_op104, ap_block_state2_on_subcall_done)
    begin
                ap_condition_126 <= (not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0)))) and (icmp_ln303_fu_727_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_160_p4_assign_proc : process(icmp_ln303_reg_848, icmp_ln307_reg_857, select_ln313_reg_861, storemerge_reg_156, ap_CS_fsm_state3)
    begin
        if (((icmp_ln303_reg_848 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln307_reg_857 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_160_p4 <= select_ln313_reg_861;
        else 
            ap_phi_mux_storemerge_phi_fu_160_p4 <= storemerge_reg_156;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_start_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_start <= ap_const_logic_1;
        else 
            call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start <= grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start_reg;
    icmp_ln284_7_fu_643_p2 <= "1" when (sY_7 = ap_const_lv32_2) else "0";
    icmp_ln284_8_fu_663_p2 <= "1" when (signed(tmp_7_fu_653_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln284_9_fu_683_p2 <= "1" when (signed(tmp_8_fu_673_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln284_fu_633_p2 <= "1" when (sX_7 = ap_const_lv32_2) else "0";
    icmp_ln303_fu_727_p2 <= "1" when (pX_7_load_reg_838 = ap_const_lv32_21) else "0";
    icmp_ln307_fu_767_p2 <= "1" when (pY_7_load_reg_832 = ap_const_lv32_21) else "0";
    io_acc_block_signal_op104 <= (res_stream_V_data_3_V_full_n and res_stream_V_data_2_V_full_n and res_stream_V_data_1_V_full_n and res_stream_V_data_0_V_full_n);

    res_stream_V_data_0_V_blk_n_assign_proc : process(res_stream_V_data_0_V_full_n, ap_CS_fsm_state2, and_ln284_6_reg_844)
    begin
        if (((ap_const_lv1_1 = and_ln284_6_reg_844) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            res_stream_V_data_0_V_blk_n <= res_stream_V_data_0_V_full_n;
        else 
            res_stream_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_0_V_din <= grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_0;

    res_stream_V_data_0_V_write_assign_proc : process(ap_CS_fsm_state2, and_ln284_6_reg_844, io_acc_block_signal_op104, ap_block_state2_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln284_6_reg_844) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            res_stream_V_data_0_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_1_V_blk_n_assign_proc : process(res_stream_V_data_1_V_full_n, ap_CS_fsm_state2, and_ln284_6_reg_844)
    begin
        if (((ap_const_lv1_1 = and_ln284_6_reg_844) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            res_stream_V_data_1_V_blk_n <= res_stream_V_data_1_V_full_n;
        else 
            res_stream_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_1_V_din <= grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_1;

    res_stream_V_data_1_V_write_assign_proc : process(ap_CS_fsm_state2, and_ln284_6_reg_844, io_acc_block_signal_op104, ap_block_state2_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln284_6_reg_844) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            res_stream_V_data_1_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_2_V_blk_n_assign_proc : process(res_stream_V_data_2_V_full_n, ap_CS_fsm_state2, and_ln284_6_reg_844)
    begin
        if (((ap_const_lv1_1 = and_ln284_6_reg_844) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            res_stream_V_data_2_V_blk_n <= res_stream_V_data_2_V_full_n;
        else 
            res_stream_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_2_V_din <= grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_2;

    res_stream_V_data_2_V_write_assign_proc : process(ap_CS_fsm_state2, and_ln284_6_reg_844, io_acc_block_signal_op104, ap_block_state2_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln284_6_reg_844) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            res_stream_V_data_2_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_3_V_blk_n_assign_proc : process(res_stream_V_data_3_V_full_n, ap_CS_fsm_state2, and_ln284_6_reg_844)
    begin
        if (((ap_const_lv1_1 = and_ln284_6_reg_844) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            res_stream_V_data_3_V_blk_n <= res_stream_V_data_3_V_full_n;
        else 
            res_stream_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_3_V_din <= grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_3;

    res_stream_V_data_3_V_write_assign_proc : process(ap_CS_fsm_state2, and_ln284_6_reg_844, io_acc_block_signal_op104, ap_block_state2_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or ((ap_const_lv1_1 = and_ln284_6_reg_844) and (io_acc_block_signal_op104 = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln284_6_reg_844) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            res_stream_V_data_3_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_3_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln313_fu_788_p3 <= 
        ap_const_lv32_2 when (icmp_ln284_7_reg_827(0) = '1') else 
        add_ln313_fu_783_p2;
    select_ln318_fu_748_p3 <= 
        ap_const_lv32_2 when (icmp_ln284_reg_817(0) = '1') else 
        add_ln318_fu_743_p2;
    tmp_7_fu_653_p4 <= pY_7(31 downto 1);
    tmp_8_fu_673_p4 <= pX_7(31 downto 1);
end behav;
