
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122623                       # Number of seconds simulated
sim_ticks                                122622925369                       # Number of ticks simulated
final_tick                               1177189452460                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94059                       # Simulator instruction rate (inst/s)
host_op_rate                                   121914                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3593052                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911204                       # Number of bytes of host memory used
host_seconds                                 34127.79                       # Real time elapsed on the host
sim_insts                                  3210025419                       # Number of instructions simulated
sim_ops                                    4160657276                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1133696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1726080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       531840                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3396864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1435136                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1435136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8857                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13485                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4155                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26538                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11212                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11212                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9245384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14076324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4337199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27701704                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13570                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14614                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14614                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              42798                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11703652                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11703652                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11703652                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9245384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14076324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4337199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39405356                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147206394                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22770277                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18772212                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2026199                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9169669                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8718516                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2384930                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89106                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110813050                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125109447                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22770277                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11103446                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26129356                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6017819                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3464330                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12853928                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1676855                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144364486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.063946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.484472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       118235130     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1350903      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1921909      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2521216      1.75%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2827497      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2108329      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1213228      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1783538      1.24%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12402736      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144364486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.154683                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.849891                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109585926                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5100363                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25660703                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        59994                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3957494                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3635811                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     150938418                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1340                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3957494                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110342449                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1092688                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2641416                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24967081                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1363353                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149948485                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          873                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274162                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       564357                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          657                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209105544                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    700510120                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    700510120                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38356507                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39556                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22886                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4121926                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14240714                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7403587                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122915                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1617182                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145779415                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136354223                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26707                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21092374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49844332                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6172                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144364486                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.944514                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.505261                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86682568     60.04%     60.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23222101     16.09%     76.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12860771      8.91%     85.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8307390      5.75%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7629116      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3038183      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1843599      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       526627      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       254131      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144364486                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65494     22.72%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96378     33.43%     56.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126407     43.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114478520     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2083833      1.53%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12429083      9.12%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7346118      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136354223                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.926279                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             288279                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417387915                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    166911639                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133765014                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136642502                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       333473                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2972786                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       181143                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          136                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3957494                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         825895                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       111765                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145818924                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1338948                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14240714                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7403587                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22840                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         85269                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1188676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1149303                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2337979                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134523315                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12259698                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1830905                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19604464                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18845487                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7344766                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.913842                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133765275                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133765014                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78358393                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        212885496                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.908690                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368078                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22923103                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2059448                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140406992                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.875344                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.682797                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90589781     64.52%     64.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23952778     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9405620      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4841584      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4223876      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2027934      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1757649      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       827575      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2780195      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140406992                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2780195                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283454323                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295612620                       # The number of ROB writes
system.switch_cpus0.timesIdled                  47001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2841908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.472064                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.472064                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.679318                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.679318                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606154781                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185590407                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141409877                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147206394                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21642075                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18970344                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1685124                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10741801                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10452679                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1503905                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52892                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    114171403                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120317362                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21642075                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11956584                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24467985                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5511345                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2011590                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13012656                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1062652                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144467348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.946915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       119999363     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1228061      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2250670      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1887208      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3469930      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3752505      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          815444      0.56%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          640974      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10423193      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144467348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147019                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.817338                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       113271980                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3096740                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24262981                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24292                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3811351                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2319587                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5021                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     135741070                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1290                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3811351                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       113727021                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1517075                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       764036                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23820650                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       827205                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134783118                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         85938                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       502783                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    178957234                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    611503714                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    611503714                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    144406543                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34550634                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        19208                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9611                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2607622                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22475415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4349833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78390                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       967893                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133215605                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        19209                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        125168532                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       100290                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22070705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47350710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    144467348                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866414                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477673                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     92369087     63.94%     63.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21218570     14.69%     78.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10649218      7.37%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6990095      4.84%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7285188      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3768998      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1687364      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       419309      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79519      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144467348                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         312663     59.90%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        131215     25.14%     85.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        78102     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     98778295     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1046624      0.84%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9597      0.01%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     21015491     16.79%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4318525      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     125168532                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.850293                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             521980                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004170                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    395426680                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    155305827                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    122340326                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     125690512                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       233275                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4061582                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       134511                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3811351                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1030375                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50283                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133234814                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47833                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22475415                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4349833                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9611                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32886                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          198                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       814814                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1002089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1816903                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    123826119                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20692298                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1342411                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            25010684                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19077888                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4318386                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.841174                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             122450222                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            122340326                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         70662178                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        167645042                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.831080                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421499                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97062168                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110228200                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23007510                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        19196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1689726                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    140655997                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783672                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660078                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     99730147     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15872555     11.28%     82.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11485066      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2566988      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2917338      2.07%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1034867      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4339607      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       872212      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1837217      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    140655997                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97062168                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110228200                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22629154                       # Number of memory references committed
system.switch_cpus1.commit.loads             18413832                       # Number of loads committed
system.switch_cpus1.commit.membars               9598                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17264940                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         96213193                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1487292                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1837217                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           272054490                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          270282873                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2739046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97062168                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110228200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97062168                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.516620                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.516620                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.659361                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.659361                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       572939919                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      160678323                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142458317                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         19196                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147206394                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24660076                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20006096                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2106756                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10176489                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9499723                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2656790                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97086                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    107798559                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             134815172                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24660076                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12156513                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29699989                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6866151                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2727781                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12591745                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1656912                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144958852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.138931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.542712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115258863     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2092528      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3840516      2.65%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3469026      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2213606      1.53%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1804778      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1051281      0.73%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1094485      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14133769      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144958852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167520                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.915824                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106701222                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4158838                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29316110                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50380                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4732291                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4264012                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     163238314                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4732291                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107560156                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1126860                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1809951                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28488557                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1241027                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     161448832                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        237240                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       535234                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    228330471                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    751848800                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    751848800                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180746617                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        47583830                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35594                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17797                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4454817                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15351296                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7590728                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        87547                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1697290                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         158419191                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35593                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147167853                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       164795                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27825662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     61205400                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    144958852                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015239                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560565                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     83317441     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25367509     17.50%     74.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13337127      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7710215      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8536495      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3172001      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2807908      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       539236      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       170920      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144958852                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         588687     68.56%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        124755     14.53%     83.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       145146     16.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123937367     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2082189      1.41%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17797      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13579346      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7551154      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147167853                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.999738                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             858588                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005834                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    440317941                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    186280666                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143938417                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148026441                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       283672                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3568109                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          220                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       126055                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4732291                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         728490                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       112800                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    158454785                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64979                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15351296                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7590728                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17797                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         97812                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          220                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1176527                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1180841                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2357368                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144738000                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13041708                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2429853                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20592504                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20597814                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7550796                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.983232                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144070723                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143938417                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         84013928                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        235987896                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.977800                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356009                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105266830                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129614805                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28840360                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35592                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2133226                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    140226561                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924324                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694470                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86909129     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24703175     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12270739      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4163780      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5144479      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1795338      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1272802      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1049558      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2917561      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    140226561                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105266830                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129614805                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19247847                       # Number of memory references committed
system.switch_cpus2.commit.loads             11783182                       # Number of loads committed
system.switch_cpus2.commit.membars              17796                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18708517                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116773096                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2673370                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2917561                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           295764165                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          321642825                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2247542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105266830                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129614805                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105266830                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.398412                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.398412                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.715097                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.715097                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       651696076                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      201482801                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      152022088                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35592                       # number of misc regfile writes
system.l20.replacements                          8870                       # number of replacements
system.l20.tagsinuse                     10239.973724                       # Cycle average of tags in use
system.l20.total_refs                          554604                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19110                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.021664                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          565.085577                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.898139                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3792.510785                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5874.479223                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055184                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370362                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.573680                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43603                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43603                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25524                       # number of Writeback hits
system.l20.Writeback_hits::total                25524                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43603                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43603                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43603                       # number of overall hits
system.l20.overall_hits::total                  43603                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8852                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8865                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8857                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8870                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8857                       # number of overall misses
system.l20.overall_misses::total                 8870                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3176152                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2446767490                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2449943642                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1320749                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1320749                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3176152                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2448088239                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2451264391                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3176152                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2448088239                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2451264391                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52455                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52468                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25524                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25524                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52460                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52473                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52460                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52473                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168754                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.168960                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.168833                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169039                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.168833                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169039                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 244319.384615                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 276408.437641                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 276361.380936                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 264149.800000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 264149.800000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 244319.384615                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 276401.517331                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 276354.497294                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 244319.384615                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 276401.517331                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 276354.497294                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5934                       # number of writebacks
system.l20.writebacks::total                     5934                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8852                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8865                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8857                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8870                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8857                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8870                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2372309                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1898514780                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1900887089                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1010457                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1010457                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2372309                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1899525237                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1901897546                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2372309                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1899525237                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1901897546                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168754                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.168960                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.168833                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169039                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.168833                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169039                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 182485.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 214472.975599                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 214426.067569                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 202091.400000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 202091.400000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 182485.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 214465.985887                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 214419.114543                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 182485.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 214465.985887                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 214419.114543                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13499                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          186992                       # Total number of references to valid blocks.
system.l21.sampled_refs                         23739                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.876996                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          240.163122                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.669671                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5399.529014                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4593.638193                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023453                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000651                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.527298                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.448597                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34502                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34502                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9270                       # number of Writeback hits
system.l21.Writeback_hits::total                 9270                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34502                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34502                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34502                       # number of overall hits
system.l21.overall_hits::total                  34502                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13485                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13499                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13485                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13499                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13485                       # number of overall misses
system.l21.overall_misses::total                13499                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3719547                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3764362624                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3768082171                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3719547                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3764362624                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3768082171                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3719547                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3764362624                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3768082171                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47987                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              48001                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9270                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9270                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47987                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               48001                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47987                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              48001                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.281014                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281223                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.281014                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.281223                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.281014                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.281223                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 265681.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 279151.844568                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 279137.874731                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 265681.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 279151.844568                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 279137.874731                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 265681.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 279151.844568                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 279137.874731                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2129                       # number of writebacks
system.l21.writebacks::total                     2129                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13485                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13499                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13485                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13499                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13485                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13499                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2852534                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2929099472                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2931952006                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2852534                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2929099472                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2931952006                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2852534                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2929099472                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2931952006                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281014                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281223                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.281014                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.281223                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.281014                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.281223                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 203752.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 217211.677568                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 217197.718794                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 203752.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 217211.677568                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 217197.718794                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 203752.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 217211.677568                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 217197.718794                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4169                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          396008                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16457                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.063195                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          491.654784                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.304114                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2019.702686                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9763.338416                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040011                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001083                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.164364                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.794543                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36818                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36818                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11104                       # number of Writeback hits
system.l22.Writeback_hits::total                11104                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36818                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36818                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36818                       # number of overall hits
system.l22.overall_hits::total                  36818                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4155                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4169                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4155                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4169                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4155                       # number of overall misses
system.l22.overall_misses::total                 4169                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3601177                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1182586337                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1186187514                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3601177                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1182586337                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1186187514                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3601177                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1182586337                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1186187514                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40973                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40987                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11104                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11104                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40973                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40987                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40973                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40987                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101408                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101715                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101408                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101715                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101408                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101715                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 257226.928571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 284617.650301                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 284525.668985                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 257226.928571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 284617.650301                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 284525.668985                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 257226.928571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 284617.650301                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 284525.668985                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3149                       # number of writebacks
system.l22.writebacks::total                     3149                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4155                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4169                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4155                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4169                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4155                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4169                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2733113                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    925280485                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    928013598                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2733113                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    925280485                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    928013598                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2733113                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    925280485                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    928013598                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101408                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101715                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101408                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101715                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101408                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101715                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 195222.357143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 222690.850782                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 222598.608299                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 195222.357143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 222690.850782                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 222598.608299                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 195222.357143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 222690.850782                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 222598.608299                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.995320                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012861526                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042059.528226                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.995320                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020826                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794864                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12853909                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12853909                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12853909                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12853909                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12853909                       # number of overall hits
system.cpu0.icache.overall_hits::total       12853909                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4296213                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4296213                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4296213                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4296213                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4296213                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4296213                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12853928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12853928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12853928                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12853928                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12853928                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12853928                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 226116.473684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 226116.473684                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 226116.473684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 226116.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 226116.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 226116.473684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3284052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3284052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3284052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3284052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3284052                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3284052                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 252619.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 252619.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52460                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172320741                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52716                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3268.850842                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.286781                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.713219                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911276                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088724                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9128452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9128452                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7184878                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7184878                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17573                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17573                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16313330                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16313330                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16313330                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16313330                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151271                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151271                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3224                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3224                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154495                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154495                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154495                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154495                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18671989804                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18671989804                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    703209107                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    703209107                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19375198911                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19375198911                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19375198911                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19375198911                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9279723                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9279723                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16467825                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16467825                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16467825                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16467825                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016301                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016301                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000449                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009382                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009382                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009382                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009382                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123434.034309                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123434.034309                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 218116.968672                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 218116.968672                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 125409.876766                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 125409.876766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 125409.876766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 125409.876766                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1937873                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 149067.153846                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25524                       # number of writebacks
system.cpu0.dcache.writebacks::total            25524                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98816                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98816                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3219                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3219                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102035                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102035                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102035                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102035                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52455                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52455                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52460                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52460                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52460                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52460                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5374559413                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5374559413                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1362249                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1362249                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5375921662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5375921662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5375921662                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5375921662                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003186                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003186                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003186                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003186                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102460.383433                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102460.383433                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 272449.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 272449.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102476.585246                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102476.585246                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102476.585246                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102476.585246                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.992632                       # Cycle average of tags in use
system.cpu1.icache.total_refs               920998562                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1702400.299445                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.992632                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022424                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13012640                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13012640                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13012640                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13012640                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13012640                       # number of overall hits
system.cpu1.icache.overall_hits::total       13012640                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4355459                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4355459                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4355459                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4355459                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4355459                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4355459                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13012656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13012656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13012656                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13012656                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13012656                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13012656                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 272216.187500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 272216.187500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 272216.187500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 272216.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 272216.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 272216.187500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3835747                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3835747                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3835747                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3835747                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3835747                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3835747                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 273981.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 273981.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 273981.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 273981.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 273981.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 273981.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47987                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227246125                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48243                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4710.447630                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.711778                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.288222                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.834812                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.165188                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18728348                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18728348                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4196111                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4196111                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9615                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9615                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9598                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9598                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22924459                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22924459                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22924459                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22924459                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       179273                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       179273                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       179273                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        179273                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       179273                       # number of overall misses
system.cpu1.dcache.overall_misses::total       179273                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27728770884                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27728770884                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27728770884                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27728770884                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27728770884                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27728770884                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18907621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18907621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4196111                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4196111                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9598                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9598                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     23103732                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23103732                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     23103732                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23103732                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009482                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009482                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007759                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007759                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007759                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007759                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 154673.435955                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 154673.435955                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 154673.435955                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 154673.435955                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 154673.435955                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 154673.435955                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9270                       # number of writebacks
system.cpu1.dcache.writebacks::total             9270                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       131286                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       131286                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       131286                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       131286                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       131286                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       131286                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47987                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47987                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47987                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47987                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6123351439                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6123351439                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6123351439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6123351439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6123351439                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6123351439                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127604.381166                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 127604.381166                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 127604.381166                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 127604.381166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 127604.381166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 127604.381166                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996724                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012341990                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2186483.779698                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996724                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12591729                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12591729                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12591729                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12591729                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12591729                       # number of overall hits
system.cpu2.icache.overall_hits::total       12591729                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4519284                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4519284                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4519284                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4519284                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4519284                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4519284                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12591745                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12591745                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12591745                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12591745                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12591745                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12591745                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 282455.250000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 282455.250000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 282455.250000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 282455.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 282455.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 282455.250000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3717377                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3717377                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3717377                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3717377                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3717377                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3717377                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 265526.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 265526.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 265526.928571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 265526.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 265526.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 265526.928571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40973                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168885750                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41229                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4096.285382                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.626883                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.373117                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.904793                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.095207                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9809705                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9809705                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7429649                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7429649                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17797                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17797                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17796                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17796                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17239354                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17239354                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17239354                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17239354                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       123806                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       123806                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       123806                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        123806                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       123806                       # number of overall misses
system.cpu2.dcache.overall_misses::total       123806                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14223073991                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14223073991                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14223073991                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14223073991                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14223073991                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14223073991                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9933511                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9933511                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7429649                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7429649                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17796                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17796                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17363160                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17363160                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17363160                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17363160                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012463                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012463                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007130                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007130                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007130                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007130                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114881.944260                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114881.944260                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114881.944260                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114881.944260                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114881.944260                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114881.944260                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11104                       # number of writebacks
system.cpu2.dcache.writebacks::total            11104                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82833                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82833                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82833                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82833                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82833                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82833                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40973                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40973                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40973                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40973                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40973                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40973                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3612281122                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3612281122                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3612281122                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3612281122                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3612281122                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3612281122                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88162.475826                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88162.475826                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88162.475826                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88162.475826                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88162.475826                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88162.475826                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
