Command: vcs -full64 -sverilog -assert enable_diag -ntb_opts -debug_access+pp -kdb \
-lca -timescale=1ns/1ns -design_stats=design -cm line+branch+cond+tgl+assert+fsm \
-cm_tgl portsonly -cm_dir /home/verifier/ex/practise/chuangxin_frame_checker/frame_checker1/sim/out/build/simv \
-f /home/verifier/ex/practise/chuangxin_frame_checker/frame_checker1/sim/filelist \
-P /opt/synopsys/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab \
/opt/synopsys/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -l comp.log \

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Fri Jun 20 18:24:50 2025
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[NTB_OPT_UNKWN] Unknown -ntb_opts option used
  Unknown option '-ntb_opts -debug_access' is ignored.


Warning-[NTB_OPT_UNKWN] Unknown -ntb_opts option used
  Unknown option '-ntb_opts pp' is ignored.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file '/home/verifier/ex/practise/chuangxin_frame_checker/frame_checker1/rtl/top.v'
Parsing design file '/home/verifier/ex/practise/chuangxin_frame_checker/frame_checker1/rtl/binary_to_gray_serializer.v'
Parsing design file '/home/verifier/ex/practise/chuangxin_frame_checker/frame_checker1/rtl/fifo.v'
Parsing design file '/home/verifier/ex/practise/chuangxin_frame_checker/frame_checker1/rtl/deframer.sv'
Parsing design file '/home/verifier/ex/practise/chuangxin_frame_checker/frame_checker1/rtl/crc_checker.v'
Parsing design file '/home/verifier/ex/practise/chuangxin_frame_checker/frame_checker1/sim/top_tb1.sv'
Top Level Modules:
       top_tb
TimeScale is 1 ns / 1 ps
VCS Coverage Metrics Release O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module top_tb
make[1]: Entering directory `/home/verifier/ex/practise/chuangxin_frame_checker/frame_checker1/sim/out/build/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib \
-L/opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o   _93616_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs /opt/synopsys/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-lvcsnew -lsimprofile -lreader_common /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib/libBA.a \
-luclinative /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/verifier/ex/practise/chuangxin_frame_checker/frame_checker1/sim/out/build/csrc' \

CPU time: 1.867 seconds to compile + .715 seconds to elab + .605 seconds to link
