{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Import the QICK drivers and auxiliary libraries\n",
    "from qick import *\n",
    "from qick.rfboard import DefaultIP\n",
    "%pylab inline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Load bitstream with custom overlay\n",
    "soc = QickSoc()\n",
    "# Since we're running locally on the QICK, we don't need a separate QickConfig object.\n",
    "# If running remotely, you could generate a QickConfig from the QickSoc:\n",
    "#     soccfg = QickConfig(soc.get_cfg())\n",
    "# or save the config to file, and load it later:\n",
    "#     with open(\"qick_config.json\", \"w\") as f:\n",
    "#         f.write(soc.dump_cfg())\n",
    "#     soccfg = QickConfig(\"qick_config.json\")\n",
    "soccfg = soc\n",
    "print(soccfg)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "description = soccfg.ip_dict['dac_bias_spi_0']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "spi_bus = spi(description)\n",
    "\n",
    "# the correct config for the AD5791, check https://wiki.analog.com/resources/quick-start/ad5791#ad5781ad5791_quick_start_guide and the \n",
    "# manual, which contains the full timing diagram\n",
    "spi_bus.config(lsb=\"msb\",\n",
    "               msttran=\"enable\",\n",
    "               ssmode=\"auto\",\n",
    "               rxfifo=\"rst\",\n",
    "               txfifo=\"rst\",\n",
    "               cpha=\"invert\",\n",
    "               cpol=\"high\",\n",
    "               mst=\"master\",\n",
    "               en=\"enable\",\n",
    "               loopback=\"no\")\n",
    "\n",
    "#initialize the dac_bias class defined below\n",
    "dac = dac_bias(spi_bus, ch_en = 0)\n",
    "\n",
    "#set a voltage!\n",
    "dac.set_volt(2.6125)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Below is the slightly modified version of the dac_bias, AD5781, and spi class that solves the issues with the command sequence outlined in the documentation at https://docs.amd.com/r/en-US/pg153-axi-quad-spi/AXI-Quad-SPI-v3.2-LogiCORE-IP-Product-Guide"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class AD57XX:\n",
    "    # Commands.\n",
    "    cmd_wr = 0x0\n",
    "    cmd_rd = 0x1\n",
    "\n",
    "    # Registers.\n",
    "    REGS = {'DAC_REG': 0x01,\n",
    "            'CTRL_REG': 0x02,\n",
    "            'CLEAR_REG': 0x03,\n",
    "            'SOFT_REG': 0x04}\n",
    "    \n",
    "    def __init__(self, VREFN=0, VREFP=5, bit_res = 20):\n",
    "        # Negative/Positive voltage references.\n",
    "        self.VREFN = VREFN\n",
    "        self.VREFP = VREFP\n",
    "\n",
    "        # Bits.\n",
    "        self.bit_res = bit_res\n",
    "\n",
    "    def reg2addr(self, reg=\"DAC_REG\"):\n",
    "        if reg in self.REGS:\n",
    "            return self.REGS[reg]\n",
    "        else:\n",
    "            print(\"%s: register %s not recognized.\" %\n",
    "                  (self.__class__.__name__, reg))\n",
    "            return -1\n",
    "\n",
    "    def reg_rd(self, reg=\"DAC_REG\"):\n",
    "        # Address.\n",
    "        addr = self.reg2addr(reg)\n",
    "\n",
    "        # R/W bit +  address (upper 4 bits).\n",
    "        cmd = (self.cmd_rd << 3) | addr\n",
    "        cmd = (cmd << 4)\n",
    "\n",
    "        # Dummy bytes for completing the command.\n",
    "        # NOTE: another full, 24-bit transaction is needed to clock the register out (may be all 0s).\n",
    "        return bytes([cmd, 0, 0])\n",
    "\n",
    "    def reg_wr(self, reg=\"DAC_REG\", val=0):\n",
    "        byte = []\n",
    "\n",
    "        # Address.\n",
    "        addr = self.reg2addr(reg)\n",
    "\n",
    "        # R/W bit +  address (upper 4 bits).\n",
    "        cmd = (self.cmd_wr << 3) | addr\n",
    "        cmd = (cmd << 20) | val\n",
    "        return cmd.to_bytes(length=3, byteorder='big')\n",
    "\n",
    "    # Compute register value for voltage setting.\n",
    "    def volt2reg(self, volt=0):\n",
    "        if volt < self.VREFN:\n",
    "            print(\"%s: %d V out of range.\" % (self.__class__.__name__, volt))\n",
    "            return -1\n",
    "        elif volt > self.VREFP:\n",
    "            print(\"%s: %d V out of range.\" % (self.__class__.__name__, volt))\n",
    "            return -1\n",
    "        else:\n",
    "            Df = (2**self.bit_res - 1)*(volt - self.VREFN)/(self.VREFP - self.VREFN)\n",
    "\n",
    "            return int(Df)\n",
    "\n",
    "\n",
    "class dac_bias(AD57XX):\n",
    "\n",
    "    # Constructor.\n",
    "    def __init__(self, spi_ip, ch_en, gpio_ip=None, version=1, fpga_board=\"ZCU216\", debug=False):\n",
    "        \n",
    "        #initialize dac control\n",
    "        AD57XX.__init__(self, VREFN=0, VREFP=5, bit_res=20)\n",
    "        \n",
    "        # SPI.\n",
    "        self.ch_en = ch_en\n",
    "        self.cs_t = ''\n",
    "        self.spi = spi_ip\n",
    "        self.spi.SPI_SSR = 0xff\n",
    "\n",
    "        # Version.\n",
    "        self.version = version\n",
    "\n",
    "        # Board.\n",
    "        self.fpga_board = fpga_board\n",
    "\n",
    "        if debug:\n",
    "            print(\"{}: DAC Channel = {}.\".format(self.__class__.__name__, self.ch_en))\n",
    "\n",
    "\n",
    "        # Initialize control register.\n",
    "        self.write(reg=\"CTRL_REG\", val=0x12)\n",
    "\n",
    "        # Initialize to 0 volts.\n",
    "        self.set_volt(0)\n",
    "\n",
    "\n",
    "    def read(self, reg=\"DAC_REG\"):\n",
    "  \n",
    "        # Read command.\n",
    "        byte = self.reg_rd(reg)\n",
    "        reg = self.spi.send_receive_m(byte, self.ch_en, self.cs_t)\n",
    "\n",
    "        # Another read with dummy data to allow clocking register out.\n",
    "        byte = bytes(3)\n",
    "        reg = self.spi.send_receive_m(byte, self.ch_en, self.cs_t)\n",
    "\n",
    "        return reg\n",
    "\n",
    "    def write(self, reg=\"DAC_REG\", val=0, debug=False):\n",
    "\n",
    "        # Write command.\n",
    "        data = self.reg_wr(reg, val)\n",
    "\n",
    "        if debug:\n",
    "            print(\"{}: writing register {} with values {}.\".format(self.__class__.__name__, reg, data))\n",
    "\n",
    "        mes = self.spi.send_m(data, self.ch_en, self.cs_t)\n",
    "        \n",
    "    def set_volt(self, volt=0, debug=False):\n",
    "        # Convert volts to register value.\n",
    "        val = self.volt2reg(volt)\n",
    "\n",
    "        if self.fpga_board == 'None' and self.version == 1:\n",
    "            self.write(reg=\"DAC_DATA_REG\", val=val, debug=debug)\n",
    "        else:\n",
    "            self.write(reg=\"DAC_REG\", val=val, debug=debug)\n",
    "            print(self.reg_wr(\"DAC_REG\", val))\n",
    "            \n",
    "class spi(DefaultIP):\n",
    "\n",
    "    bindto = ['xilinx.com:ip:axi_quad_spi:3.2']\n",
    "    SPI_REGLIST = ['DGIER', 'IPISR', 'IPIER', 'SRR', 'SPICR', 'SPISR', 'SPI_DTR', 'SPI_DRR', 'SPI_SSR', 'SPI_TXFIFO_OR', 'SPI_RXFIFO_OR']\n",
    "\n",
    "    #\n",
    "    # SPI registers - See Xilinx PG153 AXI Quad SPI for discriptions\n",
    "    #\n",
    "    #DGIER = 0x1C          # 0x1C - RW - SPI Device Global Interrupt Enable Register\n",
    "    #IPISR = 0x20          # 0x20 - RW - SPI IP Interrupt Status Register\n",
    "    #IPIER = 0x28          # 0x28 - RW - SPI IP Interrupt Enable Register\n",
    "    #SRR = 0x40            # 0x40 - WO - SPI Software Reset Reg\n",
    "    #SPICR = 0x60          # 0x60 - RW - SPI Control Register\n",
    "    #SPISR = 0x64          # 0x64 - RO - SPI Status Register\n",
    "    #SPI_DTR = 0x68        # 0x68 - WO - SPI Data Transmit Register\n",
    "    #SPI_DRR = 0x6C        # 0x6C - RO - SPI Data Receive Register\n",
    "    #SPI_SSR = 0x70        # 0x70 - RW - SPI Slave Select Register\n",
    "    #SPI_TXFIFO_OR = 0x74  # 0x74 - RW - SPI Transmit FIFO Occupancy Register\n",
    "    #SPI_RXFIFO_OR = 0x78  # 0x78 - RO - SPI Receive FIFO Occupancy Register\n",
    "\n",
    "    def __init__(self, description, **kwargs):\n",
    "        super().__init__(description)\n",
    "        # Data width.\n",
    "        self.data_width = int(description['parameters']['C_NUM_TRANSFER_BITS'])\n",
    "\n",
    "        # Soft reset SPI.\n",
    "        self.rst()\n",
    "\n",
    "        # De-assert slave select\n",
    "        self.SPI_SSR = 0\n",
    "\n",
    "    def __setattr__(self, a, v):\n",
    "        if a in self.SPI_REGLIST:\n",
    "            setattr(self.register_map, a, v)\n",
    "        else:\n",
    "            super().__setattr__(a, v)\n",
    "\n",
    "    def __getattr__(self, a):\n",
    "        #print(self.SPI_REGLIST)\n",
    "        if a in self.SPI_REGLIST:\n",
    "            return getattr(self.register_map, a)\n",
    "        else:\n",
    "            return super().__getattribute__(a)\n",
    "\n",
    "    def rst(self):\n",
    "        self.SRR = 0xA\n",
    "\n",
    "    # SPI Control Register:\n",
    "    # Bit 9 : LSB/MSB selection.\n",
    "    # -> 0 : MSB first\n",
    "    # -> 1 : LSB first\n",
    "    #\n",
    "    # Bit 8 : Master Transaction Inhibit.\n",
    "    # -> 0 : Master Transaction Enabled.\n",
    "    # -> 1 : Master Transaction Disabled.\n",
    "    #\n",
    "    # Bit 7 : Manual Slave Select Assertion.\n",
    "    # -> 0 : Slave select asserted by master core logic.\n",
    "    # -> 1 : Slave select follows data in SSR.\n",
    "    #\n",
    "    # Bit 6 : RX FIFO Reset.\n",
    "    # -> 0 : Normal operation.\n",
    "    # -> 1 : Reset RX FIFO.\n",
    "    #\n",
    "    # Bit 5 : TX FIFO Reset.\n",
    "    # -> 0 : Normal operation.\n",
    "    # -> 1 : Reset RX FIFO.\n",
    "    #\n",
    "    # Bit 4 : Clock Phase.\n",
    "    # -> 0 :\n",
    "    # -> 1 :\n",
    "    #\n",
    "    # Bit 3 : Clock Polarity.\n",
    "    # -> 0 : Active-High clock. SCK idles low.\n",
    "    # -> 1 : Active-Low clock. SCK idles high.\n",
    "    #\n",
    "    # Bit 2 : Master mode.\n",
    "    # -> 0 : Slave configuration.\n",
    "    # -> 1 : Master configuration.\n",
    "    #\n",
    "    # Bit 1 : SPI system enable.\n",
    "    # -> 0 : SPI disabled. Outputs 3-state.\n",
    "    # -> 1 : SPI enabled.\n",
    "    #\n",
    "    # Bit 0 : Local loopback mode.\n",
    "    # -> 0 : Normal operation.\n",
    "    # -> 1 : Loopback mode.\n",
    "    def config(self,\n",
    "               lsb=\"lsb\",\n",
    "               msttran=\"enable\",\n",
    "               ssmode=\"ssr\",\n",
    "               rxfifo=\"rst\",\n",
    "               txfifo=\"rst\",\n",
    "               cpha=\"\",\n",
    "               cpol=\"high\",\n",
    "               mst=\"master\",\n",
    "               en=\"enable\",\n",
    "               loopback=\"no\"):\n",
    "\n",
    "        # LSB/MSB.\n",
    "        self.register_map.SPICR.LSB_First = {\"lsb\":1, \"msb\":0}[lsb]\n",
    "\n",
    "        # Master transaction inhibit.\n",
    "        self.register_map.SPICR.Master_Transaction_Inhibit = {\"disable\":1, \"enable\":0}[msttran]\n",
    "\n",
    "        # Manual slave select.\n",
    "        self.register_map.SPICR.Manual_Slave_Select_Assertion_Enable = {\"ssr\":1, \"auto\":0}[ssmode]\n",
    "\n",
    "        # RX FIFO.\n",
    "        self.register_map.SPICR.RX_FIFO_Reset = {\"rst\":1, \"\":0}[rxfifo]\n",
    "\n",
    "        # TX FIFO.\n",
    "        self.register_map.SPICR.TX_FIFO_Reset = {\"rst\":1, \"\":0}[txfifo]\n",
    "\n",
    "        # CPHA.\n",
    "        self.register_map.SPICR.CPHA = {\"invert\":1, \"\":0}[cpha]\n",
    "\n",
    "        # CPOL\n",
    "        self.register_map.SPICR.CPOL = {\"low\":1, \"high\":0}[cpol]\n",
    "\n",
    "        # Master mode.\n",
    "        self.register_map.SPICR.Master = {\"master\":1, \"slave\":0}[mst]\n",
    "\n",
    "        # SPI enable.\n",
    "        self.register_map.SPICR.SPE = {\"enable\":1, \"disable\":0}[en]\n",
    "\n",
    "        # Loopback\n",
    "        self.register_map.SPICR.LOOP = {\"yes\":1, \"no\":0}[loopback]\n",
    "\n",
    "    # Enable function.\n",
    "    def en_level(self, nch=4, chlist=[0], en_l=\"high\"):\n",
    "        \"\"\"\n",
    "        chlist: list of bits to enable\n",
    "        en_l: enable level\n",
    "        \"high\": ignore nch, enabled bits are set high\n",
    "        \"low\": nch is total length, enabled bits are set low\n",
    "        \"\"\"\n",
    "        ch_en = 0\n",
    "        if en_l == \"high\":\n",
    "            for i in range(len(chlist)):\n",
    "                ch_en |= (1 << chlist[i])\n",
    "        elif en_l == \"low\":\n",
    "            ch_en = 2**nch - 1\n",
    "            for i in range(len(chlist)):\n",
    "                ch_en &= ~(1 << chlist[i])\n",
    "\n",
    "        return ch_en\n",
    "\n",
    "    # Send function.\n",
    "    def send_m(self, data, ch_en, cs_t=\"pulse\"):\n",
    "        \"\"\"\n",
    "        The data must be formatted in bytes, regardless of the data width of the SPI IP.\n",
    "        For data width 16 or 32, the bytes will be packed in little-endian order.\n",
    "        \"\"\"\n",
    "        if not isinstance(data, bytes):\n",
    "            raise RuntimeError(\"data is not a bytes object: \", data)\n",
    "        if self.data_width == 16:\n",
    "            data = np.frombuffer(data, dtype=np.dtype('H')) # uint16\n",
    "        elif self.data_width == 32:\n",
    "            data = np.frombuffer(data, dtype=np.dtype('I')) # uint32\n",
    "\n",
    "        # Manually assert channels.\n",
    "        ch_en_temp = self.SPI_SSR.Selected_Slave\n",
    "\n",
    "\n",
    "        self.register_map.SPICR.SPE = 0\n",
    "\n",
    "        self.SPI_SSR = ch_en\n",
    "\n",
    "        # Send data.\n",
    "        for word in data:\n",
    "            # Send data.\n",
    "            self.SPI_DTR = word\n",
    "\n",
    "        self.register_map.SPICR.SPE = 1\n",
    "        self.SPI_SSR = ch_en_temp\n",
    "\n",
    "    # Receive function.\n",
    "    def receive(self):\n",
    "        \"\"\"\n",
    "        The returned data will be formatted in bytes, regardless of the data width of the SPI IP.\n",
    "        For data width 16 or 32, the bytes will be unpacked in little-endian order.\n",
    "        \"\"\"\n",
    "        # Fifo is empty\n",
    "        if self.SPISR.RX_Empty==1:\n",
    "            return bytes()\n",
    "        else:\n",
    "            # Get number of samples on fifo.\n",
    "            nr = self.SPI_RXFIFO_OR.Occupancy_Value + 1\n",
    "            data_r = [self.SPI_DRR.RX_Data for i in range(nr)]\n",
    "            if self.data_width == 8:\n",
    "                return bytes(data_r)\n",
    "            elif self.data_width == 16:\n",
    "                return np.array(data_r).astype(np.dtype('H')).tobytes() # uint16\n",
    "            elif self.data_width == 32:\n",
    "                return np.array(data_r).astype(np.dtype('I')).tobytes() # uint32\n",
    "\n",
    "    # Send/Receive.\n",
    "    def send_receive_m(self, data, ch_en, cs_t=\"pulse\"):\n",
    "        \"\"\"\n",
    "        data: list of bytes to send\n",
    "        ch_en: destination address\n",
    "        \"\"\"\n",
    "        self.send_m(data, ch_en, cs_t)\n",
    "        data_r = self.receive()\n",
    "\n",
    "        return data_r\n"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
