
Loading design for application trce from file pwm_impl_pwm.ncd.
Design name: pwm_rgbled
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/Program Files/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Tue Nov 19 10:32:39 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o pwm_impl_pwm.twr -gui -msgset D:/Project/Verilog/STEP/series_courses/02_PWM/promote.xml pwm_impl_pwm.ncd pwm_impl_pwm.prf 
Design file:     pwm_impl_pwm.ncd
Preference file: pwm_impl_pwm.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "iclk_c" 89.646000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_r/rvcntnum_saw[6]  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_r/rvcntnum_tri[31]  (to iclk_c +)

   Delay:              10.748ns  (60.2% logic, 39.8% route), 22 logic levels.

 Constraint Details:

     10.748ns physical path delay rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_74 meets
     11.155ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 10.989ns) by 0.241ns

 Physical Path Details:

      Data path rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C11D.CLK to     R18C11D.Q1 rgbled_flash_r/SLICE_70 (from iclk_c)
ROUTE         4     1.440     R18C11D.Q1 to     R18C10A.B1 rgbled_flash_r/rvcntnum_saw[6]
CTOF_DEL    ---     0.495     R18C10A.B1 to     R18C10A.F1 rgbled_flash_r/SLICE_162
ROUTE         1     0.744     R18C10A.F1 to      R18C9A.C0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_3L3
CTOF_DEL    ---     0.495      R18C9A.C0 to      R18C9A.F0 rgbled_flash_r/SLICE_197
ROUTE         1     0.766      R18C9A.F0 to      R20C9A.C1 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_4L5
CTOF_DEL    ---     0.495      R20C9A.C1 to      R20C9A.F1 rgbled_flash_r/SLICE_191
ROUTE         1     0.626      R20C9A.F1 to      R20C9D.D0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx
CTOF_DEL    ---     0.495      R20C9D.D0 to      R20C9D.F0 rgbled_flash_r/SLICE_174
ROUTE         2     0.702      R20C9D.F0 to     R20C10A.B0 rgbled_flash_r/rvcntnum_tri
C0TOFCO_DE  ---     1.023     R20C10A.B0 to    R20C10A.FCO rgbled_flash_r/SLICE_90
ROUTE         1     0.000    R20C10A.FCO to    R20C10B.FCI rgbled_flash_r/rvcntnum_tri_cry[0]
FCITOFCO_D  ---     0.162    R20C10B.FCI to    R20C10B.FCO rgbled_flash_r/SLICE_89
ROUTE         1     0.000    R20C10B.FCO to    R20C10C.FCI rgbled_flash_r/rvcntnum_tri_cry[2]
FCITOFCO_D  ---     0.162    R20C10C.FCI to    R20C10C.FCO rgbled_flash_r/SLICE_88
ROUTE         1     0.000    R20C10C.FCO to    R20C10D.FCI rgbled_flash_r/rvcntnum_tri_cry[4]
FCITOFCO_D  ---     0.162    R20C10D.FCI to    R20C10D.FCO rgbled_flash_r/SLICE_87
ROUTE         1     0.000    R20C10D.FCO to    R20C11A.FCI rgbled_flash_r/rvcntnum_tri_cry[6]
FCITOFCO_D  ---     0.162    R20C11A.FCI to    R20C11A.FCO rgbled_flash_r/SLICE_86
ROUTE         1     0.000    R20C11A.FCO to    R20C11B.FCI rgbled_flash_r/rvcntnum_tri_cry[8]
FCITOFCO_D  ---     0.162    R20C11B.FCI to    R20C11B.FCO rgbled_flash_r/SLICE_85
ROUTE         1     0.000    R20C11B.FCO to    R20C11C.FCI rgbled_flash_r/rvcntnum_tri_cry[10]
FCITOFCO_D  ---     0.162    R20C11C.FCI to    R20C11C.FCO rgbled_flash_r/SLICE_84
ROUTE         1     0.000    R20C11C.FCO to    R20C11D.FCI rgbled_flash_r/rvcntnum_tri_cry[12]
FCITOFCO_D  ---     0.162    R20C11D.FCI to    R20C11D.FCO rgbled_flash_r/SLICE_83
ROUTE         1     0.000    R20C11D.FCO to    R20C12A.FCI rgbled_flash_r/rvcntnum_tri_cry[14]
FCITOFCO_D  ---     0.162    R20C12A.FCI to    R20C12A.FCO rgbled_flash_r/SLICE_82
ROUTE         1     0.000    R20C12A.FCO to    R20C12B.FCI rgbled_flash_r/rvcntnum_tri_cry[16]
FCITOFCO_D  ---     0.162    R20C12B.FCI to    R20C12B.FCO rgbled_flash_r/SLICE_81
ROUTE         1     0.000    R20C12B.FCO to    R20C12C.FCI rgbled_flash_r/rvcntnum_tri_cry[18]
FCITOFCO_D  ---     0.162    R20C12C.FCI to    R20C12C.FCO rgbled_flash_r/SLICE_80
ROUTE         1     0.000    R20C12C.FCO to    R20C12D.FCI rgbled_flash_r/rvcntnum_tri_cry[20]
FCITOFCO_D  ---     0.162    R20C12D.FCI to    R20C12D.FCO rgbled_flash_r/SLICE_79
ROUTE         1     0.000    R20C12D.FCO to    R20C13A.FCI rgbled_flash_r/rvcntnum_tri_cry[22]
FCITOFCO_D  ---     0.162    R20C13A.FCI to    R20C13A.FCO rgbled_flash_r/SLICE_78
ROUTE         1     0.000    R20C13A.FCO to    R20C13B.FCI rgbled_flash_r/rvcntnum_tri_cry[24]
FCITOFCO_D  ---     0.162    R20C13B.FCI to    R20C13B.FCO rgbled_flash_r/SLICE_77
ROUTE         1     0.000    R20C13B.FCO to    R20C13C.FCI rgbled_flash_r/rvcntnum_tri_cry[26]
FCITOFCO_D  ---     0.162    R20C13C.FCI to    R20C13C.FCO rgbled_flash_r/SLICE_76
ROUTE         1     0.000    R20C13C.FCO to    R20C13D.FCI rgbled_flash_r/rvcntnum_tri_cry[28]
FCITOFCO_D  ---     0.162    R20C13D.FCI to    R20C13D.FCO rgbled_flash_r/SLICE_75
ROUTE         1     0.000    R20C13D.FCO to    R20C14A.FCI rgbled_flash_r/rvcntnum_tri_cry[30]
FCITOF0_DE  ---     0.585    R20C14A.FCI to     R20C14A.F0 rgbled_flash_r/SLICE_74
ROUTE         1     0.000     R20C14A.F0 to    R20C14A.DI0 rgbled_flash_r/rvcntnum_tri_s[31] (to iclk_c)
                  --------
                   10.748   (60.2% logic, 39.8% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_r/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R18C11D.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_r/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R20C14A.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_r/rvcntnum_saw[6]  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_r/rvcntnum_tri[12]  (to iclk_c +)
                   FF                        rgbled_flash_r/rvcntnum_tri[11]

   Delay:              10.550ns  (27.7% logic, 72.3% route), 6 logic levels.

 Constraint Details:

     10.550ns physical path delay rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_84 meets
     11.155ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 10.873ns) by 0.323ns

 Physical Path Details:

      Data path rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C11D.CLK to     R18C11D.Q1 rgbled_flash_r/SLICE_70 (from iclk_c)
ROUTE         4     1.440     R18C11D.Q1 to     R18C10A.B1 rgbled_flash_r/rvcntnum_saw[6]
CTOF_DEL    ---     0.495     R18C10A.B1 to     R18C10A.F1 rgbled_flash_r/SLICE_162
ROUTE         1     0.744     R18C10A.F1 to      R18C9A.C0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_3L3
CTOF_DEL    ---     0.495      R18C9A.C0 to      R18C9A.F0 rgbled_flash_r/SLICE_197
ROUTE         1     0.766      R18C9A.F0 to      R20C9A.C1 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_4L5
CTOF_DEL    ---     0.495      R20C9A.C1 to      R20C9A.F1 rgbled_flash_r/SLICE_191
ROUTE         1     0.626      R20C9A.F1 to      R20C9D.D0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx
CTOF_DEL    ---     0.495      R20C9D.D0 to      R20C9D.F0 rgbled_flash_r/SLICE_174
ROUTE         2     2.006      R20C9D.F0 to     R12C15A.A0 rgbled_flash_r/rvcntnum_tri
CTOF_DEL    ---     0.495     R12C15A.A0 to     R12C15A.F0 rgbled_flash_r/SLICE_187
ROUTE        17     2.041     R12C15A.F0 to     R20C11C.CE rgbled_flash_r/N_6_i (to iclk_c)
                  --------
                   10.550   (27.7% logic, 72.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_r/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R18C11D.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_r/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R20C11C.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_r/rvcntnum_saw[6]  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_r/rvcntnum_tri[8]  (to iclk_c +)
                   FF                        rgbled_flash_r/rvcntnum_tri[7]

   Delay:              10.550ns  (27.7% logic, 72.3% route), 6 logic levels.

 Constraint Details:

     10.550ns physical path delay rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_86 meets
     11.155ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 10.873ns) by 0.323ns

 Physical Path Details:

      Data path rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C11D.CLK to     R18C11D.Q1 rgbled_flash_r/SLICE_70 (from iclk_c)
ROUTE         4     1.440     R18C11D.Q1 to     R18C10A.B1 rgbled_flash_r/rvcntnum_saw[6]
CTOF_DEL    ---     0.495     R18C10A.B1 to     R18C10A.F1 rgbled_flash_r/SLICE_162
ROUTE         1     0.744     R18C10A.F1 to      R18C9A.C0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_3L3
CTOF_DEL    ---     0.495      R18C9A.C0 to      R18C9A.F0 rgbled_flash_r/SLICE_197
ROUTE         1     0.766      R18C9A.F0 to      R20C9A.C1 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_4L5
CTOF_DEL    ---     0.495      R20C9A.C1 to      R20C9A.F1 rgbled_flash_r/SLICE_191
ROUTE         1     0.626      R20C9A.F1 to      R20C9D.D0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx
CTOF_DEL    ---     0.495      R20C9D.D0 to      R20C9D.F0 rgbled_flash_r/SLICE_174
ROUTE         2     2.006      R20C9D.F0 to     R12C15A.A0 rgbled_flash_r/rvcntnum_tri
CTOF_DEL    ---     0.495     R12C15A.A0 to     R12C15A.F0 rgbled_flash_r/SLICE_187
ROUTE        17     2.041     R12C15A.F0 to     R20C11A.CE rgbled_flash_r/N_6_i (to iclk_c)
                  --------
                   10.550   (27.7% logic, 72.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_r/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R18C11D.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_r/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R20C11A.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_r/rvcntnum_saw[6]  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_r/rvcntnum_tri[14]  (to iclk_c +)
                   FF                        rgbled_flash_r/rvcntnum_tri[13]

   Delay:              10.550ns  (27.7% logic, 72.3% route), 6 logic levels.

 Constraint Details:

     10.550ns physical path delay rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_83 meets
     11.155ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 10.873ns) by 0.323ns

 Physical Path Details:

      Data path rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C11D.CLK to     R18C11D.Q1 rgbled_flash_r/SLICE_70 (from iclk_c)
ROUTE         4     1.440     R18C11D.Q1 to     R18C10A.B1 rgbled_flash_r/rvcntnum_saw[6]
CTOF_DEL    ---     0.495     R18C10A.B1 to     R18C10A.F1 rgbled_flash_r/SLICE_162
ROUTE         1     0.744     R18C10A.F1 to      R18C9A.C0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_3L3
CTOF_DEL    ---     0.495      R18C9A.C0 to      R18C9A.F0 rgbled_flash_r/SLICE_197
ROUTE         1     0.766      R18C9A.F0 to      R20C9A.C1 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_4L5
CTOF_DEL    ---     0.495      R20C9A.C1 to      R20C9A.F1 rgbled_flash_r/SLICE_191
ROUTE         1     0.626      R20C9A.F1 to      R20C9D.D0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx
CTOF_DEL    ---     0.495      R20C9D.D0 to      R20C9D.F0 rgbled_flash_r/SLICE_174
ROUTE         2     2.006      R20C9D.F0 to     R12C15A.A0 rgbled_flash_r/rvcntnum_tri
CTOF_DEL    ---     0.495     R12C15A.A0 to     R12C15A.F0 rgbled_flash_r/SLICE_187
ROUTE        17     2.041     R12C15A.F0 to     R20C11D.CE rgbled_flash_r/N_6_i (to iclk_c)
                  --------
                   10.550   (27.7% logic, 72.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_r/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R18C11D.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_r/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R20C11D.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_r/rvcntnum_saw[6]  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_r/rvcntnum_tri[10]  (to iclk_c +)
                   FF                        rgbled_flash_r/rvcntnum_tri[9]

   Delay:              10.550ns  (27.7% logic, 72.3% route), 6 logic levels.

 Constraint Details:

     10.550ns physical path delay rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_85 meets
     11.155ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 10.873ns) by 0.323ns

 Physical Path Details:

      Data path rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C11D.CLK to     R18C11D.Q1 rgbled_flash_r/SLICE_70 (from iclk_c)
ROUTE         4     1.440     R18C11D.Q1 to     R18C10A.B1 rgbled_flash_r/rvcntnum_saw[6]
CTOF_DEL    ---     0.495     R18C10A.B1 to     R18C10A.F1 rgbled_flash_r/SLICE_162
ROUTE         1     0.744     R18C10A.F1 to      R18C9A.C0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_3L3
CTOF_DEL    ---     0.495      R18C9A.C0 to      R18C9A.F0 rgbled_flash_r/SLICE_197
ROUTE         1     0.766      R18C9A.F0 to      R20C9A.C1 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_4L5
CTOF_DEL    ---     0.495      R20C9A.C1 to      R20C9A.F1 rgbled_flash_r/SLICE_191
ROUTE         1     0.626      R20C9A.F1 to      R20C9D.D0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx
CTOF_DEL    ---     0.495      R20C9D.D0 to      R20C9D.F0 rgbled_flash_r/SLICE_174
ROUTE         2     2.006      R20C9D.F0 to     R12C15A.A0 rgbled_flash_r/rvcntnum_tri
CTOF_DEL    ---     0.495     R12C15A.A0 to     R12C15A.F0 rgbled_flash_r/SLICE_187
ROUTE        17     2.041     R12C15A.F0 to     R20C11B.CE rgbled_flash_r/N_6_i (to iclk_c)
                  --------
                   10.550   (27.7% logic, 72.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_r/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R18C11D.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_r/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R20C11B.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.345ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_r/rvcntnum_saw[6]  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_r/rvcntnum_tri[30]  (to iclk_c +)

   Delay:              10.644ns  (59.8% logic, 40.2% route), 21 logic levels.

 Constraint Details:

     10.644ns physical path delay rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_75 meets
     11.155ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 10.989ns) by 0.345ns

 Physical Path Details:

      Data path rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C11D.CLK to     R18C11D.Q1 rgbled_flash_r/SLICE_70 (from iclk_c)
ROUTE         4     1.440     R18C11D.Q1 to     R18C10A.B1 rgbled_flash_r/rvcntnum_saw[6]
CTOF_DEL    ---     0.495     R18C10A.B1 to     R18C10A.F1 rgbled_flash_r/SLICE_162
ROUTE         1     0.744     R18C10A.F1 to      R18C9A.C0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_3L3
CTOF_DEL    ---     0.495      R18C9A.C0 to      R18C9A.F0 rgbled_flash_r/SLICE_197
ROUTE         1     0.766      R18C9A.F0 to      R20C9A.C1 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_4L5
CTOF_DEL    ---     0.495      R20C9A.C1 to      R20C9A.F1 rgbled_flash_r/SLICE_191
ROUTE         1     0.626      R20C9A.F1 to      R20C9D.D0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx
CTOF_DEL    ---     0.495      R20C9D.D0 to      R20C9D.F0 rgbled_flash_r/SLICE_174
ROUTE         2     0.702      R20C9D.F0 to     R20C10A.B0 rgbled_flash_r/rvcntnum_tri
C0TOFCO_DE  ---     1.023     R20C10A.B0 to    R20C10A.FCO rgbled_flash_r/SLICE_90
ROUTE         1     0.000    R20C10A.FCO to    R20C10B.FCI rgbled_flash_r/rvcntnum_tri_cry[0]
FCITOFCO_D  ---     0.162    R20C10B.FCI to    R20C10B.FCO rgbled_flash_r/SLICE_89
ROUTE         1     0.000    R20C10B.FCO to    R20C10C.FCI rgbled_flash_r/rvcntnum_tri_cry[2]
FCITOFCO_D  ---     0.162    R20C10C.FCI to    R20C10C.FCO rgbled_flash_r/SLICE_88
ROUTE         1     0.000    R20C10C.FCO to    R20C10D.FCI rgbled_flash_r/rvcntnum_tri_cry[4]
FCITOFCO_D  ---     0.162    R20C10D.FCI to    R20C10D.FCO rgbled_flash_r/SLICE_87
ROUTE         1     0.000    R20C10D.FCO to    R20C11A.FCI rgbled_flash_r/rvcntnum_tri_cry[6]
FCITOFCO_D  ---     0.162    R20C11A.FCI to    R20C11A.FCO rgbled_flash_r/SLICE_86
ROUTE         1     0.000    R20C11A.FCO to    R20C11B.FCI rgbled_flash_r/rvcntnum_tri_cry[8]
FCITOFCO_D  ---     0.162    R20C11B.FCI to    R20C11B.FCO rgbled_flash_r/SLICE_85
ROUTE         1     0.000    R20C11B.FCO to    R20C11C.FCI rgbled_flash_r/rvcntnum_tri_cry[10]
FCITOFCO_D  ---     0.162    R20C11C.FCI to    R20C11C.FCO rgbled_flash_r/SLICE_84
ROUTE         1     0.000    R20C11C.FCO to    R20C11D.FCI rgbled_flash_r/rvcntnum_tri_cry[12]
FCITOFCO_D  ---     0.162    R20C11D.FCI to    R20C11D.FCO rgbled_flash_r/SLICE_83
ROUTE         1     0.000    R20C11D.FCO to    R20C12A.FCI rgbled_flash_r/rvcntnum_tri_cry[14]
FCITOFCO_D  ---     0.162    R20C12A.FCI to    R20C12A.FCO rgbled_flash_r/SLICE_82
ROUTE         1     0.000    R20C12A.FCO to    R20C12B.FCI rgbled_flash_r/rvcntnum_tri_cry[16]
FCITOFCO_D  ---     0.162    R20C12B.FCI to    R20C12B.FCO rgbled_flash_r/SLICE_81
ROUTE         1     0.000    R20C12B.FCO to    R20C12C.FCI rgbled_flash_r/rvcntnum_tri_cry[18]
FCITOFCO_D  ---     0.162    R20C12C.FCI to    R20C12C.FCO rgbled_flash_r/SLICE_80
ROUTE         1     0.000    R20C12C.FCO to    R20C12D.FCI rgbled_flash_r/rvcntnum_tri_cry[20]
FCITOFCO_D  ---     0.162    R20C12D.FCI to    R20C12D.FCO rgbled_flash_r/SLICE_79
ROUTE         1     0.000    R20C12D.FCO to    R20C13A.FCI rgbled_flash_r/rvcntnum_tri_cry[22]
FCITOFCO_D  ---     0.162    R20C13A.FCI to    R20C13A.FCO rgbled_flash_r/SLICE_78
ROUTE         1     0.000    R20C13A.FCO to    R20C13B.FCI rgbled_flash_r/rvcntnum_tri_cry[24]
FCITOFCO_D  ---     0.162    R20C13B.FCI to    R20C13B.FCO rgbled_flash_r/SLICE_77
ROUTE         1     0.000    R20C13B.FCO to    R20C13C.FCI rgbled_flash_r/rvcntnum_tri_cry[26]
FCITOFCO_D  ---     0.162    R20C13C.FCI to    R20C13C.FCO rgbled_flash_r/SLICE_76
ROUTE         1     0.000    R20C13C.FCO to    R20C13D.FCI rgbled_flash_r/rvcntnum_tri_cry[28]
FCITOF1_DE  ---     0.643    R20C13D.FCI to     R20C13D.F1 rgbled_flash_r/SLICE_75
ROUTE         1     0.000     R20C13D.F1 to    R20C13D.DI1 rgbled_flash_r/rvcntnum_tri_s[30] (to iclk_c)
                  --------
                   10.644   (59.8% logic, 40.2% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_r/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R18C11D.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_r/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R20C13D.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.350ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_r/rvcntnum_saw[23]  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_r/rvcntnum_tri[14]  (to iclk_c +)
                   FF                        rgbled_flash_r/rvcntnum_tri[13]

   Delay:              10.523ns  (27.8% logic, 72.2% route), 6 logic levels.

 Constraint Details:

     10.523ns physical path delay rgbled_flash_r/SLICE_61 to rgbled_flash_r/SLICE_83 meets
     11.155ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 10.873ns) by 0.350ns

 Physical Path Details:

      Data path rgbled_flash_r/SLICE_61 to rgbled_flash_r/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C14A.CLK to     R18C14A.Q0 rgbled_flash_r/SLICE_61 (from iclk_c)
ROUTE         6     1.042     R18C14A.Q0 to     R20C14B.B1 rgbled_flash_r/rvcntnum_saw[23]
CTOF_DEL    ---     0.495     R20C14B.B1 to     R20C14B.F1 rgbled_flash_r/SLICE_189
ROUTE         3     1.295     R20C14B.F1 to      R20C9B.C0 rgbled_flash_r/un1_rvcntnum_sawlto23_a0_1
CTOF_DEL    ---     0.495      R20C9B.C0 to      R20C9B.F0 rgbled_flash_r/SLICE_219
ROUTE         1     1.278      R20C9B.F0 to     R20C14C.C0 rgbled_flash_r/un1_rvcntnum_sawlto23_a3
CTOF_DEL    ---     0.495     R20C14C.C0 to     R20C14C.F0 rgbled_flash_r/SLICE_188
ROUTE         1     0.766     R20C14C.F0 to     R18C14C.C1 rgbled_flash_r/un1_rvcntnum_sawlto24_2
CTOF_DEL    ---     0.495     R18C14C.C1 to     R18C14C.F1 rgbled_flash_r/SLICE_161
ROUTE        11     1.174     R18C14C.F1 to     R12C15A.D0 rgbled_flash_r/un1_rvcntnum_saw
CTOF_DEL    ---     0.495     R12C15A.D0 to     R12C15A.F0 rgbled_flash_r/SLICE_187
ROUTE        17     2.041     R12C15A.F0 to     R20C11D.CE rgbled_flash_r/N_6_i (to iclk_c)
                  --------
                   10.523   (27.8% logic, 72.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_r/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R18C14A.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_r/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R20C11D.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.350ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_r/rvcntnum_saw[6]  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_r/rvcntnum_tri[4]  (to iclk_c +)
                   FF                        rgbled_flash_r/rvcntnum_tri[3]

   Delay:              10.523ns  (27.8% logic, 72.2% route), 6 logic levels.

 Constraint Details:

     10.523ns physical path delay rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_88 meets
     11.155ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 10.873ns) by 0.350ns

 Physical Path Details:

      Data path rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C11D.CLK to     R18C11D.Q1 rgbled_flash_r/SLICE_70 (from iclk_c)
ROUTE         4     1.440     R18C11D.Q1 to     R18C10A.B1 rgbled_flash_r/rvcntnum_saw[6]
CTOF_DEL    ---     0.495     R18C10A.B1 to     R18C10A.F1 rgbled_flash_r/SLICE_162
ROUTE         1     0.744     R18C10A.F1 to      R18C9A.C0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_3L3
CTOF_DEL    ---     0.495      R18C9A.C0 to      R18C9A.F0 rgbled_flash_r/SLICE_197
ROUTE         1     0.766      R18C9A.F0 to      R20C9A.C1 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_4L5
CTOF_DEL    ---     0.495      R20C9A.C1 to      R20C9A.F1 rgbled_flash_r/SLICE_191
ROUTE         1     0.626      R20C9A.F1 to      R20C9D.D0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx
CTOF_DEL    ---     0.495      R20C9D.D0 to      R20C9D.F0 rgbled_flash_r/SLICE_174
ROUTE         2     2.006      R20C9D.F0 to     R12C15A.A0 rgbled_flash_r/rvcntnum_tri
CTOF_DEL    ---     0.495     R12C15A.A0 to     R12C15A.F0 rgbled_flash_r/SLICE_187
ROUTE        17     2.014     R12C15A.F0 to     R20C10C.CE rgbled_flash_r/N_6_i (to iclk_c)
                  --------
                   10.523   (27.8% logic, 72.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_r/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R18C11D.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_r/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R20C10C.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.350ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_r/rvcntnum_saw[23]  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_r/rvcntnum_tri[12]  (to iclk_c +)
                   FF                        rgbled_flash_r/rvcntnum_tri[11]

   Delay:              10.523ns  (27.8% logic, 72.2% route), 6 logic levels.

 Constraint Details:

     10.523ns physical path delay rgbled_flash_r/SLICE_61 to rgbled_flash_r/SLICE_84 meets
     11.155ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 10.873ns) by 0.350ns

 Physical Path Details:

      Data path rgbled_flash_r/SLICE_61 to rgbled_flash_r/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C14A.CLK to     R18C14A.Q0 rgbled_flash_r/SLICE_61 (from iclk_c)
ROUTE         6     1.042     R18C14A.Q0 to     R20C14B.B1 rgbled_flash_r/rvcntnum_saw[23]
CTOF_DEL    ---     0.495     R20C14B.B1 to     R20C14B.F1 rgbled_flash_r/SLICE_189
ROUTE         3     1.295     R20C14B.F1 to      R20C9B.C0 rgbled_flash_r/un1_rvcntnum_sawlto23_a0_1
CTOF_DEL    ---     0.495      R20C9B.C0 to      R20C9B.F0 rgbled_flash_r/SLICE_219
ROUTE         1     1.278      R20C9B.F0 to     R20C14C.C0 rgbled_flash_r/un1_rvcntnum_sawlto23_a3
CTOF_DEL    ---     0.495     R20C14C.C0 to     R20C14C.F0 rgbled_flash_r/SLICE_188
ROUTE         1     0.766     R20C14C.F0 to     R18C14C.C1 rgbled_flash_r/un1_rvcntnum_sawlto24_2
CTOF_DEL    ---     0.495     R18C14C.C1 to     R18C14C.F1 rgbled_flash_r/SLICE_161
ROUTE        11     1.174     R18C14C.F1 to     R12C15A.D0 rgbled_flash_r/un1_rvcntnum_saw
CTOF_DEL    ---     0.495     R12C15A.D0 to     R12C15A.F0 rgbled_flash_r/SLICE_187
ROUTE        17     2.041     R12C15A.F0 to     R20C11C.CE rgbled_flash_r/N_6_i (to iclk_c)
                  --------
                   10.523   (27.8% logic, 72.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_r/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R18C14A.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_r/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R20C11C.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.350ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_r/rvcntnum_saw[6]  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_r/rvcntnum_tri[0]  (to iclk_c +)

   Delay:              10.523ns  (27.8% logic, 72.2% route), 6 logic levels.

 Constraint Details:

     10.523ns physical path delay rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_90 meets
     11.155ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 10.873ns) by 0.350ns

 Physical Path Details:

      Data path rgbled_flash_r/SLICE_70 to rgbled_flash_r/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C11D.CLK to     R18C11D.Q1 rgbled_flash_r/SLICE_70 (from iclk_c)
ROUTE         4     1.440     R18C11D.Q1 to     R18C10A.B1 rgbled_flash_r/rvcntnum_saw[6]
CTOF_DEL    ---     0.495     R18C10A.B1 to     R18C10A.F1 rgbled_flash_r/SLICE_162
ROUTE         1     0.744     R18C10A.F1 to      R18C9A.C0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_3L3
CTOF_DEL    ---     0.495      R18C9A.C0 to      R18C9A.F0 rgbled_flash_r/SLICE_197
ROUTE         1     0.766      R18C9A.F0 to      R20C9A.C1 rgbled_flash_r/rvcntnum_tri27lto24_0_sx_N_4L5
CTOF_DEL    ---     0.495      R20C9A.C1 to      R20C9A.F1 rgbled_flash_r/SLICE_191
ROUTE         1     0.626      R20C9A.F1 to      R20C9D.D0 rgbled_flash_r/rvcntnum_tri27lto24_0_sx
CTOF_DEL    ---     0.495      R20C9D.D0 to      R20C9D.F0 rgbled_flash_r/SLICE_174
ROUTE         2     2.006      R20C9D.F0 to     R12C15A.A0 rgbled_flash_r/rvcntnum_tri
CTOF_DEL    ---     0.495     R12C15A.A0 to     R12C15A.F0 rgbled_flash_r/SLICE_187
ROUTE        17     2.014     R12C15A.F0 to     R20C10A.CE rgbled_flash_r/N_6_i (to iclk_c)
                  --------
                   10.523   (27.8% logic, 72.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_r/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R18C11D.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_r/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     3.044       C1.PADDI to    R20C10A.CLK iclk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

Report:   91.625MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "iclk_c" 89.646000 MHz ;  |   89.646 MHz|   91.625 MHz|  22  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: iclk_c   Source: iclk.PAD   Loads: 113
   Covered under: FREQUENCY NET "iclk_c" 89.646000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 25285 paths, 1 nets, and 1200 connections (81.36% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Tue Nov 19 10:32:39 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o pwm_impl_pwm.twr -gui -msgset D:/Project/Verilog/STEP/series_courses/02_PWM/promote.xml pwm_impl_pwm.ncd pwm_impl_pwm.prf 
Design file:     pwm_impl_pwm.ncd
Preference file: pwm_impl_pwm.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "iclk_c" 89.646000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_b/rvcntnum_tri_pipe  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_b/rvcntnum_tri_pipe  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_172 to SLICE_172 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_172 to SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C21C.CLK to     R13C21C.Q0 SLICE_172 (from iclk_c)
ROUTE         3     0.132     R13C21C.Q0 to     R13C21C.A0 wvrgbled_pwm_bf[0]
CTOF_DEL    ---     0.101     R13C21C.A0 to     R13C21C.F0 SLICE_172
ROUTE         1     0.000     R13C21C.F0 to    R13C21C.DI0 rgbled_flash_b/wvrgbled_pwm_b[0] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C21C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C21C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_g/rvcntnum_tri_pipe  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_g/rvcntnum_tri_pipe  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_173 to SLICE_173 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_173 to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C22C.CLK to     R16C22C.Q0 SLICE_173 (from iclk_c)
ROUTE         3     0.132     R16C22C.Q0 to     R16C22C.A0 wvrgbled_pwm_gf[0]
CTOF_DEL    ---     0.101     R16C22C.A0 to     R16C22C.F0 SLICE_173
ROUTE         1     0.000     R16C22C.F0 to    R16C22C.DI0 rgbled_flash_g/wvrgbled_pwm_g[0] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R16C22C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R16C22C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_g/rvcntnum_tri_pipe_11  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_g/rvcntnum_tri_pipe_11  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay rgbled_flash_g/SLICE_41 to rgbled_flash_g/SLICE_41 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path rgbled_flash_g/SLICE_41 to rgbled_flash_g/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C17C.CLK to     R13C17C.Q0 rgbled_flash_g/SLICE_41 (from iclk_c)
ROUTE         1     0.130     R13C17C.Q0 to     R13C17C.A0 rgbled_flash_g/wvrgbled_pwm_gf[11]
CTOF_DEL    ---     0.101     R13C17C.A0 to     R13C17C.F0 rgbled_flash_g/SLICE_41
ROUTE         2     0.002     R13C17C.F0 to    R13C17C.DI0 wvrgbled_pwm_g[11] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_g/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C17C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_g/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C17C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_g/rvcntnum_tri_pipe_27  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_g/rvcntnum_tri_pipe_27  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay rgbled_flash_g/SLICE_33 to rgbled_flash_g/SLICE_33 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path rgbled_flash_g/SLICE_33 to rgbled_flash_g/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C19C.CLK to     R13C19C.Q0 rgbled_flash_g/SLICE_33 (from iclk_c)
ROUTE         1     0.130     R13C19C.Q0 to     R13C19C.A0 rgbled_flash_g/wvrgbled_pwm_gf[27]
CTOF_DEL    ---     0.101     R13C19C.A0 to     R13C19C.F0 rgbled_flash_g/SLICE_33
ROUTE         2     0.002     R13C19C.F0 to    R13C19C.DI0 wvrgbled_pwm_g[27] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_g/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C19C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_g/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C19C.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_g/rvcntnum_tri_pipe_23  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_g/rvcntnum_tri_pipe_23  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay rgbled_flash_g/SLICE_35 to rgbled_flash_g/SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path rgbled_flash_g/SLICE_35 to rgbled_flash_g/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C19A.CLK to     R13C19A.Q0 rgbled_flash_g/SLICE_35 (from iclk_c)
ROUTE         1     0.130     R13C19A.Q0 to     R13C19A.A0 rgbled_flash_g/wvrgbled_pwm_gf[23]
CTOF_DEL    ---     0.101     R13C19A.A0 to     R13C19A.F0 rgbled_flash_g/SLICE_35
ROUTE         3     0.002     R13C19A.F0 to    R13C19A.DI0 wvrgbled_pwm_g[23] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_g/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C19A.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_g/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C19A.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_b/rvcntnum_tri_pipe_5  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_b/rvcntnum_tri_pipe_5  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay rgbled_flash_b/SLICE_14 to rgbled_flash_b/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path rgbled_flash_b/SLICE_14 to rgbled_flash_b/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C11D.CLK to     R13C11D.Q0 rgbled_flash_b/SLICE_14 (from iclk_c)
ROUTE         1     0.130     R13C11D.Q0 to     R13C11D.A0 rgbled_flash_b/wvrgbled_pwm_bf[5]
CTOF_DEL    ---     0.101     R13C11D.A0 to     R13C11D.F0 rgbled_flash_b/SLICE_14
ROUTE         2     0.002     R13C11D.F0 to    R13C11D.DI0 wvrgbled_pwm_b[5] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_b/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C11D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_b/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C11D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_g/rvcntnum_tri_pipe_25  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_g/rvcntnum_tri_pipe_25  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay rgbled_flash_g/SLICE_34 to rgbled_flash_g/SLICE_34 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path rgbled_flash_g/SLICE_34 to rgbled_flash_g/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C19B.CLK to     R13C19B.Q0 rgbled_flash_g/SLICE_34 (from iclk_c)
ROUTE         1     0.130     R13C19B.Q0 to     R13C19B.A0 rgbled_flash_g/wvrgbled_pwm_gf[25]
CTOF_DEL    ---     0.101     R13C19B.A0 to     R13C19B.F0 rgbled_flash_g/SLICE_34
ROUTE         2     0.002     R13C19B.F0 to    R13C19B.DI0 wvrgbled_pwm_g[25] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_g/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C19B.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_g/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C19B.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_g/rvcntnum_tri_pipe_29  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_g/rvcntnum_tri_pipe_29  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay rgbled_flash_g/SLICE_32 to rgbled_flash_g/SLICE_32 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path rgbled_flash_g/SLICE_32 to rgbled_flash_g/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C19D.CLK to     R13C19D.Q0 rgbled_flash_g/SLICE_32 (from iclk_c)
ROUTE         1     0.130     R13C19D.Q0 to     R13C19D.A0 rgbled_flash_g/wvrgbled_pwm_gf[29]
CTOF_DEL    ---     0.101     R13C19D.A0 to     R13C19D.F0 rgbled_flash_g/SLICE_32
ROUTE         2     0.002     R13C19D.F0 to    R13C19D.DI0 wvrgbled_pwm_g[29] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_g/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C19D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_g/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C19D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_g/rvcntnum_tri_pipe_9  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_g/rvcntnum_tri_pipe_9  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay rgbled_flash_g/SLICE_42 to rgbled_flash_g/SLICE_42 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path rgbled_flash_g/SLICE_42 to rgbled_flash_g/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C17B.CLK to     R13C17B.Q0 rgbled_flash_g/SLICE_42 (from iclk_c)
ROUTE         1     0.130     R13C17B.Q0 to     R13C17B.A0 rgbled_flash_g/wvrgbled_pwm_gf[9]
CTOF_DEL    ---     0.101     R13C17B.A0 to     R13C17B.F0 rgbled_flash_g/SLICE_42
ROUTE         2     0.002     R13C17B.F0 to    R13C17B.DI0 wvrgbled_pwm_g[9] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_g/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C17B.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_g/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C17B.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rgbled_flash_g/rvcntnum_tri_pipe_13  (from iclk_c +)
   Destination:    FF         Data in        rgbled_flash_g/rvcntnum_tri_pipe_13  (to iclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay rgbled_flash_g/SLICE_40 to rgbled_flash_g/SLICE_40 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path rgbled_flash_g/SLICE_40 to rgbled_flash_g/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C17D.CLK to     R13C17D.Q0 rgbled_flash_g/SLICE_40 (from iclk_c)
ROUTE         1     0.130     R13C17D.Q0 to     R13C17D.A0 rgbled_flash_g/wvrgbled_pwm_gf[13]
CTOF_DEL    ---     0.101     R13C17D.A0 to     R13C17D.F0 rgbled_flash_g/SLICE_40
ROUTE         2     0.002     R13C17D.F0 to    R13C17D.DI0 wvrgbled_pwm_g[13] (to iclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path iclk to rgbled_flash_g/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C17D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path iclk to rgbled_flash_g/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.116       C1.PADDI to    R13C17D.CLK iclk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "iclk_c" 89.646000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: iclk_c   Source: iclk.PAD   Loads: 113
   Covered under: FREQUENCY NET "iclk_c" 89.646000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 25285 paths, 1 nets, and 1200 connections (81.36% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

