vendor_name = ModelSim
source_file = 1, C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v
source_file = 1, C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v
source_file = 1, C:/EE_469/git/EE469/Lab2/verilog/sram/output_files/sram_test_de1soc.cdf
source_file = 1, C:/EE_469/git/EE469/Lab2/verilog/sram/db/sram_test_de1soc.cbx.xml
source_file = 1, C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.sdc
source_file = 1, c:/program_files/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/program_files/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/program_files/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/program_files/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/program_files/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc
source_file = 1, c:/program_files/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/program_files/altera/14.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/program_files/altera/14.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/program_files/altera/14.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/program_files/altera/14.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/EE_469/git/EE469/Lab2/verilog/sram/db/altsyncram_ruk1.tdf
design_name = sram_test_de1soc
instance = comp, \LEDR[0]~output\, LEDR[0]~output, sram_test_de1soc, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, sram_test_de1soc, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, sram_test_de1soc, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, sram_test_de1soc, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, sram_test_de1soc, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, sram_test_de1soc, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, sram_test_de1soc, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, sram_test_de1soc, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, sram_test_de1soc, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, sram_test_de1soc, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, sram_test_de1soc, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[0]~0\, clock_divider|div_clks[0]~0, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[0]\, clock_divider|div_clks[0], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~77\, clock_divider|Add0~77, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[1]\, clock_divider|div_clks[1], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~73\, clock_divider|Add0~73, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[2]\, clock_divider|div_clks[2], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~69\, clock_divider|Add0~69, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[3]\, clock_divider|div_clks[3], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~65\, clock_divider|Add0~65, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[4]\, clock_divider|div_clks[4], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~61\, clock_divider|Add0~61, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[5]\, clock_divider|div_clks[5], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~57\, clock_divider|Add0~57, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[6]\, clock_divider|div_clks[6], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~53\, clock_divider|Add0~53, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[7]\, clock_divider|div_clks[7], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~49\, clock_divider|Add0~49, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[8]\, clock_divider|div_clks[8], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~45\, clock_divider|Add0~45, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[9]\, clock_divider|div_clks[9], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~41\, clock_divider|Add0~41, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[10]\, clock_divider|div_clks[10], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~37\, clock_divider|Add0~37, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[11]\, clock_divider|div_clks[11], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~33\, clock_divider|Add0~33, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[12]\, clock_divider|div_clks[12], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~29\, clock_divider|Add0~29, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[13]\, clock_divider|div_clks[13], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~25\, clock_divider|Add0~25, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[14]\, clock_divider|div_clks[14], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~21\, clock_divider|Add0~21, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[15]\, clock_divider|div_clks[15], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~17\, clock_divider|Add0~17, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[16]\, clock_divider|div_clks[16], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~13\, clock_divider|Add0~13, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[17]\, clock_divider|div_clks[17], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~9\, clock_divider|Add0~9, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[18]\, clock_divider|div_clks[18], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~5\, clock_divider|Add0~5, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[19]\, clock_divider|div_clks[19], sram_test_de1soc, 1
instance = comp, \clock_divider|Add0~1\, clock_divider|Add0~1, sram_test_de1soc, 1
instance = comp, \clock_divider|div_clks[20]\, clock_divider|div_clks[20], sram_test_de1soc, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, sram_test_de1soc, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, sram_test_de1soc, 1
instance = comp, \memory|mdr[1]~1\, memory|mdr[1]~1, sram_test_de1soc, 1
instance = comp, \memory|always2~0\, memory|always2~0, sram_test_de1soc, 1
instance = comp, \KEY[0]~_wirecell\, KEY[0]~_wirecell, sram_test_de1soc, 1
instance = comp, \SW[8]~input\, SW[8]~input, sram_test_de1soc, 1
instance = comp, \memory|mar[0]\, memory|mar[0], sram_test_de1soc, 1
instance = comp, \SW[9]~input\, SW[9]~input, sram_test_de1soc, 1
instance = comp, \memory|mar[1]\, memory|mar[1], sram_test_de1soc, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, sram_test_de1soc, 1
instance = comp, \memory|memory~32779\, memory|memory~32779, sram_test_de1soc, 1
instance = comp, \memory|memory~49\, memory|memory~49, sram_test_de1soc, 1
instance = comp, \memory|memory~17feeder\, memory|memory~17feeder, sram_test_de1soc, 1
instance = comp, \memory|memory~32777\, memory|memory~32777, sram_test_de1soc, 1
instance = comp, \memory|memory~17\, memory|memory~17, sram_test_de1soc, 1
instance = comp, \memory|memory~32776\, memory|memory~32776, sram_test_de1soc, 1
instance = comp, \memory|memory~1\, memory|memory~1, sram_test_de1soc, 1
instance = comp, \memory|memory~32778\, memory|memory~32778, sram_test_de1soc, 1
instance = comp, \memory|memory~33\, memory|memory~33, sram_test_de1soc, 1
instance = comp, \memory|memory~32769\, memory|memory~32769, sram_test_de1soc, 1
instance = comp, \SW[1]~input\, SW[1]~input, sram_test_de1soc, 1
instance = comp, \write_data[1]\, write_data[1], sram_test_de1soc, 1
instance = comp, \memory|mdr[1]~2\, memory|mdr[1]~2, sram_test_de1soc, 1
instance = comp, \memory|mdr[1]\, memory|mdr[1], sram_test_de1soc, 1
instance = comp, \memory|memory~52\, memory|memory~52, sram_test_de1soc, 1
instance = comp, \memory|memory~20\, memory|memory~20, sram_test_de1soc, 1
instance = comp, \memory|memory~4\, memory|memory~4, sram_test_de1soc, 1
instance = comp, \memory|memory~36\, memory|memory~36, sram_test_de1soc, 1
instance = comp, \memory|memory~32772\, memory|memory~32772, sram_test_de1soc, 1
instance = comp, \SW[4]~input\, SW[4]~input, sram_test_de1soc, 1
instance = comp, \write_data[4]\, write_data[4], sram_test_de1soc, 1
instance = comp, \memory|mdr[4]~5\, memory|mdr[4]~5, sram_test_de1soc, 1
instance = comp, \memory|mdr[4]\, memory|mdr[4], sram_test_de1soc, 1
instance = comp, \memory|memory_rtl_0|auto_generated|ram_block1a0\, memory|memory_rtl_0|auto_generated|ram_block1a0, sram_test_de1soc, 1
instance = comp, \SW[7]~input\, SW[7]~input, sram_test_de1soc, 1
instance = comp, \write_data[7]\, write_data[7], sram_test_de1soc, 1
instance = comp, \memory|memory~55\, memory|memory~55, sram_test_de1soc, 1
instance = comp, \memory|memory~23\, memory|memory~23, sram_test_de1soc, 1
instance = comp, \memory|memory~7\, memory|memory~7, sram_test_de1soc, 1
instance = comp, \memory|memory~39\, memory|memory~39, sram_test_de1soc, 1
instance = comp, \memory|memory~32775\, memory|memory~32775, sram_test_de1soc, 1
instance = comp, \memory|mdr[7]~8\, memory|mdr[7]~8, sram_test_de1soc, 1
instance = comp, \memory|mdr[7]\, memory|mdr[7], sram_test_de1soc, 1
instance = comp, \memory|sram_data_bus[7]~8\, memory|sram_data_bus[7]~8, sram_test_de1soc, 1
instance = comp, \memory|memory~54\, memory|memory~54, sram_test_de1soc, 1
instance = comp, \memory|memory~6feeder\, memory|memory~6feeder, sram_test_de1soc, 1
instance = comp, \memory|memory~6\, memory|memory~6, sram_test_de1soc, 1
instance = comp, \memory|memory~38\, memory|memory~38, sram_test_de1soc, 1
instance = comp, \memory|memory~22feeder\, memory|memory~22feeder, sram_test_de1soc, 1
instance = comp, \memory|memory~22\, memory|memory~22, sram_test_de1soc, 1
instance = comp, \memory|memory~32774\, memory|memory~32774, sram_test_de1soc, 1
instance = comp, \SW[6]~input\, SW[6]~input, sram_test_de1soc, 1
instance = comp, \write_data[6]\, write_data[6], sram_test_de1soc, 1
instance = comp, \memory|mdr[6]~7\, memory|mdr[6]~7, sram_test_de1soc, 1
instance = comp, \memory|mdr[6]\, memory|mdr[6], sram_test_de1soc, 1
instance = comp, \memory|sram_data_bus[6]~7\, memory|sram_data_bus[6]~7, sram_test_de1soc, 1
instance = comp, \memory|memory~53\, memory|memory~53, sram_test_de1soc, 1
instance = comp, \memory|memory~21feeder\, memory|memory~21feeder, sram_test_de1soc, 1
instance = comp, \memory|memory~21\, memory|memory~21, sram_test_de1soc, 1
instance = comp, \memory|memory~37\, memory|memory~37, sram_test_de1soc, 1
instance = comp, \memory|memory~5feeder\, memory|memory~5feeder, sram_test_de1soc, 1
instance = comp, \memory|memory~5\, memory|memory~5, sram_test_de1soc, 1
instance = comp, \memory|memory~32773\, memory|memory~32773, sram_test_de1soc, 1
instance = comp, \SW[5]~input\, SW[5]~input, sram_test_de1soc, 1
instance = comp, \write_data[5]\, write_data[5], sram_test_de1soc, 1
instance = comp, \memory|mdr[5]~6\, memory|mdr[5]~6, sram_test_de1soc, 1
instance = comp, \memory|mdr[5]\, memory|mdr[5], sram_test_de1soc, 1
instance = comp, \memory|sram_data_bus[5]~6\, memory|sram_data_bus[5]~6, sram_test_de1soc, 1
instance = comp, \memory|sram_data_bus[4]~5\, memory|sram_data_bus[4]~5, sram_test_de1soc, 1
instance = comp, \memory|memory~51\, memory|memory~51, sram_test_de1soc, 1
instance = comp, \memory|memory~3\, memory|memory~3, sram_test_de1soc, 1
instance = comp, \memory|memory~19\, memory|memory~19, sram_test_de1soc, 1
instance = comp, \memory|memory~35\, memory|memory~35, sram_test_de1soc, 1
instance = comp, \memory|memory~32771\, memory|memory~32771, sram_test_de1soc, 1
instance = comp, \SW[3]~input\, SW[3]~input, sram_test_de1soc, 1
instance = comp, \write_data[3]\, write_data[3], sram_test_de1soc, 1
instance = comp, \memory|mdr[3]~4\, memory|mdr[3]~4, sram_test_de1soc, 1
instance = comp, \memory|mdr[3]\, memory|mdr[3], sram_test_de1soc, 1
instance = comp, \memory|sram_data_bus[3]~4\, memory|sram_data_bus[3]~4, sram_test_de1soc, 1
instance = comp, \memory|memory~50\, memory|memory~50, sram_test_de1soc, 1
instance = comp, \memory|memory~2\, memory|memory~2, sram_test_de1soc, 1
instance = comp, \memory|memory~18\, memory|memory~18, sram_test_de1soc, 1
instance = comp, \memory|memory~34\, memory|memory~34, sram_test_de1soc, 1
instance = comp, \memory|memory~32770\, memory|memory~32770, sram_test_de1soc, 1
instance = comp, \SW[2]~input\, SW[2]~input, sram_test_de1soc, 1
instance = comp, \write_data[2]\, write_data[2], sram_test_de1soc, 1
instance = comp, \memory|mdr[2]~3\, memory|mdr[2]~3, sram_test_de1soc, 1
instance = comp, \memory|mdr[2]\, memory|mdr[2], sram_test_de1soc, 1
instance = comp, \memory|sram_data_bus[2]~3\, memory|sram_data_bus[2]~3, sram_test_de1soc, 1
instance = comp, \memory|sram_data_bus[1]~2\, memory|sram_data_bus[1]~2, sram_test_de1soc, 1
instance = comp, \memory|sram_data_bus[0]~1\, memory|sram_data_bus[0]~1, sram_test_de1soc, 1
instance = comp, \memory|memory~16\, memory|memory~16, sram_test_de1soc, 1
instance = comp, \memory|memory~48\, memory|memory~48, sram_test_de1soc, 1
instance = comp, \memory|memory~0feeder\, memory|memory~0feeder, sram_test_de1soc, 1
instance = comp, \memory|memory~0\, memory|memory~0, sram_test_de1soc, 1
instance = comp, \memory|memory~32\, memory|memory~32, sram_test_de1soc, 1
instance = comp, \memory|memory~32768\, memory|memory~32768, sram_test_de1soc, 1
instance = comp, \SW[0]~input\, SW[0]~input, sram_test_de1soc, 1
instance = comp, \write_data[0]\, write_data[0], sram_test_de1soc, 1
instance = comp, \memory|mdr[0]~0\, memory|mdr[0]~0, sram_test_de1soc, 1
instance = comp, \memory|mdr[0]\, memory|mdr[0], sram_test_de1soc, 1
instance = comp, \read_data[0]~0\, read_data[0]~0, sram_test_de1soc, 1
instance = comp, \memory|sram_data_bus~0\, memory|sram_data_bus~0, sram_test_de1soc, 1
instance = comp, \led_data[0]\, led_data[0], sram_test_de1soc, 1
instance = comp, \read_data[1]~1\, read_data[1]~1, sram_test_de1soc, 1
instance = comp, \led_data[1]\, led_data[1], sram_test_de1soc, 1
instance = comp, \read_data[2]~2\, read_data[2]~2, sram_test_de1soc, 1
instance = comp, \led_data[2]\, led_data[2], sram_test_de1soc, 1
instance = comp, \read_data[3]~3\, read_data[3]~3, sram_test_de1soc, 1
instance = comp, \led_data[3]\, led_data[3], sram_test_de1soc, 1
instance = comp, \read_data[4]~4\, read_data[4]~4, sram_test_de1soc, 1
instance = comp, \led_data[4]\, led_data[4], sram_test_de1soc, 1
instance = comp, \read_data[5]~5\, read_data[5]~5, sram_test_de1soc, 1
instance = comp, \led_data[5]\, led_data[5], sram_test_de1soc, 1
instance = comp, \read_data[6]~6\, read_data[6]~6, sram_test_de1soc, 1
instance = comp, \led_data[6]\, led_data[6], sram_test_de1soc, 1
instance = comp, \read_data[7]~7\, read_data[7]~7, sram_test_de1soc, 1
instance = comp, \led_data[7]\, led_data[7], sram_test_de1soc, 1
