[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/NoReducTypespec/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<205> s<204> l<1:1> el<1:0>
n<> u<2> t<PACKAGE> p<38> s<3> l<1:1> el<1:8>
n<axi_pkg> u<3> t<StringConst> p<38> s<36> l<1:9> el<1:16>
n<> u<4> t<Struct_keyword> p<5> l<2:11> el<2:17>
n<> u<5> t<Struct_union> p<31> c<4> s<6> l<2:11> el<2:17>
n<> u<6> t<Packed_keyword> p<31> s<14> l<2:18> el<2:24>
n<> u<7> t<IntegerAtomType_Int> p<9> s<8> l<3:5> el<3:8>
n<> u<8> t<Signing_Unsigned> p<9> l<3:9> el<3:17>
n<> u<9> t<Data_type> p<10> c<7> l<3:5> el<3:17>
n<> u<10> t<Data_type_or_void> p<14> c<9> s<13> l<3:5> el<3:17>
n<NoSlvPorts> u<11> t<StringConst> p<12> l<3:20> el<3:30>
n<> u<12> t<Variable_decl_assignment> p<13> c<11> l<3:20> el<3:30>
n<> u<13> t<List_of_variable_decl_assignments> p<14> c<12> l<3:20> el<3:30>
n<> u<14> t<Struct_union_member> p<31> c<10> s<22> l<3:5> el<3:31>
n<> u<15> t<IntegerAtomType_Int> p<17> s<16> l<4:5> el<4:8>
n<> u<16> t<Signing_Unsigned> p<17> l<4:9> el<4:17>
n<> u<17> t<Data_type> p<18> c<15> l<4:5> el<4:17>
n<> u<18> t<Data_type_or_void> p<22> c<17> s<21> l<4:5> el<4:17>
n<NoMstPorts> u<19> t<StringConst> p<20> l<4:20> el<4:30>
n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<4:20> el<4:30>
n<> u<21> t<List_of_variable_decl_assignments> p<22> c<20> l<4:20> el<4:30>
n<> u<22> t<Struct_union_member> p<31> c<18> s<30> l<4:5> el<4:31>
n<> u<23> t<IntegerAtomType_Int> p<25> s<24> l<5:5> el<5:8>
n<> u<24> t<Signing_Unsigned> p<25> l<5:9> el<5:17>
n<> u<25> t<Data_type> p<26> c<23> l<5:5> el<5:17>
n<> u<26> t<Data_type_or_void> p<30> c<25> s<29> l<5:5> el<5:17>
n<AxiAddrWidth> u<27> t<StringConst> p<28> l<5:20> el<5:32>
n<> u<28> t<Variable_decl_assignment> p<29> c<27> l<5:20> el<5:32>
n<> u<29> t<List_of_variable_decl_assignments> p<30> c<28> l<5:20> el<5:32>
n<> u<30> t<Struct_union_member> p<31> c<26> l<5:5> el<5:33>
n<> u<31> t<Data_type> p<33> c<5> s<32> l<2:11> el<6:4>
n<xbar_cfg_t> u<32> t<StringConst> p<33> l<6:5> el<6:15>
n<> u<33> t<Type_declaration> p<34> c<31> l<2:3> el<6:16>
n<> u<34> t<Data_declaration> p<35> c<33> l<2:3> el<6:16>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<2:3> el<6:16>
n<> u<36> t<Package_item> p<38> c<35> s<37> l<2:3> el<6:16>
n<> u<37> t<ENDPACKAGE> p<38> l<7:1> el<7:11>
n<> u<38> t<Package_declaration> p<39> c<2> l<1:1> el<7:11>
n<> u<39> t<Description> p<204> c<38> s<129> l<1:1> el<7:11>
n<module> u<40> t<Module_keyword> p<126> s<41> l<9:1> el<9:7>
n<axi_xbar> u<41> t<StringConst> p<126> s<123> l<9:8> el<9:16>
n<axi_pkg> u<42> t<StringConst> p<43> l<11:13> el<11:20>
n<> u<43> t<Class_type> p<44> c<42> l<11:13> el<11:20>
n<> u<44> t<Class_scope> p<46> c<43> s<45> l<11:13> el<11:22>
n<xbar_cfg_t> u<45> t<StringConst> p<46> l<11:22> el<11:32>
n<> u<46> t<Data_type> p<47> c<44> l<11:13> el<11:32>
n<> u<47> t<Data_type_or_implicit> p<57> c<46> s<56> l<11:13> el<11:32>
n<Cfg> u<48> t<StringConst> p<55> s<54> l<11:33> el<11:36>
n<> u<49> t<Number_Tick0> p<50> l<11:73> el<11:75>
n<> u<50> t<Primary_literal> p<51> c<49> l<11:73> el<11:75>
n<> u<51> t<Constant_primary> p<52> c<50> l<11:73> el<11:75>
n<> u<52> t<Constant_expression> p<53> c<51> l<11:73> el<11:75>
n<> u<53> t<Constant_mintypmax_expression> p<54> c<52> l<11:73> el<11:75>
n<> u<54> t<Constant_param_expression> p<55> c<53> l<11:73> el<11:75>
n<> u<55> t<Param_assignment> p<56> c<48> l<11:33> el<11:75>
n<> u<56> t<List_of_param_assignments> p<57> c<55> l<11:33> el<11:75>
n<> u<57> t<Parameter_declaration> p<58> c<47> l<11:3> el<11:75>
n<> u<58> t<Parameter_port_declaration> p<123> c<57> s<72> l<11:3> el<11:75>
n<> u<59> t<Data_type_or_implicit> p<71> s<70> l<12:13> el<12:13>
n<DEBUG> u<60> t<StringConst> p<69> s<68> l<12:13> el<12:18>
n<Cfg> u<61> t<StringConst> p<65> s<64> l<12:21> el<12:24>
n<NoSlvPorts> u<62> t<StringConst> p<64> s<63> l<12:25> el<12:35>
n<> u<63> t<Constant_bit_select> p<64> l<12:35> el<12:35>
n<> u<64> t<Constant_select> p<65> c<62> l<12:24> el<12:35>
n<> u<65> t<Constant_primary> p<66> c<61> l<12:21> el<12:35>
n<> u<66> t<Constant_expression> p<67> c<65> l<12:21> el<12:35>
n<> u<67> t<Constant_mintypmax_expression> p<68> c<66> l<12:21> el<12:35>
n<> u<68> t<Constant_param_expression> p<69> c<67> l<12:21> el<12:35>
n<> u<69> t<Param_assignment> p<70> c<60> l<12:13> el<12:35>
n<> u<70> t<List_of_param_assignments> p<71> c<69> l<12:13> el<12:35>
n<> u<71> t<Parameter_declaration> p<72> c<59> l<12:3> el<12:35>
n<> u<72> t<Parameter_port_declaration> p<123> c<71> s<122> l<12:3> el<12:35>
n<> u<73> t<IntVec_TypeBit> p<110> s<91> l<13:13> el<13:16>
n<Cfg> u<74> t<StringConst> p<78> s<77> l<13:18> el<13:21>
n<NoSlvPorts> u<75> t<StringConst> p<77> s<76> l<13:22> el<13:32>
n<> u<76> t<Constant_bit_select> p<77> l<13:32> el<13:32>
n<> u<77> t<Constant_select> p<78> c<75> l<13:21> el<13:32>
n<> u<78> t<Constant_primary> p<79> c<74> l<13:18> el<13:32>
n<> u<79> t<Constant_expression> p<85> c<78> s<84> l<13:18> el<13:32>
n<1> u<80> t<IntConst> p<81> l<13:33> el<13:34>
n<> u<81> t<Primary_literal> p<82> c<80> l<13:33> el<13:34>
n<> u<82> t<Constant_primary> p<83> c<81> l<13:33> el<13:34>
n<> u<83> t<Constant_expression> p<85> c<82> l<13:33> el<13:34>
n<> u<84> t<BinOp_Minus> p<85> s<83> l<13:32> el<13:33>
n<> u<85> t<Constant_expression> p<90> c<79> s<89> l<13:18> el<13:34>
n<0> u<86> t<IntConst> p<87> l<13:35> el<13:36>
n<> u<87> t<Primary_literal> p<88> c<86> l<13:35> el<13:36>
n<> u<88> t<Constant_primary> p<89> c<87> l<13:35> el<13:36>
n<> u<89> t<Constant_expression> p<90> c<88> l<13:35> el<13:36>
n<> u<90> t<Constant_range> p<91> c<85> l<13:18> el<13:36>
n<> u<91> t<Packed_dimension> p<110> c<90> s<109> l<13:17> el<13:37>
n<Cfg> u<92> t<StringConst> p<96> s<95> l<13:38> el<13:41>
n<NoMstPorts> u<93> t<StringConst> p<95> s<94> l<13:42> el<13:52>
n<> u<94> t<Constant_bit_select> p<95> l<13:52> el<13:52>
n<> u<95> t<Constant_select> p<96> c<93> l<13:41> el<13:52>
n<> u<96> t<Constant_primary> p<97> c<92> l<13:38> el<13:52>
n<> u<97> t<Constant_expression> p<103> c<96> s<102> l<13:38> el<13:52>
n<1> u<98> t<IntConst> p<99> l<13:53> el<13:54>
n<> u<99> t<Primary_literal> p<100> c<98> l<13:53> el<13:54>
n<> u<100> t<Constant_primary> p<101> c<99> l<13:53> el<13:54>
n<> u<101> t<Constant_expression> p<103> c<100> l<13:53> el<13:54>
n<> u<102> t<BinOp_Minus> p<103> s<101> l<13:52> el<13:53>
n<> u<103> t<Constant_expression> p<108> c<97> s<107> l<13:38> el<13:54>
n<0> u<104> t<IntConst> p<105> l<13:55> el<13:56>
n<> u<105> t<Primary_literal> p<106> c<104> l<13:55> el<13:56>
n<> u<106> t<Constant_primary> p<107> c<105> l<13:55> el<13:56>
n<> u<107> t<Constant_expression> p<108> c<106> l<13:55> el<13:56>
n<> u<108> t<Constant_range> p<109> c<103> l<13:38> el<13:56>
n<> u<109> t<Packed_dimension> p<110> c<108> l<13:37> el<13:57>
n<> u<110> t<Data_type> p<111> c<73> l<13:13> el<13:57>
n<> u<111> t<Data_type_or_implicit> p<121> c<110> s<120> l<13:13> el<13:57>
n<Connectivity> u<112> t<StringConst> p<119> s<118> l<13:58> el<13:70>
n<> u<113> t<Number_Tick1> p<114> l<13:73> el<13:75>
n<> u<114> t<Primary_literal> p<115> c<113> l<13:73> el<13:75>
n<> u<115> t<Constant_primary> p<116> c<114> l<13:73> el<13:75>
n<> u<116> t<Constant_expression> p<117> c<115> l<13:73> el<13:75>
n<> u<117> t<Constant_mintypmax_expression> p<118> c<116> l<13:73> el<13:75>
n<> u<118> t<Constant_param_expression> p<119> c<117> l<13:73> el<13:75>
n<> u<119> t<Param_assignment> p<120> c<112> l<13:58> el<13:75>
n<> u<120> t<List_of_param_assignments> p<121> c<119> l<13:58> el<13:75>
n<> u<121> t<Parameter_declaration> p<122> c<111> l<13:3> el<13:75>
n<> u<122> t<Parameter_port_declaration> p<123> c<121> l<13:3> el<13:75>
n<> u<123> t<Parameter_port_list> p<126> c<58> s<125> l<10:1> el<14:2>
n<> u<124> t<Port> p<125> l<15:1> el<14:5>
n<> u<125> t<List_of_ports> p<126> c<124> l<14:3> el<15:2>
n<> u<126> t<Module_nonansi_header> p<128> c<40> s<127> l<9:1> el<15:3>
n<> u<127> t<ENDMODULE> p<128> l<16:1> el<16:10>
n<> u<128> t<Module_declaration> p<129> c<126> l<9:1> el<16:10>
n<> u<129> t<Description> p<204> c<128> s<171> l<9:1> el<16:10>
n<> u<130> t<PACKAGE> p<170> s<131> l<18:1> el<18:8>
n<cheshire_pkg> u<131> t<StringConst> p<170> s<168> l<18:9> el<18:21>
n<axi_pkg> u<132> t<StringConst> p<133> l<19:14> el<19:21>
n<> u<133> t<Class_type> p<134> c<132> l<19:14> el<19:21>
n<> u<134> t<Class_scope> p<136> c<133> s<135> l<19:14> el<19:23>
n<xbar_cfg_t> u<135> t<StringConst> p<136> l<19:23> el<19:33>
n<> u<136> t<Data_type> p<137> c<134> l<19:14> el<19:33>
n<> u<137> t<Data_type_or_implicit> p<166> c<136> s<165> l<19:14> el<19:33>
n<AxiXbarCfg> u<138> t<StringConst> p<164> s<163> l<19:34> el<19:44>
n<NoSlvPorts> u<139> t<StringConst> p<140> l<20:5> el<20:15>
n<> u<140> t<Structure_pattern_key> p<157> c<139> s<144> l<20:5> el<20:15>
n<5> u<141> t<IntConst> p<142> l<20:25> el<20:26>
n<> u<142> t<Primary_literal> p<143> c<141> l<20:25> el<20:26>
n<> u<143> t<Primary> p<144> c<142> l<20:25> el<20:26>
n<> u<144> t<Expression> p<157> c<143> s<146> l<20:25> el<20:26>
n<NoMstPorts> u<145> t<StringConst> p<146> l<21:5> el<21:15>
n<> u<146> t<Structure_pattern_key> p<157> c<145> s<150> l<21:5> el<21:15>
n<5> u<147> t<IntConst> p<148> l<21:25> el<21:26>
n<> u<148> t<Primary_literal> p<149> c<147> l<21:25> el<21:26>
n<> u<149> t<Primary> p<150> c<148> l<21:25> el<21:26>
n<> u<150> t<Expression> p<157> c<149> s<152> l<21:25> el<21:26>
n<AxiAddrWidth> u<151> t<StringConst> p<152> l<22:5> el<22:17>
n<> u<152> t<Structure_pattern_key> p<157> c<151> s<156> l<22:5> el<22:17>
n<48> u<153> t<IntConst> p<154> l<22:25> el<22:27>
n<> u<154> t<Primary_literal> p<155> c<153> l<22:25> el<22:27>
n<> u<155> t<Primary> p<156> c<154> l<22:25> el<22:27>
n<> u<156> t<Expression> p<157> c<155> l<22:25> el<22:27>
n<> u<157> t<Assignment_pattern> p<158> c<140> l<19:47> el<23:4>
n<> u<158> t<Assignment_pattern_expression> p<159> c<157> l<19:47> el<23:4>
n<> u<159> t<Constant_assignment_pattern_expression> p<160> c<158> l<19:47> el<23:4>
n<> u<160> t<Constant_primary> p<161> c<159> l<19:47> el<23:4>
n<> u<161> t<Constant_expression> p<162> c<160> l<19:47> el<23:4>
n<> u<162> t<Constant_mintypmax_expression> p<163> c<161> l<19:47> el<23:4>
n<> u<163> t<Constant_param_expression> p<164> c<162> l<19:47> el<23:4>
n<> u<164> t<Param_assignment> p<165> c<138> l<19:34> el<23:4>
n<> u<165> t<List_of_param_assignments> p<166> c<164> l<19:34> el<23:4>
n<> u<166> t<Local_parameter_declaration> p<167> c<137> l<19:3> el<23:4>
n<> u<167> t<Package_or_generate_item_declaration> p<168> c<166> l<19:3> el<23:5>
n<> u<168> t<Package_item> p<170> c<167> s<169> l<19:3> el<23:5>
n<> u<169> t<ENDPACKAGE> p<170> l<24:1> el<24:11>
n<> u<170> t<Package_declaration> p<171> c<130> l<18:1> el<24:11>
n<> u<171> t<Description> p<204> c<170> s<203> l<18:1> el<24:11>
n<module> u<172> t<Module_keyword> p<180> s<173> l<26:1> el<26:7>
n<cheshire_soc> u<173> t<StringConst> p<180> s<176> l<26:8> el<26:20>
n<cheshire_pkg> u<174> t<StringConst> p<175> l<26:28> el<26:40>
n<> u<175> t<Package_import_item> p<176> c<174> l<26:28> el<26:43>
n<> u<176> t<Package_import_declaration> p<180> c<175> s<177> l<26:21> el<26:44>
n<> u<177> t<Parameter_port_list> p<180> s<179> l<26:45> el<26:48>
n<> u<178> t<Port> p<179> l<26:50> el<26:50>
n<> u<179> t<List_of_ports> p<180> c<178> l<26:49> el<26:51>
n<> u<180> t<Module_nonansi_header> p<202> c<172> s<200> l<26:1> el<26:52>
n<axi_xbar> u<181> t<StringConst> p<197> s<191> l<27:3> el<27:11>
n<Cfg> u<182> t<StringConst> p<189> s<188> l<28:6> el<28:9>
n<AxiXbarCfg> u<183> t<StringConst> p<184> l<28:23> el<28:33>
n<> u<184> t<Primary_literal> p<185> c<183> l<28:23> el<28:33>
n<> u<185> t<Primary> p<186> c<184> l<28:23> el<28:33>
n<> u<186> t<Expression> p<187> c<185> l<28:23> el<28:33>
n<> u<187> t<Mintypmax_expression> p<188> c<186> l<28:23> el<28:33>
n<> u<188> t<Param_expression> p<189> c<187> l<28:23> el<28:33>
n<> u<189> t<Named_parameter_assignment> p<190> c<182> l<28:5> el<28:54>
n<> u<190> t<List_of_parameter_assignments> p<191> c<189> l<28:5> el<28:54>
n<> u<191> t<Parameter_value_assignment> p<197> c<190> s<196> l<27:12> el<29:4>
n<i_axi_xbar> u<192> t<StringConst> p<193> l<29:5> el<29:15>
n<> u<193> t<Name_of_instance> p<196> c<192> s<195> l<29:5> el<29:15>
n<> u<194> t<Ordered_port_connection> p<195> l<29:17> el<29:17>
n<> u<195> t<List_of_port_connections> p<196> c<194> l<29:17> el<29:17>
n<> u<196> t<Hierarchical_instance> p<197> c<193> l<29:5> el<29:18>
n<> u<197> t<Module_instantiation> p<198> c<181> l<27:3> el<29:19>
n<> u<198> t<Module_or_generate_item> p<199> c<197> l<27:3> el<29:19>
n<> u<199> t<Non_port_module_item> p<200> c<198> l<27:3> el<29:19>
n<> u<200> t<Module_item> p<202> c<199> s<201> l<27:3> el<29:19>
n<> u<201> t<ENDMODULE> p<202> l<30:1> el<30:10>
n<> u<202> t<Module_declaration> p<203> c<180> l<26:1> el<30:10>
n<> u<203> t<Description> p<204> c<202> l<26:1> el<30:10>
n<> u<204> t<Source_text> p<205> c<39> l<1:1> el<30:10>
n<> u<205> t<Top_level_rule> c<1> l<1:1> el<31:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:1:1: No timescale set for "axi_pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:9:1: No timescale set for "axi_xbar".

[WRN:PA0205] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:18:1: No timescale set for "cheshire_pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:26:1: No timescale set for "cheshire_soc".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:1:1: Compile package "axi_pkg".

[INF:CP0301] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:18:1: Compile package "cheshire_pkg".

[INF:CP0303] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:9:1: Compile module "work@axi_xbar".

[INF:CP0303] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:26:1: Compile module "work@cheshire_soc".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:26:1: Top level module "work@cheshire_soc".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_typespec                                           2
constant                                              68
design                                                 1
hier_path                                              6
import_typespec                                        1
int_typespec                                          57
module_inst                                            9
operation                                             20
package                                                4
param_assign                                          12
parameter                                             15
range                                                  4
ref_module                                             1
ref_obj                                              132
string_typespec                                       36
struct_typespec                                       19
tagged_pattern                                        36
typespec_member                                       57
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
bit_typespec                                           2
constant                                              68
design                                                 1
hier_path                                              6
import_typespec                                        1
int_typespec                                          57
module_inst                                            9
operation                                             20
package                                                4
param_assign                                          12
parameter                                             15
range                                                  4
ref_module                                             1
ref_obj                                              132
string_typespec                                       36
struct_typespec                                       19
tagged_pattern                                        36
typespec_member                                       57
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NoReducTypespec/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/NoReducTypespec/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/NoReducTypespec/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@cheshire_soc)
|vpiElaborated:1
|vpiName:work@cheshire_soc
|uhdmallPackages:
\_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiParent:
  \_design: (work@cheshire_soc)
  |vpiName:axi_pkg
  |vpiFullName:axi_pkg::
  |vpiTypedef:
  \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiParent:
    \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
    |vpiName:axi_pkg::xbar_cfg_t
    |vpiInstance:
    \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
      |vpiParent:
      \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
      |vpiName:NoSlvPorts
      |vpiTypespec:
      \_ref_obj: (axi_pkg::axi_pkg::xbar_cfg_t::NoSlvPorts)
        |vpiParent:
        \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
        |vpiFullName:axi_pkg::axi_pkg::xbar_cfg_t::NoSlvPorts
        |vpiActual:
        \_int_typespec: , line:3:5, endln:3:17
      |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
      |vpiParent:
      \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
      |vpiName:NoMstPorts
      |vpiTypespec:
      \_ref_obj: (axi_pkg::axi_pkg::xbar_cfg_t::NoMstPorts)
        |vpiParent:
        \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
        |vpiFullName:axi_pkg::axi_pkg::xbar_cfg_t::NoMstPorts
        |vpiActual:
        \_int_typespec: , line:4:5, endln:4:17
      |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
      |vpiParent:
      \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
      |vpiName:AxiAddrWidth
      |vpiTypespec:
      \_ref_obj: (axi_pkg::axi_pkg::xbar_cfg_t::AxiAddrWidth)
        |vpiParent:
        \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
        |vpiFullName:axi_pkg::axi_pkg::xbar_cfg_t::AxiAddrWidth
        |vpiActual:
        \_int_typespec: , line:5:5, endln:5:17
      |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:17
  |vpiDefName:axi_pkg
|uhdmallPackages:
\_package: cheshire_pkg (cheshire_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
  |vpiParent:
  \_design: (work@cheshire_soc)
  |vpiName:cheshire_pkg
  |vpiFullName:cheshire_pkg::
  |vpiParameter:
  \_parameter: (cheshire_pkg::AxiXbarCfg), line:19:34, endln:19:44
    |vpiParent:
    \_package: cheshire_pkg (cheshire_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiTypespec:
    \_ref_obj: (cheshire_pkg::AxiXbarCfg)
      |vpiParent:
      \_parameter: (cheshire_pkg::AxiXbarCfg), line:19:34, endln:19:44
      |vpiFullName:cheshire_pkg::AxiXbarCfg
      |vpiActual:
      \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiLocalParam:1
    |vpiName:AxiXbarCfg
    |vpiFullName:cheshire_pkg::AxiXbarCfg
  |vpiParamAssign:
  \_param_assign: , line:19:34, endln:23:4
    |vpiParent:
    \_package: cheshire_pkg (cheshire_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiRhs:
    \_operation: , line:19:47, endln:23:4
      |vpiParent:
      \_param_assign: , line:19:34, endln:23:4
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:20:25, endln:20:26
        |vpiParent:
        \_operation: , line:19:47, endln:23:4
        |vpiPattern:
        \_constant: , line:20:25, endln:20:26
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiTypespec:
        \_ref_obj: (cheshire_pkg)
          |vpiParent:
          \_tagged_pattern: , line:20:25, endln:20:26
          |vpiFullName:cheshire_pkg
          |vpiActual:
          \_string_typespec: (NoSlvPorts), line:20:5, endln:20:15
      |vpiOperand:
      \_tagged_pattern: , line:21:25, endln:21:26
        |vpiParent:
        \_operation: , line:19:47, endln:23:4
        |vpiPattern:
        \_constant: , line:21:25, endln:21:26
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiTypespec:
        \_ref_obj: (cheshire_pkg)
          |vpiParent:
          \_tagged_pattern: , line:21:25, endln:21:26
          |vpiFullName:cheshire_pkg
          |vpiActual:
          \_string_typespec: (NoMstPorts), line:21:5, endln:21:15
      |vpiOperand:
      \_tagged_pattern: , line:22:25, endln:22:27
        |vpiParent:
        \_operation: , line:19:47, endln:23:4
        |vpiPattern:
        \_constant: , line:22:25, endln:22:27
          |vpiDecompile:48
          |vpiSize:64
          |UINT:48
          |vpiConstType:9
        |vpiTypespec:
        \_ref_obj: (cheshire_pkg)
          |vpiParent:
          \_tagged_pattern: , line:22:25, endln:22:27
          |vpiFullName:cheshire_pkg
          |vpiActual:
          \_string_typespec: (AxiAddrWidth), line:22:5, endln:22:17
    |vpiLhs:
    \_parameter: (cheshire_pkg::AxiXbarCfg), line:19:34, endln:19:44
  |vpiDefName:cheshire_pkg
|uhdmtopPackages:
\_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiParent:
  \_design: (work@cheshire_soc)
  |vpiName:axi_pkg
  |vpiFullName:axi_pkg::
  |vpiTypedef:
  \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiParent:
    \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
    |vpiName:axi_pkg::xbar_cfg_t
    |vpiInstance:
    \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
      |vpiParent:
      \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
      |vpiName:NoSlvPorts
      |vpiTypespec:
      \_ref_obj: (axi_pkg::axi_pkg::xbar_cfg_t::NoSlvPorts)
        |vpiParent:
        \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
        |vpiFullName:axi_pkg::axi_pkg::xbar_cfg_t::NoSlvPorts
        |vpiActual:
        \_int_typespec: , line:3:5, endln:3:17
      |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
      |vpiParent:
      \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
      |vpiName:NoMstPorts
      |vpiTypespec:
      \_ref_obj: (axi_pkg::axi_pkg::xbar_cfg_t::NoMstPorts)
        |vpiParent:
        \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
        |vpiFullName:axi_pkg::axi_pkg::xbar_cfg_t::NoMstPorts
        |vpiActual:
        \_int_typespec: , line:4:5, endln:4:17
      |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
      |vpiParent:
      \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
      |vpiName:AxiAddrWidth
      |vpiTypespec:
      \_ref_obj: (axi_pkg::axi_pkg::xbar_cfg_t::AxiAddrWidth)
        |vpiParent:
        \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
        |vpiFullName:axi_pkg::axi_pkg::xbar_cfg_t::AxiAddrWidth
        |vpiActual:
        \_int_typespec: , line:5:5, endln:5:17
      |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:17
  |vpiDefName:axi_pkg
  |vpiTop:1
|uhdmtopPackages:
\_package: cheshire_pkg (cheshire_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
  |vpiParent:
  \_design: (work@cheshire_soc)
  |vpiName:cheshire_pkg
  |vpiFullName:cheshire_pkg::
  |vpiParameter:
  \_parameter: (cheshire_pkg::AxiXbarCfg), line:19:34, endln:19:44
    |vpiParent:
    \_package: cheshire_pkg (cheshire_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiTypespec:
    \_ref_obj: (cheshire_pkg::AxiXbarCfg)
      |vpiParent:
      \_parameter: (cheshire_pkg::AxiXbarCfg), line:19:34, endln:19:44
      |vpiFullName:cheshire_pkg::AxiXbarCfg
      |vpiActual:
      \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiLocalParam:1
    |vpiName:AxiXbarCfg
    |vpiFullName:cheshire_pkg::AxiXbarCfg
  |vpiParamAssign:
  \_param_assign: , line:19:34, endln:23:4
    |vpiParent:
    \_package: cheshire_pkg (cheshire_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiRhs:
    \_operation: , line:19:47, endln:23:4
      |vpiParent:
      \_param_assign: , line:19:34, endln:23:4
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:20:25, endln:20:26
        |vpiParent:
        \_operation: , line:19:47, endln:23:4
        |vpiPattern:
        \_constant: , line:20:25, endln:20:26
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiTypespec:
        \_ref_obj: (cheshire_pkg)
          |vpiParent:
          \_tagged_pattern: , line:20:25, endln:20:26
          |vpiFullName:cheshire_pkg
          |vpiActual:
          \_string_typespec: (NoSlvPorts), line:20:5, endln:20:15
      |vpiOperand:
      \_tagged_pattern: , line:21:25, endln:21:26
        |vpiParent:
        \_operation: , line:19:47, endln:23:4
        |vpiPattern:
        \_constant: , line:21:25, endln:21:26
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiTypespec:
        \_ref_obj: (cheshire_pkg)
          |vpiParent:
          \_tagged_pattern: , line:21:25, endln:21:26
          |vpiFullName:cheshire_pkg
          |vpiActual:
          \_string_typespec: (NoMstPorts), line:21:5, endln:21:15
      |vpiOperand:
      \_tagged_pattern: , line:22:25, endln:22:27
        |vpiParent:
        \_operation: , line:19:47, endln:23:4
        |vpiPattern:
        \_constant: , line:22:25, endln:22:27
          |vpiDecompile:48
          |vpiSize:64
          |UINT:48
          |vpiConstType:9
        |vpiTypespec:
        \_ref_obj: (cheshire_pkg)
          |vpiParent:
          \_tagged_pattern: , line:22:25, endln:22:27
          |vpiFullName:cheshire_pkg
          |vpiActual:
          \_string_typespec: (AxiAddrWidth), line:22:5, endln:22:17
    |vpiLhs:
    \_parameter: (cheshire_pkg::AxiXbarCfg), line:19:34, endln:19:44
  |vpiDefName:cheshire_pkg
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
  |vpiParent:
  \_design: (work@cheshire_soc)
  |vpiFullName:work@axi_xbar
  |vpiParameter:
  \_parameter: (work@axi_xbar.Cfg), line:11:33, endln:11:36
    |vpiParent:
    \_module_inst: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
    |BIN:0
    |vpiTypespec:
    \_ref_obj: (work@axi_xbar.Cfg)
      |vpiParent:
      \_parameter: (work@axi_xbar.Cfg), line:11:33, endln:11:36
      |vpiFullName:work@axi_xbar.Cfg
      |vpiActual:
      \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:Cfg
    |vpiFullName:work@axi_xbar.Cfg
  |vpiParameter:
  \_parameter: (work@axi_xbar.DEBUG), line:12:13, endln:12:18
    |vpiParent:
    \_module_inst: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
    |vpiName:DEBUG
    |vpiFullName:work@axi_xbar.DEBUG
  |vpiParameter:
  \_parameter: (work@axi_xbar.Connectivity), line:13:58, endln:13:70
    |vpiParent:
    \_module_inst: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
    |BIN:1
    |vpiTypespec:
    \_ref_obj: (work@axi_xbar.Connectivity)
      |vpiParent:
      \_parameter: (work@axi_xbar.Connectivity), line:13:58, endln:13:70
      |vpiFullName:work@axi_xbar.Connectivity
      |vpiActual:
      \_bit_typespec: , line:13:13, endln:13:57
    |vpiName:Connectivity
    |vpiFullName:work@axi_xbar.Connectivity
  |vpiParamAssign:
  \_param_assign: , line:11:33, endln:11:75
    |vpiParent:
    \_module_inst: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
    |vpiRhs:
    \_constant: , line:11:73, endln:11:75
      |vpiParent:
      \_param_assign: , line:11:33, endln:11:75
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_obj: (work@axi_xbar)
        |vpiParent:
        \_constant: , line:11:73, endln:11:75
        |vpiFullName:work@axi_xbar
        |vpiActual:
        \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@axi_xbar.Cfg), line:11:33, endln:11:36
  |vpiParamAssign:
  \_param_assign: , line:12:13, endln:12:35
    |vpiParent:
    \_module_inst: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
    |vpiRhs:
    \_hier_path: (Cfg.NoSlvPorts), line:12:21, endln:12:35
      |vpiParent:
      \_param_assign: , line:12:13, endln:12:35
      |vpiName:Cfg.NoSlvPorts
      |vpiActual:
      \_ref_obj: (Cfg), line:12:25, endln:12:35
        |vpiParent:
        \_hier_path: (Cfg.NoSlvPorts), line:12:21, endln:12:35
        |vpiName:Cfg
      |vpiActual:
      \_ref_obj: (NoSlvPorts), line:12:25, endln:12:35
        |vpiParent:
        \_hier_path: (Cfg.NoSlvPorts), line:12:21, endln:12:35
        |vpiName:NoSlvPorts
    |vpiLhs:
    \_parameter: (work@axi_xbar.DEBUG), line:12:13, endln:12:18
  |vpiParamAssign:
  \_param_assign: , line:13:58, endln:13:75
    |vpiParent:
    \_module_inst: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
    |vpiRhs:
    \_constant: , line:13:73, endln:13:75
      |vpiParent:
      \_param_assign: , line:13:58, endln:13:75
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiTypespec:
      \_ref_obj: (work@axi_xbar)
        |vpiParent:
        \_constant: , line:13:73, endln:13:75
        |vpiFullName:work@axi_xbar
        |vpiActual:
        \_bit_typespec: , line:13:13, endln:13:57
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@axi_xbar.Connectivity), line:13:58, endln:13:70
  |vpiDefName:work@axi_xbar
|uhdmallModules:
\_module_inst: work@cheshire_soc (work@cheshire_soc), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:26:1, endln:30:10
  |vpiParent:
  \_design: (work@cheshire_soc)
  |vpiFullName:work@cheshire_soc
  |vpiParameter:
  \_parameter: (work@cheshire_soc.AxiXbarCfg), line:19:34, endln:19:44
    |vpiParent:
    \_module_inst: work@cheshire_soc (work@cheshire_soc), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:26:1, endln:30:10
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.AxiXbarCfg)
      |vpiParent:
      \_parameter: (work@cheshire_soc.AxiXbarCfg), line:19:34, endln:19:44
      |vpiFullName:work@cheshire_soc.AxiXbarCfg
      |vpiActual:
      \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiLocalParam:1
    |vpiName:AxiXbarCfg
    |vpiFullName:work@cheshire_soc.AxiXbarCfg
    |vpiImported:cheshire_pkg
  |vpiParamAssign:
  \_param_assign: , line:19:34, endln:23:4
    |vpiParent:
    \_module_inst: work@cheshire_soc (work@cheshire_soc), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:26:1, endln:30:10
    |vpiRhs:
    \_operation: , line:19:47, endln:23:4
      |vpiParent:
      \_param_assign: , line:19:34, endln:23:4
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:20:25, endln:20:26
        |vpiParent:
        \_operation: , line:19:47, endln:23:4
        |vpiPattern:
        \_constant: , line:20:25, endln:20:26
          |vpiParent:
          \_tagged_pattern: , line:20:25, endln:20:26
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiTypespec:
        \_ref_obj: (work@cheshire_soc)
          |vpiParent:
          \_tagged_pattern: , line:20:25, endln:20:26
          |vpiFullName:work@cheshire_soc
          |vpiActual:
          \_string_typespec: (NoSlvPorts), line:20:5, endln:20:15
      |vpiOperand:
      \_tagged_pattern: , line:21:25, endln:21:26
        |vpiParent:
        \_operation: , line:19:47, endln:23:4
        |vpiPattern:
        \_constant: , line:21:25, endln:21:26
          |vpiParent:
          \_tagged_pattern: , line:21:25, endln:21:26
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiTypespec:
        \_ref_obj: (work@cheshire_soc)
          |vpiParent:
          \_tagged_pattern: , line:21:25, endln:21:26
          |vpiFullName:work@cheshire_soc
          |vpiActual:
          \_string_typespec: (NoMstPorts), line:21:5, endln:21:15
      |vpiOperand:
      \_tagged_pattern: , line:22:25, endln:22:27
        |vpiParent:
        \_operation: , line:19:47, endln:23:4
        |vpiPattern:
        \_constant: , line:22:25, endln:22:27
          |vpiParent:
          \_tagged_pattern: , line:22:25, endln:22:27
          |vpiDecompile:48
          |vpiSize:64
          |UINT:48
          |vpiConstType:9
        |vpiTypespec:
        \_ref_obj: (work@cheshire_soc)
          |vpiParent:
          \_tagged_pattern: , line:22:25, endln:22:27
          |vpiFullName:work@cheshire_soc
          |vpiActual:
          \_string_typespec: (AxiAddrWidth), line:22:5, endln:22:17
    |vpiLhs:
    \_parameter: (work@cheshire_soc.AxiXbarCfg), line:19:34, endln:19:44
      |vpiParent:
      \_param_assign: , line:19:34, endln:23:4
      |vpiTypespec:
      \_ref_obj: (work@cheshire_soc.AxiXbarCfg)
        |vpiParent:
        \_parameter: (work@cheshire_soc.AxiXbarCfg), line:19:34, endln:19:44
        |vpiFullName:work@cheshire_soc.AxiXbarCfg
        |vpiActual:
        \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
      |vpiLocalParam:1
      |vpiName:AxiXbarCfg
      |vpiFullName:work@cheshire_soc.AxiXbarCfg
      |vpiImported:cheshire_pkg
  |vpiTypedef:
  \_import_typespec: (cheshire_pkg), line:26:28, endln:26:43
  |vpiDefName:work@cheshire_soc
  |vpiRefModule:
  \_ref_module: work@axi_xbar (i_axi_xbar), line:29:5, endln:29:15
    |vpiParent:
    \_module_inst: work@cheshire_soc (work@cheshire_soc), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:26:1, endln:30:10
    |vpiName:i_axi_xbar
    |vpiDefName:work@axi_xbar
    |vpiActual:
    \_module_inst: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
|uhdmtopModules:
\_module_inst: work@cheshire_soc (work@cheshire_soc), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:26:1, endln:30:10
  |vpiName:work@cheshire_soc
  |vpiParameter:
  \_parameter: (work@cheshire_soc.AxiXbarCfg), line:19:34, endln:19:44
    |vpiParent:
    \_module_inst: work@cheshire_soc (work@cheshire_soc), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:26:1, endln:30:10
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.AxiXbarCfg)
      |vpiParent:
      \_parameter: (work@cheshire_soc.AxiXbarCfg), line:19:34, endln:19:44
      |vpiFullName:work@cheshire_soc.AxiXbarCfg
      |vpiActual:
      \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiLocalParam:1
    |vpiName:AxiXbarCfg
    |vpiFullName:work@cheshire_soc.AxiXbarCfg
    |vpiImported:cheshire_pkg
  |vpiParamAssign:
  \_param_assign: , line:19:34, endln:23:4
    |vpiParent:
    \_module_inst: work@cheshire_soc (work@cheshire_soc), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:26:1, endln:30:10
    |vpiRhs:
    \_operation: , line:19:47, endln:23:4
      |vpiParent:
      \_param_assign: , line:19:34, endln:23:4
      |vpiTypespec:
      \_ref_obj: (work@cheshire_soc)
        |vpiParent:
        \_operation: , line:19:47, endln:23:4
        |vpiFullName:work@cheshire_soc
        |vpiActual:
        \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
      |vpiOpType:75
      |vpiOperand:
      \_constant: , line:20:25, endln:20:26
        |vpiParent:
        \_operation: , line:19:47, endln:23:4
        |vpiDecompile:5
        |vpiSize:32
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:21:25, endln:21:26
        |vpiParent:
        \_operation: , line:19:47, endln:23:4
        |vpiDecompile:5
        |vpiSize:32
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:22:25, endln:22:27
        |vpiParent:
        \_operation: , line:19:47, endln:23:4
        |vpiDecompile:48
        |vpiSize:32
        |UINT:48
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@cheshire_soc.AxiXbarCfg), line:19:34, endln:19:44
  |vpiTypedef:
  \_import_typespec: (cheshire_pkg), line:26:28, endln:26:43
  |vpiDefName:work@cheshire_soc
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@axi_xbar (work@cheshire_soc.i_axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:27:3, endln:29:19
    |vpiParent:
    \_module_inst: work@cheshire_soc (work@cheshire_soc), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:26:1, endln:30:10
    |vpiName:i_axi_xbar
    |vpiFullName:work@cheshire_soc.i_axi_xbar
    |vpiParameter:
    \_parameter: (work@cheshire_soc.i_axi_xbar.Cfg), line:11:33, endln:11:36
      |vpiParent:
      \_module_inst: work@axi_xbar (work@cheshire_soc.i_axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:27:3, endln:29:19
      |BIN:0
      |vpiTypespec:
      \_ref_obj: (work@cheshire_soc.i_axi_xbar.Cfg)
        |vpiParent:
        \_parameter: (work@cheshire_soc.i_axi_xbar.Cfg), line:11:33, endln:11:36
        |vpiFullName:work@cheshire_soc.i_axi_xbar.Cfg
        |vpiActual:
        \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
      |vpiName:Cfg
      |vpiFullName:work@cheshire_soc.i_axi_xbar.Cfg
    |vpiParameter:
    \_parameter: (work@cheshire_soc.i_axi_xbar.DEBUG), line:12:13, endln:12:18
      |vpiParent:
      \_module_inst: work@axi_xbar (work@cheshire_soc.i_axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:27:3, endln:29:19
      |vpiName:DEBUG
      |vpiFullName:work@cheshire_soc.i_axi_xbar.DEBUG
    |vpiParameter:
    \_parameter: (work@cheshire_soc.i_axi_xbar.Connectivity), line:13:58, endln:13:70
      |vpiParent:
      \_module_inst: work@axi_xbar (work@cheshire_soc.i_axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:27:3, endln:29:19
      |BIN:1
      |vpiTypespec:
      \_ref_obj: (work@cheshire_soc.i_axi_xbar.Connectivity)
        |vpiParent:
        \_parameter: (work@cheshire_soc.i_axi_xbar.Connectivity), line:13:58, endln:13:70
        |vpiFullName:work@cheshire_soc.i_axi_xbar.Connectivity
        |vpiActual:
        \_bit_typespec: , line:13:13, endln:13:57
      |vpiName:Connectivity
      |vpiFullName:work@cheshire_soc.i_axi_xbar.Connectivity
    |vpiParamAssign:
    \_param_assign: , line:11:33, endln:11:75
      |vpiParent:
      \_module_inst: work@axi_xbar (work@cheshire_soc.i_axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:27:3, endln:29:19
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:28:23, endln:28:33
        |vpiParent:
        \_param_assign: , line:11:33, endln:11:75
        |vpiTypespec:
        \_ref_obj: (work@cheshire_soc.i_axi_xbar)
          |vpiParent:
          \_operation: , line:28:23, endln:28:33
          |vpiFullName:work@cheshire_soc.i_axi_xbar
          |vpiActual:
          \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
        |vpiOpType:75
        |vpiOperand:
        \_constant: , line:20:25, endln:20:26
          |vpiParent:
          \_operation: , line:28:23, endln:28:33
          |vpiDecompile:5
          |vpiSize:32
          |UINT:5
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:21:25, endln:21:26
          |vpiParent:
          \_operation: , line:28:23, endln:28:33
          |vpiDecompile:5
          |vpiSize:32
          |UINT:5
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:22:25, endln:22:27
          |vpiParent:
          \_operation: , line:28:23, endln:28:33
          |vpiDecompile:48
          |vpiSize:32
          |UINT:48
          |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@cheshire_soc.i_axi_xbar.Cfg), line:11:33, endln:11:36
    |vpiParamAssign:
    \_param_assign: , line:12:13, endln:12:35
      |vpiParent:
      \_module_inst: work@axi_xbar (work@cheshire_soc.i_axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:27:3, endln:29:19
      |vpiRhs:
      \_constant: , line:12:21, endln:12:35
        |vpiParent:
        \_param_assign: , line:12:13, endln:12:35
        |vpiDecompile:5
        |vpiSize:32
        |UINT:5
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@cheshire_soc.i_axi_xbar.DEBUG), line:12:13, endln:12:18
    |vpiParamAssign:
    \_param_assign: , line:13:58, endln:13:75
      |vpiParent:
      \_module_inst: work@axi_xbar (work@cheshire_soc.i_axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:27:3, endln:29:19
      |vpiRhs:
      \_constant: , line:13:73, endln:13:75
        |vpiDecompile:33554431
        |vpiSize:25
        |UINT:33554431
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@cheshire_soc.i_axi_xbar.Connectivity), line:13:58, endln:13:70
    |vpiDefName:work@axi_xbar
    |vpiDefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiDefLineNo:9
    |vpiInstance:
    \_module_inst: work@cheshire_soc (work@cheshire_soc), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:26:1, endln:30:10
\_weaklyReferenced:
\_int_typespec: , line:3:5, endln:3:17
  |vpiParent:
  \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:4:5, endln:4:17
  |vpiParent:
  \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:5:5, endln:5:17
  |vpiParent:
  \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:3:5, endln:3:17
  |vpiParent:
  \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:4:5, endln:4:17
  |vpiParent:
  \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:5:5, endln:5:17
  |vpiParent:
  \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_string_typespec: (NoSlvPorts), line:20:5, endln:20:15
  |vpiParent:
  \_tagged_pattern: , line:20:25, endln:20:26
  |vpiName:NoSlvPorts
\_string_typespec: (NoMstPorts), line:21:5, endln:21:15
  |vpiParent:
  \_tagged_pattern: , line:21:25, endln:21:26
  |vpiName:NoMstPorts
\_string_typespec: (AxiAddrWidth), line:22:5, endln:22:17
  |vpiParent:
  \_tagged_pattern: , line:22:25, endln:22:27
  |vpiName:AxiAddrWidth
\_string_typespec: (NoSlvPorts), line:20:5, endln:20:15
  |vpiParent:
  \_tagged_pattern: , line:20:25, endln:20:26
  |vpiName:NoSlvPorts
\_string_typespec: (NoMstPorts), line:21:5, endln:21:15
  |vpiParent:
  \_tagged_pattern: , line:21:25, endln:21:26
  |vpiName:NoMstPorts
\_string_typespec: (AxiAddrWidth), line:22:5, endln:22:17
  |vpiParent:
  \_tagged_pattern: , line:22:25, endln:22:27
  |vpiName:AxiAddrWidth
\_bit_typespec: , line:13:13, endln:13:57
  |vpiParent:
  \_parameter: (work@axi_xbar.Connectivity), line:13:58, endln:13:70
  |vpiRange:
  \_range: , line:13:17, endln:13:37
    |vpiParent:
    \_bit_typespec: , line:13:13, endln:13:57
    |vpiLeftRange:
    \_operation: , line:13:18, endln:13:34
      |vpiParent:
      \_range: , line:13:17, endln:13:37
      |vpiOpType:11
      |vpiOperand:
      \_hier_path: (Cfg.NoSlvPorts), line:13:18, endln:13:32
        |vpiParent:
        \_operation: , line:13:18, endln:13:34
        |vpiName:Cfg.NoSlvPorts
        |vpiActual:
        \_ref_obj: (Cfg), line:13:22, endln:13:32
          |vpiParent:
          \_hier_path: (Cfg.NoSlvPorts), line:13:18, endln:13:32
          |vpiName:Cfg
        |vpiActual:
        \_ref_obj: (NoSlvPorts), line:13:22, endln:13:32
          |vpiParent:
          \_hier_path: (Cfg.NoSlvPorts), line:13:18, endln:13:32
          |vpiName:NoSlvPorts
      |vpiOperand:
      \_constant: , line:13:33, endln:13:34
        |vpiParent:
        \_operation: , line:13:18, endln:13:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:35, endln:13:36
      |vpiParent:
      \_range: , line:13:17, endln:13:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:13:37, endln:13:57
    |vpiParent:
    \_bit_typespec: , line:13:13, endln:13:57
    |vpiLeftRange:
    \_operation: , line:13:38, endln:13:54
      |vpiParent:
      \_range: , line:13:37, endln:13:57
      |vpiOpType:11
      |vpiOperand:
      \_hier_path: (Cfg.NoMstPorts), line:13:38, endln:13:52
        |vpiParent:
        \_operation: , line:13:38, endln:13:54
        |vpiName:Cfg.NoMstPorts
        |vpiActual:
        \_ref_obj: (Cfg), line:13:42, endln:13:52
          |vpiParent:
          \_hier_path: (Cfg.NoMstPorts), line:13:38, endln:13:52
          |vpiName:Cfg
        |vpiActual:
        \_ref_obj: (NoMstPorts), line:13:42, endln:13:52
          |vpiParent:
          \_hier_path: (Cfg.NoMstPorts), line:13:38, endln:13:52
          |vpiName:NoMstPorts
      |vpiOperand:
      \_constant: , line:13:53, endln:13:54
        |vpiParent:
        \_operation: , line:13:38, endln:13:54
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:55, endln:13:56
      |vpiParent:
      \_range: , line:13:37, endln:13:57
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiXbarCfg)
  |vpiName:axi_pkg::xbar_cfg_t
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoSlvPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.AxiXbarCfg.NoSlvPorts)
      |vpiParent:
      \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
      |vpiFullName:work@cheshire_soc.AxiXbarCfg.NoSlvPorts
      |vpiActual:
      \_int_typespec: , line:3:5, endln:3:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:3
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:3
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoMstPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.AxiXbarCfg.NoMstPorts)
      |vpiParent:
      \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
      |vpiFullName:work@cheshire_soc.AxiXbarCfg.NoMstPorts
      |vpiActual:
      \_int_typespec: , line:4:5, endln:4:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:4
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:4
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:AxiAddrWidth
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.AxiXbarCfg.AxiAddrWidth)
      |vpiParent:
      \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
      |vpiFullName:work@cheshire_soc.AxiXbarCfg.AxiAddrWidth
      |vpiActual:
      \_int_typespec: , line:5:5, endln:5:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:5
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:5
    |vpiRefEndColumnNo:17
\_int_typespec: , line:3:5, endln:3:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiXbarCfg.NoSlvPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:4:5, endln:4:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiXbarCfg.NoMstPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:5:5, endln:5:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiXbarCfg.AxiAddrWidth)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_string_typespec: (NoSlvPorts), line:20:5, endln:20:15
  |vpiParent:
  \_ref_obj: (work@cheshire_soc)
  |vpiName:NoSlvPorts
\_string_typespec: (NoMstPorts), line:21:5, endln:21:15
  |vpiParent:
  \_ref_obj: (work@cheshire_soc)
  |vpiName:NoMstPorts
\_string_typespec: (AxiAddrWidth), line:22:5, endln:22:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc)
  |vpiName:AxiAddrWidth
\_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiXbarCfg)
  |vpiName:axi_pkg::xbar_cfg_t
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoSlvPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.AxiXbarCfg.NoSlvPorts)
      |vpiParent:
      \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
      |vpiFullName:work@cheshire_soc.AxiXbarCfg.NoSlvPorts
      |vpiActual:
      \_int_typespec: , line:3:5, endln:3:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:3
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:3
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoMstPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.AxiXbarCfg.NoMstPorts)
      |vpiParent:
      \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
      |vpiFullName:work@cheshire_soc.AxiXbarCfg.NoMstPorts
      |vpiActual:
      \_int_typespec: , line:4:5, endln:4:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:4
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:4
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:AxiAddrWidth
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.AxiXbarCfg.AxiAddrWidth)
      |vpiParent:
      \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
      |vpiFullName:work@cheshire_soc.AxiXbarCfg.AxiAddrWidth
      |vpiActual:
      \_int_typespec: , line:5:5, endln:5:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:5
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:5
    |vpiRefEndColumnNo:17
\_int_typespec: , line:3:5, endln:3:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiXbarCfg.NoSlvPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:4:5, endln:4:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiXbarCfg.NoMstPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:5:5, endln:5:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiXbarCfg.AxiAddrWidth)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
  |vpiParent:
  \_ref_obj: (work@cheshire_soc)
  |vpiName:axi_pkg::xbar_cfg_t
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoSlvPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.NoSlvPorts)
      |vpiParent:
      \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
      |vpiFullName:work@cheshire_soc.NoSlvPorts
      |vpiActual:
      \_int_typespec: , line:3:5, endln:3:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:3
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:3
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoMstPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.NoMstPorts)
      |vpiParent:
      \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
      |vpiFullName:work@cheshire_soc.NoMstPorts
      |vpiActual:
      \_int_typespec: , line:4:5, endln:4:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:4
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:4
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:AxiAddrWidth
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.AxiAddrWidth)
      |vpiParent:
      \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
      |vpiFullName:work@cheshire_soc.AxiAddrWidth
      |vpiActual:
      \_int_typespec: , line:5:5, endln:5:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:5
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:5
    |vpiRefEndColumnNo:17
\_int_typespec: , line:3:5, endln:3:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.NoSlvPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:4:5, endln:4:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.NoMstPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:5:5, endln:5:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiAddrWidth)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_operation: , line:19:47, endln:23:4
  |vpiParent:
  \_param_assign: , line:19:34, endln:23:4
  |vpiTypespec:
  \_ref_obj: (work@cheshire_soc)
    |vpiParent:
    \_operation: , line:19:47, endln:23:4
    |vpiFullName:work@cheshire_soc
    |vpiActual:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
  |vpiOpType:75
  |vpiOperand:
  \_constant: , line:20:25, endln:20:26
  |vpiOperand:
  \_constant: , line:21:25, endln:21:26
  |vpiOperand:
  \_constant: , line:22:25, endln:22:27
\_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
  |vpiParent:
  \_ref_obj: (work@cheshire_soc)
  |vpiName:axi_pkg::xbar_cfg_t
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoSlvPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.NoSlvPorts)
      |vpiParent:
      \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
      |vpiFullName:work@cheshire_soc.NoSlvPorts
      |vpiActual:
      \_int_typespec: , line:3:5, endln:3:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:3
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:3
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoMstPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.NoMstPorts)
      |vpiParent:
      \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
      |vpiFullName:work@cheshire_soc.NoMstPorts
      |vpiActual:
      \_int_typespec: , line:4:5, endln:4:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:4
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:4
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:AxiAddrWidth
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.AxiAddrWidth)
      |vpiParent:
      \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
      |vpiFullName:work@cheshire_soc.AxiAddrWidth
      |vpiActual:
      \_int_typespec: , line:5:5, endln:5:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:5
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:5
    |vpiRefEndColumnNo:17
\_int_typespec: , line:3:5, endln:3:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.NoSlvPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:4:5, endln:4:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.NoMstPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:5:5, endln:5:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiAddrWidth)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar)
  |vpiName:axi_pkg::xbar_cfg_t
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoSlvPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.i_axi_xbar.NoSlvPorts)
      |vpiParent:
      \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
      |vpiFullName:work@cheshire_soc.i_axi_xbar.NoSlvPorts
      |vpiActual:
      \_int_typespec: , line:3:5, endln:3:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:3
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:3
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoMstPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.i_axi_xbar.NoMstPorts)
      |vpiParent:
      \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
      |vpiFullName:work@cheshire_soc.i_axi_xbar.NoMstPorts
      |vpiActual:
      \_int_typespec: , line:4:5, endln:4:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:4
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:4
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:AxiAddrWidth
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.i_axi_xbar.AxiAddrWidth)
      |vpiParent:
      \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
      |vpiFullName:work@cheshire_soc.i_axi_xbar.AxiAddrWidth
      |vpiActual:
      \_int_typespec: , line:5:5, endln:5:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:5
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:5
    |vpiRefEndColumnNo:17
\_int_typespec: , line:3:5, endln:3:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar.NoSlvPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:4:5, endln:4:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar.NoMstPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:5:5, endln:5:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar.AxiAddrWidth)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_operation: , line:28:23, endln:28:33
  |vpiParent:
  \_param_assign: , line:11:33, endln:11:75
  |vpiTypespec:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar)
    |vpiParent:
    \_operation: , line:28:23, endln:28:33
    |vpiFullName:work@cheshire_soc.i_axi_xbar
    |vpiActual:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
  |vpiOpType:75
  |vpiOperand:
  \_constant: , line:20:25, endln:20:26
  |vpiOperand:
  \_constant: , line:21:25, endln:21:26
  |vpiOperand:
  \_constant: , line:22:25, endln:22:27
\_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar)
  |vpiName:axi_pkg::xbar_cfg_t
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoSlvPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.i_axi_xbar.NoSlvPorts)
      |vpiParent:
      \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
      |vpiFullName:work@cheshire_soc.i_axi_xbar.NoSlvPorts
      |vpiActual:
      \_int_typespec: , line:3:5, endln:3:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:3
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:3
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoMstPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.i_axi_xbar.NoMstPorts)
      |vpiParent:
      \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
      |vpiFullName:work@cheshire_soc.i_axi_xbar.NoMstPorts
      |vpiActual:
      \_int_typespec: , line:4:5, endln:4:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:4
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:4
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:AxiAddrWidth
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.i_axi_xbar.AxiAddrWidth)
      |vpiParent:
      \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
      |vpiFullName:work@cheshire_soc.i_axi_xbar.AxiAddrWidth
      |vpiActual:
      \_int_typespec: , line:5:5, endln:5:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:5
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:5
    |vpiRefEndColumnNo:17
\_int_typespec: , line:3:5, endln:3:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar.NoSlvPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:4:5, endln:4:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar.NoMstPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:5:5, endln:5:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar.AxiAddrWidth)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiXbarCfg)
  |vpiName:axi_pkg::xbar_cfg_t
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoSlvPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.AxiXbarCfg.NoSlvPorts)
      |vpiParent:
      \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
      |vpiFullName:work@cheshire_soc.AxiXbarCfg.NoSlvPorts
      |vpiActual:
      \_int_typespec: , line:3:5, endln:3:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:3
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:3
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoMstPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.AxiXbarCfg.NoMstPorts)
      |vpiParent:
      \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
      |vpiFullName:work@cheshire_soc.AxiXbarCfg.NoMstPorts
      |vpiActual:
      \_int_typespec: , line:4:5, endln:4:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:4
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:4
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:AxiAddrWidth
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.AxiXbarCfg.AxiAddrWidth)
      |vpiParent:
      \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
      |vpiFullName:work@cheshire_soc.AxiXbarCfg.AxiAddrWidth
      |vpiActual:
      \_int_typespec: , line:5:5, endln:5:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:5
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:5
    |vpiRefEndColumnNo:17
\_int_typespec: , line:3:5, endln:3:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiXbarCfg.NoSlvPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:4:5, endln:4:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiXbarCfg.NoMstPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:5:5, endln:5:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.AxiXbarCfg.AxiAddrWidth)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar.Cfg)
  |vpiName:axi_pkg::xbar_cfg_t
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoSlvPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.i_axi_xbar.Cfg.NoSlvPorts)
      |vpiParent:
      \_typespec_member: (NoSlvPorts), line:3:20, endln:3:30
      |vpiFullName:work@cheshire_soc.i_axi_xbar.Cfg.NoSlvPorts
      |vpiActual:
      \_int_typespec: , line:3:5, endln:3:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:3
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:3
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:NoMstPorts
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.i_axi_xbar.Cfg.NoMstPorts)
      |vpiParent:
      \_typespec_member: (NoMstPorts), line:4:20, endln:4:30
      |vpiFullName:work@cheshire_soc.i_axi_xbar.Cfg.NoMstPorts
      |vpiActual:
      \_int_typespec: , line:4:5, endln:4:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:4
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:4
    |vpiRefEndColumnNo:17
  |vpiTypespecMember:
  \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
    |vpiParent:
    \_struct_typespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:AxiAddrWidth
    |vpiTypespec:
    \_ref_obj: (work@cheshire_soc.i_axi_xbar.Cfg.AxiAddrWidth)
      |vpiParent:
      \_typespec_member: (AxiAddrWidth), line:5:20, endln:5:32
      |vpiFullName:work@cheshire_soc.i_axi_xbar.Cfg.AxiAddrWidth
      |vpiActual:
      \_int_typespec: , line:5:5, endln:5:17
    |vpiRefFile:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
    |vpiRefLineNo:5
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:5
    |vpiRefEndColumnNo:17
\_int_typespec: , line:3:5, endln:3:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar.Cfg.NoSlvPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:4:5, endln:4:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar.Cfg.NoMstPorts)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_int_typespec: , line:5:5, endln:5:17
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar.Cfg.AxiAddrWidth)
  |vpiInstance:
  \_package: axi_pkg (axi_pkg::), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
\_bit_typespec: , line:13:13, endln:13:57
  |vpiParent:
  \_ref_obj: (work@cheshire_soc.i_axi_xbar.Connectivity)
  |vpiRange:
  \_range: , line:13:17, endln:13:37
    |vpiParent:
    \_bit_typespec: , line:13:13, endln:13:57
    |vpiLeftRange:
    \_operation: , line:13:18, endln:13:34
      |vpiParent:
      \_range: , line:13:17, endln:13:37
      |vpiOpType:11
      |vpiOperand:
      \_hier_path: (Cfg.NoSlvPorts), line:13:18, endln:13:32
        |vpiParent:
        \_operation: , line:13:18, endln:13:34
        |vpiName:Cfg.NoSlvPorts
        |vpiActual:
        \_ref_obj: (Cfg), line:13:22, endln:13:32
          |vpiParent:
          \_hier_path: (Cfg.NoSlvPorts), line:13:18, endln:13:32
          |vpiName:Cfg
          |vpiActual:
          \_parameter: (work@cheshire_soc.i_axi_xbar.Cfg), line:11:33, endln:11:36
        |vpiActual:
        \_ref_obj: (NoSlvPorts), line:13:22, endln:13:32
          |vpiParent:
          \_hier_path: (Cfg.NoSlvPorts), line:13:18, endln:13:32
          |vpiName:NoSlvPorts
      |vpiOperand:
      \_constant: , line:13:33, endln:13:34
        |vpiParent:
        \_operation: , line:13:18, endln:13:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:35, endln:13:36
      |vpiParent:
      \_range: , line:13:17, endln:13:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:13:37, endln:13:57
    |vpiParent:
    \_bit_typespec: , line:13:13, endln:13:57
    |vpiLeftRange:
    \_operation: , line:13:38, endln:13:54
      |vpiParent:
      \_range: , line:13:37, endln:13:57
      |vpiOpType:11
      |vpiOperand:
      \_hier_path: (Cfg.NoMstPorts), line:13:38, endln:13:52
        |vpiParent:
        \_operation: , line:13:38, endln:13:54
        |vpiName:Cfg.NoMstPorts
        |vpiActual:
        \_ref_obj: (Cfg), line:13:42, endln:13:52
          |vpiParent:
          \_hier_path: (Cfg.NoMstPorts), line:13:38, endln:13:52
          |vpiName:Cfg
          |vpiActual:
          \_parameter: (work@cheshire_soc.i_axi_xbar.Cfg), line:11:33, endln:11:36
        |vpiActual:
        \_ref_obj: (NoMstPorts), line:13:42, endln:13:52
          |vpiParent:
          \_hier_path: (Cfg.NoMstPorts), line:13:38, endln:13:52
          |vpiName:NoMstPorts
      |vpiOperand:
      \_constant: , line:13:53, endln:13:54
        |vpiParent:
        \_operation: , line:13:38, endln:13:54
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:55, endln:13:56
      |vpiParent:
      \_range: , line:13:37, endln:13:57
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv | ${SURELOG_DIR}/build/regression/NoReducTypespec/roundtrip/dut_000.sv | 12 | 30 |