<?xml version="1" encoding="UTF-8"?>
<GAO_CONFIG>
    <Version>3.0</Version>
    <Mode>Standard</Mode>
    <AoCore index="0" sample_clock="axi_sdramCtrl/gowin_DDR3/clk_out" trig_type="0" storage_depth="1024" window_num="1" capture_amount="1024" implementation="0" trigger_pos="16" module_name="cyberwithddrlcd" force_trigger_by_falling_edge="false" capture_init_data_enabled="false">
        <SignalList>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/dvt/io_dvti_vs</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/dvt/io_dvti_hs</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/dvt/io_dvti_de</Signal>
            <Bus capture_enable="true" name="axi_lcdCtrl/dvtc/dvt/io_dvti_color[15:0]">
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[15]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[14]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[13]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[12]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[11]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[10]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[9]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[8]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[7]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[6]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[5]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[4]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[3]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[2]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[1]</Signal>
                <Signal>axi_lcdCtrl/dvtc/dvt/io_dvti_color[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="axi_sdramCtrl/gowin_DDR3/addr[27:0]">
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[27]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[26]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[25]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[24]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[23]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[22]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[21]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[20]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[19]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[18]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[17]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[16]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[15]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[14]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[13]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[12]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[11]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[10]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[9]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[8]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[7]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[6]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[5]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[4]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[3]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[2]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[1]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="axi_sdramCtrl/gowin_DDR3/cmd[2:0]">
                <Signal>axi_sdramCtrl/gowin_DDR3/cmd[2]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/cmd[1]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/cmd[0]</Signal>
            </Bus>
            <Signal capture_enable="true">axi_sdramCtrl/gowin_DDR3/cmd_en</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/gowin_DDR3/wr_data_en</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/gowin_DDR3/rd_data_valid</Signal>
            <Bus capture_enable="true" name="axi_sdramCtrl/gowin_DDR3/rd_data[127:0]">
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[127]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[126]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[125]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[124]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[123]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[122]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[121]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[120]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[119]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[118]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[117]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[116]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[115]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[114]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[113]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[112]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[111]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[110]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[109]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[108]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[107]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[106]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[105]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[104]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[103]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[102]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[101]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[100]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[99]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[98]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[97]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[96]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[95]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[94]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[93]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[92]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[91]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[90]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[89]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[88]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[87]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[86]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[85]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[84]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[83]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[82]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[81]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[80]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[79]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[78]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[77]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[76]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[75]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[74]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[73]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[72]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[71]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[70]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[69]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[68]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[67]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[66]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[65]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[64]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[63]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[62]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[61]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[60]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[59]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[58]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[57]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[56]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[55]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[54]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[53]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[52]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[51]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[50]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[49]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[48]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[47]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[46]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[45]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[44]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[43]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[42]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[41]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[40]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[39]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[38]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[37]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[36]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[35]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[34]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[33]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[32]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[31]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[30]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[29]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[28]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[27]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[26]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[25]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[24]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[23]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[22]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[21]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[20]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[19]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[18]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[17]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[16]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[15]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[14]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[13]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[12]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[11]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[10]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[9]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[8]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[7]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[6]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[5]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[4]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[3]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[2]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[1]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[0]</Signal>
            </Bus>
            <Signal capture_enable="true">axi_sdramCtrl/io_axi_arw_valid</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/io_axi_w_valid</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/io_axi_r_valid</Signal>
            <Bus capture_enable="true" name="axi_sdramCtrl/io_axi_r_payload_data[31:0]">
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[31]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[30]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[29]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[28]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[27]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[26]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[25]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[24]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[23]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[22]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[21]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[20]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[19]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[18]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[17]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[16]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[15]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[14]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[13]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[12]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[11]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[10]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[9]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[8]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[7]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[6]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[5]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[4]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[3]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[2]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[1]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="axi_lcdCtrl/dvtc/layerDma/io_base[26:0]">
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[26]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[25]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[24]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[23]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[22]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[21]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[20]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[19]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[18]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[17]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[16]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[15]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[14]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[13]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[12]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[11]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[10]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[9]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[8]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[7]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[6]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[5]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[4]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[3]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[2]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[1]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_base[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="axi_lcdCtrl/dvtc/layerDma/io_size[16:0]">
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[16]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[15]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[14]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[13]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[12]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[11]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[10]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[9]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[8]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[7]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[6]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[5]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[4]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[3]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[2]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[1]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_size[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[26:0]">
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[26]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[25]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[24]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[23]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[22]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[21]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[20]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[19]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[18]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[17]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[16]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[15]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[14]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[13]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[12]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[11]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[10]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[9]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[8]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[7]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[6]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[5]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[4]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[3]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[2]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[1]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_payload[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[31:0]">
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[31]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[30]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[29]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[28]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[27]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[26]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[25]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[24]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[23]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[22]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[21]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[20]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[19]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[18]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[17]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[16]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[15]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[14]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[13]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[12]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[11]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[10]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[9]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[8]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[7]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[6]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[5]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[4]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[3]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[2]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[1]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_fragment[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[15:0]">
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[15]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[14]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[13]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[12]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[11]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[10]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[9]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[8]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[7]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[6]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[5]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[4]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[3]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[2]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[1]</Signal>
                <Signal>axi_lcdCtrl/dvtc/layerDma/io_frame_payload_fragment[0]</Signal>
            </Bus>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/layerDma/io_start</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/layerDma/io_busy</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_valid</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_ready</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_valid</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/layerDma/io_mem_rsp_payload_last</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/layerDma/io_frame_valid</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/layerDma/io_frame_ready</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/layerDma/io_frame_payload_last</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/layerDma/io_mem_cmd_fire</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/layerDma/io_frame_fire</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/dvtArea_frameStart</Signal>
            <Signal capture_enable="true">axi_lcdCtrl/dvtc/CR[0]</Signal>
        </SignalList>
        <Triggers>
            <Trigger index="0">
                <SignalList>
                    <Signal>axi_sdramCtrl/io_axi_arw_valid</Signal>
                </SignalList>
            </Trigger>
            <Trigger index="1">
                <SignalList>
                    <Signal>axi_lcdCtrl/io_axi_ar_valid</Signal>
                </SignalList>
            </Trigger>
            <Trigger index="2">
                <SignalList>
                    <Signal>io_dvti_de</Signal>
                </SignalList>
            </Trigger>
            <Trigger index="3"/>
            <Trigger index="4"/>
            <Trigger index="5"/>
            <Trigger index="6"/>
            <Trigger index="7"/>
            <Trigger index="8"/>
            <Trigger index="9"/>
            <Trigger index="10"/>
            <Trigger index="11"/>
            <Trigger index="12"/>
            <Trigger index="13"/>
            <Trigger index="14"/>
            <Trigger index="15"/>
        </Triggers>
        <MatchUnits>
            <MatchUnit index="0" enabled="0" match_type="1" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="1" value1="0" trigger="0"/>
            <MatchUnit index="1" enabled="1" match_type="1" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="1" value1="0" trigger="1"/>
            <MatchUnit index="2" enabled="0" match_type="1" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="1" value1="0" trigger="2"/>
            <MatchUnit index="3" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="4" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="5" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="6" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="7" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="8" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="9" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="10" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="11" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="12" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="13" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="14" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="15" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
        </MatchUnits>
        <Expressions type="Static">
            <Expression>M1</Expression>
        </Expressions>
    </AoCore>
    <GAO_ID>1001111000100101</GAO_ID>
</GAO_CONFIG>
