set_attribute library {{ /chalmers/sw/sup/cds/cmos065-5.3.4/CORE65LPSVT_5.1/libs/CORE65LPSVT_nom_1.20V_25C.lib }}
read_hdl -vhdl const.vhd enc.vhd dec.vhd enc_dec_wrapper.vhd
elaborate
define_clock -name main_clk -period 1000 [find / -port clk]
synthesize -to_mapped -effort medium

set_attribute lp_asserted_probability 0.5 /designs/enc_dec_wrapper/ports_in/din
set_attribute lp_asserted_toggle_rate 35.0 /designs/enc_dec_wrapper/ports_in/din




report power > sim_power_1.0GHz.txt
report timing > sim_timing_1.0GHz.txt

define_clock -name main_clk -period 666 [find / -port clk]
synthesize -to_mapped -effort medium

set_attribute lp_asserted_probability 0.5 /designs/enc_dec_wrapper/ports_in/din
set_attribute lp_asserted_toggle_rate 23.333 /designs/enc_dec_wrapper/ports_in/din

report power > sim_power_1.500GHz.txt
report timing > sim_timing_1.500GHz.txt




define_clock -name main_clk -period 500 [find / -port clk]
synthesize -to_mapped -effort medium

set_attribute lp_asserted_probability 0.5 /designs/enc_dec_wrapper/ports_in/din
set_attribute lp_asserted_toggle_rate 17.500 /designs/enc_dec_wrapper/ports_in/din

report power > sim_power_2.0GHz.txt
report timing > sim_timing_2.0GHz.txt



define_clock -name main_clk -period 400 [find / -port clk]
synthesize -to_mapped -effort medium

set_attribute lp_asserted_probability 0.5 /designs/enc_dec_wrapper/ports_in/din
set_attribute lp_asserted_toggle_rate 14.0 /designs/enc_dec_wrapper/ports_in/din

report power > sim_power_2.500GHz.txt
report timing > sim_timing_2.500GHz.txt



define_clock -name main_clk -period 333 [find / -port clk]
synthesize -to_mapped -effort medium

set_attribute lp_asserted_probability 0.5 /designs/enc_dec_wrapper/ports_in/din
set_attribute lp_asserted_toggle_rate 11.666 /designs/enc_dec_wrapper/ports_in/din

report power > sim_power_3.0GHz.txt
report timing > sim_timing_3.0GHz.txt



define_clock -name main_clk -period 285 [find / -port clk]
synthesize -to_mapped -effort medium

set_attribute lp_asserted_probability 0.5 /designs/enc_dec_wrapper/ports_in/din
set_attribute lp_asserted_toggle_rate 10.0 /designs/enc_dec_wrapper/ports_in/din

report power > sim_power_3.500GHz.txt
report timing > sim_timing_3.500GHz.txt

exit
