read_verilog -sv -lib @LIBSOURCE@
read_verilog -sv my_adder.sv

synth
dfflibmap -liberty @LIBFILE@
abc -liberty @LIBFILE@
opt_clean

stat -liberty @LIBFILE@

write_verilog @SYNTHSOURCE@
