{
  "design": {
    "design_info": {
      "boundary_crc": "0xE355890C529E6BA7",
      "device": "xc7a35ticsg324-1L",
      "name": "ex_synth",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "memory_ss": {
        "axi_mem_intercon": {
          "xbar": "",
          "s00_couplers": {
            "auto_us": "",
            "auto_cc": ""
          },
          "s01_couplers": {
            "auto_us": "",
            "auto_cc": ""
          },
          "s02_couplers": {
            "auto_us": "",
            "auto_cc": ""
          },
          "m00_couplers": {}
        },
        "mig": "",
        "rst_mig_200M": ""
      },
      "clock_and_reset": {
        "clk_wiz_1": "",
        "rst_clk_wiz_1_100M": "",
        "rst_clk_wiz_1_150M": "",
        "rst_clk_wiz_1_200M": ""
      },
      "processor_ss": {
        "processor_local_memory": {
          "dlmb_bram_if_cntlr": "",
          "dlmb_v10": "",
          "ilmb_bram_if_cntlr": "",
          "ilmb_v10": "",
          "lmb_bram": ""
        },
        "processor_mdm": "",
        "processor": "",
        "processor_axi_intc": "",
        "processor_axi_periph": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {
            "auto_cc": ""
          },
          "m04_couplers": {
            "auto_cc": ""
          },
          "m05_couplers": {
            "auto_cc": ""
          },
          "m06_couplers": {
            "auto_cc": ""
          },
          "m07_couplers": {
            "auto_cc": ""
          },
          "m08_couplers": {
            "auto_cc": ""
          },
          "m09_couplers": {
            "auto_cc": ""
          }
        }
      },
      "hls_ip_reset": "",
      "v_frmbuf_rd_0": "",
      "v_tc_0": "",
      "vid_out": "",
      "video_lock_monitor": "",
      "clk_wiz_0": "",
      "red_0": "",
      "green_1": "",
      "blue_2": "",
      "axi_uartlite_0": "",
      "axi_quad_spi_0": "",
      "xlconcat_0": "",
      "axi_ethernetlite_0": "",
      "axi_timer_0": ""
    },
    "interface_ports": {
      "ddr3_sdram": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "usb_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "qspi_flash": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "eth_mii": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mii_rtl:1.0"
      },
      "eth_mdio_mdc": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ex_synth_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "vid_hsync_0": {
        "direction": "O"
      },
      "vid_vsync_0": {
        "direction": "O"
      },
      "vid_active_video_0": {
        "direction": "O"
      },
      "Red": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "Blue": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "Green": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ex_synth_mig_0_ui_clk",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "39999840",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "memory_ss": {
        "interface_ports": {
          "ddr3_sdram": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "sys_diff_clock": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "O"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "sys_clk_i": {
            "type": "clk",
            "direction": "I"
          },
          "clk_ref_i": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "axi_mem_intercon": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "ex_synth_axi_mem_intercon_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "ex_synth_xbar_2",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ex_synth_auto_us_0",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ex_synth_auto_cc_0"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "auto_us_to_auto_cc": {
                    "interface_ports": [
                      "auto_us/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  },
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ex_synth_auto_us_1",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ex_synth_auto_cc_1"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "auto_us_to_auto_cc": {
                    "interface_ports": [
                      "auto_us/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  },
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ex_synth_auto_us_2",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ex_synth_auto_cc_2"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "auto_us_to_auto_cc": {
                    "interface_ports": [
                      "auto_us/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "s02_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  },
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_mem_intercon_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "m00_couplers_to_axi_mem_intercon": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "axi_mem_intercon_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "axi_mem_intercon_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_mem_intercon_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_mem_intercon_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "S01_ACLK_1": {
                "ports": [
                  "S01_ACLK",
                  "s01_couplers/S_ACLK"
                ]
              },
              "S01_ARESETN_1": {
                "ports": [
                  "S01_ARESETN",
                  "s01_couplers/S_ARESETN"
                ]
              },
              "S02_ACLK_1": {
                "ports": [
                  "S02_ACLK",
                  "s02_couplers/S_ACLK"
                ]
              },
              "S02_ARESETN_1": {
                "ports": [
                  "S02_ARESETN",
                  "s02_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              }
            }
          },
          "mig": {
            "vlnv": "xilinx.com:ip:mig_7series:4.2",
            "xci_name": "ex_synth_mig_0",
            "parameters": {
              "BOARD_MIG_PARAM": {
                "value": "ddr3_sdram"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "XML_INPUT_FILE": {
                "value": "board.prj"
              }
            }
          },
          "rst_mig_200M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "ex_synth_rst_mig_200M_0"
          }
        },
        "interface_nets": {
          "mig_DDR3": {
            "interface_ports": [
              "ddr3_sdram",
              "mig/DDR3"
            ]
          },
          "axi_mem_intercon_M00_AXI": {
            "interface_ports": [
              "axi_mem_intercon/M00_AXI",
              "mig/S_AXI"
            ]
          },
          "processor_M_AXI_DC": {
            "interface_ports": [
              "S00_AXI",
              "axi_mem_intercon/S00_AXI"
            ]
          },
          "processor_M_AXI_IC": {
            "interface_ports": [
              "S01_AXI",
              "axi_mem_intercon/S01_AXI"
            ]
          },
          "v_frmbuf_rd_0_m_axi_mm_video": {
            "interface_ports": [
              "S02_AXI",
              "axi_mem_intercon/S02_AXI"
            ]
          }
        },
        "nets": {
          "mig_ui_clk_sync_rst": {
            "ports": [
              "mig/ui_clk_sync_rst",
              "rst_mig_200M/ext_reset_in"
            ]
          },
          "mig_mmcm_locked": {
            "ports": [
              "mig/mmcm_locked",
              "rst_mig_200M/dcm_locked"
            ]
          },
          "rst_mig_200M_peripheral_aresetn": {
            "ports": [
              "rst_mig_200M/peripheral_aresetn",
              "axi_mem_intercon/ARESETN",
              "axi_mem_intercon/M00_ARESETN",
              "mig/aresetn"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "mig/sys_rst"
            ]
          },
          "mig_ui_clk": {
            "ports": [
              "mig/ui_clk",
              "M00_ACLK",
              "axi_mem_intercon/ACLK",
              "axi_mem_intercon/M00_ACLK",
              "rst_mig_200M/slowest_sync_clk"
            ]
          },
          "processor_Clk": {
            "ports": [
              "S01_ACLK",
              "axi_mem_intercon/S00_ACLK",
              "axi_mem_intercon/S01_ACLK"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "S01_ARESETN",
              "axi_mem_intercon/S00_ARESETN",
              "axi_mem_intercon/S01_ARESETN"
            ]
          },
          "clk_wiz_1_clk_out3": {
            "ports": [
              "S02_ACLK",
              "axi_mem_intercon/S02_ACLK"
            ]
          },
          "rst_clk_wiz_1_200M_peripheral_aresetn": {
            "ports": [
              "S02_ARESETN",
              "axi_mem_intercon/S02_ARESETN"
            ]
          },
          "sys_clk_i_1": {
            "ports": [
              "sys_clk_i",
              "mig/sys_clk_i"
            ]
          },
          "clk_ref_i_1": {
            "ports": [
              "clk_ref_i",
              "mig/clk_ref_i"
            ]
          }
        }
      },
      "clock_and_reset": {
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk_in1": {
            "type": "clk",
            "direction": "I"
          },
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "O"
          },
          "slowest_sync_clk1": {
            "type": "clk",
            "direction": "O"
          },
          "slowest_sync_clk2": {
            "type": "clk",
            "direction": "O"
          },
          "mb_debug_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "mb_reset": {
            "type": "rst",
            "direction": "O"
          },
          "bus_struct_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn2": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "clk_wiz_1": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "ex_synth_clk_wiz_1_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "120.0"
              },
              "CLKOUT1_JITTER": {
                "value": "141.289"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "100.585"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "83.3333"
              },
              "CLKOUT2_JITTER": {
                "value": "166.329"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "100.585"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "40"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_JITTER": {
                "value": "141.289"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "100.585"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "83.3333"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "12.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "12.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "12.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "25"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "12"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "3"
              },
              "PRIM_SOURCE": {
                "value": "No_buffer"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "rst_clk_wiz_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "ex_synth_rst_clk_wiz_1_100M_0",
            "parameters": {
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "rst_clk_wiz_1_150M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "ex_synth_rst_clk_wiz_1_150M_0",
            "parameters": {
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "rst_clk_wiz_1_200M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "ex_synth_rst_clk_wiz_1_200M_0",
            "parameters": {
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          }
        },
        "nets": {
          "clk_wiz_1_locked": {
            "ports": [
              "clk_wiz_1/locked",
              "rst_clk_wiz_1_100M/dcm_locked",
              "rst_clk_wiz_1_150M/dcm_locked",
              "rst_clk_wiz_1_200M/dcm_locked"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "rst_clk_wiz_1_100M/ext_reset_in",
              "rst_clk_wiz_1_150M/ext_reset_in",
              "rst_clk_wiz_1_200M/ext_reset_in",
              "clk_wiz_1/resetn"
            ]
          },
          "mig_ui_clk": {
            "ports": [
              "clk_in1",
              "clk_wiz_1/clk_in1"
            ]
          },
          "processor_Clk": {
            "ports": [
              "clk_wiz_1/clk_out1",
              "slowest_sync_clk",
              "rst_clk_wiz_1_100M/slowest_sync_clk"
            ]
          },
          "clk_wiz_1_clk_out2": {
            "ports": [
              "clk_wiz_1/clk_out2",
              "slowest_sync_clk1",
              "rst_clk_wiz_1_150M/slowest_sync_clk"
            ]
          },
          "clk_wiz_1_clk_out3": {
            "ports": [
              "clk_wiz_1/clk_out3",
              "slowest_sync_clk2",
              "rst_clk_wiz_1_200M/slowest_sync_clk"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mb_debug_sys_rst",
              "rst_clk_wiz_1_100M/mb_debug_sys_rst"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/mb_reset",
              "mb_reset"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/bus_struct_reset",
              "bus_struct_reset"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "rst_clk_wiz_1_150M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_150M/peripheral_aresetn",
              "peripheral_aresetn1"
            ]
          },
          "rst_clk_wiz_1_200M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_200M/peripheral_aresetn",
              "peripheral_aresetn2"
            ]
          }
        }
      },
      "processor_ss": {
        "interface_ports": {
          "M_AXI_DC": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_IC": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "processor_rst": {
            "type": "rst",
            "direction": "I"
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "intr": {
            "type": "intr",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          },
          "Debug_SYS_Rst": {
            "type": "rst",
            "direction": "O"
          }
        },
        "components": {
          "processor_local_memory": {
            "interface_ports": {
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "dlmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "ex_synth_dlmb_bram_if_cntlr_0",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > ex_synth processor_ss/processor_local_memory/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "ex_synth_dlmb_v10_0"
              },
              "ilmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "ex_synth_ilmb_bram_if_cntlr_0",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                }
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "ex_synth_ilmb_v10_0"
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "ex_synth_lmb_bram_0",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              }
            },
            "interface_nets": {
              "processor_dlmb_bus": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "dlmb_bram_if_cntlr/SLMB"
                ]
              },
              "processor_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "processor_ilmb_cntlr": {
                "interface_ports": [
                  "ilmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "processor_dlmb_cntlr": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTA"
                ]
              },
              "processor_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "ilmb_bram_if_cntlr/SLMB"
                ]
              },
              "processor_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              }
            },
            "nets": {
              "processor_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_bram_if_cntlr/LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "ilmb_bram_if_cntlr/LMB_Clk",
                  "ilmb_v10/LMB_Clk"
                ]
              },
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_bram_if_cntlr/LMB_Rst",
                  "dlmb_v10/SYS_Rst",
                  "ilmb_bram_if_cntlr/LMB_Rst",
                  "ilmb_v10/SYS_Rst"
                ]
              }
            }
          },
          "processor_mdm": {
            "vlnv": "xilinx.com:ip:mdm:3.2",
            "xci_name": "ex_synth_mdm_1_0"
          },
          "processor": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "xci_name": "ex_synth_processor_0",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "16"
              },
              "C_CACHE_BYTE_SIZE": {
                "value": "16384"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "16"
              },
              "C_DCACHE_BYTE_SIZE": {
                "value": "16384"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_DIV_ZERO_EXCEPTION": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_ICACHE_LINE_LEN": {
                "value": "8"
              },
              "C_ICACHE_STREAMS": {
                "value": "1"
              },
              "C_ICACHE_VICTIMS": {
                "value": "8"
              },
              "C_ILL_OPCODE_EXCEPTION": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              },
              "C_MMU_ZONES": {
                "value": "2"
              },
              "C_M_AXI_D_BUS_EXCEPTION": {
                "value": "1"
              },
              "C_M_AXI_I_BUS_EXCEPTION": {
                "value": "1"
              },
              "C_OPCODE_0x0_ILLEGAL": {
                "value": "1"
              },
              "C_PVR": {
                "value": "2"
              },
              "C_UNALIGNED_EXCEPTIONS": {
                "value": "1"
              },
              "C_USE_BARREL": {
                "value": "1"
              },
              "C_USE_DCACHE": {
                "value": "1"
              },
              "C_USE_DIV": {
                "value": "1"
              },
              "C_USE_HW_MUL": {
                "value": "2"
              },
              "C_USE_ICACHE": {
                "value": "1"
              },
              "C_USE_MMU": {
                "value": "3"
              },
              "C_USE_MSR_INSTR": {
                "value": "1"
              },
              "C_USE_PCMP_INSTR": {
                "value": "1"
              },
              "G_TEMPLATE_LIST": {
                "value": "4"
              },
              "G_USE_EXCEPTIONS": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > ex_synth processor_ss/processor_local_memory/dlmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "processor_axi_intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "xci_name": "ex_synth_processor_axi_intc_0",
            "parameters": {
              "C_HAS_FAST": {
                "value": "1"
              }
            }
          },
          "processor_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "ex_synth_processor_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "10"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "ex_synth_xbar_3",
                "parameters": {
                  "NUM_MI": {
                    "value": "10"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ex_synth_auto_cc_3"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ex_synth_auto_cc_4"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ex_synth_auto_cc_5"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m05_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m05_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ex_synth_auto_cc_6"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m06_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m06_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ex_synth_auto_cc_7"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m07_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m07_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ex_synth_auto_cc_8"
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_m08_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ex_synth_auto_cc_9"
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_m09_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m04_couplers_to_processor_axi_periph": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m08_couplers_to_processor_axi_periph": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m02_couplers_to_processor_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_processor_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "m09_couplers_to_processor_axi_periph": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_processor_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "processor_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m06_couplers_to_processor_axi_periph": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_processor_axi_periph": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_processor_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m08_couplers": {
                "interface_ports": [
                  "xbar/M08_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "xbar_to_m09_couplers": {
                "interface_ports": [
                  "xbar/M09_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "m07_couplers_to_processor_axi_periph": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "processor_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK"
                ]
              },
              "processor_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "M08_ACLK_1": {
                "ports": [
                  "M08_ACLK",
                  "m08_couplers/M_ACLK"
                ]
              },
              "M08_ARESETN_1": {
                "ports": [
                  "M08_ARESETN",
                  "m08_couplers/M_ARESETN"
                ]
              },
              "M09_ACLK_1": {
                "ports": [
                  "M09_ACLK",
                  "m09_couplers/M_ACLK"
                ]
              },
              "M09_ARESETN_1": {
                "ports": [
                  "M09_ARESETN",
                  "m09_couplers/M_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "processor_dlmb_1": {
            "interface_ports": [
              "processor/DLMB",
              "processor_local_memory/DLMB"
            ]
          },
          "processor_ilmb_1": {
            "interface_ports": [
              "processor/ILMB",
              "processor_local_memory/ILMB"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M09_AXI",
              "processor_axi_periph/M09_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M07_AXI",
              "processor_axi_periph/M07_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M08_AXI",
              "processor_axi_periph/M08_AXI"
            ]
          },
          "processor_debug": {
            "interface_ports": [
              "processor_mdm/MBDEBUG_0",
              "processor/DEBUG"
            ]
          },
          "processor_intc_axi": {
            "interface_ports": [
              "processor_axi_periph/M00_AXI",
              "processor_axi_intc/s_axi"
            ]
          },
          "processor_interrupt": {
            "interface_ports": [
              "processor_axi_intc/interrupt",
              "processor/INTERRUPT"
            ]
          },
          "processor_axi_dp": {
            "interface_ports": [
              "processor_axi_periph/S00_AXI",
              "processor/M_AXI_DP"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M06_AXI",
              "processor_axi_periph/M06_AXI"
            ]
          },
          "processor_axi_periph_M03_AXI": {
            "interface_ports": [
              "M03_AXI",
              "processor_axi_periph/M03_AXI"
            ]
          },
          "processor_axi_periph_M04_AXI": {
            "interface_ports": [
              "M04_AXI",
              "processor_axi_periph/M04_AXI"
            ]
          },
          "processor_axi_periph_M02_AXI": {
            "interface_ports": [
              "M02_AXI",
              "processor_axi_periph/M02_AXI"
            ]
          },
          "processor_axi_periph_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "processor_axi_periph/M01_AXI"
            ]
          },
          "processor_M_AXI_DC": {
            "interface_ports": [
              "M_AXI_DC",
              "processor/M_AXI_DC"
            ]
          },
          "processor_M_AXI_IC": {
            "interface_ports": [
              "M_AXI_IC",
              "processor/M_AXI_IC"
            ]
          },
          "processor_axi_periph_M05_AXI": {
            "interface_ports": [
              "M05_AXI",
              "processor_axi_periph/M05_AXI"
            ]
          }
        },
        "nets": {
          "processor_Clk": {
            "ports": [
              "ACLK",
              "processor_local_memory/LMB_Clk",
              "processor/Clk",
              "processor_axi_intc/s_axi_aclk",
              "processor_axi_intc/processor_clk",
              "processor_axi_periph/ACLK",
              "processor_axi_periph/S00_ACLK",
              "processor_axi_periph/M00_ACLK",
              "processor_axi_periph/M01_ACLK",
              "processor_axi_periph/M02_ACLK"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "processor_rst",
              "processor/Reset",
              "processor_axi_intc/processor_rst"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "ARESETN",
              "processor_axi_intc/s_axi_aresetn",
              "processor_axi_periph/ARESETN",
              "processor_axi_periph/S00_ARESETN",
              "processor_axi_periph/M00_ARESETN",
              "processor_axi_periph/M01_ARESETN",
              "processor_axi_periph/M02_ARESETN"
            ]
          },
          "v_frmbuf_rd_0_interrupt": {
            "ports": [
              "intr",
              "processor_axi_intc/intr"
            ]
          },
          "clk_wiz_1_clk_out2": {
            "ports": [
              "M03_ACLK",
              "processor_axi_periph/M03_ACLK"
            ]
          },
          "rst_clk_wiz_1_150M_peripheral_aresetn": {
            "ports": [
              "M03_ARESETN",
              "processor_axi_periph/M03_ARESETN"
            ]
          },
          "clk_wiz_1_clk_out3": {
            "ports": [
              "M05_ACLK",
              "processor_axi_periph/M04_ACLK",
              "processor_axi_periph/M05_ACLK",
              "processor_axi_periph/M06_ACLK",
              "processor_axi_periph/M07_ACLK",
              "processor_axi_periph/M08_ACLK",
              "processor_axi_periph/M09_ACLK"
            ]
          },
          "rst_clk_wiz_1_200M_peripheral_aresetn": {
            "ports": [
              "M05_ARESETN",
              "processor_axi_periph/M04_ARESETN",
              "processor_axi_periph/M05_ARESETN",
              "processor_axi_periph/M06_ARESETN",
              "processor_axi_periph/M07_ARESETN",
              "processor_axi_periph/M08_ARESETN",
              "processor_axi_periph/M09_ARESETN"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "SYS_Rst",
              "processor_local_memory/SYS_Rst"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "processor_mdm/Debug_SYS_Rst",
              "Debug_SYS_Rst"
            ]
          }
        }
      },
      "hls_ip_reset": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ex_synth_hls_ip_reset_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      },
      "v_frmbuf_rd_0": {
        "vlnv": "xilinx.com:ip:v_frmbuf_rd:2.1",
        "xci_name": "ex_synth_v_frmbuf_rd_0_0",
        "parameters": {
          "AXIMM_ADDR_WIDTH": {
            "value": "32"
          },
          "AXIMM_BURST_LENGTH": {
            "value": "16"
          },
          "AXIMM_DATA_WIDTH": {
            "value": "64"
          },
          "AXIMM_NUM_OUTSTANDING": {
            "value": "4"
          },
          "C_M_AXI_MM_VIDEO_DATA_WIDTH": {
            "value": "64"
          },
          "HAS_ALPHA": {
            "value": "0"
          },
          "HAS_BGR8": {
            "value": "1"
          },
          "HAS_BGRX8": {
            "value": "1"
          },
          "HAS_INTERLACED": {
            "value": "0"
          },
          "HAS_RGB8": {
            "value": "1"
          },
          "HAS_RGBX8": {
            "value": "1"
          },
          "HAS_UYVY8": {
            "value": "1"
          },
          "HAS_Y8": {
            "value": "1"
          },
          "HAS_YUV8": {
            "value": "1"
          },
          "HAS_YUVX8": {
            "value": "1"
          },
          "HAS_YUYV8": {
            "value": "1"
          },
          "HAS_Y_UV8": {
            "value": "1"
          },
          "HAS_Y_UV8_420": {
            "value": "1"
          },
          "MAX_COLS": {
            "value": "1057"
          },
          "MAX_DATA_WIDTH": {
            "value": "8"
          },
          "MAX_NR_PLANES": {
            "value": "2"
          },
          "MAX_ROWS": {
            "value": "629"
          },
          "SAMPLES_PER_CLOCK": {
            "value": "1"
          }
        }
      },
      "v_tc_0": {
        "vlnv": "xilinx.com:ip:v_tc:6.1",
        "xci_name": "ex_synth_v_tc_0_0",
        "parameters": {
          "VIDEO_MODE": {
            "value": "800x600p"
          },
          "enable_detection": {
            "value": "false"
          },
          "max_clocks_per_line": {
            "value": "4096"
          }
        }
      },
      "vid_out": {
        "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
        "xci_name": "ex_synth_vid_out_0",
        "parameters": {
          "C_ADDR_WIDTH": {
            "value": "13"
          },
          "C_HAS_ASYNC_CLK": {
            "value": "1"
          },
          "C_NATIVE_COMPONENT_WIDTH": {
            "value": "8"
          },
          "C_PIXELS_PER_CLOCK": {
            "value": "1"
          }
        }
      },
      "video_lock_monitor": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ex_synth_video_lock_monitor_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ex_synth_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "118.758"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "166.667"
          },
          "CLKOUT2_JITTER": {
            "value": "114.829"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "red_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ex_synth_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "23"
          },
          "DIN_TO": {
            "value": "20"
          },
          "DIN_WIDTH": {
            "value": "24"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "green_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ex_synth_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "24"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "blue_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ex_synth_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "12"
          },
          "DIN_WIDTH": {
            "value": "24"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "ex_synth_axi_uartlite_0_0",
        "parameters": {
          "UARTLITE_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "ex_synth_axi_quad_spi_0_0",
        "parameters": {
          "QSPI_BOARD_INTERFACE": {
            "value": "qspi_flash"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ex_synth_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "axi_ethernetlite_0": {
        "vlnv": "xilinx.com:ip:axi_ethernetlite:3.0",
        "xci_name": "ex_synth_axi_ethernetlite_0_0",
        "parameters": {
          "MDIO_BOARD_INTERFACE": {
            "value": "eth_mdio_mdc"
          },
          "MII_BOARD_INTERFACE": {
            "value": "eth_mii"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_timer_0": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "xci_name": "ex_synth_axi_timer_0_0"
      }
    },
    "interface_nets": {
      "processor_ss_M07_AXI": {
        "interface_ports": [
          "axi_quad_spi_0/AXI_LITE",
          "processor_ss/M07_AXI"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "mig_DDR3": {
        "interface_ports": [
          "ddr3_sdram",
          "memory_ss/ddr3_sdram"
        ]
      },
      "processor_ss_M06_AXI": {
        "interface_ports": [
          "axi_uartlite_0/S_AXI",
          "processor_ss/M06_AXI"
        ]
      },
      "processor_M_AXI_DC": {
        "interface_ports": [
          "processor_ss/M_AXI_DC",
          "memory_ss/S00_AXI"
        ]
      },
      "processor_M_AXI_IC": {
        "interface_ports": [
          "processor_ss/M_AXI_IC",
          "memory_ss/S01_AXI"
        ]
      },
      "v_frmbuf_rd_0_m_axis_video": {
        "interface_ports": [
          "v_frmbuf_rd_0/m_axis_video",
          "vid_out/video_in"
        ]
      },
      "processor_axi_periph_M02_AXI": {
        "interface_ports": [
          "processor_ss/M02_AXI",
          "v_tc_0/ctrl"
        ]
      },
      "processor_axi_periph_M04_AXI": {
        "interface_ports": [
          "processor_ss/M04_AXI",
          "hls_ip_reset/S_AXI"
        ]
      },
      "v_tc_0_vtiming_out": {
        "interface_ports": [
          "v_tc_0/vtiming_out",
          "vid_out/vtiming_in"
        ]
      },
      "processor_axi_periph_M03_AXI": {
        "interface_ports": [
          "processor_ss/M03_AXI",
          "video_lock_monitor/S_AXI"
        ]
      },
      "v_frmbuf_rd_0_m_axi_mm_video": {
        "interface_ports": [
          "v_frmbuf_rd_0/m_axi_mm_video",
          "memory_ss/S02_AXI"
        ]
      },
      "processor_axi_periph_M05_AXI": {
        "interface_ports": [
          "processor_ss/M05_AXI",
          "v_frmbuf_rd_0/s_axi_CTRL"
        ]
      },
      "processor_ss_M08_AXI": {
        "interface_ports": [
          "axi_ethernetlite_0/S_AXI",
          "processor_ss/M08_AXI"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "qspi_flash",
          "axi_quad_spi_0/SPI_0"
        ]
      },
      "axi_ethernetlite_0_MII": {
        "interface_ports": [
          "eth_mii",
          "axi_ethernetlite_0/MII"
        ]
      },
      "processor_ss_M09_AXI": {
        "interface_ports": [
          "axi_timer_0/S_AXI",
          "processor_ss/M09_AXI"
        ]
      },
      "axi_ethernetlite_0_MDIO": {
        "interface_ports": [
          "eth_mdio_mdc",
          "axi_ethernetlite_0/MDIO"
        ]
      }
    },
    "nets": {
      "processor_Clk": {
        "ports": [
          "clock_and_reset/slowest_sync_clk",
          "memory_ss/S01_ACLK",
          "processor_ss/ACLK",
          "v_tc_0/s_axi_aclk"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "clock_and_reset/mb_reset",
          "processor_ss/processor_rst"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "clock_and_reset/bus_struct_reset",
          "processor_ss/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "clock_and_reset/peripheral_aresetn",
          "memory_ss/S01_ARESETN",
          "processor_ss/ARESETN",
          "v_tc_0/s_axi_aresetn",
          "axi_quad_spi_0/s_axi_aresetn",
          "axi_ethernetlite_0/s_axi_aresetn",
          "axi_timer_0/s_axi_aresetn"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "processor_ss/Debug_SYS_Rst",
          "clock_and_reset/mb_debug_sys_rst"
        ]
      },
      "mig_ui_clk": {
        "ports": [
          "memory_ss/M00_ACLK",
          "clock_and_reset/clk_in1",
          "axi_quad_spi_0/ext_spi_clk"
        ]
      },
      "hls_ip_reset_gpio_io_o": {
        "ports": [
          "hls_ip_reset/gpio_io_o",
          "v_frmbuf_rd_0/ap_rst_n",
          "vid_out/aresetn"
        ]
      },
      "vid_out_locked": {
        "ports": [
          "vid_out/locked",
          "video_lock_monitor/gpio_io_i"
        ]
      },
      "vid_out_vtg_ce": {
        "ports": [
          "vid_out/vtg_ce",
          "v_tc_0/gen_clken"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clock_and_reset/slowest_sync_clk1",
          "processor_ss/M03_ACLK",
          "v_tc_0/clk",
          "vid_out/vid_io_out_clk",
          "video_lock_monitor/s_axi_aclk",
          "clk"
        ]
      },
      "clk_wiz_1_clk_out3": {
        "ports": [
          "clock_and_reset/slowest_sync_clk2",
          "memory_ss/S02_ACLK",
          "processor_ss/M05_ACLK",
          "hls_ip_reset/s_axi_aclk",
          "v_frmbuf_rd_0/ap_clk",
          "vid_out/aclk",
          "axi_uartlite_0/s_axi_aclk",
          "axi_quad_spi_0/s_axi_aclk",
          "axi_ethernetlite_0/s_axi_aclk",
          "axi_timer_0/s_axi_aclk"
        ]
      },
      "rst_clk_wiz_1_150M_peripheral_aresetn": {
        "ports": [
          "clock_and_reset/peripheral_aresetn1",
          "processor_ss/M03_ARESETN",
          "video_lock_monitor/s_axi_aresetn"
        ]
      },
      "rst_clk_wiz_1_200M_peripheral_aresetn": {
        "ports": [
          "clock_and_reset/peripheral_aresetn2",
          "memory_ss/S02_ARESETN",
          "processor_ss/M05_ARESETN",
          "hls_ip_reset/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "memory_ss/reset",
          "clock_and_reset/reset",
          "clk_wiz_0/resetn"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "memory_ss/sys_clk_i"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "memory_ss/clk_ref_i"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "vid_out_vid_hsync": {
        "ports": [
          "vid_out/vid_hsync",
          "vid_hsync_0"
        ]
      },
      "vid_out_vid_vsync": {
        "ports": [
          "vid_out/vid_vsync",
          "vid_vsync_0"
        ]
      },
      "vid_out_vid_active_video": {
        "ports": [
          "vid_out/vid_active_video",
          "vid_active_video_0"
        ]
      },
      "vid_out_vid_data": {
        "ports": [
          "vid_out/vid_data",
          "red_0/Din",
          "green_1/Din",
          "blue_2/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "red_0/Dout",
          "Red"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "blue_2/Dout",
          "Blue"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "green_1/Dout",
          "Green"
        ]
      },
      "v_frmbuf_rd_0_interrupt": {
        "ports": [
          "v_frmbuf_rd_0/interrupt",
          "xlconcat_0/In0"
        ]
      },
      "axi_quad_spi_0_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_0/ip2intc_irpt",
          "xlconcat_0/In1"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "xlconcat_0/In2"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "processor_ss/intr"
        ]
      }
    },
    "addressing": {
      "/processor_ss/processor": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ethernetlite_0_Reg": {
                "address_block": "/axi_ethernetlite_0/S_AXI/Reg",
                "offset": "0x40E00000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/processor_ss/processor_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_hls_ip_reset_Reg": {
                "address_block": "/hls_ip_reset/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_mig_memaddr": {
                "address_block": "/memory_ss/mig/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              },
              "SEG_processor_axi_intc_Reg": {
                "address_block": "/processor_ss/processor_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_v_frmbuf_rd_0_Reg": {
                "address_block": "/v_frmbuf_rd_0/s_axi_CTRL/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_v_tc_0_Reg": {
                "address_block": "/v_tc_0/ctrl/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_video_lock_monitor_Reg": {
                "address_block": "/video_lock_monitor/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/processor_ss/processor_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_mig_memaddr": {
                "address_block": "/memory_ss/mig/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/v_frmbuf_rd_0": {
        "address_spaces": {
          "Data_m_axi_mm_video": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_memaddr": {
                "address_block": "/memory_ss/mig/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}