<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 283</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:10px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page283-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce283.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;8-27</p>
<p style="position:absolute;top:47px;left:619px;white-space:nowrap" class="ft01">MULTIPLE-PROCESSOR&#160;MANAGEMENT</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft07">consists of two&#160;logical processors (each&#160;represented&#160;by a&#160;separate architectural state)&#160;which share&#160;the&#160;processor’s&#160;<br/>execution engine&#160;and&#160;the&#160;bus interface.&#160;Each logical processor also has&#160;its own&#160;advanced&#160;programmable&#160;interrupt&#160;<br/>controller (APIC).</p>
<p style="position:absolute;top:523px;left:69px;white-space:nowrap" class="ft03">8.7.1&#160;</p>
<p style="position:absolute;top:523px;left:150px;white-space:nowrap" class="ft03">State of&#160;the Logical Processors</p>
<p style="position:absolute;top:553px;left:69px;white-space:nowrap" class="ft07">The&#160;following features&#160;are&#160;part&#160;of&#160;the architectural state&#160;of&#160;logical processors within&#160;Intel 64&#160;or&#160;IA-32&#160;processors&#160;<br/>supporting&#160;Intel&#160;Hyper-Threading Technology. The&#160;features&#160;can be&#160;subdivided&#160;into three&#160;groups:&#160;</p>
<p style="position:absolute;top:592px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:592px;left:95px;white-space:nowrap" class="ft02">Duplicated for each&#160;logical&#160;processor</p>
<p style="position:absolute;top:614px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:615px;left:95px;white-space:nowrap" class="ft02">Shared&#160;by logical processors in a&#160;physical&#160;processor</p>
<p style="position:absolute;top:637px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:637px;left:95px;white-space:nowrap" class="ft02">Shared&#160;or&#160;duplicated,&#160;depending&#160;on the&#160;implementation</p>
<p style="position:absolute;top:661px;left:69px;white-space:nowrap" class="ft02">The following&#160;features&#160;are duplicated&#160;for each&#160;logical&#160;processor:</p>
<p style="position:absolute;top:683px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:684px;left:95px;white-space:nowrap" class="ft02">General&#160;purpose registers (EAX, EBX,&#160;ECX,&#160;EDX,&#160;ESI, EDI, ESP,&#160;and&#160;EBP)</p>
<p style="position:absolute;top:706px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:706px;left:95px;white-space:nowrap" class="ft02">Segment registers (CS,&#160;DS, SS,&#160;ES,&#160;FS,&#160;and GS)</p>
<p style="position:absolute;top:728px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:729px;left:95px;white-space:nowrap" class="ft07">EFLAGS and&#160;EIP&#160;registers. Note that&#160;the CS&#160;and EIP/RIP registers&#160;for&#160;each&#160;logical processor point&#160;to the&#160;<br/>instruction stream&#160;for&#160;the thread being executed&#160;by the&#160;logical processor.</p>
<p style="position:absolute;top:767px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:768px;left:95px;white-space:nowrap" class="ft07">x87&#160;FPU registers&#160;(ST0&#160;through ST7, status word, control word, tag&#160;word, data operand&#160;pointer,&#160;and instruction&#160;<br/>pointer)</p>
<p style="position:absolute;top:806px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:807px;left:95px;white-space:nowrap" class="ft02">MMX&#160;registers (MM0&#160;through&#160;MM7)</p>
<p style="position:absolute;top:829px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:829px;left:95px;white-space:nowrap" class="ft02">XMM&#160;registers (XMM0&#160;through XMM7) and&#160;the MXCSR&#160;register</p>
<p style="position:absolute;top:851px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:852px;left:95px;white-space:nowrap" class="ft02">Control registers&#160;and system&#160;table&#160;pointer&#160;registers (GDTR, LDTR, IDTR, task&#160;register)</p>
<p style="position:absolute;top:874px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:874px;left:95px;white-space:nowrap" class="ft02">Debug registers&#160;(DR0,&#160;DR1, DR2, DR3,&#160;DR6,&#160;DR7) and&#160;the&#160;debug control MSRs</p>
<p style="position:absolute;top:896px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:897px;left:95px;white-space:nowrap" class="ft02">Machine&#160;check global status&#160;(IA32_MCG_STATUS)&#160;and&#160;machine check capability (IA32_MCG_CAP)&#160;MSRs</p>
<p style="position:absolute;top:919px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:919px;left:95px;white-space:nowrap" class="ft02">Thermal clock modulation&#160;and ACPI Power&#160;management&#160;control&#160;MSRs</p>
<p style="position:absolute;top:941px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:942px;left:95px;white-space:nowrap" class="ft02">Time stamp counter MSRs</p>
<p style="position:absolute;top:964px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:964px;left:95px;white-space:nowrap" class="ft02">Most&#160;of the&#160;other MSR registers, including the&#160;page&#160;attribute&#160;table (PAT).&#160;See the&#160;exceptions below.</p>
<p style="position:absolute;top:986px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:987px;left:95px;white-space:nowrap" class="ft02">Local APIC&#160;registers.</p>
<p style="position:absolute;top:1009px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:1009px;left:95px;white-space:nowrap" class="ft07">Additional general purpose registers (R8-R15), XMM registers (XMM8-XMM15),&#160;control register, IA32_EFER&#160;on&#160;<br/>Intel 64 processors.</p>
<p style="position:absolute;top:1050px;left:69px;white-space:nowrap" class="ft02">The following&#160;features&#160;are shared by logical processors:</p>
<p style="position:absolute;top:479px;left:154px;white-space:nowrap" class="ft05">Figure&#160;8-4. &#160;IA-32 Processor&#160;with&#160;Two Logical Processors&#160;Supporting Intel&#160;HT Technology</p>
<p style="position:absolute;top:197px;left:393px;white-space:nowrap" class="ft06">Logical</p>
<p style="position:absolute;top:210px;left:380px;white-space:nowrap" class="ft06">Processor 0</p>
<p style="position:absolute;top:224px;left:379px;white-space:nowrap" class="ft06">Architectural</p>
<p style="position:absolute;top:238px;left:398px;white-space:nowrap" class="ft06">State</p>
<p style="position:absolute;top:386px;left:422px;white-space:nowrap" class="ft00">Bus Interface</p>
<p style="position:absolute;top:358px;left:461px;white-space:nowrap" class="ft00">Local&#160;APIC</p>
<p style="position:absolute;top:358px;left:383px;white-space:nowrap" class="ft00">Local APIC</p>
<p style="position:absolute;top:197px;left:473px;white-space:nowrap" class="ft06">Logical</p>
<p style="position:absolute;top:210px;left:460px;white-space:nowrap" class="ft06">Processor 1</p>
<p style="position:absolute;top:224px;left:458px;white-space:nowrap" class="ft06">Architectural</p>
<p style="position:absolute;top:238px;left:478px;white-space:nowrap" class="ft06">State</p>
<p style="position:absolute;top:289px;left:404px;white-space:nowrap" class="ft00">Execution&#160;Engine</p>
<p style="position:absolute;top:450px;left:420px;white-space:nowrap" class="ft00">System Bus</p>
</div>
</body>
</html>
