<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1461711377">
  <File Type="OPT-DCP" Name="mf_disp_hw_axi_tb_opt.dcp"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/impl_1/constrs_in.xml"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/impl_1/sources.xml"/>
  <File Type="ROUTE-DCP" Name="mf_disp_hw_axi_tb_routed.dcp"/>
  <File Type="PA-TCL" Name="mf_disp_hw_axi_tb.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/impl_1/impl_1.psg"/>
  <File Type="OPT-DRC" Name="mf_disp_hw_axi_tb_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="mf_disp_hw_axi_tb_timing_summary_init.rpt"/>
  <File Type="OPT-TIMING" Name="mf_disp_hw_axi_tb_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="mf_disp_hw_axi_tb.hwdef"/>
  <File Type="PWROPT-DCP" Name="mf_disp_hw_axi_tb_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="mf_disp_hw_axi_tb_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="mf_disp_hw_axi_tb_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="mf_disp_hw_axi_tb_placed.dcp"/>
  <File Type="PLACE-IO" Name="mf_disp_hw_axi_tb_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="mf_disp_hw_axi_tb_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="mf_disp_hw_axi_tb_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="mf_disp_hw_axi_tb_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="mf_disp_hw_axi_tb_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="mf_disp_hw_axi_tb_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="mf_disp_hw_axi_tb_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="mf_disp_hw_axi_tb_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="mf_disp_hw_axi_tb_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="mf_disp_hw_axi_tb_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="mf_disp_hw_axi_tb_physopt.dcp"/>
  <File Type="RDI-RDI" Name="mf_disp_hw_axi_tb.vdi"/>
  <File Type="PHYSOPT-DRC" Name="mf_disp_hw_axi_tb_drc_physopted.rpt"/>
  <File Type="PHYSOPT-TIMING" Name="mf_disp_hw_axi_tb_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-DRC" Name="mf_disp_hw_axi_tb_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="mf_disp_hw_axi_tb_drc_routed.pb"/>
  <File Type="ROUTE-PWR" Name="mf_disp_hw_axi_tb_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="mf_disp_hw_axi_tb_power_summary_routed.pb"/>
  <File Type="ROUTE-STATUS" Name="mf_disp_hw_axi_tb_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="mf_disp_hw_axi_tb_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="mf_disp_hw_axi_tb_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="mf_disp_hw_axi_tb_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="mf_disp_hw_axi_tb_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="mf_disp_hw_axi_tb_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="mf_disp_hw_axi_tb_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="mf_disp_hw_axi_tb_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="mf_disp_hw_axi_tb_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="mf_disp_hw_axi_tb_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="mf_disp_hw_axi_tb_timing_summary_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="mf_disp_hw_axi_tb.bit"/>
  <File Type="BG-BIN" Name="mf_disp_hw_axi_tb.bin"/>
  <File Type="BITSTR-MSK" Name="mf_disp_hw_axi_tb.msk"/>
  <File Type="BITSTR-RBT" Name="mf_disp_hw_axi_tb.rbt"/>
  <File Type="BITSTR-NKY" Name="mf_disp_hw_axi_tb.nky"/>
  <File Type="BITSTR-BMM" Name="mf_disp_hw_axi_tb_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="mf_disp_hw_axi_tb.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="mf_disp_hw_axi_tb.sysdef"/>
  <File Type="BG-BGN" Name="mf_disp_hw_axi_tb.bgn"/>
  <File Type="BG-DRC" Name="mf_disp_hw_axi_tb.drc"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/proj/include/mf_disp_conf.vh">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Projects/mipsfpga-display/src/verilog/proj/include/mf_disp_conf.vh"/>
        <Attr Name="ImportTime" Val="1461579087"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/proj/src/mf_disp_cmd_reg_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_cmd_reg_top.v"/>
        <Attr Name="ImportTime" Val="1461579087"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/proj/src/mf_disp_intf_vga_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_intf_vga_top.v"/>
        <Attr Name="ImportTime" Val="1461579088"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/proj/src/mf_disp_fb_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_fb_top.v"/>
        <Attr Name="ImportTime" Val="1461579088"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/proj/src/mf_disp_syncs.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_syncs.v"/>
        <Attr Name="ImportTime" Val="1461579088"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/proj/src/mf_disp_addr_dec.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_addr_dec.v"/>
        <Attr Name="ImportTime" Val="1461579087"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/proj/src/mf_disp_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_top.v"/>
        <Attr Name="ImportTime" Val="1461579088"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/proj/src/mf_disp_axi_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_axi_top.v"/>
        <Attr Name="ImportTime" Val="1461579087"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/proj/src/mipsfpga_display.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Projects/mipsfpga-display/src/verilog/proj/src/mipsfpga_display.v"/>
        <Attr Name="ImportTime" Val="1461579088"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/proj/src/mf_disp_sync.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_sync.v"/>
        <Attr Name="ImportTime" Val="1461579088"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sim/mf_disp_hw_axi_tb.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sim_1/imports/proj/sim/mf_disp_hw_axi_tb.v"/>
        <Attr Name="ImportTime" Val="1461609417"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="mf_disp_hw_axi_tb"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/hw_tb_constrs">
    <File Path="$PSRCDIR/hw_tb_constrs/imports/hw_tb_constrs/mf_disp_hw_tb_pins.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/constrs_1/imports/hw_tb_constrs/mf_disp_hw_tb_pins.xdc"/>
        <Attr Name="ImportTime" Val="1461579087"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/hw_tb_constrs/imports/hw_tb_constrs/mf_disp_hw_tb_pins.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="cdc_fifo_gen"/>
  <BlockFileSet Type="BlockSrcs" Name="pal_bram_mem_gen"/>
  <BlockFileSet Type="BlockSrcs" Name="fb_bram_mem_gen"/>
  <BlockFileSet Type="BlockSrcs" Name="tb_hw_clk_wiz"/>
</GenRun>
