
import { ILSSchematic } from "@/src/cpu/schematics/SchematicLibrary";
export const romUsageSchematic: ILSSchematic = {"id":"c-s1m3zs3x","name":"ROM Usage","model":{"wires":[{"id":"6","nodes":[{"id":0,"x":37,"y":11,"edges":[1],"ref":{"type":3,"id":"3","compNodeId":"a"}},{"id":1,"x":36,"y":11,"edges":[0,2]},{"id":2,"x":36,"y":4,"edges":[1,3]},{"id":3,"x":35,"y":4,"edges":[2],"ref":{"type":3,"id":"0","compNodeId":"data"}}]},{"id":"8","nodes":[{"id":0,"x":38,"y":5,"edges":[1,2]},{"id":1,"x":38,"y":5,"edges":[0,3]},{"id":2,"x":35,"y":5,"edges":[0],"ref":{"type":3,"id":"0","compNodeId":"addr"}},{"id":3,"x":41,"y":5,"edges":[1],"ref":{"type":3,"id":"2","compNodeId":"a"}}]}],"comps":[{"id":"0","defId":"core/mem/rom0","x":0,"y":3,"args":null},{"id":"2","defId":"core/comp/port","x":41,"y":3,"args":{"portId":"addr","name":"Addr","w":6,"h":4,"type":1,"portPos":2,"bitWidth":10,"signed":false,"valueMode":1,"inputOverride":true,"inputValueOverride":2}},{"id":"3","defId":"core/comp/port","x":37,"y":9,"args":{"portId":"data","name":"Data Out","w":14,"h":4,"type":2,"portPos":2,"bitWidth":32,"signed":true,"valueMode":0,"inputOverride":false,"inputValueOverride":0}}]}};
