Memory loaded from file: 9.txt
-> CLK: 1, PC: 0
IF: 2423000a 	ID: -------- 	EX: -------- 	MEM: -------- 	WB: -------- 	
-> CLK: 2, PC: 4
DECODED: [Instruction 2423000a] Type: 2, Opcode: 9, Rs: 1, Rt: 3, Rd: 0, Imm: 10, ALU: 44
IF: 24640014 	ID: 2423000a 	EX: -------- 	MEM: -------- 	WB: -------- 	
-> CLK: 3, PC: 8
===> Stalling pipeline for 2 cycles
DECODED: [Instruction 24640014] Type: 2, Opcode: 9, Rs: 3, Rt: 4, Rd: 0, Imm: 20, ALU: 88
IF: -------- 	ID: 24640014 	EX: 2423000a 	MEM: -------- 	WB: -------- 	
-> CLK: 4, PC: 8
===> Stalling pipeline for 1 cycles
DECODED: [Instruction 24640014] Type: 2, Opcode: 9, Rs: 3, Rt: 4, Rd: 0, Imm: 20, ALU: 88
IF: -------- 	ID: 24640014 	EX: -------- 	MEM: 2423000a 	WB: -------- 	
-> CLK: 5, PC: 8
DECODED: [Instruction 24640014] Type: 2, Opcode: 9, Rs: 3, Rt: 4, Rd: 0, Imm: 20, ALU: 88
IF: -------- 	ID: 24640014 	EX: -------- 	MEM: -------- 	WB: 2423000a 	
===> Instruction completed: 2423000a
-> CLK: 6, PC: 8
IF: -------- 	ID: -------- 	EX: 24640014 	MEM: -------- 	WB: -------- 	
-> CLK: 7, PC: 8
IF: -------- 	ID: -------- 	EX: -------- 	MEM: 24640014 	WB: -------- 	
-> CLK: 8, PC: 8
IF: -------- 	ID: -------- 	EX: -------- 	MEM: -------- 	WB: 24640014 	
===> Instruction completed: 24640014
IF: -------- 	ID: -------- 	EX: -------- 	MEM: -------- 	WB: -------- 	
======== Simulation complete ========
Total clock cycles: 8
Final PC: 8
Total Stalls: 2
Instruction counts:
\ Total: 2
\ Arithmetic: 0
\ Logical: 2
\ Memory: 0
\ Control: 0
=====================================
Registers:
[ 3:   0] [ 4:   0] 
Memory:

