i2c: i801: Add support for Intel Tiger Lake PCH-H

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-294.el8
commit-author Jarkko Nikula <jarkko.nikula@linux.intel.com>
commit f46efbcad97bfb2caded0397eccce7c71402868c
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-294.el8/f46efbca.failed

Add SMBus PCI ID on Intel Tiger Lake PCH-H.

	Signed-off-by: Jarkko Nikula <jarkko.nikula@linux.intel.com>
	Reviewed-by: Jean Delvare <jdelvare@suse.de>
	Signed-off-by: Wolfram Sang <wsa@kernel.org>
(cherry picked from commit f46efbcad97bfb2caded0397eccce7c71402868c)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/i2c/busses/i2c-i801.c
diff --cc drivers/i2c/busses/i2c-i801.c
index 219612b245c7,e32ef3f01fe8..000000000000
--- a/drivers/i2c/busses/i2c-i801.c
+++ b/drivers/i2c/busses/i2c-i801.c
@@@ -72,7 -65,12 +72,13 @@@
   * Cedar Fork (PCH)		0x18df	32	hard	yes	yes	yes
   * Ice Lake-LP (PCH)		0x34a3	32	hard	yes	yes	yes
   * Comet Lake (PCH)		0x02a3	32	hard	yes	yes	yes
 - * Comet Lake-H (PCH)		0x06a3	32	hard	yes	yes	yes
 - * Elkhart Lake (PCH)		0x4b23	32	hard	yes	yes	yes
   * Tiger Lake-LP (PCH)		0xa0a3	32	hard	yes	yes	yes
++<<<<<<< HEAD
++=======
+  * Tiger Lake-H (PCH)		0x43a3	32	hard	yes	yes	yes
+  * Jasper Lake (SOC)		0x4da3	32	hard	yes	yes	yes
+  * Comet Lake-V (PCH)		0xa3a3	32	hard	yes	yes	yes
++>>>>>>> f46efbcad97b (i2c: i801: Add support for Intel Tiger Lake PCH-H)
   *
   * Features supported by this driver:
   * Software PEC				no
@@@ -226,6 -224,9 +232,12 @@@
  #define PCI_DEVICE_ID_INTEL_GEMINILAKE_SMBUS		0x31d4
  #define PCI_DEVICE_ID_INTEL_ICELAKE_LP_SMBUS		0x34a3
  #define PCI_DEVICE_ID_INTEL_5_3400_SERIES_SMBUS		0x3b30
++<<<<<<< HEAD
++=======
+ #define PCI_DEVICE_ID_INTEL_TIGERLAKE_H_SMBUS		0x43a3
+ #define PCI_DEVICE_ID_INTEL_ELKHART_LAKE_SMBUS		0x4b23
+ #define PCI_DEVICE_ID_INTEL_JASPER_LAKE_SMBUS		0x4da3
++>>>>>>> f46efbcad97b (i2c: i801: Add support for Intel Tiger Lake PCH-H)
  #define PCI_DEVICE_ID_INTEL_BROXTON_SMBUS		0x5ad4
  #define PCI_DEVICE_ID_INTEL_LYNXPOINT_SMBUS		0x8c22
  #define PCI_DEVICE_ID_INTEL_WILDCATPOINT_SMBUS		0x8ca2
@@@ -1044,7 -1075,12 +1056,12 @@@ static const struct pci_device_id i801_
  	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CANNONLAKE_LP_SMBUS) },
  	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICELAKE_LP_SMBUS) },
  	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_COMETLAKE_SMBUS) },
 -	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_COMETLAKE_H_SMBUS) },
 -	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_COMETLAKE_V_SMBUS) },
 -	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ELKHART_LAKE_SMBUS) },
  	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_TIGERLAKE_LP_SMBUS) },
++<<<<<<< HEAD
++=======
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_TIGERLAKE_H_SMBUS) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_JASPER_LAKE_SMBUS) },
++>>>>>>> f46efbcad97b (i2c: i801: Add support for Intel Tiger Lake PCH-H)
  	{ 0, }
  };
  
@@@ -1577,7 -1751,13 +1594,14 @@@ static int i801_probe(struct pci_dev *d
  	case PCI_DEVICE_ID_INTEL_CDF_SMBUS:
  	case PCI_DEVICE_ID_INTEL_ICELAKE_LP_SMBUS:
  	case PCI_DEVICE_ID_INTEL_COMETLAKE_SMBUS:
 -	case PCI_DEVICE_ID_INTEL_COMETLAKE_H_SMBUS:
 -	case PCI_DEVICE_ID_INTEL_ELKHART_LAKE_SMBUS:
  	case PCI_DEVICE_ID_INTEL_TIGERLAKE_LP_SMBUS:
++<<<<<<< HEAD
++=======
+ 	case PCI_DEVICE_ID_INTEL_TIGERLAKE_H_SMBUS:
+ 	case PCI_DEVICE_ID_INTEL_JASPER_LAKE_SMBUS:
+ 	case PCI_DEVICE_ID_INTEL_EBG_SMBUS:
+ 		priv->features |= FEATURE_BLOCK_PROC;
++>>>>>>> f46efbcad97b (i2c: i801: Add support for Intel Tiger Lake PCH-H)
  		priv->features |= FEATURE_I2C_BLOCK_READ;
  		priv->features |= FEATURE_IRQ;
  		priv->features |= FEATURE_SMBUS_PEC;
* Unmerged path drivers/i2c/busses/i2c-i801.c
