// Seed: 1249125130
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_6;
  reg   id_7 = id_4 == id_4;
  logic id_8, id_9 = 1'b0;
  reg id_10;
  initial begin
    id_3 <= id_10;
    id_1 <= id_7;
  end
endmodule
