C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:25755:7: warning: Added loop label VITIS_LOOP_1223_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1223_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:25755:7: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:26729:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:26729:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:26743:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:26743:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:26757:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:26757:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:28374:7: warning: Added loop label VITIS_LOOP_1247_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1247_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:28374:7: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:30391:9: warning: Added loop label VITIS_LOOP_27_1:   [xilinx-label-all-loops]
        for (unsigned i = 0; i < N; i++) {
        ^~~
        VITIS_LOOP_27_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:30391:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51094:5: warning: Added loop label VITIS_LOOP_265_1:   [xilinx-label-all-loops]
    for (typename std::vector<src_T>::const_iterator i = in_begin; i != in_end; ++i) {
    ^~~
    VITIS_LOOP_265_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51094:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51104:5: warning: Added loop label VITIS_LOOP_275_1:   [xilinx-label-all-loops]
    for (auto i = 0; i < SIZE; i++)
    ^~~
    VITIS_LOOP_275_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51104:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51115:5: warning: Added loop label VITIS_LOOP_286_1:   [xilinx-label-all-loops]
    for (int i = 0; i < SIZE; i++) {
    ^~~
    VITIS_LOOP_286_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51115:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51122:5: warning: Added loop label VITIS_LOOP_293_1:   [xilinx-label-all-loops]
    for (int i = 0; i < SIZE / res_T::size; i++) {
    ^~~
    VITIS_LOOP_293_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51122:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51124:9: warning: Added loop label VITIS_LOOP_295_2:   [xilinx-label-all-loops]
        for (int j = 0; j < res_T::size; j++) {
        ^~~
        VITIS_LOOP_295_2: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51124:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51136:5: warning: Added loop label VITIS_LOOP_307_1:   [xilinx-label-all-loops]
    for (int i = 0; i < SIZE / data_T::size; i++) {
    ^~~
    VITIS_LOOP_307_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51136:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51138:9: warning: Added loop label VITIS_LOOP_309_2:   [xilinx-label-all-loops]
        for (int j = 0; j < data_T::size; j++) {
        ^~~
        VITIS_LOOP_309_2: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51138:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51153:5: warning: Added loop label VITIS_LOOP_324_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < nrows; ii++) {
    ^~~
    VITIS_LOOP_324_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51153:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51173:5: warning: Added loop label VITIS_LOOP_344_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < nrows; ii++) {
    ^~~
    VITIS_LOOP_344_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51173:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51174:9: warning: Added loop label VITIS_LOOP_345_2:   [xilinx-label-all-loops]
        for (int jj = 0; jj < ncols; jj++) {
        ^~~
        VITIS_LOOP_345_2: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51174:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51189:5: warning: Added loop label VITIS_LOOP_360_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_IN; ii++) {
    ^~~
    VITIS_LOOP_360_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51189:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51196:5: warning: Added loop label VITIS_LOOP_367_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_IN; ii++) {
    ^~~
    VITIS_LOOP_367_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:51196:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54033:2: warning: Added loop label VITIS_LOOP_31_1:   [xilinx-label-all-loops]
 for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
 ^~~
 VITIS_LOOP_31_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54033:2: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54045:5: warning: Added loop label VITIS_LOOP_43_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_43_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54045:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54059:5: warning: Added loop label VITIS_LOOP_57_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_57_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54059:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54086:5: warning: Added loop label VITIS_LOOP_84_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_84_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54086:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54116:5: warning: Added loop label VITIS_LOOP_114_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_114_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54116:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54153:5: warning: Added loop label VITIS_LOOP_151_1:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::table_size; i++) {
    ^~~
    VITIS_LOOP_151_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54153:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54164:5: warning: Added loop label VITIS_LOOP_162_1:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::table_size; i++) {
    ^~~
    VITIS_LOOP_162_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54164:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54197:5: warning: Added loop label VITIS_LOOP_195_1:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_195_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54197:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54211:5: warning: Added loop label VITIS_LOOP_209_2:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_209_2: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54211:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54245:5: warning: Added loop label VITIS_LOOP_243_1:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_243_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54245:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54254:5: warning: Added loop label VITIS_LOOP_252_2:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_252_2: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54254:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54268:5: warning: Added loop label VITIS_LOOP_266_3:   [xilinx-label-all-loops]
    for (unsigned i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_266_3: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54268:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54275:5: warning: Added loop label VITIS_LOOP_273_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_273_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54275:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54288:5: warning: Added loop label VITIS_LOOP_286_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_286_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54288:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54325:5: warning: Added loop label VITIS_LOOP_323_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_323_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54325:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54330:5: warning: Added loop label VITIS_LOOP_328_2:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_328_2: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54330:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54331:9: warning: Added loop label VITIS_LOOP_329_3:   [xilinx-label-all-loops]
        for (int jj = 0; jj < CONFIG_T::n_in; jj++) {
        ^~~
        VITIS_LOOP_329_3: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54331:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54348:5: warning: Added loop label VITIS_LOOP_346_4:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_346_4: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54348:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54361:5: warning: Added loop label VITIS_LOOP_359_1:   [xilinx-label-all-loops]
    for (int i = 0; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_359_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54361:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54369:5: warning: Added loop label VITIS_LOOP_367_2:   [xilinx-label-all-loops]
    for (int i = 1; i < CONFIG_T::n_in; i++) {
    ^~~
    VITIS_LOOP_367_2: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54369:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54404:5: warning: Added loop label VITIS_LOOP_402_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_402_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54404:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54434:5: warning: Added loop label VITIS_LOOP_432_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_432_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54434:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54453:2: warning: Added loop label VITIS_LOOP_451_1:   [xilinx-label-all-loops]
 for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
 ^~~
 VITIS_LOOP_451_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54453:2: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54469:5: warning: Added loop label VITIS_LOOP_467_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_467_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54469:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54487:5: warning: Added loop label VITIS_LOOP_485_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_485_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54487:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54504:5: warning: Added loop label VITIS_LOOP_502_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_502_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54504:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54521:5: warning: Added loop label VITIS_LOOP_519_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_519_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54521:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54551:5: warning: Added loop label VITIS_LOOP_549_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_549_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54551:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54570:5: warning: Added loop label VITIS_LOOP_568_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_568_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54570:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54600:5: warning: Added loop label VITIS_LOOP_598_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_598_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54600:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54619:5: warning: Added loop label VITIS_LOOP_617_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_617_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54619:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54649:5: warning: Added loop label VITIS_LOOP_647_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_647_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54649:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54676:5: warning: Added loop label VITIS_LOOP_674_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < N_TABLE; ii++) {
    ^~~
    VITIS_LOOP_674_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54676:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54705:5: warning: Added loop label VITIS_LOOP_703_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_703_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54705:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54726:5: warning: Added loop label VITIS_LOOP_724_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_724_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54726:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54744:5: warning: Added loop label VITIS_LOOP_742_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_742_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54744:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54764:5: warning: Added loop label VITIS_LOOP_762_1:   [xilinx-label-all-loops]
    for (int ii = 0; ii < CONFIG_T::n_in; ii++) {
    ^~~
    VITIS_LOOP_762_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54764:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54860:9: warning: Added loop label VITIS_LOOP_73_1:   [xilinx-label-all-loops]
        for (int i = 0; i < N / data_T::size; i++) {
        ^~~
        VITIS_LOOP_73_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54860:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54867:13: warning: Added loop label VITIS_LOOP_80_2:   [xilinx-label-all-loops]
            for (int j = 0; j < data_T::size; j++) {
            ^~~
            VITIS_LOOP_80_2: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54867:13: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54876:9: warning: Added loop label VITIS_LOOP_89_3:   [xilinx-label-all-loops]
        for (int i = 0; i < N / data_T::size; i++) {
        ^~~
        VITIS_LOOP_89_3: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54876:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54885:13: warning: Added loop label VITIS_LOOP_98_4:   [xilinx-label-all-loops]
            for (int j = 0; j < pack_diff; j++) {
            ^~~
            VITIS_LOOP_98_4: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54885:13: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54889:17: warning: Added loop label VITIS_LOOP_102_5:   [xilinx-label-all-loops]
                for (int k = 0; k < res_T::size; k++) {
                ^~~
                VITIS_LOOP_102_5: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54889:17: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54900:9: warning: Added loop label VITIS_LOOP_113_6:   [xilinx-label-all-loops]
        for (int i = 0; i < N / data_T::size; i++) {
        ^~~
        VITIS_LOOP_113_6: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54900:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54904:13: warning: Added loop label VITIS_LOOP_117_7:   [xilinx-label-all-loops]
            for (int j = 0; j < data_T::size; j++) {
            ^~~
            VITIS_LOOP_117_7: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54904:13: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54928:9: warning: Added loop label VITIS_LOOP_141_1:   [xilinx-label-all-loops]
        for (int j = 0; j < n_dupl; j++) {
        ^~~
        VITIS_LOOP_141_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54928:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54932:13: warning: Added loop label VITIS_LOOP_145_2:   [xilinx-label-all-loops]
            for (int k = 0; k < res_T::size; k++) {
            ^~~
            VITIS_LOOP_145_2: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54932:13: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54951:9: warning: Added loop label VITIS_LOOP_164_1:   [xilinx-label-all-loops]
        for (int k = 0; k < res_T::size; k++) {
        ^~~
        VITIS_LOOP_164_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54951:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54974:2: warning: Added loop label VITIS_LOOP_187_1:   [xilinx-label-all-loops]
 for (int i = 0; i < CONFIG_T::height * CONFIG_T::width / data_T::size; i++) {
 ^~~
 VITIS_LOOP_187_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54974:2: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54977:9: warning: Added loop label VITIS_LOOP_190_2:   [xilinx-label-all-loops]
        for (int j = 0; j < data_T::size; j++) {
        ^~~
        VITIS_LOOP_190_2: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54977:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54982:5: warning: Added loop label VITIS_LOOP_195_3:   [xilinx-label-all-loops]
    for (int i = 0; i < CONFIG_T::height * CONFIG_T::width / res_T::size; i++) {
    ^~~
    VITIS_LOOP_195_3: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54982:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54986:9: warning: Added loop label VITIS_LOOP_199_4:   [xilinx-label-all-loops]
        for (int j = 0; j < res_T::size; j++) {
        ^~~
        VITIS_LOOP_199_4: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:54986:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:55200:9: warning: Added loop label VITIS_LOOP_213_1:   [xilinx-label-all-loops]
        for (unsigned j = 0; j < data_T::size; j++) {
        ^~~
        VITIS_LOOP_213_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:55200:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:55209:9: warning: Added loop label VITIS_LOOP_222_2:   [xilinx-label-all-loops]
        for (unsigned j = 0; j < data_T::size; j++) {
        ^~~
        VITIS_LOOP_222_2: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:55209:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:55315:5: warning: Added loop label VITIS_LOOP_328_1:   [xilinx-label-all-loops]
    for (int i = 0; i < CONFIG_T::n_in / res_T::size; i++) {
    ^~~
    VITIS_LOOP_328_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:55315:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:55320:9: warning: Added loop label VITIS_LOOP_333_2:   [xilinx-label-all-loops]
        for (int i = 0; i < res_T::size; i++) {
        ^~~
        VITIS_LOOP_333_2: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:55320:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:55328:9: warning: Added loop label VITIS_LOOP_341_3:   [xilinx-label-all-loops]
        for (int i = 1; i < res_T::size; i++) {
        ^~~
        VITIS_LOOP_341_3: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:55328:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:56564:9: warning: Added loop label VITIS_LOOP_64_1:   [xilinx-label-all-loops]
        for (unsigned i = 0; i < __SHIFT_DEPTH__; ++i)
        ^~~
        VITIS_LOOP_64_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:56564:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:56571:9: warning: Added loop label VITIS_LOOP_71_1:   [xilinx-label-all-loops]
        for (unsigned i = 0; i < __SHIFT_DEPTH__; ++i)
        ^~~
        VITIS_LOOP_71_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:56571:9: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:57038:5: warning: Added loop label VITIS_LOOP_38_1:   [xilinx-label-all-loops]
    for (unsigned i_out = 0; i_out < CONFIG_T::filt_height * CONFIG_T::filt_width * CONFIG_T::n_chan; i_out++) {
    ^~~
    VITIS_LOOP_38_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:57038:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:57129:5: warning: Added loop label VITIS_LOOP_14_1:   [xilinx-label-all-loops]
    for (unsigned k = 0; k < CONFIG_T::n_out; k++) {
    ^~~
    VITIS_LOOP_14_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:57129:5: note: FIX-IT applied suggested code changes
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:57189:9: warning: Added loop label VITIS_LOOP_74_1:   [xilinx-label-all-loops]
        for (int im = 0; im < CONFIG_T::n_out; im++) {
        ^~~
        VITIS_LOOP_74_1: 
C:\Users\96898\Desktop\FPGA\hls_cnn\myproject_prj\solution1\.autopilot\db\myproject.pp.0.cpp:57189:9: note: FIX-IT applied suggested code changes
