#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jul  8 16:57:11 2024
# Process ID: 294786
# Current directory: /home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1
# Command line: vivado -log system_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace
# Log file: /home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top.vdi
# Journal file: /home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grigory/teset/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grigory/WORK_FOLDER/lib'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grigory/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2974.195 ; gain = 416.203 ; free physical = 6277 ; free virtual = 13718
Command: link_design -top system_top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2974.195 ; gain = 0.000 ; free physical = 5804 ; free virtual = 13248
INFO: [Netlist 29-17] Analyzing 4889 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_pow_0_0/src/timing.xdc] for cell 'i_system_wrapper/system_i/pow_0/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_pow_0_0/src/timing.xdc] for cell 'i_system_wrapper/system_i/pow_0/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axil_fw_0_0/src/timing.xdc] for cell 'i_system_wrapper/system_i/axil_fw_0/inst'
WARNING: [Constraints 18-619] A clock with name 'clk_200m' already exists, overwriting the previous clock with the same name. [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axil_fw_0_0/src/timing.xdc:1]
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axil_fw_0_0/src/timing.xdc] for cell 'i_system_wrapper/system_i/axil_fw_0/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_FFT_Top_0_1/src/tim.xdc] for cell 'i_system_wrapper/system_i/FFT_Top_0/inst'
WARNING: [Constraints 18-619] A clock with name 'clk_200m' already exists, overwriting the previous clock with the same name. [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_FFT_Top_0_1/src/tim.xdc:1]
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_FFT_Top_0_1/src/tim.xdc] for cell 'i_system_wrapper/system_i/FFT_Top_0/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_system_ila_3_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_system_ila_3_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_system_ila_3_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_system_ila_3_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_vio_0_0/system_vio_0_0.xdc] for cell 'i_system_wrapper/system_i/vio_0'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_vio_0_0/system_vio_0_0.xdc] for cell 'i_system_wrapper/system_i/vio_0'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.srcs/constrs_1/imports/projects/adv7511/zc702/system_constr.xdc]
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.srcs/constrs_1/imports/projects/adv7511/zc702/system_constr.xdc]
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.srcs/constrs_1/imports/projects/common/zc702/zc702_system_constr.xdc]
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.srcs/constrs_1/imports/projects/common/zc702/zc702_system_constr.xdc]
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:2]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance s_axi_aclk]'. [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:2]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:2]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3323.215 ; gain = 349.020 ; free physical = 5058 ; free virtual = 12515
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance -quiet {fifo_rd_clk m_axis_aclk m_dest_axi_aclk}]'. [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:4]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:4]
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_clocks.xdc:6]
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/s00_couplers/auto_us/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_m00_data_fifo_0/system_m00_data_fifo_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m00_couplers/m00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_m00_data_fifo_0/system_m00_data_fifo_0_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_m00_data_fifo_0/system_m00_data_fifo_0_clocks.xdc:6]
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_m00_data_fifo_0/system_m00_data_fifo_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m00_couplers/m00_data_fifo/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_rs_0/system_auto_rs_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m00_couplers/auto_rs/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_rs_0/system_auto_rs_0_clocks.xdc:10]
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_rs_0/system_auto_rs_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m00_couplers/auto_rs/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_m01_data_fifo_0/system_m01_data_fifo_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m01_couplers/m01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_m01_data_fifo_0/system_m01_data_fifo_0_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_m01_data_fifo_0/system_m01_data_fifo_0_clocks.xdc:6]
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_m01_data_fifo_0/system_m01_data_fifo_0_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m01_couplers/m01_data_fifo/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_rs_1/system_auto_rs_1_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m01_couplers/auto_rs/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_rs_1/system_auto_rs_1_clocks.xdc:10]
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_rs_1/system_auto_rs_1_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m01_couplers/auto_rs/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_clocks.xdc] for cell 'i_system_wrapper/system_i/xbar/m03_couplers/auto_ds/inst'
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 18 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 5205 ; free virtual = 12657
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1260 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1084 instances
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 37 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64X1S => RAM64X1S (RAMS64E): 124 instances

18 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 3739.422 ; gain = 765.227 ; free physical = 5205 ; free virtual = 12657
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 5180 ; free virtual = 12632

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11c7ea13c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 5116 ; free virtual = 12571

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 4789 ; free virtual = 12341
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15a240767

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 4789 ; free virtual = 12341

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 45 inverter(s) to 105 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1602b0d4e

Time (s): cpu = 00:01:42 ; elapsed = 00:01:12 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 4969 ; free virtual = 12541
INFO: [Opt 31-389] Phase Retarget created 832 cells and removed 1229 cells
INFO: [Opt 31-1021] In phase Retarget, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: 144501063

Time (s): cpu = 00:01:42 ; elapsed = 00:01:13 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 4969 ; free virtual = 12541
INFO: [Opt 31-389] Phase Constant propagation created 21 cells and removed 122 cells
INFO: [Opt 31-1021] In phase Constant propagation, 110 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b3441593

Time (s): cpu = 00:01:43 ; elapsed = 00:01:14 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 4967 ; free virtual = 12538
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 2 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a344f31f

Time (s): cpu = 00:01:43 ; elapsed = 00:01:14 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 4967 ; free virtual = 12538
INFO: [Opt 31-389] Phase Shift Register Optimization created 8 cells and removed 32 cells

Phase 6 Sweep
Phase 6 Sweep | Checksum: 1ffb61f8f

Time (s): cpu = 00:01:53 ; elapsed = 00:01:24 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 4984 ; free virtual = 12531
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 30428 cells
INFO: [Opt 31-1021] In phase Sweep, 18480 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 7 Constant propagation | Checksum: 1ffb61f8f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:24 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 4986 ; free virtual = 12533
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 110 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Sweep
Phase 8 Sweep | Checksum: 1ffb61f8f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:25 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 4982 ; free virtual = 12534
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 18480 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Remap
Phase 9 Remap | Checksum: 21beff6d5

Time (s): cpu = 00:01:59 ; elapsed = 00:01:30 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 4715 ; free virtual = 12286
INFO: [Opt 31-389] Phase Remap created 466 cells and removed 505 cells
INFO: [Opt 31-1021] In phase Remap, 226 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 10 Post Processing Netlist
Phase 10 Post Processing Netlist | Checksum: 1de72e4ea

Time (s): cpu = 00:01:59 ; elapsed = 00:01:30 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 4718 ; free virtual = 12290
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 116 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             832  |            1229  |                                            159  |
|  Constant propagation         |              21  |             122  |                                            110  |
|  BUFG optimization            |               0  |               2  |                                              0  |
|  Shift Register Optimization  |               8  |              32  |                                              0  |
|  Sweep                        |               0  |           30428  |                                          18480  |
|  Constant propagation         |               0  |               0  |                                            110  |
|  Sweep                        |               0  |               0  |                                          18480  |
|  Remap                        |             466  |             505  |                                            226  |
|  Post Processing Netlist      |               0  |               8  |                                            116  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 4718 ; free virtual = 12290
Ending Logic Optimization Task | Checksum: 11bc818a9

Time (s): cpu = 00:01:59 ; elapsed = 00:01:30 . Memory (MB): peak = 3739.422 ; gain = 0.000 ; free physical = 4718 ; free virtual = 12290

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 120 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 172 newly gated: 16 Total Ports: 240
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: a436da39

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4649 ; free virtual = 12220
Ending Power Optimization Task | Checksum: a436da39

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4419.246 ; gain = 679.824 ; free physical = 4697 ; free virtual = 12268

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 15afc54de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4722 ; free virtual = 12296
Ending Final Cleanup Task | Checksum: 15afc54de

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4721 ; free virtual = 12294

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4721 ; free virtual = 12294
Ending Netlist Obfuscation Task | Checksum: 15afc54de

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4721 ; free virtual = 12294
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:29 ; elapsed = 00:01:46 . Memory (MB): peak = 4419.246 ; gain = 679.824 ; free physical = 4721 ; free virtual = 12294
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4664 ; free virtual = 12238
INFO: [Common 17-1381] The checkpoint '/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4645 ; free virtual = 12236
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4523 ; free virtual = 12120
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: da6bb153

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4523 ; free virtual = 12120
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4523 ; free virtual = 12120

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus gpio_bd are not locked:  'gpio_bd[15]'  'gpio_bd[14]'  'gpio_bd[13]'  'gpio_bd[12]'  'gpio_bd[11]'  'gpio_bd[10]'  'gpio_bd[9]'  'gpio_bd[8]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e34c4441

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4553 ; free virtual = 12150

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 297aaaf79

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4516 ; free virtual = 12113

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 297aaaf79

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4516 ; free virtual = 12113
Phase 1 Placer Initialization | Checksum: 297aaaf79

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4516 ; free virtual = 12113

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20034d4b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4476 ; free virtual = 12072

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2003973bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4476 ; free virtual = 12073

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2003973bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4476 ; free virtual = 12073

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 26 LUTNM shape to break, 1722 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 22, two critical 4, total 26, new lutff created 5
INFO: [Physopt 32-1138] End 1 Pass. Optimized 769 nets or LUTs. Breaked 26 LUTs, combined 743 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4385 ; free virtual = 12007
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell i_system_wrapper/system_i/pow_0/inst/q_P_reg. 36 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 36 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4388 ; free virtual = 12012
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4388 ; free virtual = 12012
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4389 ; free virtual = 12014

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           26  |            743  |                   769  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           36  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            2  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           64  |            743  |                   772  |           0  |          11  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 102dcc010

Time (s): cpu = 00:01:06 ; elapsed = 00:00:24 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4358 ; free virtual = 12008
Phase 2.4 Global Placement Core | Checksum: 1c92bad82

Time (s): cpu = 00:01:08 ; elapsed = 00:00:25 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4355 ; free virtual = 11998
Phase 2 Global Placement | Checksum: 1c92bad82

Time (s): cpu = 00:01:08 ; elapsed = 00:00:25 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4377 ; free virtual = 12020

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a78c5064

Time (s): cpu = 00:01:12 ; elapsed = 00:00:26 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4374 ; free virtual = 12017

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fd1aec00

Time (s): cpu = 00:01:18 ; elapsed = 00:00:28 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4383 ; free virtual = 12013

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c63bb7e0

Time (s): cpu = 00:01:18 ; elapsed = 00:00:28 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4393 ; free virtual = 12023

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13295abee

Time (s): cpu = 00:01:18 ; elapsed = 00:00:28 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4393 ; free virtual = 12023

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19255d47f

Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4402 ; free virtual = 12028

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1dc298059

Time (s): cpu = 00:01:33 ; elapsed = 00:00:38 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4324 ; free virtual = 11967

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 22b64be7c

Time (s): cpu = 00:01:34 ; elapsed = 00:00:39 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4328 ; free virtual = 11968

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 27dc66210

Time (s): cpu = 00:01:34 ; elapsed = 00:00:40 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4328 ; free virtual = 11968

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1815ac14c

Time (s): cpu = 00:01:45 ; elapsed = 00:00:43 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4301 ; free virtual = 11965
Phase 3 Detail Placement | Checksum: 1815ac14c

Time (s): cpu = 00:01:45 ; elapsed = 00:00:43 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4301 ; free virtual = 11964

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1abdc767e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.736 | TNS=-16.919 |
Phase 1 Physical Synthesis Initialization | Checksum: 10623500f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4319 ; free virtual = 11968
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/FFT_Top_0/inst/FFT/fft[3].FFT_block/U0/i_synth/axi_wrapper/ce, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 113a9a187

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4319 ; free virtual = 11967
Phase 4.1.1.1 BUFG Insertion | Checksum: 1abdc767e

Time (s): cpu = 00:02:01 ; elapsed = 00:00:48 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4319 ; free virtual = 11967

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.072. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d2accd03

Time (s): cpu = 00:02:46 ; elapsed = 00:01:25 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4360 ; free virtual = 11999

Time (s): cpu = 00:02:46 ; elapsed = 00:01:25 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4360 ; free virtual = 11999
Phase 4.1 Post Commit Optimization | Checksum: d2accd03

Time (s): cpu = 00:02:46 ; elapsed = 00:01:25 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4360 ; free virtual = 11998
Post Placement Optimization Initialization | Checksum: 2044282ef

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.391 | TNS=-2.475 |
Phase 1 Physical Synthesis Initialization | Checksum: 13f4f4318

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4331 ; free virtual = 11981
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/FFT_Top_0/inst/FFT/fft[3].FFT_block/U0/i_synth/axi_wrapper/ce, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 132e3baef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4333 ; free virtual = 11983
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.072. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8e0cf073

Time (s): cpu = 00:03:48 ; elapsed = 00:02:06 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4306 ; free virtual = 11957

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 8e0cf073

Time (s): cpu = 00:03:49 ; elapsed = 00:02:06 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4307 ; free virtual = 11958
Phase 4.3 Placer Reporting | Checksum: 8e0cf073

Time (s): cpu = 00:03:49 ; elapsed = 00:02:06 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4310 ; free virtual = 11960

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4310 ; free virtual = 11960

Time (s): cpu = 00:03:49 ; elapsed = 00:02:06 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4310 ; free virtual = 11960
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 5e45990a

Time (s): cpu = 00:03:49 ; elapsed = 00:02:06 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4310 ; free virtual = 11960
Ending Placer Task | Checksum: 34bf6bed

Time (s): cpu = 00:03:49 ; elapsed = 00:02:06 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4284 ; free virtual = 11937
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:52 ; elapsed = 00:02:07 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4339 ; free virtual = 11991
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4221 ; free virtual = 11968
INFO: [Common 17-1381] The checkpoint '/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4317 ; free virtual = 12000
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4305 ; free virtual = 11989
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4322 ; free virtual = 12006
Command: phys_opt_design -directive AddRetime
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AddRetime
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 12.93s |  WALL: 3.01s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4266 ; free virtual = 11943

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.072 | TNS=-0.072 |
Phase 1 Physical Synthesis Initialization | Checksum: 1842422c3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4269 ; free virtual = 11942
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.072 | TNS=-0.072 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1842422c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4265 ; free virtual = 11938

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.072 | TNS=-0.072 |
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/muxcy_lo[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/O6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg.  Did not re-place instance i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/DOUT_O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/muxcy_lo[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/O6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg.  Did not re-place instance i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg_reg
INFO: [Physopt 32-702] Processed net i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/yes_output_reg.dout_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.072 | TNS=-0.072 |
Phase 3 Critical Path Optimization | Checksum: 1842422c3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4265 ; free virtual = 11939
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4266 ; free virtual = 11939
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.072 | TNS=-0.072 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4266 ; free virtual = 11939
Ending Physical Synthesis Task | Checksum: 4e526a6d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4266 ; free virtual = 11939
INFO: [Common 17-83] Releasing license: Implementation
163 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4293 ; free virtual = 11967
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4168 ; free virtual = 11942
INFO: [Common 17-1381] The checkpoint '/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4247 ; free virtual = 11957
Command: route_design -directive MoreGlobalIterations
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus gpio_bd[15:0] are not locked:  gpio_bd[15] gpio_bd[14] gpio_bd[13] gpio_bd[12] gpio_bd[11] gpio_bd[10] gpio_bd[9] gpio_bd[8]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'MoreGlobalIterations'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2cc5a858 ConstDB: 0 ShapeSum: 6751208 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 115f84fc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4165 ; free virtual = 11878
Post Restoration Checksum: NetGraph: e1ac111e NumContArr: 344c3ea8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 115f84fc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4177 ; free virtual = 11890

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 115f84fc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4136 ; free virtual = 11848

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 115f84fc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4136 ; free virtual = 11848
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16a78b12f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4131 ; free virtual = 11821
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.085 | TNS=-0.085 | WHS=-0.588 | THS=-1167.135|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 16d9973c9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:18 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4125 ; free virtual = 11825
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.085 | TNS=-0.054 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1e67a996b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:18 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4122 ; free virtual = 11819
Phase 2 Router Initialization | Checksum: 183564042

Time (s): cpu = 00:00:49 ; elapsed = 00:00:18 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4122 ; free virtual = 11819

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0027959 %
  Global Horizontal Routing Utilization  = 0.00295808 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 58591
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 58591
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 183564042

Time (s): cpu = 00:00:49 ; elapsed = 00:00:18 . Memory (MB): peak = 4419.246 ; gain = 0.000 ; free physical = 4116 ; free virtual = 11813
Phase 3 Initial Routing | Checksum: 147166882

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4110 ; free virtual = 11808

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6803
 Number of Nodes with overlaps = 2456
 Number of Nodes with overlaps = 1030
 Number of Nodes with overlaps = 435
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.244 | TNS=-3.123 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18a7202fc

Time (s): cpu = 00:02:22 ; elapsed = 00:01:13 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4086 ; free virtual = 11782

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 256
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.202 | TNS=-2.158 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2b901629f

Time (s): cpu = 00:02:46 ; elapsed = 00:01:22 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4095 ; free virtual = 11794

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.309 | TNS=-1.366 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1e9d72760

Time (s): cpu = 00:02:56 ; elapsed = 00:01:27 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4102 ; free virtual = 11801
Phase 4 Rip-up And Reroute | Checksum: 1e9d72760

Time (s): cpu = 00:02:56 ; elapsed = 00:01:27 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4102 ; free virtual = 11801

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1231ea789

Time (s): cpu = 00:03:00 ; elapsed = 00:01:28 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4102 ; free virtual = 11801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.130 | TNS=-0.681 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 22ab67b87

Time (s): cpu = 00:03:01 ; elapsed = 00:01:28 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4097 ; free virtual = 11796

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22ab67b87

Time (s): cpu = 00:03:01 ; elapsed = 00:01:28 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4097 ; free virtual = 11796
Phase 5 Delay and Skew Optimization | Checksum: 22ab67b87

Time (s): cpu = 00:03:01 ; elapsed = 00:01:29 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4097 ; free virtual = 11796

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23a198417

Time (s): cpu = 00:03:05 ; elapsed = 00:01:30 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4089 ; free virtual = 11796
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.130 | TNS=-0.645 | WHS=-0.207 | THS=-1.293 |

Phase 6.1 Hold Fix Iter | Checksum: 1af5056c8

Time (s): cpu = 00:03:06 ; elapsed = 00:01:30 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4085 ; free virtual = 11788
Phase 6 Post Hold Fix | Checksum: 25f28a52f

Time (s): cpu = 00:03:06 ; elapsed = 00:01:30 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4085 ; free virtual = 11788

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.7888 %
  Global Horizontal Routing Utilization  = 17.4557 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y48 -> INT_L_X18Y48
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X54Y98 -> INT_L_X54Y98
   INT_R_X53Y93 -> INT_R_X53Y93
   INT_R_X39Y57 -> INT_R_X39Y57
West Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y66 -> INT_L_X38Y66

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1effd1fa1

Time (s): cpu = 00:03:06 ; elapsed = 00:01:30 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4085 ; free virtual = 11788

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1effd1fa1

Time (s): cpu = 00:03:06 ; elapsed = 00:01:30 . Memory (MB): peak = 4440.250 ; gain = 21.004 ; free physical = 4084 ; free virtual = 11788

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1934cbfc7

Time (s): cpu = 00:03:08 ; elapsed = 00:01:32 . Memory (MB): peak = 4472.266 ; gain = 53.020 ; free physical = 4083 ; free virtual = 11786

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1d4f9c9c2

Time (s): cpu = 00:03:13 ; elapsed = 00:01:33 . Memory (MB): peak = 4472.266 ; gain = 53.020 ; free physical = 4080 ; free virtual = 11783
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.130 | TNS=-0.645 | WHS=0.041  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d4f9c9c2

Time (s): cpu = 00:03:13 ; elapsed = 00:01:33 . Memory (MB): peak = 4472.266 ; gain = 53.020 ; free physical = 4080 ; free virtual = 11783
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:13 ; elapsed = 00:01:33 . Memory (MB): peak = 4472.266 ; gain = 53.020 ; free physical = 4154 ; free virtual = 11857

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
181 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:26 ; elapsed = 00:01:37 . Memory (MB): peak = 4472.266 ; gain = 53.020 ; free physical = 4154 ; free virtual = 11857
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4472.266 ; gain = 0.000 ; free physical = 4010 ; free virtual = 11825
INFO: [Common 17-1381] The checkpoint '/home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 4472.266 ; gain = 0.000 ; free physical = 4113 ; free virtual = 11845
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 4472.266 ; gain = 0.000 ; free physical = 4059 ; free virtual = 11790
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
193 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 4496.277 ; gain = 24.012 ; free physical = 4007 ; free virtual = 11762
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 17:04:21 2024...
#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jul  8 17:04:29 2024
# Process ID: 362184
# Current directory: /home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1
# Command line: vivado -log system_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace
# Log file: /home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top.vdi
# Journal file: /home/grigory/teset/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
Command: open_checkpoint system_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2527.941 ; gain = 3.969 ; free physical = 5470 ; free virtual = 13219
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2528.051 ; gain = 0.000 ; free physical = 5826 ; free virtual = 13577
INFO: [Netlist 29-17] Analyzing 4094 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3098.965 ; gain = 63.961 ; free physical = 4903 ; free virtual = 12760
Restored from archive | CPU: 1.860000 secs | Memory: 72.403343 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3098.965 ; gain = 63.961 ; free physical = 4903 ; free virtual = 12760
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.965 ; gain = 0.000 ; free physical = 4916 ; free virtual = 12773
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1357 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1268 instances
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 43 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64X1S => RAM64X1S (RAMS64E): 31 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3102.965 ; gain = 579.961 ; free physical = 4916 ; free virtual = 12773
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_1_reg input i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_1_reg input i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Y/s_data_1_reg input i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Y/s_data_1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_ampc/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_ampc/q_P_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_ampc/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_ampc/q_P_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_amps/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_amps/q_P_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_amps/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_amps/q_P_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_ampc/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_ampc/q_P_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_ampc/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_ampc/q_P_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_amps/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_amps/q_P_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_amps/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_amps/q_P_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_ampc/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_ampc/q_P_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_ampc/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_ampc/q_P_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_amps/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_amps/q_P_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_amps/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_amps/q_P_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_ampc/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_ampc/q_P_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_ampc/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_ampc/q_P_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_amps/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_amps/q_P_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_amps/q_P_reg input i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_amps/q_P_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/pow_0/inst/q_P_reg output i_system_wrapper/system_i/pow_0/inst/q_P_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_acc_c/o_stm_dat[15]_i_1_n_0 is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_acc_c/o_stm_dat[15]_i_1/O, cell i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_acc_c/o_stm_dat[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_acc_s/o_stm_dat[15]_i_1_n_0 is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_acc_s/o_stm_dat[15]_i_1/O, cell i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[0].u_acc_s/o_stm_dat[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_acc_c/o_stm_dat[15]_i_1_n_0 is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_acc_c/o_stm_dat[15]_i_1/O, cell i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_acc_c/o_stm_dat[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_acc_s/o_stm_dat[15]_i_1_n_0 is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_acc_s/o_stm_dat[15]_i_1/O, cell i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[1].u_acc_s/o_stm_dat[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_acc_c/o_stm_dat[15]_i_1_n_0 is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_acc_c/o_stm_dat[15]_i_1/O, cell i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_acc_c/o_stm_dat[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_acc_s/o_stm_dat[15]_i_1_n_0 is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_acc_s/o_stm_dat[15]_i_1/O, cell i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[2].u_acc_s/o_stm_dat[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_acc_c/o_stm_dat[15]_i_1_n_0 is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_acc_c/o_stm_dat[15]_i_1/O, cell i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_acc_c/o_stm_dat[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_acc_s/o_stm_dat[15]_i_1_n_0 is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_acc_s/o_stm_dat[15]_i_1/O, cell i_system_wrapper/system_i/signal_gen_top_0/inst/u_gen/genblk1[3].u_acc_s/o_stm_dat[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 37 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 35 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/FFT_Top_0/inst/FFT/fft[3].FFT_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/FFT_Top_0/inst/FFT/fft[3].FFT_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/FFT_Top_0/inst/FFT/fft[3].FFT_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/FFT_Top_0/inst/FFT/fft[3].FFT_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/FFT_Top_0/inst/FFT/fft[3].FFT_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/FFT_Top_0/inst/FFT/fft[3].FFT_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/FFT_Top_0/inst/FFT/fft[3].FFT_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/FFT_Top_0/inst/FFT/fft[3].FFT_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 32 Warnings, 8 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 3761.633 ; gain = 643.793 ; free physical = 4697 ; free virtual = 12591
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 17:05:20 2024...
