V 000041 55 496 1605228741453 da_package
(_unit VHDL(da_package 0 4)
	(_version ve4)
	(_time 1605228741454 2020.11.12 21:52:21)
	(_source(\../src/dafsm.vhd\))
	(_parameters tan)
	(_code a2f2f5f5a1f6a0b5a2adb3f8f0a4f0a4a3a4a5a4a7)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 6(_array -1((_dto i 2 i 0)))))
		(_type(_int ~INTEGER~range~0~to~6~15 0 7(_scalar (_to i 0 i 6))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000045 55 2615          1605228741459 flex
(_unit VHDL(dafsm 0 17(flex 0 24))
	(_version ve4)
	(_time 1605228741460 2020.11.12 21:52:21)
	(_source(\../src/dafsm.vhd\(\../src/dafsm.vhd\ VHDL i)))
	(_parameters tan)
	(_code a2f2f5f5a1f5f0b5a2f6e6f8f7a4a3a4a4a5a1a4f6)
	(_ent
		(_time 1605228741457)
	)
	(_comp
		(.da_package.case3
			(_object
				(_port(_int table_in -2 1 6(_ent (_in))))
				(_port(_int table_out -3 1 7(_ent (_out))))
			)
		)
	)
	(_inst LC_Table0 0 67(_comp .da_package.case3)
		(_port
			((table_in)(table_in))
			((table_out)(table_out))
		)
		(_use(_implicit)
			(_port
				((table_in)(table_in))
				((table_out)(table_out))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int x_in0 0 0 19(_ent(_in))))
		(_port(_int x_in1 0 0 19(_ent(_in))))
		(_port(_int x_in2 0 0 19(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~63~12 0 21(_scalar (_to i 0 i 63))))
		(_port(_int y 1 0 21(_ent(_out))))
		(_type(_int STATE_TYPE 0 25(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int state 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int x0 3 0 27(_arch(_uni))))
		(_sig(_int x1 3 0 27(_arch(_uni))))
		(_sig(_int x2 3 0 27(_arch(_uni))))
		(_sig(_int table_in 3 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 29(_scalar (_to i 0 i 7))))
		(_sig(_int table_out 4 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 37(_scalar (_to i 0 i 63))))
		(_var(_int p 5 0 37(_prcs 3)))
		(_type(_int ~INTEGER~range~0~to~3~13 0 38(_scalar (_to i 0 i 3))))
		(_var(_int count 6 0 38(_prcs 3)))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((table_in(0))(x0(0))))(_trgt(9(0)))(_sens(6(0))))))
			(line__33(_arch 1 0 33(_assignment(_alias((table_in(1))(x1(0))))(_trgt(9(1)))(_sens(7(0))))))
			(line__34(_arch 2 0 34(_assignment(_alias((table_in(2))(x2(0))))(_trgt(9(2)))(_sens(8(0))))))
			(line__36(_arch 3 0 36(_prcs(_trgt(4)(5)(6(1))(6(0))(6)(7(1))(7(0))(7)(8(1))(8(0))(8))(_sens(0))(_read(1)(2)(3)(5)(6(2))(6(1))(7(2))(7(1))(8(2))(8(1))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extda.da_package.~STD_LOGIC_VECTOR{2~downto~0}~15(1 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type(_ext ~extda.da_package.~INTEGER~range~0~to~6~15(1 ~INTEGER~range~0~to~6~15)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (6(0))(7(0))(8(0))
	)
	(_use(ieee(std_logic_1164))(.(da_package))(std(standard))(ieee(std_logic_arith)))
	(_model . flex 4 -1)
)
I 000044 55 728           1605228741494 LCs
(_unit VHDL(case3 0 5(lcs 0 10))
	(_version ve4)
	(_time 1605228741495 2020.11.12 21:52:21)
	(_source(\../src/case3.vhd\))
	(_parameters tan)
	(_code d1818183d18786c7d587c28b83d7d0d6d2d7d4d2d2)
	(_ent
		(_time 1605228741492)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int table_in 0 0 6(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~6~12 0 7(_scalar (_to i 0 i 6))))
		(_port(_int table_out 1 0 7(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . LCs 1 -1)
)
I 000045 55 2543          1605228741511 flex
(_unit VHDL(dafsm 0 17(flex 0 24))
	(_version ve4)
	(_time 1605228741512 2020.11.12 21:52:21)
	(_source(\../src/dafsm.vhd\(\../src/dafsm.vhd\ VHDL i)))
	(_parameters tan)
	(_code e0b0b7b3e1b7b2f7e0b4a4bab5e6e1e6e6e7e3e6b4)
	(_ent
		(_time 1605228741456)
	)
	(_comp
		(.da_package.case3
			(_object
				(_port(_int table_in -2 1 6(_ent (_in))))
				(_port(_int table_out -3 1 7(_ent (_out))))
			)
		)
	)
	(_inst LC_Table0 0 67(_comp .da_package.case3)
		(_port
			((table_in)(table_in))
			((table_out)(table_out))
		)
		(_use(_ent . case3)
		)
	)
	(_object
		(_port(_int clk -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int x_in0 0 0 19(_ent(_in))))
		(_port(_int x_in1 0 0 19(_ent(_in))))
		(_port(_int x_in2 0 0 19(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~63~12 0 21(_scalar (_to i 0 i 63))))
		(_port(_int y 1 0 21(_ent(_out))))
		(_type(_int STATE_TYPE 0 25(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int state 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int x0 3 0 27(_arch(_uni))))
		(_sig(_int x1 3 0 27(_arch(_uni))))
		(_sig(_int x2 3 0 27(_arch(_uni))))
		(_sig(_int table_in 3 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 29(_scalar (_to i 0 i 7))))
		(_sig(_int table_out 4 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 37(_scalar (_to i 0 i 63))))
		(_var(_int p 5 0 37(_prcs 3)))
		(_type(_int ~INTEGER~range~0~to~3~13 0 38(_scalar (_to i 0 i 3))))
		(_var(_int count 6 0 38(_prcs 3)))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((table_in(0))(x0(0))))(_trgt(9(0)))(_sens(6(0))))))
			(line__33(_arch 1 0 33(_assignment(_alias((table_in(1))(x1(0))))(_trgt(9(1)))(_sens(7(0))))))
			(line__34(_arch 2 0 34(_assignment(_alias((table_in(2))(x2(0))))(_trgt(9(2)))(_sens(8(0))))))
			(line__36(_arch 3 0 36(_prcs(_trgt(4)(5)(6(1))(6(0))(6)(7(1))(7(0))(7)(8(1))(8(0))(8))(_sens(0))(_read(1)(2)(3)(5)(6(2))(6(1))(7(2))(7(1))(8(2))(8(1))(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extda.da_package.~STD_LOGIC_VECTOR{2~downto~0}~15(1 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type(_ext ~extda.da_package.~INTEGER~range~0~to~6~15(1 ~INTEGER~range~0~to~6~15)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (6(0))(7(0))(8(0))
	)
	(_use(ieee(std_logic_1164))(.(da_package))(std(standard))(ieee(std_logic_arith)))
	(_model . flex 4 -1)
)
V 000045 55 2543          1605228765673 flex
(_unit VHDL(dafsm 0 17(flex 0 24))
	(_version ve4)
	(_time 1605228765674 2020.11.12 21:52:45)
	(_source(\../src/dafsm.vhd\(\../src/dafsm.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3d3e6b38686a6f2a3d697967683b3c3b3b3a3e3b69)
	(_ent
		(_time 1605228741456)
	)
	(_comp
		(.da_package.case3
			(_object
				(_port(_int table_in -2 1 6(_ent (_in))))
				(_port(_int table_out -3 1 7(_ent (_out))))
			)
		)
	)
	(_inst LC_Table0 0 67(_comp .da_package.case3)
		(_port
			((table_in)(table_in))
			((table_out)(table_out))
		)
		(_use(_ent . case3)
		)
	)
	(_object
		(_port(_int clk -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20(_array -1((_dto i 2 i 0)))))
		(_port(_int x_in0 0 0 19(_ent(_in))))
		(_port(_int x_in1 0 0 19(_ent(_in))))
		(_port(_int x_in2 0 0 19(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~63~12 0 21(_scalar (_to i 0 i 63))))
		(_port(_int y 1 0 21(_ent(_out))))
		(_type(_int STATE_TYPE 0 25(_enum1 s0 s1 (_to i 0 i 1))))
		(_sig(_int state 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int x0 3 0 27(_arch(_uni))))
		(_sig(_int x1 3 0 27(_arch(_uni))))
		(_sig(_int x2 3 0 27(_arch(_uni))))
		(_sig(_int table_in 3 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 29(_scalar (_to i 0 i 7))))
		(_sig(_int table_out 4 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 37(_scalar (_to i 0 i 63))))
		(_var(_int p 5 0 37(_prcs 3)))
		(_type(_int ~INTEGER~range~0~to~3~13 0 38(_scalar (_to i 0 i 3))))
		(_var(_int count 6 0 38(_prcs 3)))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((table_in(0))(x0(0))))(_trgt(9(0)))(_sens(6(0))))))
			(line__33(_arch 1 0 33(_assignment(_alias((table_in(1))(x1(0))))(_trgt(9(1)))(_sens(7(0))))))
			(line__34(_arch 2 0 34(_assignment(_alias((table_in(2))(x2(0))))(_trgt(9(2)))(_sens(8(0))))))
			(line__36(_arch 3 0 36(_prcs(_trgt(5)(6(1))(6(0))(6)(7(1))(7(0))(7)(8(1))(8(0))(8)(4))(_sens(0))(_read(5)(6(2))(6(1))(7(2))(7(1))(8(2))(8(1))(10)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extda.da_package.~STD_LOGIC_VECTOR{2~downto~0}~15(1 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_type(_ext ~extda.da_package.~INTEGER~range~0~to~6~15(1 ~INTEGER~range~0~to~6~15)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (6(0))(7(0))(8(0))
	)
	(_use(ieee(std_logic_1164))(.(da_package))(std(standard))(ieee(std_logic_arith)))
	(_model . flex 4 -1)
)
V 000048 55 1222          1605228765686 prueba1
(_unit VHDL(dafsm_tb 0 5(prueba1 0 8))
	(_version ve4)
	(_time 1605228765687 2020.11.12 21:52:45)
	(_source(\../src/dafsm_tb.vhd\))
	(_parameters tan)
	(_code 4c4f1a4e1e1b1e5b4e4308154b4b484a4e4a484a4d)
	(_ent
		(_time 1605228741488)
	)
	(_inst da_1 0 25(_ent . dafsm flex)
		(_port
			((clk)(clk))
			((x_in0)(x0))
			((x_in1)(x1))
			((x_in2)(x2))
			((y)(result))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 13(_scalar (_to i 0 i 63))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int x0 2 0 16(_arch(_uni(_string \"001"\)))))
		(_sig(_int x1 2 0 17(_arch(_uni(_string \"011"\)))))
		(_sig(_int x2 2 0 18(_arch(_uni(_string \"111"\)))))
		(_type(_int ~INTEGER~range~0~to~63~133 0 19(_scalar (_to i 0 i 63))))
		(_sig(_int result 3 0 19(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(4))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . prueba1 1 -1)
)
V 000044 55 728           1605228765693 LCs
(_unit VHDL(case3 0 5(lcs 0 10))
	(_version ve4)
	(_time 1605228765694 2020.11.12 21:52:45)
	(_source(\../src/case3.vhd\))
	(_parameters tan)
	(_code 4c4f1d4e1e1a1b5a481a5f161e4a4d4b4f4a494f4f)
	(_ent
		(_time 1605228741491)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int table_in 0 0 6(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~6~12 0 7(_scalar (_to i 0 i 6))))
		(_port(_int table_out 1 0 7(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . LCs 1 -1)
)
