

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_1_x1'
================================================================
* Date:           Fri Sep 16 02:42:14 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262177|   262177|  0.874 ms|  0.874 ms|  262177|  262177|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L2_out_1_x1_loop_1         |   262176|   262176|     16386|          -|          -|    16|        no|
        | + C_drain_IO_L2_out_1_x1_loop_2        |    16384|    16384|      1024|          -|          -|    16|        no|
        |  ++ C_drain_IO_L2_out_1_x1_loop_3      |     1022|     1022|       146|          -|          -|     7|        no|
        |   +++ C_drain_IO_L2_out_1_x1_loop_4    |      144|      144|        18|          -|          -|     8|        no|
        |    ++++ C_drain_IO_L2_out_1_x1_loop_5  |       16|       16|         2|          -|          -|     8|        no|
        |   +++ C_drain_IO_L2_out_1_x1_loop_6    |      144|      144|        18|          -|          -|     8|        no|
        |    ++++ C_drain_IO_L2_out_1_x1_loop_7  |       16|       16|         2|          -|          -|     8|        no|
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      164|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      167|     -|
|Register             |        -|      -|       67|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       67|      331|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln691_971_fu_173_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_972_fu_221_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_973_fu_209_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_974_fu_239_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_975_fu_197_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_976_fu_227_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_fu_161_p2       |         +|   0|  0|  12|           5|           1|
    |icmp_ln870_fu_191_p2      |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln890_715_fu_179_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_716_fu_185_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_717_fu_215_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_718_fu_203_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_719_fu_245_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_720_fu_233_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_167_p2      |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state7           |        or|   0|  0|   2|           1|           1|
    |ap_block_state9           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 164|          67|          48|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  54|         10|    1|         10|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_83                                     |   9|          2|    5|         10|
    |c1_V_reg_94                                     |   9|          2|    5|         10|
    |c3_V_reg_105                                    |   9|          2|    4|          8|
    |c4_V_11_reg_117                                 |   9|          2|    4|          8|
    |c4_V_reg_128                                    |   9|          2|    4|          8|
    |c5_V_11_reg_139                                 |   9|          2|    4|          8|
    |c5_V_reg_150                                    |   9|          2|    4|          8|
    |fifo_C_drain_C_drain_IO_L1_out_1_0_x1236_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_1_x1293_blk_n    |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_1_x1293_din      |  14|          3|  128|        384|
    |fifo_C_drain_C_drain_IO_L2_out_2_x1294_blk_n    |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 167|         35|  163|        462|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |add_ln691_971_reg_259  |  5|   0|    5|          0|
    |add_ln691_973_reg_282  |  4|   0|    4|          0|
    |add_ln691_974_reg_303  |  4|   0|    4|          0|
    |add_ln691_975_reg_274  |  4|   0|    4|          0|
    |add_ln691_976_reg_295  |  4|   0|    4|          0|
    |add_ln691_reg_251      |  5|   0|    5|          0|
    |ap_CS_fsm              |  9|   0|    9|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |c0_V_reg_83            |  5|   0|    5|          0|
    |c1_V_reg_94            |  5|   0|    5|          0|
    |c3_V_reg_105           |  4|   0|    4|          0|
    |c4_V_11_reg_117        |  4|   0|    4|          0|
    |c4_V_reg_128           |  4|   0|    4|          0|
    |c5_V_11_reg_139        |  4|   0|    4|          0|
    |c5_V_reg_150           |  4|   0|    4|          0|
    |icmp_ln870_reg_270     |  1|   0|    1|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 67|   0|   67|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|fifo_C_drain_C_drain_IO_L2_out_2_x1294_dout       |   in|  128|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_2_x1294|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_2_x1294_empty_n    |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_2_x1294|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_2_x1294_read       |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_2_x1294|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x1293_din        |  out|  128|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x1293|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x1293_full_n     |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x1293|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x1293_write      |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x1293|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_x1236_dout     |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0_x1236|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_x1236_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0_x1236|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_x1236_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0_x1236|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 8 4 
6 --> 7 5 
7 --> 6 
8 --> 9 5 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x1294, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x1293, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1236, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x1294, void @empty_161, i32 0, i32 0, void @empty_2404, i32 0, i32 0, void @empty_2404, void @empty_2404, void @empty_2404, i32 0, i32 0, i32 0, i32 0, void @empty_2404, void @empty_2404"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x1293, void @empty_161, i32 0, i32 0, void @empty_2404, i32 0, i32 0, void @empty_2404, void @empty_2404, void @empty_2404, i32 0, i32 0, i32 0, i32 0, void @empty_2404, void @empty_2404"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1236, void @empty_161, i32 0, i32 0, void @empty_2404, i32 0, i32 0, void @empty_2404, void @empty_2404, void @empty_2404, i32 0, i32 0, i32 0, i32 0, void @empty_2404, void @empty_2404"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%br_ln37467 = br void" [./dut.cpp:37467]   --->   Operation 16 'br' 'br_ln37467' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c0_V = phi i5 %add_ln691, void, i5 0, void"   --->   Operation 17 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %c0_V, i5 1"   --->   Operation 18 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %c0_V, i5 16"   --->   Operation 19 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln37467 = br i1 %icmp_ln890, void %.split13, void" [./dut.cpp:37467]   --->   Operation 21 'br' 'br_ln37467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln37467 = specloopname void @_ssdm_op_SpecLoopName, void @empty_110" [./dut.cpp:37467]   --->   Operation 22 'specloopname' 'specloopname_ln37467' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln37468 = br void" [./dut.cpp:37468]   --->   Operation 23 'br' 'br_ln37468' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln37505 = ret" [./dut.cpp:37505]   --->   Operation 24 'ret' 'ret_ln37505' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%c1_V = phi i5 %add_ln691_971, void, i5 0, void %.split13"   --->   Operation 25 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln691_971 = add i5 %c1_V, i5 1"   --->   Operation 26 'add' 'add_ln691_971' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.63ns)   --->   "%icmp_ln890_715 = icmp_eq  i5 %c1_V, i5 16"   --->   Operation 27 'icmp' 'icmp_ln890_715' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln37468 = br i1 %icmp_ln890_715, void %.split11, void" [./dut.cpp:37468]   --->   Operation 29 'br' 'br_ln37468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln37468 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [./dut.cpp:37468]   --->   Operation 30 'specloopname' 'specloopname_ln37468' <Predicate = (!icmp_ln890_715)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln37471 = br void" [./dut.cpp:37471]   --->   Operation 31 'br' 'br_ln37471' <Predicate = (!icmp_ln890_715)> <Delay = 0.38>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (icmp_ln890_715)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.77>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%c3_V = phi i4 1, void %.split11, i4 %add_ln691_972, void %.loopexit"   --->   Operation 33 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.65ns)   --->   "%icmp_ln890_716 = icmp_eq  i4 %c3_V, i4 8"   --->   Operation 34 'icmp' 'icmp_ln890_716' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln37471 = br i1 %icmp_ln890_716, void %.split9, void" [./dut.cpp:37471]   --->   Operation 36 'br' 'br_ln37471' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53"   --->   Operation 37 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_716)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %c3_V, i4 1"   --->   Operation 38 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_716)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln37474 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader1.preheader" [./dut.cpp:37474]   --->   Operation 39 'br' 'br_ln37474' <Predicate = (!icmp_ln890_716)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 40 'br' 'br_ln890' <Predicate = (!icmp_ln890_716 & !icmp_ln870)> <Delay = 0.38>
ST_4 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 41 'br' 'br_ln890' <Predicate = (!icmp_ln890_716 & icmp_ln870)> <Delay = 0.38>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = (icmp_ln890_716)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%c4_V_11 = phi i4 %add_ln691_975, void, i4 0, void %.preheader.preheader"   --->   Operation 43 'phi' 'c4_V_11' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln691_975 = add i4 %c4_V_11, i4 1"   --->   Operation 44 'add' 'add_ln691_975' <Predicate = (!icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.65ns)   --->   "%icmp_ln890_718 = icmp_eq  i4 %c4_V_11, i4 8"   --->   Operation 45 'icmp' 'icmp_ln890_718' <Predicate = (!icmp_ln870)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln37489 = br i1 %icmp_ln890_718, void %.split3, void %.loopexit.loopexit" [./dut.cpp:37489]   --->   Operation 47 'br' 'br_ln37489' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln37489 = specloopname void @_ssdm_op_SpecLoopName, void @empty_56" [./dut.cpp:37489]   --->   Operation 48 'specloopname' 'specloopname_ln37489' <Predicate = (!icmp_ln870 & !icmp_ln890_718)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln37491 = br void" [./dut.cpp:37491]   --->   Operation 49 'br' 'br_ln37491' <Predicate = (!icmp_ln870 & !icmp_ln890_718)> <Delay = 0.38>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln870 & icmp_ln890_718)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_973, void, i4 0, void %.preheader1.preheader"   --->   Operation 51 'phi' 'c4_V' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln691_973 = add i4 %c4_V, i4 1"   --->   Operation 52 'add' 'add_ln691_973' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.65ns)   --->   "%icmp_ln890_717 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 53 'icmp' 'icmp_ln890_717' <Predicate = (icmp_ln870)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln37475 = br i1 %icmp_ln890_717, void %.split7, void %.loopexit.loopexit6" [./dut.cpp:37475]   --->   Operation 55 'br' 'br_ln37475' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln37475 = specloopname void @_ssdm_op_SpecLoopName, void @empty_54" [./dut.cpp:37475]   --->   Operation 56 'specloopname' 'specloopname_ln37475' <Predicate = (icmp_ln870 & !icmp_ln890_717)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln37477 = br void" [./dut.cpp:37477]   --->   Operation 57 'br' 'br_ln37477' <Predicate = (icmp_ln870 & !icmp_ln890_717)> <Delay = 0.38>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 58 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_717)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln691_972 = add i4 %c3_V, i4 1"   --->   Operation 59 'add' 'add_ln691_972' <Predicate = (icmp_ln870 & icmp_ln890_717) | (!icmp_ln870 & icmp_ln890_718)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_717) | (!icmp_ln870 & icmp_ln890_718)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%c5_V_11 = phi i4 %add_ln691_976, void %.split, i4 0, void %.split3"   --->   Operation 61 'phi' 'c5_V_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln691_976 = add i4 %c5_V_11, i4 1"   --->   Operation 62 'add' 'add_ln691_976' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.65ns)   --->   "%icmp_ln890_720 = icmp_eq  i4 %c5_V_11, i4 8"   --->   Operation 63 'icmp' 'icmp_ln890_720' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln37491 = br i1 %icmp_ln890_720, void %.split, void" [./dut.cpp:37491]   --->   Operation 65 'br' 'br_ln37491' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 66 'br' 'br_ln0' <Predicate = (icmp_ln890_720)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln37491 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [./dut.cpp:37491]   --->   Operation 67 'specloopname' 'specloopname_ln37491' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.21ns)   --->   "%tmp_143 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x1294" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'read' 'tmp_143' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 69 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x1293, i128 %tmp_143" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.70>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%c5_V = phi i4 %add_ln691_974, void %.split5, i4 0, void %.split7"   --->   Operation 71 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.70ns)   --->   "%add_ln691_974 = add i4 %c5_V, i4 1"   --->   Operation 72 'add' 'add_ln691_974' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.65ns)   --->   "%icmp_ln890_719 = icmp_eq  i4 %c5_V, i4 8"   --->   Operation 73 'icmp' 'icmp_ln890_719' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln37477 = br i1 %icmp_ln890_719, void %.split5, void" [./dut.cpp:37477]   --->   Operation 75 'br' 'br_ln37477' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 76 'br' 'br_ln0' <Predicate = (icmp_ln890_719)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.43>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln37477 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55" [./dut.cpp:37477]   --->   Operation 77 'specloopname' 'specloopname_ln37477' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (1.21ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1236" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 79 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x1293, i128 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_2_x1294]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_1_x1293]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_0_x1236]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 0000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
br_ln37467            (br               ) [ 0111111111]
c0_V                  (phi              ) [ 0010000000]
add_ln691             (add              ) [ 0111111111]
icmp_ln890            (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln37467            (br               ) [ 0000000000]
specloopname_ln37467  (specloopname     ) [ 0000000000]
br_ln37468            (br               ) [ 0011111111]
ret_ln37505           (ret              ) [ 0000000000]
c1_V                  (phi              ) [ 0001000000]
add_ln691_971         (add              ) [ 0011111111]
icmp_ln890_715        (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln37468            (br               ) [ 0000000000]
specloopname_ln37468  (specloopname     ) [ 0000000000]
br_ln37471            (br               ) [ 0011111111]
br_ln0                (br               ) [ 0111111111]
c3_V                  (phi              ) [ 0000111111]
icmp_ln890_716        (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln37471            (br               ) [ 0000000000]
specloopname_ln1616   (specloopname     ) [ 0000000000]
icmp_ln870            (icmp             ) [ 0011111111]
br_ln37474            (br               ) [ 0000000000]
br_ln890              (br               ) [ 0011111111]
br_ln890              (br               ) [ 0011111111]
br_ln0                (br               ) [ 0011111111]
c4_V_11               (phi              ) [ 0000010000]
add_ln691_975         (add              ) [ 0011111111]
icmp_ln890_718        (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln37489            (br               ) [ 0000000000]
specloopname_ln37489  (specloopname     ) [ 0000000000]
br_ln37491            (br               ) [ 0011111111]
br_ln0                (br               ) [ 0000000000]
c4_V                  (phi              ) [ 0000010000]
add_ln691_973         (add              ) [ 0011111111]
icmp_ln890_717        (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln37475            (br               ) [ 0000000000]
specloopname_ln37475  (specloopname     ) [ 0000000000]
br_ln37477            (br               ) [ 0011111111]
br_ln0                (br               ) [ 0000000000]
add_ln691_972         (add              ) [ 0011111111]
br_ln0                (br               ) [ 0011111111]
c5_V_11               (phi              ) [ 0000001000]
add_ln691_976         (add              ) [ 0011111111]
icmp_ln890_720        (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln37491            (br               ) [ 0000000000]
br_ln0                (br               ) [ 0011111111]
specloopname_ln37491  (specloopname     ) [ 0000000000]
tmp_143               (read             ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
br_ln0                (br               ) [ 0011111111]
c5_V                  (phi              ) [ 0000000010]
add_ln691_974         (add              ) [ 0011111111]
icmp_ln890_719        (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln37477            (br               ) [ 0000000000]
br_ln0                (br               ) [ 0011111111]
specloopname_ln37477  (specloopname     ) [ 0000000000]
tmp                   (read             ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
br_ln0                (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_2_x1294">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_2_x1294"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_1_x1293">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1_x1293"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_0_x1236">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_0_x1236"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_161"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2404"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_110"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_143_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="128" slack="0"/>
<pin id="64" dir="0" index="1" bw="128" slack="0"/>
<pin id="65" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_143/7 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="128" slack="0"/>
<pin id="71" dir="0" index="2" bw="128" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 write_ln174/9 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="83" class="1005" name="c0_V_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="1"/>
<pin id="85" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="c0_V_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="0"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="1" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="c1_V_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="1"/>
<pin id="96" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="c1_V_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="1" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="c3_V_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="1"/>
<pin id="107" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="c3_V_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="4" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/4 "/>
</bind>
</comp>

<comp id="117" class="1005" name="c4_V_11_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="1"/>
<pin id="119" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V_11 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="c4_V_11_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V_11/5 "/>
</bind>
</comp>

<comp id="128" class="1005" name="c4_V_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="1"/>
<pin id="130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="c4_V_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/5 "/>
</bind>
</comp>

<comp id="139" class="1005" name="c5_V_11_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="1"/>
<pin id="141" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_11 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="c5_V_11_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_11/6 "/>
</bind>
</comp>

<comp id="150" class="1005" name="c5_V_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="c5_V_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln691_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln890_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln691_971_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_971/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln890_715_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_715/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln890_716_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_716/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln870_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln691_975_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_975/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln890_718_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_718/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln691_973_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_973/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln890_717_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_717/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln691_972_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_972/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln691_976_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_976/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln890_720_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_720/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln691_974_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_974/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln890_719_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_719/8 "/>
</bind>
</comp>

<comp id="251" class="1005" name="add_ln691_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="259" class="1005" name="add_ln691_971_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_971 "/>
</bind>
</comp>

<comp id="270" class="1005" name="icmp_ln870_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="274" class="1005" name="add_ln691_975_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_975 "/>
</bind>
</comp>

<comp id="282" class="1005" name="add_ln691_973_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_973 "/>
</bind>
</comp>

<comp id="290" class="1005" name="add_ln691_972_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="1"/>
<pin id="292" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_972 "/>
</bind>
</comp>

<comp id="295" class="1005" name="add_ln691_976_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_976 "/>
</bind>
</comp>

<comp id="303" class="1005" name="add_ln691_974_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_974 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="56" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="58" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="62" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="56" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="76" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="109" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="87" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="87" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="98" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="98" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="109" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="109" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="121" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="121" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="132" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="132" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="105" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="143" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="143" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="154" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="154" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="161" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="262"><net_src comp="173" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="273"><net_src comp="191" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="197" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="285"><net_src comp="209" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="293"><net_src comp="221" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="298"><net_src comp="227" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="306"><net_src comp="239" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L2_out_1_x1293 | {7 9 }
 - Input state : 
	Port: C_drain_IO_L2_out_1_x1 : fifo_C_drain_C_drain_IO_L2_out_2_x1294 | {7 }
	Port: C_drain_IO_L2_out_1_x1 : fifo_C_drain_C_drain_IO_L1_out_1_0_x1236 | {9 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln37467 : 2
	State 3
		add_ln691_971 : 1
		icmp_ln890_715 : 1
		br_ln37468 : 2
	State 4
		icmp_ln890_716 : 1
		br_ln37471 : 2
		icmp_ln870 : 1
		br_ln37474 : 2
	State 5
		add_ln691_975 : 1
		icmp_ln890_718 : 1
		br_ln37489 : 2
		add_ln691_973 : 1
		icmp_ln890_717 : 1
		br_ln37475 : 2
	State 6
		add_ln691_976 : 1
		icmp_ln890_720 : 1
		br_ln37491 : 2
	State 7
	State 8
		add_ln691_974 : 1
		icmp_ln890_719 : 1
		br_ln37477 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln691_fu_161   |    0    |    12   |
|          |  add_ln691_971_fu_173 |    0    |    12   |
|          |  add_ln691_975_fu_197 |    0    |    12   |
|    add   |  add_ln691_973_fu_209 |    0    |    12   |
|          |  add_ln691_972_fu_221 |    0    |    12   |
|          |  add_ln691_976_fu_227 |    0    |    12   |
|          |  add_ln691_974_fu_239 |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_167   |    0    |    9    |
|          | icmp_ln890_715_fu_179 |    0    |    9    |
|          | icmp_ln890_716_fu_185 |    0    |    9    |
|   icmp   |   icmp_ln870_fu_191   |    0    |    9    |
|          | icmp_ln890_718_fu_203 |    0    |    9    |
|          | icmp_ln890_717_fu_215 |    0    |    9    |
|          | icmp_ln890_720_fu_233 |    0    |    9    |
|          | icmp_ln890_719_fu_245 |    0    |    9    |
|----------|-----------------------|---------|---------|
|   read   |   tmp_143_read_fu_62  |    0    |    0    |
|          |     tmp_read_fu_76    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_68    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   156   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|add_ln691_971_reg_259|    5   |
|add_ln691_972_reg_290|    4   |
|add_ln691_973_reg_282|    4   |
|add_ln691_974_reg_303|    4   |
|add_ln691_975_reg_274|    4   |
|add_ln691_976_reg_295|    4   |
|  add_ln691_reg_251  |    5   |
|     c0_V_reg_83     |    5   |
|     c1_V_reg_94     |    5   |
|     c3_V_reg_105    |    4   |
|   c4_V_11_reg_117   |    4   |
|     c4_V_reg_128    |    4   |
|   c5_V_11_reg_139   |    4   |
|     c5_V_reg_150    |    4   |
|  icmp_ln870_reg_270 |    1   |
+---------------------+--------+
|        Total        |   61   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p2  |   2  |  128 |   256  ||    9    |
|   c3_V_reg_105  |  p0  |   2  |   4  |    8   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   264  ||  0.774  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   156  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   61   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   61   |   174  |
+-----------+--------+--------+--------+
