`/src/target/riscv`
=================

[RISC-V](https://riscv.org) is an open source hardware [ISA](https://en.wikipedia.org/wiki/Instruction_set_architecture) (Instruction Set Architecture) type [RISC](https://en.wikipedia.org/wiki/Reduced_instruction_set_computer) (Reduce Instruction Set Computer).

This ISA is not much used to date but has potential to exploit.

The problem is that, there is a lot of lacks in tools used for RISC-V developpement.

Advanced in this world is so complicated and there are few information and precedent on the subject.

By the way, we will try for the best.

| Implementation    | Sub-Reference                              |
|-------------------|--------------------------------------------|
| riscv64 generic   | [rv64 generic](riscv64/generic/README.md)  |
| riscv64 sifive    | [rv64 sifive](riscv64/sifive/README.md)    |