$date
	Sat Oct 22 21:41:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#870710
b1 &
b1 %
1$
b1 !
1"
#870711
0"
#870714
1#
#870718
b0 &
0#
b0 %
0$
#1863122
b10011 &
b10011 %
1$
b10011 !
1"
#1863123
0"
#1863126
b111010 &
b111010 %
#1863130
b11101 &
b11101 %
#1863134
b1011000 &
b1011000 %
#1863138
b101100 &
b101100 %
#1863142
b10110 &
b10110 %
#1863146
b1011 &
b1011 %
#1863150
b100010 &
b100010 %
#1863154
b10001 &
b10001 %
#1863158
b110100 &
b110100 %
#1863162
b11010 &
b11010 %
#1863166
b1101 &
b1101 %
#1863170
b101000 &
b101000 %
#1863174
b10100 &
b10100 %
#1863178
b1010 &
b1010 %
#1863182
b101 &
b101 %
#1863186
b10000 &
b10000 %
#1863190
b1000 &
b1000 %
#1863194
b100 &
b100 %
#1863198
b10 &
b10 %
#1863202
b1 &
b1 %
1#
#1863206
b0 &
0#
b0 %
0$
#2850574
b101 &
b101 %
1$
b101 !
1"
#2850575
0"
#2850578
b10000 &
b10000 %
#2850582
b1000 &
b1000 %
#2850586
b100 &
b100 %
#2850590
b10 &
b10 %
#2850594
b1 &
b1 %
1#
#2850598
b0 &
0#
b0 %
0$
#4500012
