TimeQuest Timing Analyzer report for AP9
Wed Mar 15 17:01:32 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Mhz'
 13. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg25Mhz'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 16. Slow 1200mV 85C Model Setup: 'PS2_CLK'
 17. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Khz'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'PS2_CLK'
 20. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Khz'
 21. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg25Mhz'
 22. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Mhz'
 23. Slow 1200mV 85C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 24. Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 25. Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 26. Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 27. Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'PS2_CLK'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Slow 1200mV 85C Model Metastability Report
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'
 48. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'
 49. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 50. Slow 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 51. Slow 1200mV 0C Model Setup: 'PS2_CLK'
 52. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'
 53. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 54. Slow 1200mV 0C Model Hold: 'PS2_CLK'
 55. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'
 56. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'
 57. Slow 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 58. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'
 59. Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 60. Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 61. Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 62. Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Slow 1200mV 0C Model Metastability Report
 76. Fast 1200mV 0C Model Setup Summary
 77. Fast 1200mV 0C Model Hold Summary
 78. Fast 1200mV 0C Model Recovery Summary
 79. Fast 1200mV 0C Model Removal Summary
 80. Fast 1200mV 0C Model Minimum Pulse Width Summary
 81. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'
 82. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'
 83. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 84. Fast 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 85. Fast 1200mV 0C Model Setup: 'PS2_CLK'
 86. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'
 87. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 88. Fast 1200mV 0C Model Hold: 'PS2_CLK'
 89. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'
 90. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'
 91. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'
 92. Fast 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 93. Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 94. Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 95. Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 96. Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
105. Setup Times
106. Hold Times
107. Clock to Output Times
108. Minimum Clock to Output Times
109. Fast 1200mV 0C Model Metastability Report
110. Multicorner Timing Analysis Summary
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Board Trace Model Assignments
116. Input Transition Times
117. Signal Integrity Metrics (Slow 1200mv 0c Model)
118. Signal Integrity Metrics (Slow 1200mv 85c Model)
119. Signal Integrity Metrics (Fast 1200mv 0c Model)
120. Setup Transfers
121. Hold Transfers
122. Recovery Transfers
123. Removal Transfers
124. Report TCCS
125. Report RSKM
126. Unconstrained Paths
127. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; AP9                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; CLOCK_50                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                               ;
; clock_divider:U5|reg1Khz               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg1Khz }               ;
; clock_divider:U5|reg1Mhz               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg1Mhz }               ;
; clock_divider:U5|reg25Mhz              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg25Mhz }              ;
; PS2_CLK                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PS2_CLK }                                ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|dec_keyboard:U2|f3 }     ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|keyboard:U1|ready_set }  ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|keyboard:U1|scan_ready } ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 22.2 MHz   ; 22.2 MHz        ; clock_divider:U5|reg1Mhz           ;                                                               ;
; 108.67 MHz ; 108.67 MHz      ; CLOCK_50                           ;                                                               ;
; 172.95 MHz ; 172.95 MHz      ; clock_divider:U5|reg25Mhz          ;                                                               ;
; 344.23 MHz ; 250.0 MHz       ; PS2_CLK                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 646.41 MHz ; 437.64 MHz      ; clock_divider:U5|reg1Khz           ; limit due to minimum period restriction (tmin)                ;
; 687.29 MHz ; 437.64 MHz      ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_divider:U5|reg1Mhz           ; -44.053 ; -3592.648     ;
; clock_divider:U5|reg25Mhz          ; -19.198 ; -974.227      ;
; CLOCK_50                           ; -9.105  ; -3966.780     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -3.966  ; -30.183       ;
; PS2_CLK                            ; -1.905  ; -35.835       ;
; clock_divider:U5|reg1Khz           ; -0.547  ; -0.590        ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.895 ; -12.969       ;
; PS2_CLK                            ; -0.127 ; -0.127        ;
; clock_divider:U5|reg1Khz           ; 0.045  ; 0.000         ;
; clock_divider:U5|reg25Mhz          ; 0.389  ; 0.000         ;
; clock_divider:U5|reg1Mhz           ; 0.403  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.403  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -4.227 ; -4.227        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.224  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                           ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -0.052 ; -0.052        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 4.689  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary               ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -2146.903     ;
; PS2_CLK                                ; -3.000 ; -32.555       ;
; clock_divider:U5|reg1Mhz               ; -1.285 ; -531.990      ;
; clock_divider:U5|reg25Mhz              ; -1.285 ; -196.605      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.285 ; -12.850       ;
; clock_divider:U5|reg1Khz               ; -1.285 ; -3.855        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.285 ; -1.285        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.285 ; -1.285        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                 ;
+---------+----------------------------------------------+---------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                                    ; To Node                         ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------+---------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -44.053 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.318      ; 45.369     ;
; -43.975 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 45.276     ;
; -43.951 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 45.252     ;
; -43.946 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 45.247     ;
; -43.834 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 45.135     ;
; -43.770 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 45.071     ;
; -43.652 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 44.953     ;
; -43.640 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 44.941     ;
; -43.508 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.329      ; 44.835     ;
; -43.430 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.314      ; 44.742     ;
; -43.406 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.314      ; 44.718     ;
; -43.404 ; cpu_v:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 44.705     ;
; -43.401 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.314      ; 44.713     ;
; -43.396 ; cpu_v:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 44.697     ;
; -43.358 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.358      ; 44.714     ;
; -43.356 ; cpu_v:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.302      ; 44.656     ;
; -43.289 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.314      ; 44.601     ;
; -43.280 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.343      ; 44.621     ;
; -43.256 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.343      ; 44.597     ;
; -43.251 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.343      ; 44.592     ;
; -43.225 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.314      ; 44.537     ;
; -43.211 ; cpu_v:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.302      ; 44.511     ;
; -43.177 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.339      ; 44.514     ;
; -43.165 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.353      ; 44.516     ;
; -43.139 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.343      ; 44.480     ;
; -43.107 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.314      ; 44.419     ;
; -43.095 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.314      ; 44.407     ;
; -43.087 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.338      ; 44.423     ;
; -43.075 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.343      ; 44.416     ;
; -43.074 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.349      ; 44.421     ;
; -43.065 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.259      ; 44.322     ;
; -43.063 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.338      ; 44.399     ;
; -43.058 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.338      ; 44.394     ;
; -43.053 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.354      ; 44.405     ;
; -43.050 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.349      ; 44.397     ;
; -43.045 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.349      ; 44.392     ;
; -42.975 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.339      ; 44.312     ;
; -42.962 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 44.229     ;
; -42.957 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.343      ; 44.298     ;
; -42.951 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.339      ; 44.288     ;
; -42.946 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.338      ; 44.282     ;
; -42.946 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.339      ; 44.283     ;
; -42.945 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.343      ; 44.286     ;
; -42.938 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 44.205     ;
; -42.933 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.349      ; 44.280     ;
; -42.933 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 44.200     ;
; -42.882 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.338      ; 44.218     ;
; -42.873 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.259      ; 44.130     ;
; -42.872 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.259      ; 44.129     ;
; -42.869 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.349      ; 44.216     ;
; -42.863 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.331      ; 44.192     ;
; -42.862 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.331      ; 44.191     ;
; -42.859 ; cpu_v:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.314      ; 44.171     ;
; -42.851 ; cpu_v:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.314      ; 44.163     ;
; -42.843 ; cpu_v:U1|control_unit_v:control_v_dut|m4[1]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.302      ; 44.143     ;
; -42.840 ; cpu_v:U1|control_unit_v:control_v_dut|m4[3]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.302      ; 44.140     ;
; -42.834 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.339      ; 44.171     ;
; -42.823 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.351      ; 44.172     ;
; -42.821 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 44.088     ;
; -42.811 ; cpu_v:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.313      ; 44.122     ;
; -42.789 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.339      ; 44.126     ;
; -42.785 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.316      ; 44.099     ;
; -42.784 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.316      ; 44.098     ;
; -42.770 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 44.037     ;
; -42.770 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.339      ; 44.107     ;
; -42.769 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 44.036     ;
; -42.766 ; cpu_v:U1|control_unit_v:control_v_dut|m3[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.293      ; 44.057     ;
; -42.764 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.338      ; 44.100     ;
; -42.761 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.316      ; 44.075     ;
; -42.760 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.316      ; 44.074     ;
; -42.757 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 44.024     ;
; -42.756 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.316      ; 44.070     ;
; -42.755 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.316      ; 44.069     ;
; -42.752 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.338      ; 44.088     ;
; -42.751 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.349      ; 44.098     ;
; -42.746 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 44.013     ;
; -42.745 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.336      ; 44.079     ;
; -42.745 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 44.012     ;
; -42.741 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 44.008     ;
; -42.740 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 44.007     ;
; -42.739 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.349      ; 44.086     ;
; -42.736 ; cpu_v:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.302      ; 44.036     ;
; -42.723 ; cpu_v:U1|control_unit_v:control_v_dut|m3[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.293      ; 44.014     ;
; -42.721 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.336      ; 44.055     ;
; -42.716 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.336      ; 44.050     ;
; -42.709 ; cpu_v:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.343      ; 44.050     ;
; -42.701 ; cpu_v:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.343      ; 44.042     ;
; -42.686 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.349      ; 44.033     ;
; -42.666 ; cpu_v:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.313      ; 43.977     ;
; -42.662 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.349      ; 44.009     ;
; -42.661 ; cpu_v:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.342      ; 44.001     ;
; -42.657 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.349      ; 44.004     ;
; -42.652 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.339      ; 43.989     ;
; -42.644 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.316      ; 43.958     ;
; -42.643 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.316      ; 43.957     ;
; -42.640 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.339      ; 43.977     ;
; -42.639 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 43.906     ;
; -42.629 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 43.896     ;
; -42.628 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 43.895     ;
; -42.627 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.269      ; 43.894     ;
+---------+----------------------------------------------+---------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                              ;
+---------+--------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -19.198 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.405      ; 20.601     ;
; -19.198 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.405      ; 20.601     ;
; -19.093 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.502     ;
; -19.093 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.502     ;
; -19.093 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.502     ;
; -19.093 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.502     ;
; -19.093 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.502     ;
; -19.093 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.502     ;
; -19.093 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.502     ;
; -19.093 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.502     ;
; -19.082 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.487     ;
; -19.082 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.487     ;
; -19.082 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.487     ;
; -19.082 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.487     ;
; -19.018 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.405      ; 20.421     ;
; -19.018 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.405      ; 20.421     ;
; -18.989 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.405      ; 20.392     ;
; -18.989 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.405      ; 20.392     ;
; -18.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.321     ;
; -18.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.322     ;
; -18.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.322     ;
; -18.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.322     ;
; -18.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.322     ;
; -18.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.322     ;
; -18.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.322     ;
; -18.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.322     ;
; -18.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.322     ;
; -18.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.405      ; 20.316     ;
; -18.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.405      ; 20.316     ;
; -18.902 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.307     ;
; -18.902 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.307     ;
; -18.902 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.307     ;
; -18.902 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.307     ;
; -18.884 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.293     ;
; -18.884 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.293     ;
; -18.884 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.293     ;
; -18.884 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.293     ;
; -18.884 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.293     ;
; -18.884 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.293     ;
; -18.884 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.293     ;
; -18.884 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.293     ;
; -18.873 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.278     ;
; -18.873 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.278     ;
; -18.873 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.278     ;
; -18.873 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.278     ;
; -18.857 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.265     ;
; -18.857 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.265     ;
; -18.857 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.265     ;
; -18.857 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.265     ;
; -18.857 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.265     ;
; -18.857 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.265     ;
; -18.857 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.265     ;
; -18.857 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.265     ;
; -18.857 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.265     ;
; -18.854 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.261     ;
; -18.854 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.261     ;
; -18.854 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.261     ;
; -18.854 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.261     ;
; -18.854 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.261     ;
; -18.854 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.261     ;
; -18.854 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.261     ;
; -18.808 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.217     ;
; -18.808 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.217     ;
; -18.808 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.217     ;
; -18.808 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.217     ;
; -18.808 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.217     ;
; -18.808 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.217     ;
; -18.808 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.217     ;
; -18.808 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.411      ; 20.217     ;
; -18.797 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.202     ;
; -18.797 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.202     ;
; -18.797 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.202     ;
; -18.797 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.407      ; 20.202     ;
; -18.743 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.814      ; 20.555     ;
; -18.733 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.141     ;
; -18.714 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.121     ;
; -18.714 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.121     ;
; -18.714 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.121     ;
; -18.714 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.121     ;
; -18.714 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.121     ;
; -18.714 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.121     ;
; -18.704 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.112     ;
; -18.677 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.085     ;
; -18.677 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.085     ;
; -18.677 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.085     ;
; -18.677 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.085     ;
; -18.677 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.085     ;
; -18.677 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.085     ;
; -18.677 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.085     ;
; -18.677 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.085     ;
; -18.677 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.085     ;
; -18.674 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.081     ;
; -18.674 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.081     ;
; -18.674 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.081     ;
; -18.674 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.081     ;
; -18.674 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.081     ;
; -18.674 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.081     ;
; -18.674 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.409      ; 20.081     ;
; -18.648 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.056     ;
; -18.648 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.410      ; 20.056     ;
+---------+--------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                             ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -9.105 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.387     ; 8.246      ;
; -9.105 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.387     ; 8.246      ;
; -9.103 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.381     ; 8.250      ;
; -9.028 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.377     ; 8.179      ;
; -9.028 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.377     ; 8.179      ;
; -9.027 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.371     ; 8.184      ;
; -8.988 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.371     ; 8.145      ;
; -8.988 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.371     ; 8.145      ;
; -8.986 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.365     ; 8.149      ;
; -8.971 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.323     ; 8.176      ;
; -8.971 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.323     ; 8.176      ;
; -8.969 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.317     ; 8.180      ;
; -8.963 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.384     ; 8.107      ;
; -8.963 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.384     ; 8.107      ;
; -8.961 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.337     ; 8.152      ;
; -8.961 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.378     ; 8.111      ;
; -8.961 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.337     ; 8.152      ;
; -8.959 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.331     ; 8.156      ;
; -8.956 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.365     ; 8.119      ;
; -8.956 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.365     ; 8.119      ;
; -8.954 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.359     ; 8.123      ;
; -8.951 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.355     ; 8.124      ;
; -8.951 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.355     ; 8.124      ;
; -8.949 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a21~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.365     ; 8.112      ;
; -8.949 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a21~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.365     ; 8.112      ;
; -8.949 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.349     ; 8.128      ;
; -8.947 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a21~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.359     ; 8.116      ;
; -8.938 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a20~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.361     ; 8.105      ;
; -8.938 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a20~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.361     ; 8.105      ;
; -8.937 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a20~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.355     ; 8.110      ;
; -8.934 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.371     ; 8.091      ;
; -8.934 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.371     ; 8.091      ;
; -8.933 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.365     ; 8.096      ;
; -8.929 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.377     ; 8.080      ;
; -8.920 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.366     ; 8.082      ;
; -8.920 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.366     ; 8.082      ;
; -8.918 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.360     ; 8.086      ;
; -8.911 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.360     ; 8.079      ;
; -8.911 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.360     ; 8.079      ;
; -8.909 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.354     ; 8.083      ;
; -8.909 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.384     ; 8.053      ;
; -8.883 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.355     ; 8.056      ;
; -8.878 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.377     ; 8.029      ;
; -8.876 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.358     ; 8.046      ;
; -8.876 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.371     ; 8.033      ;
; -8.873 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.391     ; 8.010      ;
; -8.873 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.391     ; 8.010      ;
; -8.872 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.385     ; 8.015      ;
; -8.863 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.358     ; 8.033      ;
; -8.861 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.352     ; 8.037      ;
; -8.860 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.339     ; 8.049      ;
; -8.860 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.339     ; 8.049      ;
; -8.859 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.333     ; 8.054      ;
; -8.852 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.372     ; 8.008      ;
; -8.852 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.372     ; 8.008      ;
; -8.850 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.366     ; 8.012      ;
; -8.841 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.346     ; 8.023      ;
; -8.841 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.346     ; 8.023      ;
; -8.840 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.340     ; 8.028      ;
; -8.839 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.375     ; 7.992      ;
; -8.839 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.375     ; 7.992      ;
; -8.838 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.369     ; 7.997      ;
; -8.819 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.384     ; 7.963      ;
; -8.817 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.378     ; 7.967      ;
; -8.810 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.383     ; 7.955      ;
; -8.810 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.383     ; 7.955      ;
; -8.808 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.377     ; 7.959      ;
; -8.806 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.346     ; 7.988      ;
; -8.806 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.373     ; 7.961      ;
; -8.806 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.373     ; 7.961      ;
; -8.804 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.367     ; 7.965      ;
; -8.798 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.321     ; 8.005      ;
; -8.798 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.321     ; 8.005      ;
; -8.796 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.315     ; 8.009      ;
; -8.789 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.355     ; 7.962      ;
; -8.788 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.349     ; 7.967      ;
; -8.786 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.350     ; 7.964      ;
; -8.786 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.350     ; 7.964      ;
; -8.785 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.344     ; 7.969      ;
; -8.778 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.342     ; 7.964      ;
; -8.778 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.342     ; 7.964      ;
; -8.777 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.336     ; 7.969      ;
; -8.772 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.329     ; 7.971      ;
; -8.772 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.329     ; 7.971      ;
; -8.771 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.323     ; 7.976      ;
; -8.762 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.353     ; 7.937      ;
; -8.762 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.353     ; 7.937      ;
; -8.762 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.382     ; 7.908      ;
; -8.762 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.382     ; 7.908      ;
; -8.761 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.347     ; 7.942      ;
; -8.760 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.376     ; 7.912      ;
; -8.747 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.366     ; 7.909      ;
; -8.747 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.366     ; 7.909      ;
; -8.746 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.360     ; 7.914      ;
; -8.745 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.320     ; 7.953      ;
; -8.745 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.320     ; 7.953      ;
; -8.744 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.314     ; 7.958      ;
; -8.741 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.350     ; 7.919      ;
; -8.737 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.346     ; 7.919      ;
; -8.736 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.340     ; 7.924      ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                   ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -3.966 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 4.887      ;
; -3.940 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 4.824      ;
; -3.912 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 4.833      ;
; -3.838 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 4.722      ;
; -3.790 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 4.674      ;
; -3.740 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 4.661      ;
; -3.662 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 4.583      ;
; -3.251 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.103     ; 4.136      ;
; -3.192 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 4.113      ;
; -3.176 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 4.060      ;
; -3.166 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 4.087      ;
; -3.145 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.066     ; 4.067      ;
; -3.111 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.066     ; 4.033      ;
; -3.092 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.103     ; 3.977      ;
; -3.042 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.926      ;
; -3.030 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.066     ; 3.952      ;
; -3.028 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.066     ; 3.950      ;
; -2.956 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.103     ; 3.841      ;
; -2.939 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.103     ; 3.824      ;
; -2.885 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.103     ; 3.770      ;
; -2.882 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.766      ;
; -2.855 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.739      ;
; -2.854 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.738      ;
; -2.853 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.737      ;
; -2.837 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.066     ; 3.759      ;
; -2.826 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.747      ;
; -2.814 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.066     ; 3.736      ;
; -2.806 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.727      ;
; -2.801 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.722      ;
; -2.782 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.703      ;
; -2.769 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.690      ;
; -2.759 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.680      ;
; -2.755 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.676      ;
; -2.713 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.634      ;
; -2.694 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.578      ;
; -2.687 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.608      ;
; -2.663 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.547      ;
; -2.641 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.103     ; 3.526      ;
; -2.641 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.525      ;
; -2.600 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.484      ;
; -2.587 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.508      ;
; -2.527 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.411      ;
; -2.527 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.448      ;
; -2.515 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.436      ;
; -2.507 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.391      ;
; -2.499 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.420      ;
; -2.485 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.406      ;
; -2.470 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.354      ;
; -2.437 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.358      ;
; -2.435 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.356      ;
; -2.414 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.335      ;
; -2.405 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.289      ;
; -2.392 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.313      ;
; -2.352 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.273      ;
; -2.304 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.103     ; 3.189      ;
; -2.260 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.144      ;
; -2.228 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.112      ;
; -2.192 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.076      ;
; -2.186 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 3.070      ;
; -2.148 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 3.069      ;
; -2.094 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 2.978      ;
; -2.003 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 2.887      ;
; -1.963 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 2.847      ;
; -1.927 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 2.811      ;
; -1.878 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 2.799      ;
; -1.826 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.103     ; 2.711      ;
; -1.811 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.066     ; 2.733      ;
; -1.714 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.066     ; 2.636      ;
; -1.612 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 2.533      ;
; -1.541 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 2.462      ;
; -1.295 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 2.216      ;
; -1.277 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 2.161      ;
; -1.276 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 2.160      ;
; -1.274 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 2.158      ;
; -1.221 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 2.105      ;
; -1.144 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 2.028      ;
; -0.896 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 1.817      ;
; -0.785 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 1.669      ;
; -0.763 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.104     ; 1.647      ;
; -0.645 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.067     ; 1.566      ;
; -0.455 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 1.373      ;
; -0.454 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 1.372      ;
; -0.453 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 1.371      ;
; -0.452 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 1.370      ;
; -0.273 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 1.191      ;
; -0.272 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 1.190      ;
; -0.197 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 1.115      ;
; -0.040 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.079     ; 0.959      ;
; -0.038 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.079     ; 0.957      ;
; 0.068  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 0.850      ;
; 0.153  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 0.765      ;
; 0.184  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 0.734      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PS2_CLK'                                                                                                                           ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.905 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 3.093      ;
; -1.905 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 3.093      ;
; -1.905 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 3.093      ;
; -1.905 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 3.093      ;
; -1.884 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.126     ; 2.776      ;
; -1.742 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 2.930      ;
; -1.742 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 2.930      ;
; -1.742 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 2.930      ;
; -1.742 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 2.930      ;
; -1.721 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.126     ; 2.613      ;
; -1.670 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.822      ;
; -1.670 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.822      ;
; -1.670 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.822      ;
; -1.670 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.822      ;
; -1.591 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.774      ;
; -1.591 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.774      ;
; -1.591 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.774      ;
; -1.591 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.774      ;
; -1.591 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.774      ;
; -1.591 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.774      ;
; -1.591 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.774      ;
; -1.591 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.774      ;
; -1.591 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.774      ;
; -1.539 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 2.727      ;
; -1.539 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 2.727      ;
; -1.539 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 2.727      ;
; -1.539 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 2.727      ;
; -1.518 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.126     ; 2.410      ;
; -1.507 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.659      ;
; -1.507 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.659      ;
; -1.507 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.659      ;
; -1.507 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.659      ;
; -1.428 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.611      ;
; -1.428 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.611      ;
; -1.428 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.611      ;
; -1.428 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.611      ;
; -1.428 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.611      ;
; -1.428 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.611      ;
; -1.428 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.611      ;
; -1.428 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.611      ;
; -1.428 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.611      ;
; -1.421 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 2.609      ;
; -1.421 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 2.609      ;
; -1.421 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 2.609      ;
; -1.421 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.170      ; 2.609      ;
; -1.400 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.126     ; 2.292      ;
; -1.304 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.456      ;
; -1.304 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.456      ;
; -1.304 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.456      ;
; -1.304 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.456      ;
; -1.230 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.139      ; 2.387      ;
; -1.230 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.139      ; 2.387      ;
; -1.230 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.139      ; 2.387      ;
; -1.230 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.139      ; 2.387      ;
; -1.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.408      ;
; -1.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.408      ;
; -1.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.408      ;
; -1.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.408      ;
; -1.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.408      ;
; -1.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.408      ;
; -1.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.408      ;
; -1.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.408      ;
; -1.225 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.408      ;
; -1.209 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.157     ; 2.070      ;
; -1.186 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.338      ;
; -1.186 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.338      ;
; -1.186 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.338      ;
; -1.186 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 2.338      ;
; -1.107 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.290      ;
; -1.107 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.290      ;
; -1.107 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.290      ;
; -1.107 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.290      ;
; -1.107 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.290      ;
; -1.107 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.290      ;
; -1.107 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.290      ;
; -1.107 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.290      ;
; -1.107 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.165      ; 2.290      ;
; -1.105 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.116     ; 2.007      ;
; -1.105 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.116     ; 2.007      ;
; -1.105 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.116     ; 2.007      ;
; -1.105 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.116     ; 2.007      ;
; -0.998 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 1.970      ;
; -0.995 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.103      ; 2.116      ;
; -0.995 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.103      ; 2.116      ;
; -0.995 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.103      ; 2.116      ;
; -0.995 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.103      ; 2.116      ;
; -0.995 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.970      ;
; -0.963 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 1.935      ;
; -0.912 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.057     ; 1.873      ;
; -0.904 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.092     ; 1.830      ;
; -0.888 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 1.860      ;
; -0.886 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 1.858      ;
; -0.878 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 1.850      ;
; -0.822 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 1.794      ;
; -0.820 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 1.792      ;
; -0.749 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.057     ; 1.710      ;
; -0.712 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 1.684      ;
; -0.711 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 1.683      ;
; -0.677 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.092     ; 1.603      ;
; -0.650 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.134      ; 1.802      ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.547 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.078     ; 1.467      ;
; -0.246 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.078     ; 1.166      ;
; -0.043 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.078     ; 0.963      ;
; 0.155  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.078     ; 0.765      ;
; 0.271  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.955      ; 3.192      ;
; 0.271  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.955      ; 3.192      ;
; 0.303  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.955      ; 3.160      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.895 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 1.598      ;
; -1.892 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 1.601      ;
; -1.892 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 1.601      ;
; -1.312 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.045      ; 1.681      ;
; -1.310 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.045      ; 1.683      ;
; -1.310 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.045      ; 1.683      ;
; -0.897 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.052      ; 2.603      ;
; -0.594 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 2.902      ;
; -0.593 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 2.903      ;
; -0.592 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 2.904      ;
; -0.512 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 2.984      ;
; -0.511 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 2.985      ;
; -0.509 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 2.987      ;
; -0.503 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.050      ; 2.995      ;
; -0.501 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.050      ; 2.997      ;
; -0.499 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.050      ; 2.999      ;
; -0.497 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.050      ; 3.001      ;
; -0.496 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.050      ; 3.002      ;
; -0.492 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.050      ; 3.006      ;
; -0.250 ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.052      ; 2.750      ;
; -0.094 ; clock_divider:U5|reg1Khz                                                                                              ; clock_divider:U5|reg1Khz                                                                                                              ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 3.034      ; 3.388      ;
; 0.002  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.048      ; 2.998      ;
; 0.003  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.048      ; 2.999      ;
; 0.004  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.048      ; 3.000      ;
; 0.089  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.050      ; 3.087      ;
; 0.091  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.050      ; 3.089      ;
; 0.093  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.050      ; 3.091      ;
; 0.094  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.050      ; 3.092      ;
; 0.095  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.050      ; 3.093      ;
; 0.111  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.050      ; 3.109      ;
; 0.128  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.048      ; 3.124      ;
; 0.130  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.048      ; 3.126      ;
; 0.131  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.048      ; 3.127      ;
; 0.165  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a13~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.380      ; 4.029      ;
; 0.198  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.422      ; 4.104      ;
; 0.230  ; clock_divider:U5|reg1Mhz                                                                                              ; clock_divider:U5|reg1Mhz                                                                                                              ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 3.014      ; 3.692      ;
; 0.233  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.402      ; 4.119      ;
; 0.238  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.364      ; 4.086      ;
; 0.248  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.399      ; 4.131      ;
; 0.263  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.420      ; 4.167      ;
; 0.275  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a20~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.378      ; 4.137      ;
; 0.276  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.397      ; 4.157      ;
; 0.281  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.368      ; 4.133      ;
; 0.286  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.387      ; 4.157      ;
; 0.289  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.345      ; 4.118      ;
; 0.295  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.351      ; 4.130      ;
; 0.299  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a14~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.392      ; 4.175      ;
; 0.304  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.362      ; 4.150      ;
; 0.305  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.052      ; 3.805      ;
; 0.308  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.348      ; 4.140      ;
; 0.317  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_datain_reg0     ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.374      ; 4.175      ;
; 0.318  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_address_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.368      ; 4.170      ;
; 0.321  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.385      ; 4.190      ;
; 0.333  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.405      ; 4.222      ;
; 0.335  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[5]  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.340      ; 4.123      ;
; 0.335  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[6]  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.340      ; 4.123      ;
; 0.335  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.399      ; 4.218      ;
; 0.335  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.393      ; 4.212      ;
; 0.337  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.387      ; 4.208      ;
; 0.342  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.418      ; 4.244      ;
; 0.347  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.052      ; 3.847      ;
; 0.347  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[1]  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.333      ; 4.128      ;
; 0.347  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[2]  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.333      ; 4.128      ;
; 0.348  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[20] ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.329      ; 4.125      ;
; 0.349  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.428      ; 4.261      ;
; 0.351  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.422      ; 4.257      ;
; 0.355  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[14] ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.340      ; 4.143      ;
; 0.355  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[15] ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.340      ; 4.143      ;
; 0.356  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.403      ; 4.243      ;
; 0.357  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_datain_reg0     ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.396      ; 4.237      ;
; 0.358  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_address_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.390      ; 4.232      ;
; 0.358  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.397      ; 4.239      ;
; 0.358  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.390      ; 4.232      ;
; 0.370  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.404      ; 4.258      ;
; 0.372  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.398      ; 4.254      ;
; 0.372  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.398      ; 4.254      ;
; 0.375  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.418      ; 4.277      ;
; 0.377  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.412      ; 4.273      ;
; 0.377  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.412      ; 4.273      ;
; 0.382  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.391      ; 4.257      ;
; 0.384  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.385      ; 4.253      ;
; 0.384  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a14~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.398      ; 4.266      ;
; 0.384  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_datain_reg0     ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.395      ; 4.263      ;
; 0.386  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_address_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.389      ; 4.259      ;
; 0.386  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a14~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.392      ; 4.262      ;
; 0.386  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.389      ; 4.259      ;
; 0.388  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.374      ; 4.246      ;
; 0.391  ; clock_divider:U5|counter1Khz[0]                                                                                       ; clock_divider:U5|counter1Khz[0]                                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.097      ; 0.674      ;
; 0.391  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.390      ; 4.265      ;
; 0.392  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.369      ; 4.245      ;
; 0.394  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.396      ; 4.274      ;
; 0.395  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|empty_dff                       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.052      ; 3.895      ;
; 0.396  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.390      ; 4.270      ;
; 0.396  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.404      ; 4.284      ;
; 0.397  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a13~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.386      ; 4.267      ;
; 0.399  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a13~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.380      ; 4.263      ;
; 0.400  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.418      ; 4.302      ;
; 0.401  ; clock_divider:U5|reg25Mhz                                                                                             ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.420      ; 4.305      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PS2_CLK'                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.127 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 3.755      ; 4.066      ;
; 0.349  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 3.755      ; 4.042      ;
; 0.440  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.669      ;
; 0.445  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.674      ;
; 0.463  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.049      ; 0.698      ;
; 0.482  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.049      ; 0.717      ;
; 0.484  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.049      ; 0.719      ;
; 0.760  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.049      ; 0.995      ;
; 0.799  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.049      ; 1.034      ;
; 0.837  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.049      ; 1.072      ;
; 0.922  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.116      ; 1.224      ;
; 0.965  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.103      ; 1.254      ;
; 0.986  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.218      ;
; 1.012  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.103      ; 1.301      ;
; 1.025  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.257      ;
; 1.026  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.049      ; 1.261      ;
; 1.029  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.037      ; 1.252      ;
; 1.042  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.274      ;
; 1.043  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.275      ;
; 1.044  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.116      ; 1.346      ;
; 1.045  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.277      ;
; 1.079  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.037      ; 1.302      ;
; 1.088  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.049      ; 1.323      ;
; 1.093  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.037      ; 1.316      ;
; 1.118  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.350      ;
; 1.125  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.357      ;
; 1.128  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.360      ;
; 1.137  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.037      ; 1.360      ;
; 1.145  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.116      ; 1.447      ;
; 1.164  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.396      ;
; 1.247  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.479      ;
; 1.257  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.103      ; 1.546      ;
; 1.265  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.497      ;
; 1.290  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.383      ; 1.859      ;
; 1.290  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.383      ; 1.859      ;
; 1.290  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.383      ; 1.859      ;
; 1.290  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.383      ; 1.859      ;
; 1.290  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.383      ; 1.859      ;
; 1.290  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.383      ; 1.859      ;
; 1.290  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.383      ; 1.859      ;
; 1.290  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.383      ; 1.859      ;
; 1.290  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.383      ; 1.859      ;
; 1.341  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.573      ;
; 1.348  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.580      ;
; 1.377  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.609      ;
; 1.418  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.116      ; 1.720      ;
; 1.464  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.103      ; 1.753      ;
; 1.542  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.352      ; 2.080      ;
; 1.542  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.352      ; 2.080      ;
; 1.542  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.352      ; 2.080      ;
; 1.542  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.352      ; 2.080      ;
; 1.649  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.015      ; 1.850      ;
; 1.695  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.292      ;
; 1.695  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.292      ;
; 1.695  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.292      ;
; 1.695  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.292      ;
; 1.695  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.292      ;
; 1.695  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.292      ;
; 1.695  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.292      ;
; 1.695  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.292      ;
; 1.695  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.292      ;
; 1.772  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.389      ; 2.347      ;
; 1.772  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.389      ; 2.347      ;
; 1.772  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.389      ; 2.347      ;
; 1.772  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.389      ; 2.347      ;
; 1.776  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.380      ; 2.342      ;
; 1.776  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.380      ; 2.342      ;
; 1.776  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.380      ; 2.342      ;
; 1.776  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.380      ; 2.342      ;
; 1.817  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.057      ; 2.060      ;
; 1.817  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.057      ; 2.060      ;
; 1.817  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.057      ; 2.060      ;
; 1.817  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.057      ; 2.060      ;
; 1.817  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.414      ;
; 1.817  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.414      ;
; 1.817  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.414      ;
; 1.817  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.414      ;
; 1.817  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.414      ;
; 1.817  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.414      ;
; 1.817  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.414      ;
; 1.817  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.414      ;
; 1.817  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.414      ;
; 1.898  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.380      ; 2.464      ;
; 1.898  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.380      ; 2.464      ;
; 1.898  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.380      ; 2.464      ;
; 1.898  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.380      ; 2.464      ;
; 1.898  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 2.127      ;
; 1.918  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.515      ;
; 1.918  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.515      ;
; 1.918  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.515      ;
; 1.918  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.515      ;
; 1.918  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.515      ;
; 1.918  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.515      ;
; 1.918  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.515      ;
; 1.918  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.515      ;
; 1.918  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.411      ; 2.515      ;
; 1.999  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.380      ; 2.565      ;
; 1.999  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.380      ; 2.565      ;
; 1.999  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.380      ; 2.565      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; 0.045 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 3.192      ; 2.933      ;
; 0.264 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 3.192      ; 3.152      ;
; 0.264 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 3.192      ; 3.152      ;
; 0.410 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.078      ; 0.674      ;
; 0.604 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.078      ; 0.868      ;
; 0.800 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.078      ; 1.064      ;
; 1.092 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.078      ; 1.356      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                               ;
+-------+--------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.390 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.093      ; 0.669      ;
; 0.392 ; vga:U4|TEXT_DRAWER:U3|STATE[0]                         ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.096      ; 0.674      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|STATE[1]                         ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                        ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                        ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                        ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.674      ;
; 0.466 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.730      ;
; 0.466 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.731      ;
; 0.467 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.731      ;
; 0.498 ; vga:U4|TEXT_DRAWER:U3|STATE[1]                         ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.763      ;
; 0.511 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.315      ; 1.542      ;
; 0.519 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.315      ; 1.550      ;
; 0.526 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.556      ;
; 0.533 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.563      ;
; 0.548 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.315      ; 1.579      ;
; 0.555 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.585      ;
; 0.561 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.315      ; 1.592      ;
; 0.565 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.315      ; 1.596      ;
; 0.566 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.315      ; 1.597      ;
; 0.568 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.598      ;
; 0.570 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.315      ; 1.601      ;
; 0.570 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.315      ; 1.601      ;
; 0.571 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.315      ; 1.602      ;
; 0.572 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.315      ; 1.603      ;
; 0.573 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.315      ; 1.604      ;
; 0.575 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.321      ; 1.612      ;
; 0.576 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.321      ; 1.613      ;
; 0.576 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.321      ; 1.613      ;
; 0.577 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.607      ;
; 0.578 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.608      ;
; 0.579 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.609      ;
; 0.580 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.610      ;
; 0.606 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.870      ;
; 0.643 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.806      ; 1.655      ;
; 0.651 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.681      ;
; 0.652 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.682      ;
; 0.653 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.683      ;
; 0.654 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.684      ;
; 0.654 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.684      ;
; 0.657 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.687      ;
; 0.658 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.688      ;
; 0.660 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.314      ; 1.690      ;
; 0.675 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.939      ;
; 0.676 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                       ; vga:U4|TEXT_DRAWER:U3|DATA[1]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.511      ; 1.373      ;
; 0.680 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.944      ;
; 0.680 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.944      ;
; 0.682 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                       ; vga:U4|TEXT_DRAWER:U3|DATA[5]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.139      ; 1.007      ;
; 0.684 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                       ; vga:U4|TEXT_DRAWER:U3|DATA[7]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.139      ; 1.009      ;
; 0.685 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                       ; vga:U4|TEXT_DRAWER:U3|DATA[9]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.139      ; 1.010      ;
; 0.686 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.950      ;
; 0.687 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                       ; vga:U4|TEXT_DRAWER:U3|DATA[4]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.139      ; 1.012      ;
; 0.690 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.954      ;
; 0.691 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                       ; vga:U4|TEXT_DRAWER:U3|DATA[0]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.130      ; 1.007      ;
; 0.691 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                      ; vga:U4|TEXT_DRAWER:U3|DATA[13]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.130      ; 1.007      ;
; 0.691 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.955      ;
; 0.692 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                      ; vga:U4|TEXT_DRAWER:U3|DATA[14]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.130      ; 1.008      ;
; 0.693 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                       ; vga:U4|TEXT_DRAWER:U3|DATA[3]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.130      ; 1.009      ;
; 0.693 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                       ; vga:U4|TEXT_DRAWER:U3|DATA[6]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.130      ; 1.009      ;
; 0.693 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                      ; vga:U4|TEXT_DRAWER:U3|DATA[12]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.130      ; 1.009      ;
; 0.707 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.971      ;
; 0.714 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.978      ;
; 0.720 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.789      ; 1.715      ;
; 0.721 ; vga:U4|TEXT_DRAWER:U3|STATE[2]                         ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.986      ;
; 0.722 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.789      ; 1.717      ;
; 0.737 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                        ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.002      ;
; 0.744 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                      ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 1.008      ;
; 0.746 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.473      ; 1.405      ;
; 0.747 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                      ; vga:U4|TEXT_DRAWER:U3|DATA[20]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 1.011      ;
; 0.749 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.789      ; 1.744      ;
+-------+--------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                      ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.403 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[9]                                                         ; cpu_v:U1|alu_v:alu_v_dut|FR_out[9]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; cpu_v:U1|control_unit_v:control_v_dut|videoflag                                            ; cpu_v:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[12]                                                        ; cpu_v:U1|alu_v:alu_v_dut|FR_out[12]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]                                                         ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[10]                                                        ; cpu_v:U1|alu_v:alu_v_dut|FR_out[10]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[15]                                                        ; cpu_v:U1|alu_v:alu_v_dut|FR_out[15]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[11]                                                        ; cpu_v:U1|alu_v:alu_v_dut|FR_out[11]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v:U1|control_unit_v:control_v_dut|processing_instruction                               ; cpu_v:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v:U1|control_unit_v:control_v_dut|useDec                                               ; cpu_v:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v:U1|control_unit_v:control_v_dut|useCarry                                             ; cpu_v:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v:U1|alu_v:alu_v_dut|temp[17]                                                          ; cpu_v:U1|alu_v:alu_v_dut|temp[17]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v:U1|alu_v:alu_v_dut|addInv[0]                                                         ; cpu_v:U1|alu_v:alu_v_dut|addInv[0]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.433 ; cpu_v:U1|alu_v:alu_v_dut|stage[7]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[7]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.699      ;
; 0.600 ; cpu_v:U1|control_unit_v:control_v_dut|processing_instruction                               ; cpu_v:U1|control_unit_v:control_v_dut|resetStage             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.865      ;
; 0.600 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[4]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[4]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.866      ;
; 0.644 ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.911      ;
; 0.648 ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.914      ;
; 0.652 ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.918      ;
; 0.653 ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.919      ;
; 0.654 ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.920      ;
; 0.656 ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.922      ;
; 0.659 ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[1]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[1]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.925      ;
; 0.661 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[0]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[0]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[7]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[3]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[5]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.929      ;
; 0.670 ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.936      ;
; 0.672 ; cpu_v:U1|control_unit_v:control_v_dut|stage[1]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.938      ;
; 0.674 ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.940      ;
; 0.681 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|Rn[1][9]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.541      ; 1.408      ;
; 0.682 ; cpu_v:U1|control_unit_v:control_v_dut|stage[7]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.948      ;
; 0.691 ; cpu_v:U1|control_unit_v:control_v_dut|stage[0]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.957      ;
; 0.697 ; cpu_v:U1|alu_v:alu_v_dut|stage[1]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[1]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.963      ;
; 0.702 ; cpu_v:U1|alu_v:alu_v_dut|stage[0]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[0]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.968      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[10]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[2]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[4]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[3]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[11]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[6]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[7]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[8]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[9]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[14]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[12]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.739 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.004      ;
; 0.742 ; cpu_v:U1|control_unit_v:control_v_dut|opcode[5]                                            ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.007      ;
; 0.767 ; cpu_v:U1|alu_v:alu_v_dut|temp[0]                                                           ; cpu_v:U1|alu_v:alu_v_dut|m2[0]                               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.506      ; 1.459      ;
; 0.771 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[8]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[8]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.037      ;
; 0.789 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[8]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[8]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.054      ;
; 0.846 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.111      ;
; 0.898 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[1]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[1]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.112      ; 1.196      ;
; 0.899 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[3]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[3]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.112      ; 1.197      ;
; 0.920 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[2]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[2]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 1.184      ;
; 0.930 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[2]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.082      ; 1.198      ;
; 0.930 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.082      ; 1.198      ;
; 0.953 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[13]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.060      ; 1.729      ;
; 0.962 ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.228      ;
; 0.970 ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.237      ;
; 0.975 ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.242      ;
; 0.979 ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[7]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.245      ;
; 0.979 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[7]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.057      ; 1.752      ;
; 0.980 ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.246      ;
; 0.983 ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.249      ;
; 0.988 ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.254      ;
; 0.990 ; cpu_v:U1|control_unit_v:control_v_dut|stage[1]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.256      ;
; 0.995 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v:U1|control_unit_v:control_v_dut|END[11]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.066      ; 1.777      ;
; 0.995 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[11]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.066      ; 1.777      ;
; 0.997 ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.263      ;
; 1.001 ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.267      ;
; 1.004 ; cpu_v:U1|control_unit_v:control_v_dut|stage[0]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.270      ;
; 1.006 ; cpu_v:U1|alu_v:alu_v_dut|stage[0]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[1]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.272      ;
; 1.006 ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.272      ;
; 1.009 ; cpu_v:U1|control_unit_v:control_v_dut|stage[0]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.275      ;
; 1.011 ; cpu_v:U1|alu_v:alu_v_dut|stage[0]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.277      ;
; 1.014 ; cpu_v:U1|alu_v:alu_v_dut|stage[1]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.280      ;
; 1.017 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[2]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[2]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.282      ;
; 1.024 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.065      ; 1.805      ;
; 1.045 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v:U1|control_unit_v:control_v_dut|END[4]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.062      ; 1.823      ;
; 1.046 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[4]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.062      ; 1.824      ;
; 1.050 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[0]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[0]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.112      ; 1.348      ;
; 1.051 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[2]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.065      ; 1.832      ;
; 1.054 ; cpu_v:U1|control_unit_v:control_v_dut|processing_instruction                               ; cpu_v:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.319      ;
; 1.067 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[1]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.065      ; 1.848      ;
; 1.068 ; cpu_v:U1|control_unit_v:control_v_dut|enable_alu                                           ; cpu_v:U1|control_unit_v:control_v_dut|enable_alu             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.334      ;
; 1.068 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.065      ; 1.849      ;
; 1.069 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[1]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.533      ; 1.788      ;
; 1.072 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[12]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.056      ; 1.844      ;
; 1.074 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v:U1|control_unit_v:control_v_dut|END[9]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.057      ; 1.847      ;
; 1.075 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[9]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.057      ; 1.848      ;
; 1.076 ; cpu_v:U1|control_unit_v:control_v_dut|IR[11]                                               ; cpu_v:U1|control_unit_v:control_v_dut|Rn[3][13]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.111      ; 1.373      ;
; 1.077 ; cpu_v:U1|control_unit_v:control_v_dut|IR[11]                                               ; cpu_v:U1|control_unit_v:control_v_dut|Rn[3][11]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.111      ; 1.374      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                   ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.403 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 0.669      ;
; 0.475 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 0.741      ;
; 0.615 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.081      ; 0.882      ;
; 0.616 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.081      ; 0.883      ;
; 0.637 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 0.903      ;
; 0.688 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 0.954      ;
; 0.730 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 0.996      ;
; 0.967 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 1.233      ;
; 0.969 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 1.235      ;
; 0.970 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 1.237      ;
; 0.984 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 1.481      ;
; 1.021 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 1.482      ;
; 1.021 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 1.482      ;
; 1.184 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 1.681      ;
; 1.279 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 1.776      ;
; 1.334 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 1.795      ;
; 1.513 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.010      ;
; 1.534 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 1.995      ;
; 1.536 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 1.997      ;
; 1.537 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 1.998      ;
; 1.538 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 1.999      ;
; 1.545 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.006      ;
; 1.562 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.059      ;
; 1.597 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.094      ;
; 1.668 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.282      ; 2.166      ;
; 1.675 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.136      ;
; 1.734 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.231      ;
; 1.799 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.296      ;
; 1.821 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.318      ;
; 1.827 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.288      ;
; 1.835 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.332      ;
; 1.839 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.336      ;
; 1.912 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.409      ;
; 1.966 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.427      ;
; 1.968 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.246      ; 2.430      ;
; 1.983 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.480      ;
; 1.995 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.492      ;
; 2.001 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.498      ;
; 2.024 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.282      ; 2.522      ;
; 2.034 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.495      ;
; 2.090 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.551      ;
; 2.094 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.591      ;
; 2.104 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.601      ;
; 2.106 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.567      ;
; 2.107 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.604      ;
; 2.132 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.593      ;
; 2.142 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.639      ;
; 2.170 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.631      ;
; 2.175 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.636      ;
; 2.189 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.650      ;
; 2.192 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.689      ;
; 2.206 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.282      ; 2.704      ;
; 2.216 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.677      ;
; 2.228 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.689      ;
; 2.232 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.246      ; 2.694      ;
; 2.236 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.246      ; 2.698      ;
; 2.244 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.246      ; 2.706      ;
; 2.249 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.710      ;
; 2.269 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.730      ;
; 2.270 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.731      ;
; 2.287 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.748      ;
; 2.297 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.282      ; 2.795      ;
; 2.308 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.282      ; 2.806      ;
; 2.320 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.817      ;
; 2.335 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.796      ;
; 2.340 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.801      ;
; 2.386 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.847      ;
; 2.395 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.892      ;
; 2.412 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.909      ;
; 2.432 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.929      ;
; 2.436 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.897      ;
; 2.442 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.903      ;
; 2.453 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.950      ;
; 2.468 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.246      ; 2.930      ;
; 2.469 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 2.930      ;
; 2.487 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 2.984      ;
; 2.586 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 3.083      ;
; 2.609 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.246      ; 3.071      ;
; 2.626 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 3.123      ;
; 2.632 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 3.093      ;
; 2.664 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 3.161      ;
; 2.715 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.282      ; 3.213      ;
; 2.727 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.245      ; 3.188      ;
; 2.799 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.246      ; 3.261      ;
; 2.808 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 3.305      ;
; 2.837 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 3.334      ;
; 2.863 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.282      ; 3.361      ;
; 2.892 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.246      ; 3.354      ;
; 2.923 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.282      ; 3.421      ;
; 3.054 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.281      ; 3.551      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                     ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -4.227 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -3.192     ; 1.543      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                           ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.224 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 1.206      ; 1.732      ;
; 0.746 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 1.206      ; 1.710      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                             ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.052 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 1.276      ; 1.642      ;
; 0.467  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 1.276      ; 1.661      ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                     ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 4.689 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -2.955     ; 1.430      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a12                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a121                    ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PS2_CLK'                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.055  ; 0.243        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.056  ; 0.244        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.056  ; 0.244        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.056  ; 0.244        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.056  ; 0.244        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.078  ; 0.266        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.084  ; 0.272        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.084  ; 0.272        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.084  ; 0.272        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.084  ; 0.272        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.091  ; 0.279        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.091  ; 0.279        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.091  ; 0.279        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.091  ; 0.279        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.091  ; 0.279        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.091  ; 0.279        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.091  ; 0.279        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.091  ; 0.279        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.091  ; 0.279        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.093  ; 0.281        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.093  ; 0.281        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.093  ; 0.281        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.093  ; 0.281        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.208  ; 0.208        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; 0.209  ; 0.209        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.209  ; 0.209        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 0.209  ; 0.209        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; 0.209  ; 0.209        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; 0.231  ; 0.231        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 0.237  ; 0.237        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; 0.237  ; 0.237        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; 0.237  ; 0.237        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; 0.237  ; 0.237        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; 0.244  ; 0.244        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; 0.319  ; 0.319        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.495  ; 0.715        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.495  ; 0.715        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.495  ; 0.715        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.495  ; 0.715        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.497  ; 0.717        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.504  ; 0.724        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.504  ; 0.724        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.504  ; 0.724        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.504  ; 0.724        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.509  ; 0.729        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.530  ; 0.750        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.530  ; 0.750        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.530  ; 0.750        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.530  ; 0.750        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.533  ; 0.753        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.681  ; 0.681        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.751  ; 0.751        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; 0.751  ; 0.751        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; 0.751  ; 0.751        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                       ;
+--------+--------------+----------------+------------+--------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------+--------------------------+------------+-----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[14]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[15]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[14]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[15]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[17]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|enable_alu_prev      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[10]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[11]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[12]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[13]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[14]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[15]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[3]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[4]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[5]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[6]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[7]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[8]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[9]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|resetStage           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[10]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[11]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[12]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[13]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[14]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[15]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[16]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[17]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[18]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[19]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[20]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[21]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[22]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[23]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[24]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[25]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[26]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[27]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[28]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[29]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[30]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[31]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[8]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[9]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[2]  ;
+--------+--------------+----------------+------------+--------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                               ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.328  ; 0.548        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.328  ; 0.548        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.347  ; 0.535        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.347  ; 0.535        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.347  ; 0.535        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 4.516 ; 4.581 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 3.210 ; 3.735 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 3.210 ; 3.735 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 3.169 ; 3.706 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 3.329 ; 3.741 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 3.329 ; 3.741 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.911 ; -1.003 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.336 ; -1.791 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.336 ; -1.791 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -1.226 ; -1.776 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -0.515 ; -0.845 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -0.515 ; -0.845 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 13.080 ; 13.023 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 10.983 ; 11.019 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 11.204 ; 11.129 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 11.193 ; 11.262 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 11.179 ; 11.149 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 10.192 ; 10.248 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 10.864 ; 10.967 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 11.199 ; 11.233 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 10.721 ; 10.699 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 10.446 ; 10.387 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 13.080 ; 13.023 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 9.945  ; 9.881  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 10.860 ; 10.923 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 10.015 ; 9.956  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 9.356  ; 9.344  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 9.732  ; 9.704  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 11.747 ; 11.803 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.974  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 12.983 ; 12.816 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 10.626 ; 10.627 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 12.169 ; 12.126 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 12.983 ; 12.816 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 12.001 ; 11.929 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 11.749 ; 11.625 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 11.066 ; 11.176 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 12.771 ; 12.578 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 10.263 ; 10.320 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 9.571  ; 9.495  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 9.457  ; 9.448  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.985  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 12.968 ; 12.989 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 11.819 ; 11.793 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 12.968 ; 12.976 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 11.150 ; 11.144 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 12.015 ; 11.888 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 11.312 ; 11.296 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 12.534 ; 12.396 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 12.957 ; 12.989 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 12.135 ; 12.156 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 10.970 ; 10.901 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 11.717 ; 11.551 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 12.185 ; 12.097 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 12.987 ; 13.092 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 10.035 ; 10.010 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 11.354 ; 11.377 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 10.796 ; 10.708 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 10.215 ; 10.194 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 12.844 ; 12.750 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 11.685 ; 11.557 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 12.987 ; 13.092 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 12.785 ; 12.605 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 9.415  ; 9.370  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 11.199 ; 11.207 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 10.445 ; 10.452 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 8.999  ; 8.985  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 10.562 ; 10.595 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 10.773 ; 10.699 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 10.762 ; 10.826 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 10.748 ; 10.718 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 9.800  ; 9.853  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 10.446 ; 10.544 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 10.769 ; 10.800 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 10.310 ; 10.286 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 10.045 ; 9.987  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 12.629 ; 12.576 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 9.564  ; 9.502  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 10.443 ; 10.502 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 9.633  ; 9.574  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 8.999  ; 8.985  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 9.361  ; 9.332  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 11.348 ; 11.405 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.800  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 9.095  ; 9.081  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 10.217 ; 10.213 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 11.697 ; 11.652 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 12.478 ; 12.314 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 11.536 ; 11.463 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 11.294 ; 11.171 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 10.637 ; 10.739 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 12.273 ; 12.085 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 9.867  ; 9.917  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 9.203  ; 9.126  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 9.095  ; 9.081  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.806  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 10.547 ; 10.476 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 11.361 ; 11.332 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 12.464 ; 12.467 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 10.719 ; 10.709 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 11.548 ; 11.422 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 10.875 ; 10.855 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 12.049 ; 11.912 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 12.453 ; 12.479 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 11.666 ; 11.682 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 10.547 ; 10.476 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 11.263 ; 11.099 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 11.711 ; 11.622 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 9.055  ; 9.007  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 9.647  ; 9.619  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 10.914 ; 10.932 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 10.379 ; 10.291 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 9.821  ; 9.797  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 12.345 ; 12.250 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 11.232 ; 11.104 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 12.482 ; 12.579 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 12.288 ; 12.111 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 9.055  ; 9.007  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 10.765 ; 10.769 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 10.043 ; 10.045 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 24.55 MHz  ; 24.55 MHz       ; clock_divider:U5|reg1Mhz           ;                                                               ;
; 113.56 MHz ; 113.56 MHz      ; CLOCK_50                           ;                                                               ;
; 190.48 MHz ; 190.48 MHz      ; clock_divider:U5|reg25Mhz          ;                                                               ;
; 373.97 MHz ; 250.0 MHz       ; PS2_CLK                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 719.42 MHz ; 437.64 MHz      ; clock_divider:U5|reg1Khz           ; limit due to minimum period restriction (tmin)                ;
; 759.88 MHz ; 437.64 MHz      ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_divider:U5|reg1Mhz           ; -39.736 ; -3285.387     ;
; clock_divider:U5|reg25Mhz          ; -17.229 ; -871.527      ;
; CLOCK_50                           ; -8.135  ; -3532.643     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -3.618  ; -27.577       ;
; PS2_CLK                            ; -1.674  ; -30.943       ;
; clock_divider:U5|reg1Khz           ; -0.390  ; -0.390        ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.737 ; -12.217       ;
; PS2_CLK                            ; -0.139 ; -0.139        ;
; clock_divider:U5|reg1Khz           ; 0.143  ; 0.000         ;
; clock_divider:U5|reg25Mhz          ; 0.342  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.352  ; 0.000         ;
; clock_divider:U5|reg1Mhz           ; 0.353  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                           ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -3.700 ; -3.700        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.301  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                            ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -0.069 ; -0.069        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 4.232  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -2114.079     ;
; PS2_CLK                                ; -3.000 ; -32.555       ;
; clock_divider:U5|reg1Mhz               ; -1.285 ; -531.990      ;
; clock_divider:U5|reg25Mhz              ; -1.285 ; -196.605      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.285 ; -12.850       ;
; clock_divider:U5|reg1Khz               ; -1.285 ; -3.855        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.285 ; -1.285        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.285 ; -1.285        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                  ;
+---------+----------------------------------------------+---------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                                    ; To Node                         ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------+---------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -39.736 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 41.012     ;
; -39.652 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 40.918     ;
; -39.638 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 40.904     ;
; -39.633 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 40.899     ;
; -39.533 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 40.799     ;
; -39.485 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 40.751     ;
; -39.378 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 40.644     ;
; -39.363 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 40.629     ;
; -39.227 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.287      ; 40.513     ;
; -39.143 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 40.419     ;
; -39.138 ; cpu_v:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 40.404     ;
; -39.131 ; cpu_v:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 40.397     ;
; -39.129 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 40.405     ;
; -39.124 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 40.400     ;
; -39.088 ; cpu_v:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 40.354     ;
; -39.066 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.313      ; 40.378     ;
; -39.024 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 40.300     ;
; -38.982 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 40.284     ;
; -38.976 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 40.252     ;
; -38.968 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 40.270     ;
; -38.963 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 40.265     ;
; -38.956 ; cpu_v:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 40.222     ;
; -38.908 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.307      ; 40.214     ;
; -38.904 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.295      ; 40.198     ;
; -38.869 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 40.145     ;
; -38.863 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 40.165     ;
; -38.854 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 40.130     ;
; -38.825 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.225      ; 40.049     ;
; -38.824 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.297      ; 40.120     ;
; -38.815 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 40.117     ;
; -38.810 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.297      ; 40.106     ;
; -38.805 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.297      ; 40.101     ;
; -38.799 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.306      ; 40.104     ;
; -38.785 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.306      ; 40.090     ;
; -38.780 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.306      ; 40.085     ;
; -38.772 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.309      ; 40.080     ;
; -38.720 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.955     ;
; -38.708 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 40.010     ;
; -38.706 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.941     ;
; -38.705 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.297      ; 40.001     ;
; -38.701 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.936     ;
; -38.693 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 39.995     ;
; -38.688 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.299      ; 39.986     ;
; -38.680 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.306      ; 39.985     ;
; -38.674 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.299      ; 39.972     ;
; -38.669 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.299      ; 39.967     ;
; -38.657 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.297      ; 39.953     ;
; -38.642 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.225      ; 39.866     ;
; -38.641 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.225      ; 39.865     ;
; -38.632 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.306      ; 39.937     ;
; -38.629 ; cpu_v:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 39.905     ;
; -38.626 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.287      ; 39.912     ;
; -38.626 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.287      ; 39.912     ;
; -38.622 ; cpu_v:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 39.898     ;
; -38.621 ; cpu_v:U1|control_unit_v:control_v_dut|m4[1]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 39.887     ;
; -38.607 ; cpu_v:U1|control_unit_v:control_v_dut|m4[3]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 39.873     ;
; -38.601 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.836     ;
; -38.590 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.306      ; 39.895     ;
; -38.579 ; cpu_v:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 39.855     ;
; -38.570 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.295      ; 39.864     ;
; -38.569 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.299      ; 39.867     ;
; -38.553 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.788     ;
; -38.550 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.297      ; 39.846     ;
; -38.542 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 39.818     ;
; -38.542 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 39.818     ;
; -38.537 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.772     ;
; -38.536 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.771     ;
; -38.535 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.297      ; 39.831     ;
; -38.533 ; cpu_v:U1|control_unit_v:control_v_dut|m3[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.258      ; 39.790     ;
; -38.528 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 39.804     ;
; -38.528 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 39.804     ;
; -38.525 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.306      ; 39.830     ;
; -38.523 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.758     ;
; -38.523 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 39.799     ;
; -38.523 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 39.799     ;
; -38.522 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.757     ;
; -38.521 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.299      ; 39.819     ;
; -38.519 ; cpu_v:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.267      ; 39.785     ;
; -38.518 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.753     ;
; -38.517 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.752     ;
; -38.510 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.306      ; 39.815     ;
; -38.506 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.296      ; 39.801     ;
; -38.492 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.296      ; 39.787     ;
; -38.490 ; cpu_v:U1|control_unit_v:control_v_dut|m3[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.258      ; 39.747     ;
; -38.487 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.296      ; 39.782     ;
; -38.468 ; cpu_v:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 39.770     ;
; -38.465 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.306      ; 39.770     ;
; -38.461 ; cpu_v:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 39.763     ;
; -38.451 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.306      ; 39.756     ;
; -38.447 ; cpu_v:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 39.723     ;
; -38.446 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.681     ;
; -38.446 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.306      ; 39.751     ;
; -38.431 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.666     ;
; -38.423 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 39.699     ;
; -38.423 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 39.699     ;
; -38.418 ; cpu_v:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.303      ; 39.720     ;
; -38.418 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.653     ;
; -38.417 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.236      ; 39.652     ;
; -38.414 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.299      ; 39.712     ;
; -38.403 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.248      ; 39.650     ;
+---------+----------------------------------------------+---------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                               ;
+---------+--------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -17.229 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.359      ; 18.587     ;
; -17.229 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.359      ; 18.587     ;
; -17.152 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.512     ;
; -17.152 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.512     ;
; -17.152 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.512     ;
; -17.152 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.512     ;
; -17.140 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.504     ;
; -17.140 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.504     ;
; -17.140 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.504     ;
; -17.140 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.504     ;
; -17.140 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.504     ;
; -17.140 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.504     ;
; -17.140 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.504     ;
; -17.140 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.504     ;
; -17.088 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.359      ; 18.446     ;
; -17.088 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.359      ; 18.446     ;
; -17.049 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.359      ; 18.407     ;
; -17.049 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.359      ; 18.407     ;
; -17.011 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.371     ;
; -17.011 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.371     ;
; -17.011 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.371     ;
; -17.011 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.371     ;
; -16.999 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.363     ;
; -16.999 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.363     ;
; -16.999 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.363     ;
; -16.999 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.363     ;
; -16.999 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.363     ;
; -16.999 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.363     ;
; -16.999 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.363     ;
; -16.999 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.363     ;
; -16.978 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.359      ; 18.336     ;
; -16.978 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.359      ; 18.336     ;
; -16.972 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.332     ;
; -16.972 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.332     ;
; -16.972 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.332     ;
; -16.972 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.332     ;
; -16.965 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.329     ;
; -16.960 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.324     ;
; -16.960 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.324     ;
; -16.960 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.324     ;
; -16.960 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.324     ;
; -16.960 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.324     ;
; -16.960 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.324     ;
; -16.960 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.324     ;
; -16.960 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.324     ;
; -16.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.277     ;
; -16.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.277     ;
; -16.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.277     ;
; -16.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.277     ;
; -16.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.277     ;
; -16.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.277     ;
; -16.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.277     ;
; -16.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.277     ;
; -16.913 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.277     ;
; -16.907 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.269     ;
; -16.907 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.269     ;
; -16.907 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.269     ;
; -16.907 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.269     ;
; -16.907 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.269     ;
; -16.907 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.269     ;
; -16.907 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.269     ;
; -16.901 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.261     ;
; -16.901 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.261     ;
; -16.901 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.261     ;
; -16.901 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.361      ; 18.261     ;
; -16.889 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.253     ;
; -16.889 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.253     ;
; -16.889 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.253     ;
; -16.889 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.253     ;
; -16.889 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.253     ;
; -16.889 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.253     ;
; -16.889 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.253     ;
; -16.889 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.253     ;
; -16.824 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.188     ;
; -16.822 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.719      ; 18.540     ;
; -16.796 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.158     ;
; -16.796 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.158     ;
; -16.796 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.158     ;
; -16.796 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.158     ;
; -16.796 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.158     ;
; -16.796 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.158     ;
; -16.785 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.149     ;
; -16.772 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.136     ;
; -16.772 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.136     ;
; -16.772 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.136     ;
; -16.772 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.136     ;
; -16.772 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.136     ;
; -16.772 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.136     ;
; -16.772 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.136     ;
; -16.772 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.136     ;
; -16.772 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.136     ;
; -16.766 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.128     ;
; -16.766 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.128     ;
; -16.766 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.128     ;
; -16.766 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.128     ;
; -16.766 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.128     ;
; -16.766 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.128     ;
; -16.766 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.363      ; 18.128     ;
; -16.733 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.097     ;
; -16.733 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.365      ; 18.097     ;
+---------+--------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                             ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -8.135 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.201     ; 7.454      ;
; -8.135 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.201     ; 7.454      ;
; -8.135 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.196     ; 7.459      ;
; -8.071 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.186     ; 7.405      ;
; -8.071 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.186     ; 7.405      ;
; -8.071 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.181     ; 7.410      ;
; -8.065 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.192     ; 7.393      ;
; -8.065 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.192     ; 7.393      ;
; -8.065 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.187     ; 7.398      ;
; -8.061 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a20~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.177     ; 7.404      ;
; -8.061 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a20~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.177     ; 7.404      ;
; -8.061 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a20~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.172     ; 7.409      ;
; -8.058 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.180     ; 7.398      ;
; -8.058 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.180     ; 7.398      ;
; -8.058 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.175     ; 7.403      ;
; -8.052 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.200     ; 7.372      ;
; -8.052 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.200     ; 7.372      ;
; -8.052 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.195     ; 7.377      ;
; -8.048 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.140     ; 7.428      ;
; -8.048 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.140     ; 7.428      ;
; -8.048 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.135     ; 7.433      ;
; -8.045 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.151     ; 7.414      ;
; -8.045 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.151     ; 7.414      ;
; -8.045 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.146     ; 7.419      ;
; -8.043 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.186     ; 7.377      ;
; -8.043 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.186     ; 7.377      ;
; -8.043 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.181     ; 7.382      ;
; -8.041 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.170     ; 7.391      ;
; -8.041 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.170     ; 7.391      ;
; -8.041 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.165     ; 7.396      ;
; -8.038 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a21~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.180     ; 7.378      ;
; -8.038 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a21~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.180     ; 7.378      ;
; -8.038 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a21~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.175     ; 7.383      ;
; -8.015 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.181     ; 7.354      ;
; -8.015 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.181     ; 7.354      ;
; -8.015 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.176     ; 7.359      ;
; -8.015 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.175     ; 7.360      ;
; -8.007 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.175     ; 7.352      ;
; -8.007 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.170     ; 7.357      ;
; -7.994 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.174     ; 7.340      ;
; -7.988 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.192     ; 7.316      ;
; -7.971 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.200     ; 7.291      ;
; -7.964 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.161     ; 7.323      ;
; -7.964 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.174     ; 7.310      ;
; -7.964 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.161     ; 7.323      ;
; -7.964 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.156     ; 7.328      ;
; -7.964 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.169     ; 7.315      ;
; -7.943 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.192     ; 7.271      ;
; -7.943 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.187     ; 7.276      ;
; -7.939 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.171     ; 7.288      ;
; -7.935 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.206     ; 7.249      ;
; -7.935 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.206     ; 7.249      ;
; -7.935 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.201     ; 7.254      ;
; -7.919 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.164     ; 7.275      ;
; -7.919 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.164     ; 7.275      ;
; -7.919 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.159     ; 7.280      ;
; -7.914 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.157     ; 7.277      ;
; -7.914 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.157     ; 7.277      ;
; -7.914 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.152     ; 7.282      ;
; -7.908 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.154     ; 7.274      ;
; -7.908 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.154     ; 7.274      ;
; -7.908 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.149     ; 7.279      ;
; -7.907 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a5~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.217     ; 7.210      ;
; -7.902 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.144     ; 7.278      ;
; -7.902 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.144     ; 7.278      ;
; -7.902 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.139     ; 7.283      ;
; -7.899 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.188     ; 7.231      ;
; -7.899 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.188     ; 7.231      ;
; -7.897 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.183     ; 7.234      ;
; -7.895 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.191     ; 7.224      ;
; -7.895 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.191     ; 7.224      ;
; -7.895 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.186     ; 7.229      ;
; -7.891 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.166     ; 7.245      ;
; -7.883 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.171     ; 7.232      ;
; -7.878 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.160     ; 7.238      ;
; -7.878 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.223     ; 7.175      ;
; -7.875 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.167     ; 7.228      ;
; -7.875 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.171     ; 7.224      ;
; -7.875 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.167     ; 7.228      ;
; -7.875 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.162     ; 7.233      ;
; -7.875 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.166     ; 7.229      ;
; -7.873 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.223     ; 7.170      ;
; -7.873 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.218     ; 7.175      ;
; -7.871 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.136     ; 7.255      ;
; -7.871 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.136     ; 7.255      ;
; -7.871 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.131     ; 7.260      ;
; -7.866 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.197     ; 7.189      ;
; -7.866 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.197     ; 7.189      ;
; -7.866 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.192     ; 7.194      ;
; -7.863 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.135     ; 7.248      ;
; -7.863 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.135     ; 7.248      ;
; -7.863 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.130     ; 7.253      ;
; -7.862 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.170     ; 7.212      ;
; -7.854 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.160     ; 7.214      ;
; -7.854 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.155     ; 7.219      ;
; -7.851 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.188     ; 7.183      ;
; -7.851 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.188     ; 7.183      ;
; -7.849 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.183     ; 7.186      ;
; -7.848 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.202     ; 7.166      ;
; -7.848 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.202     ; 7.166      ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -3.618 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 4.410      ;
; -3.601 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 4.428      ;
; -3.576 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 4.403      ;
; -3.573 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 4.365      ;
; -3.483 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 4.275      ;
; -3.407 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 4.234      ;
; -3.333 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 4.160      ;
; -2.963 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.196     ; 3.756      ;
; -2.922 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.749      ;
; -2.899 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.726      ;
; -2.898 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.690      ;
; -2.883 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.161     ; 3.711      ;
; -2.852 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.161     ; 3.680      ;
; -2.825 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.161     ; 3.653      ;
; -2.812 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.196     ; 3.605      ;
; -2.801 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.593      ;
; -2.759 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.161     ; 3.587      ;
; -2.710 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.196     ; 3.503      ;
; -2.680 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.472      ;
; -2.677 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.196     ; 3.470      ;
; -2.626 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.418      ;
; -2.619 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.196     ; 3.412      ;
; -2.613 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.405      ;
; -2.604 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.396      ;
; -2.601 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.428      ;
; -2.599 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.161     ; 3.427      ;
; -2.589 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.161     ; 3.417      ;
; -2.574 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.401      ;
; -2.566 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.393      ;
; -2.556 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.383      ;
; -2.556 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.383      ;
; -2.547 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.374      ;
; -2.543 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.370      ;
; -2.470 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.297      ;
; -2.456 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.248      ;
; -2.448 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.196     ; 3.241      ;
; -2.441 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.233      ;
; -2.436 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.263      ;
; -2.389 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.181      ;
; -2.365 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.157      ;
; -2.359 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.186      ;
; -2.318 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.110      ;
; -2.315 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.107      ;
; -2.296 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.123      ;
; -2.295 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.122      ;
; -2.288 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.115      ;
; -2.283 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.075      ;
; -2.274 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.101      ;
; -2.235 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.062      ;
; -2.225 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.052      ;
; -2.223 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.050      ;
; -2.218 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 3.045      ;
; -2.214 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 3.006      ;
; -2.148 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 2.975      ;
; -2.074 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.196     ; 2.867      ;
; -2.058 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 2.850      ;
; -2.043 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 2.835      ;
; -2.030 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 2.857      ;
; -2.008 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 2.800      ;
; -2.007 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 2.799      ;
; -1.976 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 2.768      ;
; -1.886 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 2.678      ;
; -1.836 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 2.628      ;
; -1.801 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 2.593      ;
; -1.746 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 2.573      ;
; -1.671 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.161     ; 2.499      ;
; -1.662 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.196     ; 2.455      ;
; -1.583 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.161     ; 2.411      ;
; -1.479 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 2.306      ;
; -1.409 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 2.236      ;
; -1.214 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 2.041      ;
; -1.160 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 1.952      ;
; -1.156 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 1.948      ;
; -1.155 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 1.947      ;
; -1.153 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 1.945      ;
; -1.025 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 1.817      ;
; -0.826 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 1.653      ;
; -0.711 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 1.503      ;
; -0.683 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.197     ; 1.475      ;
; -0.618 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.162     ; 1.445      ;
; -0.316 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.074     ; 1.241      ;
; -0.315 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.074     ; 1.240      ;
; -0.315 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.074     ; 1.240      ;
; -0.313 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.074     ; 1.238      ;
; -0.146 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.074     ; 1.071      ;
; -0.143 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.074     ; 1.068      ;
; -0.077 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.074     ; 1.002      ;
; 0.065  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.073     ; 0.861      ;
; 0.067  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.073     ; 0.859      ;
; 0.161  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.074     ; 0.764      ;
; 0.242  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.074     ; 0.683      ;
; 0.266  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.074     ; 0.659      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PS2_CLK'                                                                                                                            ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.674 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.845      ;
; -1.674 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.845      ;
; -1.674 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.845      ;
; -1.674 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.845      ;
; -1.621 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.121     ; 2.519      ;
; -1.500 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.671      ;
; -1.500 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.671      ;
; -1.500 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.671      ;
; -1.500 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.671      ;
; -1.463 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.121     ; 2.361      ;
; -1.446 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.584      ;
; -1.446 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.584      ;
; -1.446 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.584      ;
; -1.446 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.584      ;
; -1.363 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.531      ;
; -1.363 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.531      ;
; -1.363 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.531      ;
; -1.363 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.531      ;
; -1.363 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.531      ;
; -1.363 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.531      ;
; -1.363 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.531      ;
; -1.363 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.531      ;
; -1.363 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.531      ;
; -1.326 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.497      ;
; -1.326 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.497      ;
; -1.326 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.497      ;
; -1.326 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.497      ;
; -1.290 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.428      ;
; -1.290 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.428      ;
; -1.290 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.428      ;
; -1.290 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.428      ;
; -1.289 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.121     ; 2.187      ;
; -1.216 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.387      ;
; -1.216 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.387      ;
; -1.216 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.387      ;
; -1.216 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.152      ; 2.387      ;
; -1.208 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.376      ;
; -1.208 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.376      ;
; -1.208 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.376      ;
; -1.208 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.376      ;
; -1.208 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.376      ;
; -1.208 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.376      ;
; -1.208 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.376      ;
; -1.208 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.376      ;
; -1.208 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.376      ;
; -1.179 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.121     ; 2.077      ;
; -1.116 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.254      ;
; -1.116 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.254      ;
; -1.116 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.254      ;
; -1.116 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.254      ;
; -1.034 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.202      ;
; -1.034 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.202      ;
; -1.034 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.202      ;
; -1.034 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.202      ;
; -1.034 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.202      ;
; -1.034 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.202      ;
; -1.034 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.202      ;
; -1.034 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.202      ;
; -1.034 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.202      ;
; -1.019 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.124      ; 2.162      ;
; -1.019 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.124      ; 2.162      ;
; -1.019 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.124      ; 2.162      ;
; -1.019 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.124      ; 2.162      ;
; -1.006 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.144      ;
; -1.006 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.144      ;
; -1.006 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.144      ;
; -1.006 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.119      ; 2.144      ;
; -0.995 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.149     ; 1.865      ;
; -0.959 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.108     ; 1.870      ;
; -0.959 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.108     ; 1.870      ;
; -0.959 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.108     ; 1.870      ;
; -0.959 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.108     ; 1.870      ;
; -0.924 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.092      ;
; -0.924 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.092      ;
; -0.924 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.092      ;
; -0.924 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.092      ;
; -0.924 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.092      ;
; -0.924 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.092      ;
; -0.924 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.092      ;
; -0.924 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.092      ;
; -0.924 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.149      ; 2.092      ;
; -0.812 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.788      ;
; -0.809 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.091      ; 1.919      ;
; -0.809 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.091      ; 1.919      ;
; -0.809 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.091      ; 1.919      ;
; -0.809 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.091      ; 1.919      ;
; -0.808 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.039     ; 1.788      ;
; -0.779 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.088     ; 1.710      ;
; -0.754 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.730      ;
; -0.739 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.053     ; 1.705      ;
; -0.719 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.695      ;
; -0.717 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.693      ;
; -0.699 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.675      ;
; -0.653 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.629      ;
; -0.650 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.626      ;
; -0.600 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.053     ; 1.566      ;
; -0.563 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.088     ; 1.494      ;
; -0.553 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.529      ;
; -0.552 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 1.528      ;
; -0.520 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.121      ; 1.660      ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.390 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 1.317      ;
; -0.122 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 1.049      ;
; 0.060  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 0.867      ;
; 0.188  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.605      ; 2.926      ;
; 0.188  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.605      ; 2.926      ;
; 0.206  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.605      ; 2.908      ;
; 0.244  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 0.683      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                               ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.737 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.760      ; 1.437      ;
; -1.735 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.760      ; 1.439      ;
; -1.734 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.760      ; 1.440      ;
; -1.135 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.760      ; 1.539      ;
; -1.133 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.760      ; 1.541      ;
; -1.133 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.760      ; 1.541      ;
; -0.844 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.766      ; 2.336      ;
; -0.570 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.763      ; 2.607      ;
; -0.568 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.763      ; 2.609      ;
; -0.567 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.763      ; 2.610      ;
; -0.500 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.763      ; 2.677      ;
; -0.498 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.763      ; 2.679      ;
; -0.496 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.763      ; 2.681      ;
; -0.489 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.765      ; 2.690      ;
; -0.487 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.765      ; 2.692      ;
; -0.485 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.765      ; 2.694      ;
; -0.483 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.765      ; 2.696      ;
; -0.481 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.765      ; 2.698      ;
; -0.474 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.765      ; 2.705      ;
; -0.141 ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.766      ; 2.539      ;
; -0.069 ; clock_divider:U5|reg1Khz        ; clock_divider:U5|reg1Khz                                                                                                              ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 2.748      ; 3.093      ;
; 0.097  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.763      ; 2.774      ;
; 0.098  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.763      ; 2.775      ;
; 0.099  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.763      ; 2.776      ;
; 0.125  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a13~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.056      ; 3.625      ;
; 0.137  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.098      ; 3.679      ;
; 0.176  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.765      ; 2.855      ;
; 0.178  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.765      ; 2.857      ;
; 0.180  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.765      ; 2.859      ;
; 0.182  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.765      ; 2.861      ;
; 0.183  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.078      ; 3.705      ;
; 0.183  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.765      ; 2.862      ;
; 0.184  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.039      ; 3.667      ;
; 0.187  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.077      ; 3.708      ;
; 0.196  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.765      ; 2.875      ;
; 0.202  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.097      ; 3.743      ;
; 0.210  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.763      ; 2.887      ;
; 0.212  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.763      ; 2.889      ;
; 0.214  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.763      ; 2.891      ;
; 0.215  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.064      ; 3.723      ;
; 0.215  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.075      ; 3.734      ;
; 0.222  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a20~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.054      ; 3.720      ;
; 0.223  ; clock_divider:U5|reg1Mhz        ; clock_divider:U5|reg1Mhz                                                                                                              ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 2.727      ; 3.364      ;
; 0.228  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.044      ; 3.716      ;
; 0.233  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.766      ; 3.413      ;
; 0.233  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.021      ; 3.698      ;
; 0.237  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a14~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.069      ; 3.750      ;
; 0.239  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.028      ; 3.711      ;
; 0.250  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.038      ; 3.732      ;
; 0.252  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.061      ; 3.757      ;
; 0.255  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.024      ; 3.723      ;
; 0.266  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_address_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.044      ; 3.754      ;
; 0.266  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_datain_reg0     ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.049      ; 3.759      ;
; 0.271  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.093      ; 3.808      ;
; 0.280  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.766      ; 3.460      ;
; 0.292  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.082      ; 3.818      ;
; 0.293  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[5]  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.019      ; 3.723      ;
; 0.293  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[6]  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.019      ; 3.723      ;
; 0.293  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.077      ; 3.814      ;
; 0.293  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.069      ; 3.806      ;
; 0.294  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.064      ; 3.802      ;
; 0.295  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_address_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.067      ; 3.806      ;
; 0.295  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.067      ; 3.806      ;
; 0.295  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_datain_reg0     ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.072      ; 3.811      ;
; 0.300  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[1]  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.012      ; 3.723      ;
; 0.300  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[2]  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.012      ; 3.723      ;
; 0.304  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|empty_dff                       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.766      ; 3.484      ;
; 0.307  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[20] ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.006      ; 3.724      ;
; 0.307  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.103      ; 3.854      ;
; 0.308  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.098      ; 3.850      ;
; 0.312  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[14] ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.018      ; 3.741      ;
; 0.312  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[15] ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.018      ; 3.741      ;
; 0.313  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.088      ; 3.845      ;
; 0.314  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.080      ; 3.838      ;
; 0.315  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.075      ; 3.834      ;
; 0.318  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_address_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.066      ; 3.828      ;
; 0.321  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.097      ; 3.862      ;
; 0.325  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.045      ; 3.814      ;
; 0.325  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.050      ; 3.819      ;
; 0.327  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.067      ; 3.838      ;
; 0.330  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.080      ; 3.854      ;
; 0.330  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_datain_reg0     ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.071      ; 3.845      ;
; 0.331  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.075      ; 3.850      ;
; 0.331  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.075      ; 3.850      ;
; 0.331  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.066      ; 3.841      ;
; 0.332  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.093      ; 3.869      ;
; 0.333  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.088      ; 3.865      ;
; 0.335  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.081      ; 3.860      ;
; 0.340  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.093      ; 3.877      ;
; 0.341  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a14~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.074      ; 3.859      ;
; 0.342  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a14~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.069      ; 3.855      ;
; 0.347  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.072      ; 3.863      ;
; 0.348  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_address_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.021      ; 3.813      ;
; 0.348  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.066      ; 3.858      ;
; 0.348  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_datain_reg0     ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.026      ; 3.818      ;
; 0.349  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_address_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.061      ; 3.854      ;
; 0.351  ; clock_divider:U5|counter1Khz[0] ; clock_divider:U5|counter1Khz[0]                                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.086      ; 0.608      ;
; 0.351  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.072      ; 3.867      ;
; 0.352  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.067      ; 3.863      ;
; 0.353  ; clock_divider:U5|reg25Mhz       ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.102      ; 3.899      ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PS2_CLK'                                                                                                                                                      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.139 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 3.515      ; 3.780      ;
; 0.204  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 3.515      ; 3.623      ;
; 0.387  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.597      ;
; 0.398  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.608      ;
; 0.425  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 0.642      ;
; 0.442  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 0.659      ;
; 0.443  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 0.660      ;
; 0.705  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 0.922      ;
; 0.737  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 0.954      ;
; 0.747  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 0.964      ;
; 0.823  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.108      ; 1.102      ;
; 0.891  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.094      ; 1.156      ;
; 0.903  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.117      ;
; 0.922  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.094      ; 1.187      ;
; 0.934  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.108      ; 1.213      ;
; 0.938  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.152      ;
; 0.938  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.152      ;
; 0.940  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.154      ;
; 0.942  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.156      ;
; 0.943  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.160      ;
; 0.949  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.033      ; 1.153      ;
; 0.989  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.206      ;
; 0.995  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.033      ; 1.199      ;
; 1.002  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.216      ;
; 1.003  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.033      ; 1.207      ;
; 1.008  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.222      ;
; 1.032  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.108      ; 1.311      ;
; 1.043  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.257      ;
; 1.045  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.033      ; 1.249      ;
; 1.049  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.263      ;
; 1.119  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.333      ;
; 1.128  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.094      ; 1.393      ;
; 1.147  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.361      ;
; 1.168  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.354      ; 1.693      ;
; 1.168  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.354      ; 1.693      ;
; 1.168  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.354      ; 1.693      ;
; 1.168  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.354      ; 1.693      ;
; 1.168  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.354      ; 1.693      ;
; 1.168  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.354      ; 1.693      ;
; 1.168  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.354      ; 1.693      ;
; 1.168  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.354      ; 1.693      ;
; 1.168  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.354      ; 1.693      ;
; 1.211  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.425      ;
; 1.217  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.431      ;
; 1.255  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.469      ;
; 1.285  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.108      ; 1.564      ;
; 1.308  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.094      ; 1.573      ;
; 1.419  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.322      ; 1.912      ;
; 1.419  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.322      ; 1.912      ;
; 1.419  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.322      ; 1.912      ;
; 1.419  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.322      ; 1.912      ;
; 1.485  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.010      ; 1.666      ;
; 1.532  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.084      ;
; 1.532  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.084      ;
; 1.532  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.084      ;
; 1.532  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.084      ;
; 1.532  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.084      ;
; 1.532  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.084      ;
; 1.532  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.084      ;
; 1.532  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.084      ;
; 1.532  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.084      ;
; 1.622  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.142      ;
; 1.622  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.142      ;
; 1.622  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.142      ;
; 1.622  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.142      ;
; 1.636  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.357      ; 2.164      ;
; 1.636  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.357      ; 2.164      ;
; 1.636  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.357      ; 2.164      ;
; 1.636  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.357      ; 2.164      ;
; 1.638  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.053      ; 1.862      ;
; 1.638  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.053      ; 1.862      ;
; 1.638  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.053      ; 1.862      ;
; 1.638  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.053      ; 1.862      ;
; 1.643  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.195      ;
; 1.643  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.195      ;
; 1.643  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.195      ;
; 1.643  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.195      ;
; 1.643  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.195      ;
; 1.643  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.195      ;
; 1.643  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.195      ;
; 1.643  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.195      ;
; 1.643  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.195      ;
; 1.733  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.253      ;
; 1.733  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.253      ;
; 1.733  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.253      ;
; 1.733  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.253      ;
; 1.741  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.037      ; 1.949      ;
; 1.741  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.293      ;
; 1.741  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.293      ;
; 1.741  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.293      ;
; 1.741  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.293      ;
; 1.741  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.293      ;
; 1.741  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.293      ;
; 1.741  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.293      ;
; 1.741  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.293      ;
; 1.741  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.293      ;
; 1.831  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.351      ;
; 1.831  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.351      ;
; 1.831  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.349      ; 2.351      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; 0.143 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.819      ; 2.643      ;
; 0.365 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 0.608      ;
; 0.398 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.819      ; 2.898      ;
; 0.398 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.819      ; 2.898      ;
; 0.555 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 0.798      ;
; 0.737 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 0.980      ;
; 1.008 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 1.251      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.352 ; vga:U4|TEXT_DRAWER:U3|STATE[0]                         ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.085      ; 0.608      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|STATE[1]                         ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                        ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                        ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                        ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.367 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.608      ;
; 0.421 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.662      ;
; 0.422 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.663      ;
; 0.430 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.671      ;
; 0.456 ; vga:U4|TEXT_DRAWER:U3|STATE[1]                         ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.697      ;
; 0.559 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.800      ;
; 0.568 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.122      ; 1.391      ;
; 0.574 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.120      ; 1.395      ;
; 0.578 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.120      ; 1.399      ;
; 0.579 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.401      ;
; 0.595 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.417      ;
; 0.597 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.721      ; 1.509      ;
; 0.601 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.120      ; 1.422      ;
; 0.603 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.425      ;
; 0.604 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                       ; vga:U4|TEXT_DRAWER:U3|DATA[1]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.450      ; 1.225      ;
; 0.605 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.427      ;
; 0.605 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.427      ;
; 0.606 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.428      ;
; 0.606 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                       ; vga:U4|TEXT_DRAWER:U3|DATA[5]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.124      ; 0.901      ;
; 0.607 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                       ; vga:U4|TEXT_DRAWER:U3|DATA[7]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.124      ; 0.902      ;
; 0.608 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                       ; vga:U4|TEXT_DRAWER:U3|DATA[9]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.124      ; 0.903      ;
; 0.610 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.127      ; 1.438      ;
; 0.610 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                       ; vga:U4|TEXT_DRAWER:U3|DATA[4]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.124      ; 0.905      ;
; 0.611 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.127      ; 1.439      ;
; 0.611 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.127      ; 1.439      ;
; 0.614 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                       ; vga:U4|TEXT_DRAWER:U3|DATA[0]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.115      ; 0.900      ;
; 0.615 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                      ; vga:U4|TEXT_DRAWER:U3|DATA[14]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.115      ; 0.901      ;
; 0.615 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                      ; vga:U4|TEXT_DRAWER:U3|DATA[13]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.115      ; 0.901      ;
; 0.616 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                       ; vga:U4|TEXT_DRAWER:U3|DATA[3]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.115      ; 0.902      ;
; 0.616 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.857      ;
; 0.616 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                      ; vga:U4|TEXT_DRAWER:U3|DATA[12]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.115      ; 0.902      ;
; 0.617 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                       ; vga:U4|TEXT_DRAWER:U3|DATA[6]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.115      ; 0.903      ;
; 0.619 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.441      ;
; 0.621 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.862      ;
; 0.622 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.863      ;
; 0.624 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.446      ;
; 0.626 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.448      ;
; 0.626 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.867      ;
; 0.630 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.452      ;
; 0.630 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.871      ;
; 0.630 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.871      ;
; 0.631 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.453      ;
; 0.631 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.453      ;
; 0.632 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.454      ;
; 0.633 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.121      ; 1.455      ;
; 0.639 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.120      ; 1.460      ;
; 0.643 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.884      ;
; 0.650 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.891      ;
; 0.657 ; vga:U4|TEXT_DRAWER:U3|STATE[2]                         ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.898      ;
; 0.662 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                      ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.902      ;
; 0.664 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                      ; vga:U4|TEXT_DRAWER:U3|DATA[20]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.904      ;
; 0.673 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                        ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.914      ;
; 0.675 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.418      ; 1.264      ;
; 0.683 ; vga:U4|TEXT_DRAWER:U3|STATE[2]                         ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.924      ;
; 0.689 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.708      ; 1.588      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.705      ; 1.586      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.705      ; 1.586      ;
; 0.696 ; vga:U4|TEXT_DRAWER:U3|STATE[1]                         ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.937      ;
; 0.705 ; vga:U4|TEXT_DRAWER:U3|STATE[1]                         ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.946      ;
; 0.708 ; vga:U4|TEXT_DRAWER:U3|STATE[1]                         ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.949      ;
; 0.710 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.705      ; 1.606      ;
; 0.710 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.705      ; 1.606      ;
; 0.710 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.705      ; 1.606      ;
; 0.714 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                        ; vga:U4|TEXT_DRAWER:U3|DATA[1]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.450      ; 1.335      ;
+-------+--------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.352 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.074      ; 0.597      ;
; 0.435 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.074      ; 0.680      ;
; 0.565 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.074      ; 0.810      ;
; 0.566 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.074      ; 0.811      ;
; 0.579 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.074      ; 0.824      ;
; 0.625 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.074      ; 0.870      ;
; 0.662 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.074      ; 0.907      ;
; 0.877 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.074      ; 1.122      ;
; 0.879 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.074      ; 1.124      ;
; 0.879 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.074      ; 1.124      ;
; 0.880 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.074      ; 1.125      ;
; 0.969 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 1.326      ;
; 1.029 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 1.353      ;
; 1.042 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 1.366      ;
; 1.155 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 1.512      ;
; 1.254 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 1.611      ;
; 1.333 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 1.657      ;
; 1.476 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 1.800      ;
; 1.479 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 1.836      ;
; 1.484 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 1.808      ;
; 1.485 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 1.809      ;
; 1.486 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 1.810      ;
; 1.487 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 1.811      ;
; 1.520 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 1.877      ;
; 1.550 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 1.907      ;
; 1.622 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 1.946      ;
; 1.642 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 1.999      ;
; 1.662 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.019      ;
; 1.736 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.093      ;
; 1.747 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.071      ;
; 1.748 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.105      ;
; 1.753 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.110      ;
; 1.777 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.134      ;
; 1.836 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.193      ;
; 1.879 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.203      ;
; 1.892 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.249      ;
; 1.894 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.251      ;
; 1.904 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.228      ;
; 1.906 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.263      ;
; 1.928 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.285      ;
; 1.937 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.261      ;
; 1.981 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.338      ;
; 1.986 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.310      ;
; 1.996 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.320      ;
; 1.998 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.355      ;
; 2.037 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.394      ;
; 2.039 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.363      ;
; 2.051 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.408      ;
; 2.065 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.389      ;
; 2.077 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.401      ;
; 2.094 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.451      ;
; 2.096 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.420      ;
; 2.096 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.420      ;
; 2.098 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.455      ;
; 2.111 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.435      ;
; 2.122 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.446      ;
; 2.128 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.452      ;
; 2.142 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.466      ;
; 2.152 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.476      ;
; 2.159 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.483      ;
; 2.160 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.484      ;
; 2.174 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.498      ;
; 2.197 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.521      ;
; 2.198 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.555      ;
; 2.205 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.562      ;
; 2.221 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.578      ;
; 2.224 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.548      ;
; 2.248 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.605      ;
; 2.271 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.595      ;
; 2.282 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.639      ;
; 2.308 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.632      ;
; 2.309 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.633      ;
; 2.326 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.683      ;
; 2.334 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.691      ;
; 2.335 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.659      ;
; 2.340 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.664      ;
; 2.364 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.721      ;
; 2.441 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.765      ;
; 2.446 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.803      ;
; 2.475 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.832      ;
; 2.483 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.807      ;
; 2.535 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.892      ;
; 2.570 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 2.927      ;
; 2.587 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.911      ;
; 2.604 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 2.928      ;
; 2.645 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 3.002      ;
; 2.671 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 3.028      ;
; 2.708 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 3.065      ;
; 2.733 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 3.090      ;
; 2.740 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.123      ; 3.064      ;
; 2.883 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.156      ; 3.240      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                      ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.353 ; cpu_v:U1|control_unit_v:control_v_dut|videoflag                                            ; cpu_v:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[15]                                                        ; cpu_v:U1|alu_v:alu_v_dut|FR_out[15]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[9]                                                         ; cpu_v:U1|alu_v:alu_v_dut|FR_out[9]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[12]                                                        ; cpu_v:U1|alu_v:alu_v_dut|FR_out[12]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]                                                         ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[10]                                                        ; cpu_v:U1|alu_v:alu_v_dut|FR_out[10]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[11]                                                        ; cpu_v:U1|alu_v:alu_v_dut|FR_out[11]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v:U1|alu_v:alu_v_dut|addInv[0]                                                         ; cpu_v:U1|alu_v:alu_v_dut|addInv[0]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; cpu_v:U1|control_unit_v:control_v_dut|processing_instruction                               ; cpu_v:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v:U1|control_unit_v:control_v_dut|useDec                                               ; cpu_v:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v:U1|control_unit_v:control_v_dut|useCarry                                             ; cpu_v:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v:U1|alu_v:alu_v_dut|temp[17]                                                          ; cpu_v:U1|alu_v:alu_v_dut|temp[17]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.390 ; cpu_v:U1|alu_v:alu_v_dut|stage[7]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[7]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.634      ;
; 0.545 ; cpu_v:U1|control_unit_v:control_v_dut|processing_instruction                               ; cpu_v:U1|control_unit_v:control_v_dut|resetStage             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.787      ;
; 0.554 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[4]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[4]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.798      ;
; 0.587 ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.831      ;
; 0.589 ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.833      ;
; 0.591 ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.835      ;
; 0.593 ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.837      ;
; 0.597 ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.840      ;
; 0.597 ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.840      ;
; 0.599 ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.842      ;
; 0.602 ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[1]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[1]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.845      ;
; 0.604 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[0]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[0]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[7]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[3]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[5]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.850      ;
; 0.612 ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.855      ;
; 0.615 ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.858      ;
; 0.615 ; cpu_v:U1|control_unit_v:control_v_dut|stage[1]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.858      ;
; 0.621 ; cpu_v:U1|control_unit_v:control_v_dut|stage[7]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.864      ;
; 0.633 ; cpu_v:U1|control_unit_v:control_v_dut|stage[0]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.876      ;
; 0.635 ; cpu_v:U1|alu_v:alu_v_dut|stage[1]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[1]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.879      ;
; 0.640 ; cpu_v:U1|alu_v:alu_v_dut|stage[0]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[0]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.884      ;
; 0.645 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|Rn[1][9]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.478      ; 1.294      ;
; 0.657 ; cpu_v:U1|control_unit_v:control_v_dut|opcode[5]                                            ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.900      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[10]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[2]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[4]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[3]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[11]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[6]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[7]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[8]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[9]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[14]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[12]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.715 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[8]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[8]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.959      ;
; 0.720 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[8]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[8]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.963      ;
; 0.724 ; cpu_v:U1|alu_v:alu_v_dut|temp[0]                                                           ; cpu_v:U1|alu_v:alu_v_dut|m2[0]                               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.450      ; 1.345      ;
; 0.786 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.028      ;
; 0.822 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[3]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[3]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.101      ; 1.094      ;
; 0.823 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[1]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[1]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.101      ; 1.095      ;
; 0.839 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[2]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[2]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 1.080      ;
; 0.840 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[2]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.074      ; 1.085      ;
; 0.840 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.074      ; 1.085      ;
; 0.875 ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.120      ;
; 0.879 ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.123      ;
; 0.881 ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[7]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.125      ;
; 0.884 ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.127      ;
; 0.886 ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.130      ;
; 0.887 ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.130      ;
; 0.889 ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.134      ;
; 0.898 ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.141      ;
; 0.900 ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.143      ;
; 0.901 ; cpu_v:U1|control_unit_v:control_v_dut|stage[1]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.144      ;
; 0.903 ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.146      ;
; 0.906 ; cpu_v:U1|control_unit_v:control_v_dut|stage[0]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.149      ;
; 0.907 ; cpu_v:U1|alu_v:alu_v_dut|stage[0]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[1]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.151      ;
; 0.914 ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.157      ;
; 0.917 ; cpu_v:U1|control_unit_v:control_v_dut|stage[0]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.160      ;
; 0.918 ; cpu_v:U1|alu_v:alu_v_dut|stage[0]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.162      ;
; 0.922 ; cpu_v:U1|alu_v:alu_v_dut|stage[1]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.166      ;
; 0.929 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[2]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[2]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.172      ;
; 0.964 ; cpu_v:U1|control_unit_v:control_v_dut|processing_instruction                               ; cpu_v:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.206      ;
; 0.975 ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.219      ;
; 0.978 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[0]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[0]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.101      ; 1.250      ;
; 0.980 ; cpu_v:U1|control_unit_v:control_v_dut|enable_alu                                           ; cpu_v:U1|control_unit_v:control_v_dut|enable_alu             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.223      ;
; 0.983 ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.226      ;
; 0.985 ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[7]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.229      ;
; 0.986 ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.230      ;
; 0.988 ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[7]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.232      ;
; 0.989 ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.233      ;
; 0.990 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[13]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.900      ; 1.591      ;
; 0.994 ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.237      ;
; 0.997 ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.240      ;
; 0.999 ; cpu_v:U1|control_unit_v:control_v_dut|IR[11]                                               ; cpu_v:U1|control_unit_v:control_v_dut|Rn[3][13]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.101      ; 1.271      ;
; 1.000 ; cpu_v:U1|control_unit_v:control_v_dut|stage[1]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.244      ;
; 1.000 ; cpu_v:U1|control_unit_v:control_v_dut|IR[11]                                               ; cpu_v:U1|control_unit_v:control_v_dut|Rn[3][11]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.101      ; 1.272      ;
; 1.002 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.903      ; 1.606      ;
; 1.005 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[1]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[1]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.249      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -3.700 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -2.819     ; 1.390      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.301 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 1.126      ; 1.557      ;
; 0.791 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 1.126      ; 1.567      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                              ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.069 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 1.190      ; 1.505      ;
; 0.418  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 1.190      ; 1.492      ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 4.232 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -2.605     ; 1.308      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a12                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a121                    ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.179  ; 0.365        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.180  ; 0.366        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.180  ; 0.366        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.180  ; 0.366        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.180  ; 0.366        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.194  ; 0.380        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.211  ; 0.397        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.211  ; 0.397        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.211  ; 0.397        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.211  ; 0.397        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.219  ; 0.405        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.219  ; 0.405        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.219  ; 0.405        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.219  ; 0.405        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.221  ; 0.407        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.221  ; 0.407        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.221  ; 0.407        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.221  ; 0.407        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.221  ; 0.407        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.221  ; 0.407        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.221  ; 0.407        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.221  ; 0.407        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.221  ; 0.407        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; 0.372  ; 0.590        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.372  ; 0.590        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.372  ; 0.590        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.372  ; 0.590        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.372  ; 0.590        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.372  ; 0.590        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.372  ; 0.590        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.372  ; 0.590        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.372  ; 0.590        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.374  ; 0.592        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.374  ; 0.592        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.374  ; 0.592        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.374  ; 0.592        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.383  ; 0.601        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.383  ; 0.601        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.383  ; 0.601        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.383  ; 0.601        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.400  ; 0.618        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.414  ; 0.632        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.414  ; 0.632        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.414  ; 0.632        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.414  ; 0.632        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.415  ; 0.633        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                        ;
+--------+--------------+----------------+------------+--------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------+--------------------------+------------+-----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[14]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[15]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[14]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[15]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[17]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|enable_alu_prev      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[10]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[11]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[12]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[13]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[14]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[15]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[3]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[4]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[5]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[6]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[7]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[8]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[9]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|resetStage           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[10]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[11]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[12]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[13]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[14]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[15]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[16]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[17]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[18]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[19]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[20]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[21]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[22]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[23]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[24]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[25]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[26]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[27]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[28]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[29]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[30]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[31]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[8]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[9]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[2]  ;
+--------+--------------+----------------+------------+--------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.343  ; 0.529        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.343  ; 0.529        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.343  ; 0.529        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.343  ; 0.529        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.343  ; 0.529        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.343  ; 0.529        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.343  ; 0.529        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.343  ; 0.529        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.344  ; 0.530        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.344  ; 0.530        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.260  ; 0.446        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.260  ; 0.446        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.260  ; 0.446        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.526  ; 0.526        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.526  ; 0.526        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.526  ; 0.526        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.222  ; 0.440        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.372  ; 0.558        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.520  ; 0.520        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.285  ; 0.471        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.310  ; 0.528        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 4.153 ; 4.383 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 2.769 ; 3.136 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 2.769 ; 3.136 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 2.764 ; 3.091 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 3.117 ; 3.294 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 3.117 ; 3.294 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.831 ; -1.044 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.073 ; -1.350 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.073 ; -1.350 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -0.965 ; -1.365 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -0.522 ; -0.715 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -0.522 ; -0.715 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 11.805 ; 11.575 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 9.938  ; 9.862  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 10.139 ; 9.942  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 10.131 ; 10.060 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 10.129 ; 9.954  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 9.195  ; 9.141  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 9.838  ; 9.791  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 10.147 ; 10.039 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 9.690  ; 9.562  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 9.416  ; 9.282  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 11.805 ; 11.575 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 8.980  ; 8.818  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 9.815  ; 9.753  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 9.030  ; 8.898  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 8.420  ; 8.335  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 8.782  ; 8.664  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 10.573 ; 10.494 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.548  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 11.882 ; 11.467 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 9.641  ; 9.496  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 11.082 ; 10.852 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 11.882 ; 11.467 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 10.911 ; 10.685 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 10.699 ; 10.411 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 10.027 ; 10.003 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 11.700 ; 11.246 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 9.285  ; 9.231  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 8.604  ; 8.426  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 8.531  ; 8.447  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.463  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 11.819 ; 11.623 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 10.733 ; 10.575 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 11.819 ; 11.619 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 10.154 ; 9.959  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 10.937 ; 10.645 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 10.278 ; 10.112 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 11.450 ; 11.102 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 11.817 ; 11.623 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 11.046 ; 10.889 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 9.947  ; 9.759  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 10.652 ; 10.357 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 11.092 ; 10.828 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 11.828 ; 11.730 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 9.079  ; 8.946  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 10.316 ; 10.175 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.802  ; 9.572  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 9.260  ; 9.109  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 11.733 ; 11.404 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 10.633 ; 10.345 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 11.828 ; 11.730 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 11.685 ; 11.287 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 8.456  ; 8.315  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 10.191 ; 10.013 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 9.455  ; 9.347  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 8.077  ; 7.994  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 9.538  ; 9.463  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 9.728  ; 9.538  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 9.720  ; 9.651  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 9.719  ; 9.550  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 8.822  ; 8.769  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 9.440  ; 9.394  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 9.737  ; 9.632  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 9.298  ; 9.174  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 9.033  ; 8.903  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 11.374 ; 11.155 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 8.615  ; 8.458  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 9.417  ; 9.356  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 8.664  ; 8.537  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 8.077  ; 7.994  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 8.425  ; 8.312  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 10.191 ; 10.117 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.371  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 8.186  ; 8.081  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 9.251  ; 9.108  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 10.635 ; 10.410 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 11.402 ; 10.999 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 10.470 ; 10.249 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 10.267 ; 9.987  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 9.621  ; 9.594  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 11.227 ; 10.787 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 8.908  ; 8.853  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 8.257  ; 8.081  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 8.186  ; 8.101  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.285  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 9.545  ; 9.361  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 10.299 ; 10.144 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 11.341 ; 11.145 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 9.743  ; 9.552  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 10.494 ; 10.210 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 9.863  ; 9.700  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 10.989 ; 10.651 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 11.339 ; 11.149 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 10.600 ; 10.446 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 9.545  ; 9.361  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 10.220 ; 9.933  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 10.641 ; 10.384 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 8.116  ; 7.976  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 8.711  ; 8.579  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 9.899  ; 9.759  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.405  ; 9.180  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 8.883  ; 8.735  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 11.259 ; 10.939 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 10.203 ; 9.923  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 11.349 ; 11.251 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 11.211 ; 10.825 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 8.116  ; 7.976  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 9.779  ; 9.604  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 9.073  ; 8.966  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_divider:U5|reg1Mhz           ; -21.077 ; -1643.863     ;
; clock_divider:U5|reg25Mhz          ; -8.670  ; -403.764      ;
; CLOCK_50                           ; -4.558  ; -1803.136     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -1.290  ; -8.091        ;
; PS2_CLK                            ; -0.428  ; -5.844        ;
; clock_divider:U5|reg1Khz           ; 0.241   ; 0.000         ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.004 ; -7.139        ;
; PS2_CLK                            ; -0.080 ; -0.080        ;
; clock_divider:U5|reg1Khz           ; -0.009 ; -0.009        ;
; clock_divider:U5|reg25Mhz          ; 0.171  ; 0.000         ;
; clock_divider:U5|reg1Mhz           ; 0.178  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.181  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                           ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -2.057 ; -2.057        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.320  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                            ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -0.019 ; -0.019        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 2.753  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -1116.941     ;
; PS2_CLK                                ; -3.000 ; -41.978       ;
; clock_divider:U5|reg1Mhz               ; -1.000 ; -414.000      ;
; clock_divider:U5|reg25Mhz              ; -1.000 ; -153.000      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.000 ; -10.000       ;
; clock_divider:U5|reg1Khz               ; -1.000 ; -3.000        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.000 ; -1.000        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.000 ; -1.000        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                  ;
+---------+----------------------------------------------+---------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                                    ; To Node                         ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------+---------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -21.077 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.164      ; 22.228     ;
; -21.010 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 22.153     ;
; -21.009 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 22.152     ;
; -21.004 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 22.147     ;
; -20.944 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 22.087     ;
; -20.923 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 22.066     ;
; -20.859 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 22.002     ;
; -20.856 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 21.999     ;
; -20.804 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.961     ;
; -20.775 ; cpu_v:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 21.918     ;
; -20.742 ; cpu_v:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 21.885     ;
; -20.737 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.162      ; 21.886     ;
; -20.736 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.162      ; 21.885     ;
; -20.734 ; cpu_v:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 21.877     ;
; -20.731 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.162      ; 21.880     ;
; -20.698 ; cpu_v:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 21.841     ;
; -20.691 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.182      ; 21.860     ;
; -20.671 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.162      ; 21.820     ;
; -20.650 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.162      ; 21.799     ;
; -20.624 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.174      ; 21.785     ;
; -20.623 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.174      ; 21.784     ;
; -20.618 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.174      ; 21.779     ;
; -20.595 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.752     ;
; -20.586 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.162      ; 21.735     ;
; -20.584 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.178      ; 21.749     ;
; -20.583 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.162      ; 21.732     ;
; -20.570 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.127      ; 21.684     ;
; -20.558 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.174      ; 21.719     ;
; -20.538 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.178      ; 21.703     ;
; -20.537 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.174      ; 21.698     ;
; -20.517 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.674     ;
; -20.516 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.673     ;
; -20.513 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.177      ; 21.677     ;
; -20.512 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.177      ; 21.676     ;
; -20.511 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.668     ;
; -20.507 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.177      ; 21.671     ;
; -20.502 ; cpu_v:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.162      ; 21.651     ;
; -20.490 ; cpu_v:U1|control_unit_v:control_v_dut|m4[3]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 21.633     ;
; -20.488 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.609     ;
; -20.487 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.608     ;
; -20.483 ; cpu_v:U1|control_unit_v:control_v_dut|m3[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.150      ; 21.620     ;
; -20.482 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.603     ;
; -20.481 ; cpu_v:U1|control_unit_v:control_v_dut|m4[1]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 21.624     ;
; -20.476 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.127      ; 21.590     ;
; -20.475 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.127      ; 21.589     ;
; -20.473 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.174      ; 21.634     ;
; -20.471 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.628     ;
; -20.470 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.174      ; 21.631     ;
; -20.470 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.627     ;
; -20.469 ; cpu_v:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.162      ; 21.618     ;
; -20.467 ; cpu_v:U1|control_unit_v:control_v_dut|m3[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.150      ; 21.604     ;
; -20.465 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.622     ;
; -20.461 ; cpu_v:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.162      ; 21.610     ;
; -20.451 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.608     ;
; -20.447 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.177      ; 21.611     ;
; -20.440 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.167      ; 21.594     ;
; -20.440 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.167      ; 21.594     ;
; -20.432 ; cpu_v:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 21.575     ;
; -20.430 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.587     ;
; -20.426 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.177      ; 21.590     ;
; -20.425 ; cpu_v:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v:U1|alu_v:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.162      ; 21.574     ;
; -20.422 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.543     ;
; -20.420 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.177      ; 21.584     ;
; -20.406 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.563     ;
; -20.405 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.562     ;
; -20.401 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.522     ;
; -20.394 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.515     ;
; -20.393 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.514     ;
; -20.393 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.514     ;
; -20.392 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.513     ;
; -20.389 ; cpu_v:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.174      ; 21.550     ;
; -20.388 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.509     ;
; -20.387 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.508     ;
; -20.384 ; cpu_v:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.541     ;
; -20.373 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 21.519     ;
; -20.373 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 21.519     ;
; -20.372 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 21.518     ;
; -20.372 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 21.518     ;
; -20.367 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 21.513     ;
; -20.367 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 21.513     ;
; -20.366 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.523     ;
; -20.363 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.520     ;
; -20.362 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.177      ; 21.526     ;
; -20.359 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.177      ; 21.523     ;
; -20.356 ; cpu_v:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.174      ; 21.517     ;
; -20.353 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.169      ; 21.509     ;
; -20.352 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.169      ; 21.508     ;
; -20.348 ; cpu_v:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v:U1|alu_v:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.174      ; 21.509     ;
; -20.347 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.169      ; 21.503     ;
; -20.342 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.142      ; 21.471     ;
; -20.339 ; cpu_v:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v:U1|alu_v:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.156      ; 21.482     ;
; -20.339 ; cpu_v:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v:U1|alu_v:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.158      ; 21.484     ;
; -20.337 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.458     ;
; -20.334 ; cpu_v:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v:U1|alu_v:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.455     ;
; -20.328 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.449     ;
; -20.327 ; cpu_v:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v:U1|alu_v:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.134      ; 21.448     ;
; -20.324 ; cpu_v:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v:U1|alu_v:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.177      ; 21.488     ;
; -20.323 ; cpu_v:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v:U1|alu_v:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.177      ; 21.487     ;
; -20.320 ; cpu_v:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v:U1|alu_v:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.170      ; 21.477     ;
; -20.318 ; cpu_v:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v:U1|alu_v:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.177      ; 21.482     ;
+---------+----------------------------------------------+---------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                              ;
+--------+--------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -8.670 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.226      ; 9.883      ;
; -8.670 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.226      ; 9.883      ;
; -8.630 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.847      ;
; -8.630 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.847      ;
; -8.630 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.847      ;
; -8.630 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.847      ;
; -8.620 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.842      ;
; -8.620 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.842      ;
; -8.620 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.842      ;
; -8.620 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.842      ;
; -8.620 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.842      ;
; -8.620 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.842      ;
; -8.620 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.842      ;
; -8.620 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.842      ;
; -8.547 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.226      ; 9.760      ;
; -8.547 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.226      ; 9.760      ;
; -8.546 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.226      ; 9.759      ;
; -8.546 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.226      ; 9.759      ;
; -8.533 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.754      ;
; -8.519 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.226      ; 9.732      ;
; -8.519 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.226      ; 9.732      ;
; -8.511 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.730      ;
; -8.511 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.730      ;
; -8.511 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.730      ;
; -8.511 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.730      ;
; -8.511 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.730      ;
; -8.511 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.730      ;
; -8.511 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.730      ;
; -8.507 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.724      ;
; -8.507 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.724      ;
; -8.507 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.724      ;
; -8.507 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.724      ;
; -8.506 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.727      ;
; -8.506 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.727      ;
; -8.506 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.727      ;
; -8.506 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.727      ;
; -8.506 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.727      ;
; -8.506 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.727      ;
; -8.506 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.727      ;
; -8.506 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.727      ;
; -8.506 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.727      ;
; -8.506 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.723      ;
; -8.506 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.723      ;
; -8.506 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.723      ;
; -8.506 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.723      ;
; -8.497 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.719      ;
; -8.497 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.719      ;
; -8.497 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.719      ;
; -8.497 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.719      ;
; -8.497 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.719      ;
; -8.497 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.719      ;
; -8.497 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.719      ;
; -8.497 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.719      ;
; -8.496 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.718      ;
; -8.496 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.718      ;
; -8.496 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.718      ;
; -8.496 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.718      ;
; -8.496 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.718      ;
; -8.496 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.718      ;
; -8.496 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.718      ;
; -8.496 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.718      ;
; -8.479 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.696      ;
; -8.479 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.696      ;
; -8.479 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.696      ;
; -8.479 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.230      ; 9.696      ;
; -8.469 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.691      ;
; -8.469 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.691      ;
; -8.469 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.691      ;
; -8.469 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.691      ;
; -8.469 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.691      ;
; -8.469 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.691      ;
; -8.469 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.691      ;
; -8.469 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.235      ; 9.691      ;
; -8.451 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.233      ; 9.671      ;
; -8.451 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.233      ; 9.671      ;
; -8.451 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.233      ; 9.671      ;
; -8.451 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.233      ; 9.671      ;
; -8.451 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.233      ; 9.671      ;
; -8.451 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.233      ; 9.671      ;
; -8.435 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 9.864      ;
; -8.410 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.631      ;
; -8.409 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.630      ;
; -8.388 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.607      ;
; -8.388 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.607      ;
; -8.388 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.607      ;
; -8.388 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.607      ;
; -8.388 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.607      ;
; -8.388 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.607      ;
; -8.388 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.607      ;
; -8.387 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.606      ;
; -8.387 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.606      ;
; -8.387 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.606      ;
; -8.387 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.606      ;
; -8.387 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.606      ;
; -8.387 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.606      ;
; -8.387 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.232      ; 9.606      ;
; -8.383 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.604      ;
; -8.383 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.604      ;
; -8.383 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.604      ;
; -8.383 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.234      ; 9.604      ;
+--------+--------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                             ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -4.558 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.919     ; 4.138      ;
; -4.558 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.919     ; 4.138      ;
; -4.556 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.916     ; 4.139      ;
; -4.502 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.890     ; 4.111      ;
; -4.500 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.895     ; 4.104      ;
; -4.497 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.906     ; 4.090      ;
; -4.497 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.906     ; 4.090      ;
; -4.495 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.903     ; 4.091      ;
; -4.487 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.919     ; 4.067      ;
; -4.487 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.919     ; 4.067      ;
; -4.485 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.916     ; 4.068      ;
; -4.484 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.913     ; 4.070      ;
; -4.484 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.913     ; 4.070      ;
; -4.483 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.913     ; 4.069      ;
; -4.483 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.913     ; 4.069      ;
; -4.482 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.910     ; 4.071      ;
; -4.481 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.910     ; 4.070      ;
; -4.474 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.901     ; 4.072      ;
; -4.474 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.901     ; 4.072      ;
; -4.473 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a21~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.901     ; 4.071      ;
; -4.473 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a21~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.901     ; 4.071      ;
; -4.472 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.896     ; 4.075      ;
; -4.472 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.898     ; 4.073      ;
; -4.471 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a21~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.898     ; 4.072      ;
; -4.466 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.890     ; 4.075      ;
; -4.464 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.887     ; 4.076      ;
; -4.460 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.864     ; 4.095      ;
; -4.460 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.864     ; 4.095      ;
; -4.458 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.861     ; 4.096      ;
; -4.455 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.872     ; 4.082      ;
; -4.455 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.872     ; 4.082      ;
; -4.453 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.869     ; 4.083      ;
; -4.451 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.919     ; 4.031      ;
; -4.451 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.919     ; 4.031      ;
; -4.449 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.916     ; 4.032      ;
; -4.444 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.895     ; 4.048      ;
; -4.443 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.906     ; 4.036      ;
; -4.443 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.906     ; 4.036      ;
; -4.442 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.892     ; 4.049      ;
; -4.441 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.904     ; 4.036      ;
; -4.441 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.903     ; 4.037      ;
; -4.441 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.904     ; 4.036      ;
; -4.439 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.901     ; 4.037      ;
; -4.411 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a20~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.900     ; 4.010      ;
; -4.411 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.881     ; 4.029      ;
; -4.411 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a20~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.900     ; 4.010      ;
; -4.411 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.881     ; 4.029      ;
; -4.409 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a20~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.897     ; 4.011      ;
; -4.409 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.878     ; 4.030      ;
; -4.408 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a5~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.937     ; 3.970      ;
; -4.399 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.896     ; 4.002      ;
; -4.399 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.893     ; 4.005      ;
; -4.399 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.893     ; 4.005      ;
; -4.397 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.893     ; 4.003      ;
; -4.397 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.890     ; 4.006      ;
; -4.396 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.861     ; 4.034      ;
; -4.396 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.861     ; 4.034      ;
; -4.395 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.945     ; 3.949      ;
; -4.394 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.858     ; 4.035      ;
; -4.386 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.886     ; 3.999      ;
; -4.386 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.886     ; 3.999      ;
; -4.385 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a13~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.895     ; 3.989      ;
; -4.385 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a13~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.895     ; 3.989      ;
; -4.384 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.883     ; 4.000      ;
; -4.383 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.926     ; 3.956      ;
; -4.383 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.926     ; 3.956      ;
; -4.383 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a13~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.892     ; 3.990      ;
; -4.382 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.913     ; 3.968      ;
; -4.382 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.913     ; 3.968      ;
; -4.381 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.923     ; 3.957      ;
; -4.380 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.910     ; 3.969      ;
; -4.374 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.945     ; 3.928      ;
; -4.374 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.912     ; 3.961      ;
; -4.374 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.912     ; 3.961      ;
; -4.372 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 3.929      ;
; -4.372 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.909     ; 3.962      ;
; -4.371 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a14~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.880     ; 3.990      ;
; -4.371 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a14~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.880     ; 3.990      ;
; -4.369 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a14~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.877     ; 3.991      ;
; -4.365 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.864     ; 4.000      ;
; -4.365 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.864     ; 4.000      ;
; -4.364 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.878     ; 3.985      ;
; -4.364 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.878     ; 3.985      ;
; -4.363 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.861     ; 4.001      ;
; -4.362 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.875     ; 3.986      ;
; -4.361 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.932     ; 3.928      ;
; -4.361 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.913     ; 3.947      ;
; -4.361 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.913     ; 3.947      ;
; -4.359 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.910     ; 3.948      ;
; -4.357 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.913     ; 3.943      ;
; -4.357 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.913     ; 3.943      ;
; -4.357 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.910     ; 3.946      ;
; -4.346 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.932     ; 3.913      ;
; -4.345 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.875     ; 3.969      ;
; -4.345 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.875     ; 3.969      ;
; -4.344 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.878     ; 3.965      ;
; -4.344 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.878     ; 3.965      ;
; -4.344 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.929     ; 3.914      ;
; -4.343 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.872     ; 3.970      ;
; -4.342 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.875     ; 3.966      ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.290 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 2.417      ;
; -1.226 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 2.353      ;
; -1.221 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 2.374      ;
; -1.212 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 2.365      ;
; -1.143 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 2.270      ;
; -1.134 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 2.287      ;
; -1.096 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 2.249      ;
; -1.000 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.151      ; 2.128      ;
; -0.896 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 2.023      ;
; -0.892 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 2.045      ;
; -0.871 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 2.024      ;
; -0.868 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.177      ; 2.022      ;
; -0.853 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.151      ; 1.981      ;
; -0.816 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.177      ; 1.970      ;
; -0.804 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.931      ;
; -0.801 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.177      ; 1.955      ;
; -0.798 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.177      ; 1.952      ;
; -0.768 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.151      ; 1.896      ;
; -0.734 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.861      ;
; -0.722 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.849      ;
; -0.722 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.849      ;
; -0.721 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.151      ; 1.849      ;
; -0.711 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.838      ;
; -0.710 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.863      ;
; -0.709 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.862      ;
; -0.709 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.151      ; 1.837      ;
; -0.703 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.177      ; 1.857      ;
; -0.688 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.841      ;
; -0.682 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.835      ;
; -0.681 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.834      ;
; -0.678 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.831      ;
; -0.659 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.812      ;
; -0.654 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.177      ; 1.808      ;
; -0.647 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.774      ;
; -0.627 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.780      ;
; -0.622 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.151      ; 1.750      ;
; -0.616 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.743      ;
; -0.608 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.761      ;
; -0.607 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.734      ;
; -0.593 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.720      ;
; -0.588 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.715      ;
; -0.582 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.709      ;
; -0.573 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.726      ;
; -0.559 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.712      ;
; -0.548 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.701      ;
; -0.541 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.668      ;
; -0.541 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.694      ;
; -0.510 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.663      ;
; -0.504 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.657      ;
; -0.494 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.647      ;
; -0.493 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.620      ;
; -0.484 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.611      ;
; -0.482 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.609      ;
; -0.465 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.618      ;
; -0.454 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.151      ; 1.582      ;
; -0.452 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.579      ;
; -0.442 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.595      ;
; -0.433 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.586      ;
; -0.425 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.578      ;
; -0.398 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.525      ;
; -0.368 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.495      ;
; -0.367 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.494      ;
; -0.342 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.469      ;
; -0.340 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.467      ;
; -0.256 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.409      ;
; -0.242 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.151      ; 1.370      ;
; -0.235 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.177      ; 1.389      ;
; -0.131 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.177      ; 1.285      ;
; -0.093 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.246      ;
; -0.047 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.200      ;
; 0.047  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 1.106      ;
; 0.050  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.077      ;
; 0.051  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.076      ;
; 0.053  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.074      ;
; 0.074  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.053      ;
; 0.109  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 1.018      ;
; 0.229  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 0.924      ;
; 0.276  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 0.851      ;
; 0.293  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.150      ; 0.834      ;
; 0.300  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 0.645      ;
; 0.301  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 0.644      ;
; 0.302  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 0.643      ;
; 0.303  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 0.642      ;
; 0.355  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.176      ; 0.798      ;
; 0.373  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 0.572      ;
; 0.374  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 0.571      ;
; 0.413  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 0.532      ;
; 0.482  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.464      ;
; 0.483  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.463      ;
; 0.540  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 0.405      ;
; 0.586  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 0.359      ;
; 0.595  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.042     ; 0.350      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PS2_CLK'                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.428 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.500      ;
; -0.428 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.500      ;
; -0.428 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.500      ;
; -0.428 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.500      ;
; -0.405 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.068     ; 1.344      ;
; -0.343 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.415      ;
; -0.343 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.415      ;
; -0.343 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.415      ;
; -0.343 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.415      ;
; -0.320 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.068     ; 1.259      ;
; -0.308 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.356      ;
; -0.308 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.356      ;
; -0.308 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.356      ;
; -0.308 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.356      ;
; -0.267 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.323      ;
; -0.267 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.323      ;
; -0.267 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.323      ;
; -0.267 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.323      ;
; -0.267 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.323      ;
; -0.267 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.323      ;
; -0.267 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.323      ;
; -0.267 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.323      ;
; -0.267 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.323      ;
; -0.227 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.299      ;
; -0.227 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.299      ;
; -0.227 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.299      ;
; -0.227 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.299      ;
; -0.223 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.271      ;
; -0.223 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.271      ;
; -0.223 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.271      ;
; -0.223 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.271      ;
; -0.204 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.068     ; 1.143      ;
; -0.182 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.238      ;
; -0.182 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.238      ;
; -0.182 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.238      ;
; -0.182 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.238      ;
; -0.182 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.238      ;
; -0.182 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.238      ;
; -0.182 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.238      ;
; -0.182 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.238      ;
; -0.182 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.238      ;
; -0.175 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.247      ;
; -0.175 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.247      ;
; -0.175 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.247      ;
; -0.175 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.065      ; 1.247      ;
; -0.152 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.068     ; 1.091      ;
; -0.107 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.155      ;
; -0.107 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.155      ;
; -0.107 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.155      ;
; -0.107 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.155      ;
; -0.104 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.053      ; 1.164      ;
; -0.104 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.053      ; 1.164      ;
; -0.104 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.053      ; 1.164      ;
; -0.104 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.053      ; 1.164      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.139      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.139      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.139      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.139      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.139      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.139      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.139      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.139      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.139      ;
; -0.082 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.080     ; 1.009      ;
; -0.055 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.103      ;
; -0.055 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.103      ;
; -0.055 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.103      ;
; -0.055 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.041      ; 1.103      ;
; -0.025 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.081      ;
; -0.025 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.081      ;
; -0.025 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.081      ;
; -0.025 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.081      ;
; -0.025 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.081      ;
; -0.025 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.081      ;
; -0.025 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.081      ;
; -0.025 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.081      ;
; -0.025 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.049      ; 1.081      ;
; -0.023 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.053     ; 0.977      ;
; -0.023 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.053     ; 0.977      ;
; -0.023 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.053     ; 0.977      ;
; -0.023 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.053     ; 0.977      ;
; 0.016  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.029      ; 1.020      ;
; 0.016  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.029      ; 1.020      ;
; 0.016  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.029      ; 1.020      ;
; 0.016  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.029      ; 1.020      ;
; 0.039  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.022     ; 0.946      ;
; 0.049  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.022     ; 0.936      ;
; 0.050  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.022     ; 0.935      ;
; 0.065  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.500        ; 1.704      ; 2.231      ;
; 0.085  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.022     ; 0.900      ;
; 0.089  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.030     ; 0.888      ;
; 0.093  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.030     ; 0.884      ;
; 0.099  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.022     ; 0.886      ;
; 0.102  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.022     ; 0.883      ;
; 0.134  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.022     ; 0.851      ;
; 0.135  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.022     ; 0.850      ;
; 0.177  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.037      ; 0.867      ;
; 0.177  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.037      ; 0.867      ;
; 0.177  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.037      ; 0.867      ;
; 0.177  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; 0.037      ; 0.867      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; 0.241 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.703      ;
; 0.387 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.557      ;
; 0.458 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 1.667      ; 1.706      ;
; 0.458 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 1.667      ; 1.706      ;
; 0.488 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.456      ;
; 0.507 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 1.667      ; 1.657      ;
; 0.585 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.359      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                       ;
+--------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                                             ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.004 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.559      ; 0.774      ;
; -1.002 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.559      ; 0.776      ;
; -1.001 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.559      ; 0.777      ;
; -0.511 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.559      ; 0.767      ;
; -0.509 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.559      ; 0.769      ;
; -0.509 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.559      ; 0.769      ;
; -0.445 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.557      ; 1.331      ;
; -0.335 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.552      ; 1.436      ;
; -0.334 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.552      ; 1.437      ;
; -0.333 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.552      ; 1.438      ;
; -0.287 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.555      ; 1.487      ;
; -0.285 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.555      ; 1.489      ;
; -0.283 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.555      ; 1.491      ;
; -0.281 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.555      ; 1.493      ;
; -0.280 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.555      ; 1.494      ;
; -0.280 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.555      ; 1.494      ;
; -0.276 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.552      ; 1.495      ;
; -0.275 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.552      ; 1.496      ;
; -0.272 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.552      ; 1.499      ;
; -0.166 ; clock_divider:U5|reg1Khz  ; clock_divider:U5|reg1Khz                                                                                                            ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 1.541      ; 1.594      ;
; -0.004 ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.557      ; 1.272      ;
; 0.017  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.557      ; 1.793      ;
; 0.026  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.754      ; 2.019      ;
; 0.063  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.752      ; 2.054      ;
; 0.073  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.722      ; 2.034      ;
; 0.075  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|empty_dff                     ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.557      ; 1.851      ;
; 0.085  ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg1Mhz                                                                                                            ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 1.518      ; 1.822      ;
; 0.100  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.552      ; 1.371      ;
; 0.102  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.552      ; 1.373      ;
; 0.102  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.552      ; 1.373      ;
; 0.112  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.557      ; 1.888      ;
; 0.116  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.740      ; 2.095      ;
; 0.116  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.719      ; 2.074      ;
; 0.116  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.740      ; 2.095      ;
; 0.116  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.742      ; 2.097      ;
; 0.117  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.752      ; 2.108      ;
; 0.122  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.754      ; 2.115      ;
; 0.122  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.756      ; 2.117      ;
; 0.126  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.749      ; 2.114      ;
; 0.129  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a20~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.712      ; 2.080      ;
; 0.130  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.738      ; 2.107      ;
; 0.130  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.738      ; 2.107      ;
; 0.130  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.740      ; 2.109      ;
; 0.131  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a13~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.717      ; 2.087      ;
; 0.132  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.722      ; 2.093      ;
; 0.132  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.724      ; 2.095      ;
; 0.134  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.555      ; 1.408      ;
; 0.136  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.555      ; 1.410      ;
; 0.138  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.555      ; 1.412      ;
; 0.140  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.741      ; 2.120      ;
; 0.140  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.555      ; 1.414      ;
; 0.141  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.735      ; 2.115      ;
; 0.141  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.555      ; 1.415      ;
; 0.142  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.738      ; 2.119      ;
; 0.144  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.555      ; 1.418      ;
; 0.145  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.726      ; 2.110      ;
; 0.145  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.735      ; 2.119      ;
; 0.145  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.735      ; 2.119      ;
; 0.145  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.737      ; 2.121      ;
; 0.146  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.748      ; 2.133      ;
; 0.146  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.748      ; 2.133      ;
; 0.146  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.750      ; 2.135      ;
; 0.147  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.754      ; 2.140      ;
; 0.148  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a14~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.732      ; 2.119      ;
; 0.148  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a14~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.732      ; 2.119      ;
; 0.148  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a14~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.734      ; 2.121      ;
; 0.148  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.552      ; 1.419      ;
; 0.149  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.719      ; 2.107      ;
; 0.150  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.552      ; 1.421      ;
; 0.152  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.735      ; 2.126      ;
; 0.152  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.737      ; 2.128      ;
; 0.152  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.552      ; 1.423      ;
; 0.155  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.728      ; 2.122      ;
; 0.156  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.726      ; 2.121      ;
; 0.156  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.726      ; 2.121      ;
; 0.156  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.738      ; 2.133      ;
; 0.157  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.731      ; 2.127      ;
; 0.159  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.740      ; 2.138      ;
; 0.164  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a13~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.717      ; 2.120      ;
; 0.166  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.705      ; 2.110      ;
; 0.166  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.731      ; 2.136      ;
; 0.166  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.726      ; 2.131      ;
; 0.166  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.728      ; 2.133      ;
; 0.166  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.705      ; 2.110      ;
; 0.167  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.703      ; 2.109      ;
; 0.167  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.703      ; 2.109      ;
; 0.168  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.722      ; 2.129      ;
; 0.168  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.698      ; 2.105      ;
; 0.170  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.729      ; 2.138      ;
; 0.172  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.716      ; 2.127      ;
; 0.172  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.716      ; 2.127      ;
; 0.172  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.718      ; 2.129      ;
; 0.172  ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz                                                                                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.558      ; 1.949      ;
; 0.175  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.721      ; 2.135      ;
; 0.176  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.729      ; 2.144      ;
; 0.176  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.731      ; 2.146      ;
; 0.177  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.698      ; 2.114      ;
; 0.178  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.733      ; 2.150      ;
; 0.179  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.711      ; 2.129      ;
; 0.180  ; clock_divider:U5|reg25Mhz ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a13~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.719      ; 2.138      ;
+--------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PS2_CLK'                                                                                                                                                      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.080 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 1.781      ; 1.910      ;
; 0.201  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.307      ;
; 0.208  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.314      ;
; 0.210  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.316      ;
; 0.219  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.325      ;
; 0.220  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.326      ;
; 0.340  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.446      ;
; 0.353  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.459      ;
; 0.371  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.477      ;
; 0.411  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.063      ; 0.558      ;
; 0.430  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.063      ; 0.577      ;
; 0.444  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.550      ;
; 0.451  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.557      ;
; 0.451  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.557      ;
; 0.453  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.053      ; 0.590      ;
; 0.467  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.573      ;
; 0.473  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.579      ;
; 0.474  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.580      ;
; 0.475  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.581      ;
; 0.476  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.582      ;
; 0.494  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.600      ;
; 0.496  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.602      ;
; 0.498  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.604      ;
; 0.507  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.613      ;
; 0.507  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.053      ; 0.644      ;
; 0.537  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.063      ; 0.684      ;
; 0.538  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.644      ;
; 0.540  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.646      ;
; 0.548  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.654      ;
; 0.555  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.053      ; 0.692      ;
; 0.593  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.699      ;
; 0.596  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.702      ;
; 0.603  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.161      ; 0.848      ;
; 0.603  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.161      ; 0.848      ;
; 0.603  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.161      ; 0.848      ;
; 0.603  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.161      ; 0.848      ;
; 0.603  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.161      ; 0.848      ;
; 0.603  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.161      ; 0.848      ;
; 0.603  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.161      ; 0.848      ;
; 0.603  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.161      ; 0.848      ;
; 0.603  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.161      ; 0.848      ;
; 0.619  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.725      ;
; 0.633  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.063      ; 0.780      ;
; 0.640  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.746      ;
; 0.642  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.748      ;
; 0.644  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 1.781      ; 2.134      ;
; 0.674  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.053      ; 0.811      ;
; 0.724  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 0.960      ;
; 0.724  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 0.960      ;
; 0.724  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 0.960      ;
; 0.724  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 0.960      ;
; 0.767  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.002      ; 0.853      ;
; 0.821  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.178      ; 1.083      ;
; 0.821  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.178      ; 1.083      ;
; 0.821  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.178      ; 1.083      ;
; 0.821  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.178      ; 1.083      ;
; 0.821  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.030      ; 0.935      ;
; 0.821  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.030      ; 0.935      ;
; 0.821  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.030      ; 0.935      ;
; 0.821  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.030      ; 0.935      ;
; 0.835  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.091      ;
; 0.835  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.091      ;
; 0.835  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.091      ;
; 0.835  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.091      ;
; 0.835  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.091      ;
; 0.835  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.091      ;
; 0.835  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.091      ;
; 0.835  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.091      ;
; 0.835  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.091      ;
; 0.853  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.163      ; 1.100      ;
; 0.853  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.163      ; 1.100      ;
; 0.853  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.163      ; 1.100      ;
; 0.853  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.163      ; 1.100      ;
; 0.884  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.140      ;
; 0.884  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.140      ;
; 0.884  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.140      ;
; 0.884  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.140      ;
; 0.884  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.140      ;
; 0.884  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.140      ;
; 0.884  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.140      ;
; 0.884  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.140      ;
; 0.884  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.140      ;
; 0.890  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.013      ; 0.987      ;
; 0.907  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.163      ; 1.154      ;
; 0.907  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.163      ; 1.154      ;
; 0.907  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.163      ; 1.154      ;
; 0.907  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.163      ; 1.154      ;
; 0.944  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.013      ; 1.041      ;
; 0.945  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.201      ;
; 0.945  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.201      ;
; 0.945  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.201      ;
; 0.945  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.201      ;
; 0.945  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.201      ;
; 0.945  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.201      ;
; 0.945  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.201      ;
; 0.945  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.201      ;
; 0.945  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.172      ; 1.201      ;
; 0.950  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.189      ; 1.223      ;
; 0.950  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.189      ; 1.223      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                               ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.009 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 1.795      ; 1.380      ;
; 0.150  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 1.795      ; 1.539      ;
; 0.150  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 1.795      ; 1.539      ;
; 0.187  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.314      ;
; 0.268  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.395      ;
; 0.352  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.479      ;
; 0.478  ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.605      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.171 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.307      ;
; 0.172 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.051      ; 0.307      ;
; 0.177 ; vga:U4|TEXT_DRAWER:U3|STATE[0]                         ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.053      ; 0.314      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|STATE[1]                         ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                        ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                        ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                        ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                      ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.314      ;
; 0.204 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.459      ; 0.767      ;
; 0.206 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.334      ;
; 0.210 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.337      ;
; 0.211 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.338      ;
; 0.221 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.864      ; 0.699      ;
; 0.227 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.862      ; 0.703      ;
; 0.228 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.705      ;
; 0.231 ; vga:U4|TEXT_DRAWER:U3|STATE[1]                         ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.359      ;
; 0.235 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.712      ;
; 0.237 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.862      ; 0.713      ;
; 0.239 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.716      ;
; 0.240 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.862      ; 0.716      ;
; 0.241 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.862      ; 0.717      ;
; 0.243 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.720      ;
; 0.244 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.721      ;
; 0.246 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.723      ;
; 0.247 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.724      ;
; 0.247 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.724      ;
; 0.247 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.724      ;
; 0.247 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.724      ;
; 0.248 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.725      ;
; 0.248 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.725      ;
; 0.249 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.726      ;
; 0.249 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.726      ;
; 0.259 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.443      ; 0.806      ;
; 0.260 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.443      ; 0.807      ;
; 0.263 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.866      ; 0.743      ;
; 0.264 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.866      ; 0.744      ;
; 0.264 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.866      ; 0.744      ;
; 0.268 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.395      ;
; 0.271 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.443      ; 0.818      ;
; 0.271 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.443      ; 0.818      ;
; 0.271 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.443      ; 0.818      ;
; 0.272 ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.446      ; 0.822      ;
; 0.287 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                       ; vga:U4|TEXT_DRAWER:U3|DATA[1]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.267      ; 0.638      ;
; 0.298 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                       ; vga:U4|TEXT_DRAWER:U3|DATA[5]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.459      ;
; 0.299 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                       ; vga:U4|TEXT_DRAWER:U3|DATA[7]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.460      ;
; 0.300 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                       ; vga:U4|TEXT_DRAWER:U3|DATA[9]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.461      ;
; 0.301 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                       ; vga:U4|TEXT_DRAWER:U3|DATA[4]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.462      ;
; 0.303 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                      ; vga:U4|TEXT_DRAWER:U3|DATA[14]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.459      ;
; 0.303 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                       ; vga:U4|TEXT_DRAWER:U3|DATA[0]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.459      ;
; 0.303 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                      ; vga:U4|TEXT_DRAWER:U3|DATA[13]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.459      ;
; 0.304 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                       ; vga:U4|TEXT_DRAWER:U3|DATA[3]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.460      ;
; 0.304 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                       ; vga:U4|TEXT_DRAWER:U3|DATA[6]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.460      ;
; 0.304 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                      ; vga:U4|TEXT_DRAWER:U3|DATA[12]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.460      ;
; 0.307 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.435      ;
; 0.308 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.436      ;
; 0.311 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.439      ;
; 0.313 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.441      ;
; 0.314 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.791      ;
; 0.314 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.791      ;
; 0.314 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.442      ;
; 0.314 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                        ; vga:U4|TEXT_DRAWER:U3|DATA[1]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.267      ; 0.665      ;
; 0.316 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.793      ;
; 0.316 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                         ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.443      ;
; 0.317 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.794      ;
; 0.317 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.794      ;
; 0.321 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.798      ;
; 0.321 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.798      ;
; 0.323 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.451      ;
; 0.324 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]              ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.863      ; 0.801      ;
; 0.324 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.452      ;
; 0.329 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                        ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.238      ; 0.651      ;
+-------+--------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                      ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.178 ; cpu_v:U1|control_unit_v:control_v_dut|videoflag                                            ; cpu_v:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[12]                                                        ; cpu_v:U1|alu_v:alu_v_dut|FR_out[12]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]                                                         ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[10]                                                        ; cpu_v:U1|alu_v:alu_v_dut|FR_out[10]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[15]                                                        ; cpu_v:U1|alu_v:alu_v_dut|FR_out[15]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[9]                                                         ; cpu_v:U1|alu_v:alu_v_dut|FR_out[9]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[11]                                                        ; cpu_v:U1|alu_v:alu_v_dut|FR_out[11]                          ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; cpu_v:U1|control_unit_v:control_v_dut|processing_instruction                               ; cpu_v:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v:U1|control_unit_v:control_v_dut|useDec                                               ; cpu_v:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v:U1|control_unit_v:control_v_dut|useCarry                                             ; cpu_v:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v:U1|alu_v:alu_v_dut|temp[17]                                                          ; cpu_v:U1|alu_v:alu_v_dut|temp[17]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v:U1|alu_v:alu_v_dut|addInv[0]                                                         ; cpu_v:U1|alu_v:alu_v_dut|addInv[0]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.194 ; cpu_v:U1|alu_v:alu_v_dut|stage[7]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[7]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.320      ;
; 0.257 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[4]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[4]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.385      ;
; 0.274 ; cpu_v:U1|control_unit_v:control_v_dut|processing_instruction                               ; cpu_v:U1|control_unit_v:control_v_dut|resetStage             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.402      ;
; 0.275 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|Rn[1][9]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.285      ; 0.644      ;
; 0.294 ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.420      ;
; 0.297 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[1]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[1]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[7]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[0]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[0]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[3]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[5]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.428      ;
; 0.301 ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.427      ;
; 0.305 ; cpu_v:U1|alu_v:alu_v_dut|temp[0]                                                           ; cpu_v:U1|alu_v:alu_v_dut|m2[0]                               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.270      ; 0.659      ;
; 0.306 ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.432      ;
; 0.309 ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.435      ;
; 0.309 ; cpu_v:U1|control_unit_v:control_v_dut|stage[1]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.435      ;
; 0.313 ; cpu_v:U1|control_unit_v:control_v_dut|stage[7]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.439      ;
; 0.316 ; cpu_v:U1|control_unit_v:control_v_dut|stage[0]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.442      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[10]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[2]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[4]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[3]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[11]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[6]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[7]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[8]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[9]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[14]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[12]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.319 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.447      ;
; 0.321 ; cpu_v:U1|alu_v:alu_v_dut|stage[1]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[1]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.447      ;
; 0.321 ; cpu_v:U1|alu_v:alu_v_dut|stage[0]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[0]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.447      ;
; 0.330 ; cpu_v:U1|control_unit_v:control_v_dut|opcode[5]                                            ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.459      ;
; 0.330 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[8]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[8]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.458      ;
; 0.349 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[8]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[8]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.477      ;
; 0.372 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_vga_char[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.500      ;
; 0.402 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[1]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[1]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.065      ; 0.551      ;
; 0.403 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[3]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[3]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.065      ; 0.552      ;
; 0.413 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[2]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.542      ;
; 0.413 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.542      ;
; 0.415 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[2]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[2]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.542      ;
; 0.443 ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.569      ;
; 0.447 ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.573      ;
; 0.450 ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|PC[1]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.281      ; 0.815      ;
; 0.452 ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.578      ;
; 0.455 ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; cpu_v:U1|alu_v:alu_v_dut|stage[4]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[7]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.582      ;
; 0.456 ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.582      ;
; 0.458 ; cpu_v:U1|control_unit_v:control_v_dut|stage[1]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[2]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[2]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.588      ;
; 0.464 ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.590      ;
; 0.467 ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.593      ;
; 0.468 ; cpu_v:U1|alu_v:alu_v_dut|stage[0]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[1]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.594      ;
; 0.469 ; cpu_v:U1|control_unit_v:control_v_dut|stage[0]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.595      ;
; 0.470 ; cpu_v:U1|alu_v:alu_v_dut|stage[1]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.596      ;
; 0.470 ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.596      ;
; 0.470 ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[0]                                 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[0]                           ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.065      ; 0.619      ;
; 0.471 ; cpu_v:U1|alu_v:alu_v_dut|stage[0]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[2]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.597      ;
; 0.472 ; cpu_v:U1|control_unit_v:control_v_dut|stage[0]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.598      ;
; 0.483 ; cpu_v:U1|control_unit_v:control_v_dut|processing_instruction                               ; cpu_v:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.611      ;
; 0.484 ; cpu_v:U1|control_unit_v:control_v_dut|enable_alu                                           ; cpu_v:U1|control_unit_v:control_v_dut|enable_alu             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.612      ;
; 0.490 ; cpu_v:U1|alu_v:alu_v_dut|FR_out[1]                                                         ; cpu_v:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[1]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.618      ;
; 0.491 ; cpu_v:U1|control_unit_v:control_v_dut|IR[11]                                               ; cpu_v:U1|control_unit_v:control_v_dut|Rn[3][13]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.062      ; 0.637      ;
; 0.491 ; cpu_v:U1|control_unit_v:control_v_dut|IR[11]                                               ; cpu_v:U1|control_unit_v:control_v_dut|Rn[3][11]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.062      ; 0.637      ;
; 0.506 ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.632      ;
; 0.509 ; cpu_v:U1|alu_v:alu_v_dut|stage[3]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[6]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.635      ;
; 0.510 ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.636      ;
; 0.510 ; cpu_v:U1|control_unit_v:control_v_dut|stage[5]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.636      ;
; 0.512 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[13]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.683      ; 0.809      ;
; 0.513 ; cpu_v:U1|alu_v:alu_v_dut|stage[5]                                                          ; cpu_v:U1|alu_v:alu_v_dut|stage[7]                            ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; cpu_v:U1|control_unit_v:control_v_dut|stage[3]                                             ; cpu_v:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; cpu_v:U1|control_unit_v:control_v_dut|IR[11]                                               ; cpu_v:U1|control_unit_v:control_v_dut|Rn[7][15]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.637      ;
; 0.513 ; cpu_v:U1|control_unit_v:control_v_dut|IR[11]                                               ; cpu_v:U1|control_unit_v:control_v_dut|Rn[7][14]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.637      ;
; 0.514 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[7]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.681      ; 0.809      ;
; 0.515 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[3]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.644      ;
; 0.515 ; cpu_v:U1|control_unit_v:control_v_dut|definingVariables                                    ; cpu_v:U1|control_unit_v:control_v_dut|FR_out_at_control[1]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.644      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.181 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.042      ; 0.307      ;
; 0.207 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 0.677      ;
; 0.212 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.042      ; 0.338      ;
; 0.244 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 0.690      ;
; 0.253 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 0.699      ;
; 0.267 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.043      ; 0.394      ;
; 0.268 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.043      ; 0.395      ;
; 0.289 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.042      ; 0.415      ;
; 0.308 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 0.778      ;
; 0.315 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.042      ; 0.441      ;
; 0.335 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.042      ; 0.461      ;
; 0.365 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 0.835      ;
; 0.387 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 0.833      ;
; 0.451 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.042      ; 0.577      ;
; 0.453 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.042      ; 0.579      ;
; 0.455 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.042      ; 0.581      ;
; 0.463 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 0.909      ;
; 0.469 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 0.939      ;
; 0.488 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 0.958      ;
; 0.490 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 0.960      ;
; 0.491 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 0.937      ;
; 0.493 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 0.939      ;
; 0.493 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 0.939      ;
; 0.495 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 0.941      ;
; 0.536 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.357      ; 1.007      ;
; 0.564 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.034      ;
; 0.567 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.013      ;
; 0.610 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.080      ;
; 0.617 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.063      ;
; 0.622 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.092      ;
; 0.631 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.101      ;
; 0.648 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.118      ;
; 0.657 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.127      ;
; 0.666 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.136      ;
; 0.669 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.115      ;
; 0.669 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.139      ;
; 0.672 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.333      ; 1.119      ;
; 0.700 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.170      ;
; 0.705 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.357      ; 1.176      ;
; 0.715 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.161      ;
; 0.720 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.190      ;
; 0.722 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.192      ;
; 0.740 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.210      ;
; 0.741 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.187      ;
; 0.753 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.199      ;
; 0.753 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.199      ;
; 0.765 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.211      ;
; 0.771 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.217      ;
; 0.772 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.218      ;
; 0.780 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.250      ;
; 0.794 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.240      ;
; 0.799 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.269      ;
; 0.801 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.357      ; 1.272      ;
; 0.808 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.254      ;
; 0.813 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.259      ;
; 0.813 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.333      ; 1.260      ;
; 0.813 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.259      ;
; 0.815 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.333      ; 1.262      ;
; 0.817 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.357      ; 1.288      ;
; 0.824 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.333      ; 1.271      ;
; 0.835 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.281      ;
; 0.845 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.357      ; 1.316      ;
; 0.853 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.299      ;
; 0.854 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.300      ;
; 0.879 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.349      ;
; 0.881 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.351      ;
; 0.883 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.353      ;
; 0.887 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.357      ;
; 0.888 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.334      ;
; 0.889 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.359      ;
; 0.891 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.337      ;
; 0.892 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.338      ;
; 0.899 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.333      ; 1.346      ;
; 0.906 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.352      ;
; 0.941 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.411      ;
; 0.953 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.333      ; 1.400      ;
; 0.973 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.419      ;
; 0.991 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.461      ;
; 1.009 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.357      ; 1.480      ;
; 1.045 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.333      ; 1.492      ;
; 1.056 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.502      ;
; 1.066 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.536      ;
; 1.076 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.546      ;
; 1.079 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.332      ; 1.525      ;
; 1.085 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.357      ; 1.556      ;
; 1.103 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.573      ;
; 1.145 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.357      ; 1.616      ;
; 1.154 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.624      ;
; 1.171 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.333      ; 1.618      ;
; 1.278 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.356      ; 1.748      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -2.057 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -1.795     ; 0.759      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.320 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 0.567      ; 0.859      ;
; 0.876 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 0.567      ; 0.803      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                              ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.019 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 0.601      ; 0.771      ;
; 0.529  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 0.601      ; 0.819      ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 2.753 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -1.667     ; 0.680      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; -0.443 ; -0.259       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -0.443 ; -0.259       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -0.443 ; -0.259       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -0.443 ; -0.259       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -0.443 ; -0.259       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -0.443 ; -0.259       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -0.443 ; -0.259       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -0.443 ; -0.259       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -0.443 ; -0.259       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -0.441 ; -0.257       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -0.441 ; -0.257       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -0.441 ; -0.257       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -0.441 ; -0.257       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -0.435 ; -0.251       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -0.435 ; -0.251       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -0.435 ; -0.251       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -0.435 ; -0.251       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; -0.431 ; -0.247       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -0.425 ; -0.241       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -0.425 ; -0.241       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -0.425 ; -0.241       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -0.425 ; -0.241       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -0.411 ; -0.227       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -0.263 ; -0.263       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; -0.263 ; -0.263       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; -0.263 ; -0.263       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; -0.263 ; -0.263       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; -0.263 ; -0.263       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; -0.263 ; -0.263       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; -0.263 ; -0.263       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; -0.263 ; -0.263       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; -0.263 ; -0.263       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; -0.261 ; -0.261       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; -0.261 ; -0.261       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; -0.261 ; -0.261       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; -0.261 ; -0.261       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; -0.255 ; -0.255       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; -0.255 ; -0.255       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; -0.255 ; -0.255       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; -0.255 ; -0.255       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; -0.251 ; -0.251       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; -0.245 ; -0.245       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; -0.245 ; -0.245       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; -0.245 ; -0.245       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; -0.245 ; -0.245       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; -0.231 ; -0.231       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 1.004  ; 1.220        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 1.017  ; 1.233        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 1.017  ; 1.233        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 1.017  ; 1.233        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 1.017  ; 1.233        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 1.022  ; 1.238        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 1.027  ; 1.243        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 1.027  ; 1.243        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 1.027  ; 1.243        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 1.027  ; 1.243        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 1.032  ; 1.248        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 1.032  ; 1.248        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 1.032  ; 1.248        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 1.032  ; 1.248        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 1.035  ; 1.251        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 1.035  ; 1.251        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 1.035  ; 1.251        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 1.035  ; 1.251        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 1.035  ; 1.251        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 1.035  ; 1.251        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 1.035  ; 1.251        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 1.035  ; 1.251        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 1.035  ; 1.251        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 1.052  ; 1.052        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 1.226  ; 1.226        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 1.239  ; 1.239        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 1.239  ; 1.239        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                        ;
+--------+--------------+----------------+------------+--------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------+--------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[11]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[12]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[13]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[14]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[15]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|FR_out[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[11]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[12]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[13]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[14]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[15]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[17]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|addInv[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|enable_alu_prev      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[15]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|m2[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|resetStage           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v:U1|alu_v:alu_v_dut|stage[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[10]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[11]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[12]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[13]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[14]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[15]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[16]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[17]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[18]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[19]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[20]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[21]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[22]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[23]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[24]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[25]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[26]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[27]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[28]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[29]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[30]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[31]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[8]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|alu_v:alu_v_dut|temp[9]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v:U1|control_unit_v:control_v_dut|END[2]  ;
+--------+--------------+----------------+------------+--------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.636  ; 0.636        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.636  ; 0.636        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.153  ; 0.369        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.153  ; 0.369        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.153  ; 0.369        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.444  ; 0.628        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.444  ; 0.628        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.444  ; 0.628        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.611  ; 0.611        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.611  ; 0.611        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 2.383 ; 2.696 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 1.732 ; 2.484 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 1.732 ; 2.484 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 1.620 ; 2.561 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 1.441 ; 2.241 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 1.441 ; 2.241 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.474 ; -0.811 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -0.809 ; -1.514 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -0.809 ; -1.514 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -0.726 ; -1.601 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -0.045 ; -0.696 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -0.045 ; -0.696 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 7.032 ; 7.371 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 5.847 ; 6.135 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.877 ; 6.141 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 5.902 ; 6.222 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 5.875 ; 6.151 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 5.395 ; 5.632 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 5.762 ; 6.053 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 5.930 ; 6.224 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 5.665 ; 5.910 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 5.493 ; 5.736 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 7.032 ; 7.371 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 5.234 ; 5.428 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 5.712 ; 6.003 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 5.300 ; 5.492 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 4.969 ; 5.132 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 5.164 ; 5.351 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 6.424 ; 6.702 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.736 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 6.890 ; 7.179 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 5.747 ; 5.921 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 6.529 ; 6.800 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 6.890 ; 7.179 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 6.441 ; 6.688 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 6.306 ; 6.525 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 6.028 ; 6.269 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 6.770 ; 7.032 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 5.600 ; 5.768 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 5.202 ; 5.266 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 5.183 ; 5.275 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 2.861 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 6.916 ; 7.259 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 6.376 ; 6.642 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 6.916 ; 7.259 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 6.014 ; 6.220 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 6.402 ; 6.649 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 6.116 ; 6.340 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 6.706 ; 6.966 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 6.913 ; 7.255 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 6.530 ; 6.831 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 5.905 ; 6.102 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 6.287 ; 6.486 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 6.489 ; 6.753 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 6.971 ; 7.340 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.438 ; 5.578 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 6.115 ; 6.352 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.798 ; 5.964 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 5.538 ; 5.680 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 6.829 ; 7.130 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 6.243 ; 6.462 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 6.971 ; 7.340 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 6.780 ; 7.059 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 5.144 ; 5.206 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 6.033 ; 6.245 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.656 ; 5.838 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 4.780 ; 4.937 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 5.626 ; 5.903 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.653 ; 5.906 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 5.677 ; 5.984 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 5.652 ; 5.916 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 5.191 ; 5.418 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 5.543 ; 5.823 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 5.705 ; 5.987 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 5.450 ; 5.686 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 5.283 ; 5.516 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 6.798 ; 7.126 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 5.035 ; 5.221 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 5.494 ; 5.774 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 5.100 ; 5.284 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 4.780 ; 4.937 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 4.968 ; 5.148 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 6.214 ; 6.483 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.648 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 4.989 ; 5.070 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 5.532 ; 5.697 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 6.283 ; 6.541 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 6.628 ; 6.903 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 6.198 ; 6.433 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 6.068 ; 6.276 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 5.800 ; 6.029 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 6.513 ; 6.761 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 5.390 ; 5.549 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 5.011 ; 5.070 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 4.989 ; 5.076 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 2.765 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 5.683 ; 5.870 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 6.134 ; 6.387 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 6.652 ; 6.979 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 5.787 ; 5.982 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 6.158 ; 6.393 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 5.886 ; 6.099 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 6.453 ; 6.700 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 6.649 ; 6.975 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 6.283 ; 6.570 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 5.683 ; 5.870 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 6.048 ; 6.237 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 6.242 ; 6.493 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 4.956 ; 5.013 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.234 ; 5.365 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.884 ; 6.109 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.580 ; 5.737 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 5.329 ; 5.464 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 6.568 ; 6.856 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 6.007 ; 6.214 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 6.705 ; 7.057 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 6.521 ; 6.787 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 4.956 ; 5.013 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 5.805 ; 6.007 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.445 ; 5.617 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+-----------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                   ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                        ; -44.053   ; -1.895  ; -4.227   ; -0.069  ; -3.000              ;
;  CLOCK_50                               ; -9.105    ; -1.895  ; N/A      ; N/A     ; -3.000              ;
;  PS2_CLK                                ; -1.905    ; -0.139  ; N/A      ; N/A     ; -3.000              ;
;  clock_divider:U5|reg1Khz               ; -0.547    ; -0.009  ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:U5|reg1Mhz               ; -44.053   ; 0.178   ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:U5|reg25Mhz              ; -19.198   ; 0.171   ; N/A      ; N/A     ; -1.285              ;
;  ps2_keyboard:U3|dec_keyboard:U2|f3     ; -3.966    ; 0.181   ; N/A      ; N/A     ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|ready_set  ; N/A       ; N/A     ; 0.224    ; -0.069  ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|scan_ready ; N/A       ; N/A     ; -4.227   ; 2.753   ; -1.285              ;
; Design-wide TNS                         ; -8600.263 ; -13.096 ; -4.227   ; -0.069  ; -2927.328           ;
;  CLOCK_50                               ; -3966.780 ; -12.969 ; N/A      ; N/A     ; -2146.903           ;
;  PS2_CLK                                ; -35.835   ; -0.139  ; N/A      ; N/A     ; -41.978             ;
;  clock_divider:U5|reg1Khz               ; -0.590    ; -0.009  ; N/A      ; N/A     ; -3.855              ;
;  clock_divider:U5|reg1Mhz               ; -3592.648 ; 0.000   ; N/A      ; N/A     ; -531.990            ;
;  clock_divider:U5|reg25Mhz              ; -974.227  ; 0.000   ; N/A      ; N/A     ; -196.605            ;
;  ps2_keyboard:U3|dec_keyboard:U2|f3     ; -30.183   ; 0.000   ; N/A      ; N/A     ; -12.850             ;
;  ps2_keyboard:U3|keyboard:U1|ready_set  ; N/A       ; N/A     ; 0.000    ; -0.069  ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|scan_ready ; N/A       ; N/A     ; -4.227   ; 0.000   ; -1.285              ;
+-----------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 4.516 ; 4.581 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 3.210 ; 3.735 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 3.210 ; 3.735 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 3.169 ; 3.706 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 3.329 ; 3.741 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 3.329 ; 3.741 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.474 ; -0.811 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -0.809 ; -1.350 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -0.809 ; -1.350 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -0.726 ; -1.365 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -0.045 ; -0.696 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -0.045 ; -0.696 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 13.080 ; 13.023 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 10.983 ; 11.019 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 11.204 ; 11.129 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 11.193 ; 11.262 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 11.179 ; 11.149 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 10.192 ; 10.248 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 10.864 ; 10.967 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 11.199 ; 11.233 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 10.721 ; 10.699 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 10.446 ; 10.387 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 13.080 ; 13.023 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 9.945  ; 9.881  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 10.860 ; 10.923 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 10.015 ; 9.956  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 9.356  ; 9.344  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 9.732  ; 9.704  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 11.747 ; 11.803 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.974  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 12.983 ; 12.816 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 10.626 ; 10.627 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 12.169 ; 12.126 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 12.983 ; 12.816 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 12.001 ; 11.929 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 11.749 ; 11.625 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 11.066 ; 11.176 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 12.771 ; 12.578 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 10.263 ; 10.320 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 9.571  ; 9.495  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 9.457  ; 9.448  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.985  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 12.968 ; 12.989 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 11.819 ; 11.793 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 12.968 ; 12.976 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 11.150 ; 11.144 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 12.015 ; 11.888 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 11.312 ; 11.296 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 12.534 ; 12.396 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 12.957 ; 12.989 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 12.135 ; 12.156 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 10.970 ; 10.901 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 11.717 ; 11.551 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 12.185 ; 12.097 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 12.987 ; 13.092 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 10.035 ; 10.010 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 11.354 ; 11.377 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 10.796 ; 10.708 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 10.215 ; 10.194 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 12.844 ; 12.750 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 11.685 ; 11.557 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 12.987 ; 13.092 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 12.785 ; 12.605 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 9.415  ; 9.370  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 11.199 ; 11.207 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 10.445 ; 10.452 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 4.780 ; 4.937 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 5.626 ; 5.903 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.653 ; 5.906 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 5.677 ; 5.984 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 5.652 ; 5.916 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 5.191 ; 5.418 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 5.543 ; 5.823 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 5.705 ; 5.987 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 5.450 ; 5.686 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 5.283 ; 5.516 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 6.798 ; 7.126 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 5.035 ; 5.221 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 5.494 ; 5.774 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 5.100 ; 5.284 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 4.780 ; 4.937 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 4.968 ; 5.148 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 6.214 ; 6.483 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.648 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 4.989 ; 5.070 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 5.532 ; 5.697 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 6.283 ; 6.541 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 6.628 ; 6.903 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 6.198 ; 6.433 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 6.068 ; 6.276 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 5.800 ; 6.029 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 6.513 ; 6.761 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 5.390 ; 5.549 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 5.011 ; 5.070 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 4.989 ; 5.076 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 2.765 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 5.683 ; 5.870 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 6.134 ; 6.387 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 6.652 ; 6.979 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 5.787 ; 5.982 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 6.158 ; 6.393 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 5.886 ; 6.099 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 6.453 ; 6.700 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 6.649 ; 6.975 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 6.283 ; 6.570 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 5.683 ; 5.870 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 6.048 ; 6.237 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 6.242 ; 6.493 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 4.956 ; 5.013 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.234 ; 5.365 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.884 ; 6.109 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.580 ; 5.737 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 5.329 ; 5.464 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 6.568 ; 6.856 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 6.007 ; 6.214 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 6.705 ; 7.057 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 6.521 ; 6.787 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 4.956 ; 5.013 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 5.805 ; 6.007 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.445 ; 5.617 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; From Clock                             ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; CLOCK_50                               ; CLOCK_50                           ; 8126     ; 1179     ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; CLOCK_50                           ; 1        ; 1        ; 0        ; 0            ;
; clock_divider:U5|reg1Mhz               ; CLOCK_50                           ; 1        ; 3460     ; 0        ; 0            ;
; clock_divider:U5|reg25Mhz              ; CLOCK_50                           ; 1180     ; 92897    ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 0        ; 4            ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 3        ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 4680     ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg1Mhz           ; 72       ; 24       ; 16077    ; > 2147483647 ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 64       ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 94       ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; > 2147483647 ;
; clock_divider:U5|reg25Mhz              ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; 3820         ;
; PS2_CLK                                ; PS2_CLK                            ; 141      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; PS2_CLK                            ; 1        ; 1        ; 0        ; 0            ;
; PS2_CLK                                ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 614      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 12       ; 0        ; 0        ; 0            ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; From Clock                             ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; CLOCK_50                               ; CLOCK_50                           ; 8126     ; 1179     ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; CLOCK_50                           ; 1        ; 1        ; 0        ; 0            ;
; clock_divider:U5|reg1Mhz               ; CLOCK_50                           ; 1        ; 3460     ; 0        ; 0            ;
; clock_divider:U5|reg25Mhz              ; CLOCK_50                           ; 1180     ; 92897    ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 0        ; 4            ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 3        ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 4680     ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg1Mhz           ; 72       ; 24       ; 16077    ; > 2147483647 ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 64       ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 94       ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; > 2147483647 ;
; clock_divider:U5|reg25Mhz              ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; 3820         ;
; PS2_CLK                                ; PS2_CLK                            ; 141      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; PS2_CLK                            ; 1        ; 1        ; 0        ; 0            ;
; PS2_CLK                                ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 614      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 12       ; 0        ; 0        ; 0            ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                          ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:U5|reg1Khz               ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0        ; 1        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                           ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:U5|reg1Khz               ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0        ; 1        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 211   ; 211  ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Mar 15 17:01:21 2017
Info: Command: quartus_sta AP9 -c AP9
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg1Mhz clock_divider:U5|reg1Mhz
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|dec_keyboard:U2|f3 ps2_keyboard:U3|dec_keyboard:U2|f3
    Info (332105): create_clock -period 1.000 -name PS2_CLK PS2_CLK
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg1Khz clock_divider:U5|reg1Khz
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|keyboard:U1|scan_ready ps2_keyboard:U3|keyboard:U1|scan_ready
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|keyboard:U1|ready_set ps2_keyboard:U3|keyboard:U1|ready_set
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg25Mhz clock_divider:U5|reg25Mhz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -44.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -44.053           -3592.648 clock_divider:U5|reg1Mhz 
    Info (332119):   -19.198            -974.227 clock_divider:U5|reg25Mhz 
    Info (332119):    -9.105           -3966.780 CLOCK_50 
    Info (332119):    -3.966             -30.183 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.905             -35.835 PS2_CLK 
    Info (332119):    -0.547              -0.590 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -1.895
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.895             -12.969 CLOCK_50 
    Info (332119):    -0.127              -0.127 PS2_CLK 
    Info (332119):     0.045               0.000 clock_divider:U5|reg1Khz 
    Info (332119):     0.389               0.000 clock_divider:U5|reg25Mhz 
    Info (332119):     0.403               0.000 clock_divider:U5|reg1Mhz 
    Info (332119):     0.403               0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
Info (332146): Worst-case recovery slack is -4.227
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.227              -4.227 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.224               0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is -0.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.052              -0.052 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     4.689               0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2146.903 CLOCK_50 
    Info (332119):    -3.000             -32.555 PS2_CLK 
    Info (332119):    -1.285            -531.990 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.285            -196.605 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.285             -12.850 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.285              -3.855 clock_divider:U5|reg1Khz 
    Info (332119):    -1.285              -1.285 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.285              -1.285 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -39.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -39.736           -3285.387 clock_divider:U5|reg1Mhz 
    Info (332119):   -17.229            -871.527 clock_divider:U5|reg25Mhz 
    Info (332119):    -8.135           -3532.643 CLOCK_50 
    Info (332119):    -3.618             -27.577 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.674             -30.943 PS2_CLK 
    Info (332119):    -0.390              -0.390 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -1.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.737             -12.217 CLOCK_50 
    Info (332119):    -0.139              -0.139 PS2_CLK 
    Info (332119):     0.143               0.000 clock_divider:U5|reg1Khz 
    Info (332119):     0.342               0.000 clock_divider:U5|reg25Mhz 
    Info (332119):     0.352               0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):     0.353               0.000 clock_divider:U5|reg1Mhz 
Info (332146): Worst-case recovery slack is -3.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.700              -3.700 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.301               0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is -0.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.069              -0.069 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     4.232               0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2114.079 CLOCK_50 
    Info (332119):    -3.000             -32.555 PS2_CLK 
    Info (332119):    -1.285            -531.990 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.285            -196.605 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.285             -12.850 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.285              -3.855 clock_divider:U5|reg1Khz 
    Info (332119):    -1.285              -1.285 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.285              -1.285 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -21.077
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -21.077           -1643.863 clock_divider:U5|reg1Mhz 
    Info (332119):    -8.670            -403.764 clock_divider:U5|reg25Mhz 
    Info (332119):    -4.558           -1803.136 CLOCK_50 
    Info (332119):    -1.290              -8.091 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -0.428              -5.844 PS2_CLK 
    Info (332119):     0.241               0.000 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -1.004
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.004              -7.139 CLOCK_50 
    Info (332119):    -0.080              -0.080 PS2_CLK 
    Info (332119):    -0.009              -0.009 clock_divider:U5|reg1Khz 
    Info (332119):     0.171               0.000 clock_divider:U5|reg25Mhz 
    Info (332119):     0.178               0.000 clock_divider:U5|reg1Mhz 
    Info (332119):     0.181               0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
Info (332146): Worst-case recovery slack is -2.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.057              -2.057 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.320               0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is -0.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.019              -0.019 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     2.753               0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1116.941 CLOCK_50 
    Info (332119):    -3.000             -41.978 PS2_CLK 
    Info (332119):    -1.000            -414.000 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.000            -153.000 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.000             -10.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.000              -3.000 clock_divider:U5|reg1Khz 
    Info (332119):    -1.000              -1.000 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.000              -1.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 601 megabytes
    Info: Processing ended: Wed Mar 15 17:01:32 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


