.\"t
.\" Automatically generated by Pandoc 1.16.0.2
.\"
.TH "LDI \- Load Immediate \- \- AVR Assembler" "" "" "" ""
.hy
.SH AVR Assembler Instructions
.SS LDI \- Load Immediate
.SS Description:
.PP
Loads an 8 bit constant directly to register 16 to 31.
.PP
Operation:
.PP
(i)Rd ← K
.PP
Syntax: Operands: Program Counter:
.PP
(i) LDI Rd,K 16 ≤ d ≤ 31, 0 ≤ K ≤ 255 PC ← PC + 1
.PP
16\-bit Opcode:
.PP
.TS
tab(@);
l l l l.
T{
.PP
1110
T}@T{
.PP
KKKK
T}@T{
.PP
dddd
T}@T{
.PP
KKKK
T}
.TE
.SS Status Register (SREG) and Boolean Formula:
.PP
.TS
tab(@);
l l l l l l l l.
T{
.PP
I
T}@T{
.PP
T
T}@T{
.PP
H
T}@T{
.PP
S
T}@T{
.PP
V
T}@T{
.PP
N
T}@T{
.PP
Z
T}@T{
.PP
C
T}
_
T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}
.TE
.PP
Example:
.IP
.nf
\f[C]
clrr31\ ;\ Clear\ Z\ high\ byte
ldi\ r30,\ $F0\ ;\ Set\ Z\ low\ byte\ to\ $F0
lpm\ ;\ Load\ constant\ from\ program
;\ memory\ pointed\ to\ by\ Z
\f[]
.fi
.PP
.PP
Words: 1 (2 bytes)
.PP
Cycles: 1
