// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _calculateLayer4_HH_
#define _calculateLayer4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "generic_tanh_double_s.h"
#include "nerons_fadd_32ns_32ns_32_5_full_dsp_1.h"
#include "nerons_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "nerons_fptrunc_64ns_32_2_1.h"
#include "nerons_fpext_32ns_64_2_1.h"
#include "nerons_dmul_64ns_64ns_64_6_max_dsp_1.h"
#include "calculateLayer4_Layer3_Weights_CPU.h"

namespace ap_rtl {

struct calculateLayer4 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > Layer3_Neurons_CPU_address0;
    sc_out< sc_logic > Layer3_Neurons_CPU_ce0;
    sc_in< sc_lv<32> > Layer3_Neurons_CPU_q0;
    sc_out< sc_lv<7> > Layer4_Neurons_CPU_address0;
    sc_out< sc_logic > Layer4_Neurons_CPU_ce0;
    sc_out< sc_logic > Layer4_Neurons_CPU_we0;
    sc_out< sc_lv<32> > Layer4_Neurons_CPU_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    calculateLayer4(sc_module_name name);
    SC_HAS_PROCESS(calculateLayer4);

    ~calculateLayer4();

    sc_trace_file* mVcdFile;

    calculateLayer4_Layer3_Weights_CPU* Layer3_Weights_CPU_U;
    generic_tanh_double_s* grp_generic_tanh_double_s_fu_200;
    nerons_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* nerons_fadd_32ns_32ns_32_5_full_dsp_1_U37;
    nerons_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* nerons_fmul_32ns_32ns_32_4_max_dsp_1_U38;
    nerons_fptrunc_64ns_32_2_1<1,2,64,32>* nerons_fptrunc_64ns_32_2_1_U39;
    nerons_fpext_32ns_64_2_1<1,2,32,64>* nerons_fpext_32ns_64_2_1_U40;
    nerons_dmul_64ns_64ns_64_6_max_dsp_1<1,6,64,64,64>* nerons_dmul_64ns_64ns_64_6_max_dsp_1_U41;
    sc_signal< sc_lv<33> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<17> > Layer3_Weights_CPU_address0;
    sc_signal< sc_logic > Layer3_Weights_CPU_ce0;
    sc_signal< sc_lv<32> > Layer3_Weights_CPU_q0;
    sc_signal< sc_lv<64> > grp_fu_228_p2;
    sc_signal< sc_lv<64> > reg_234;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<17> > add_ln42_fu_240_p2;
    sc_signal< sc_lv<17> > add_ln42_reg_493;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<7> > i_fu_252_p2;
    sc_signal< sc_lv<7> > i_reg_501;
    sc_signal< sc_lv<1> > icmp_ln42_fu_246_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > add_ln44_1_fu_287_p2;
    sc_signal< sc_lv<11> > add_ln44_1_reg_519;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<6> > select_ln44_1_fu_313_p3;
    sc_signal< sc_lv<6> > select_ln44_1_reg_524;
    sc_signal< sc_lv<1> > icmp_ln44_fu_281_p2;
    sc_signal< sc_lv<3> > select_ln45_fu_359_p3;
    sc_signal< sc_lv<3> > select_ln45_reg_530;
    sc_signal< sc_lv<5> > select_ln45_1_fu_385_p3;
    sc_signal< sc_lv<5> > select_ln45_1_reg_536;
    sc_signal< sc_lv<3> > select_ln45_2_fu_393_p3;
    sc_signal< sc_lv<3> > select_ln45_2_reg_542;
    sc_signal< sc_lv<6> > select_ln45_3_fu_407_p3;
    sc_signal< sc_lv<6> > select_ln45_3_reg_547;
    sc_signal< sc_lv<3> > m_fu_441_p2;
    sc_signal< sc_lv<3> > m_reg_552;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<17> > add_ln48_3_fu_459_p2;
    sc_signal< sc_lv<17> > add_ln48_3_reg_557;
    sc_signal< sc_lv<11> > add_ln48_5_fu_474_p2;
    sc_signal< sc_lv<11> > add_ln48_5_reg_562;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > Layer3_Weights_CPU_l_reg_577;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > Layer3_Neurons_CPU_l_reg_582;
    sc_signal< sc_lv<32> > grp_fu_216_p2;
    sc_signal< sc_lv<32> > tmp_7_reg_587;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > grp_fu_211_p2;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<64> > grp_fu_224_p1;
    sc_signal< sc_lv<64> > tmp_reg_597;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<64> > grp_generic_tanh_double_s_fu_200_ap_return;
    sc_signal< sc_lv<64> > tmp_i_reg_602;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_200_ap_ready;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_200_ap_done;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_200_ap_start;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_200_ap_idle;
    sc_signal< sc_lv<7> > i_0_reg_111;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<17> > phi_mul_reg_123;
    sc_signal< sc_lv<11> > indvar_flatten19_reg_135;
    sc_signal< sc_lv<6> > j_0_reg_146;
    sc_signal< sc_lv<6> > indvar_flatten_reg_157;
    sc_signal< sc_lv<3> > k_0_reg_168;
    sc_signal< sc_lv<32> > somme_2_reg_179;
    sc_signal< sc_lv<3> > m_0_reg_189;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_200_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<64> > zext_ln43_fu_258_p1;
    sc_signal< sc_lv<64> > zext_ln48_fu_480_p1;
    sc_signal< sc_lv<64> > zext_ln48_1_fu_484_p1;
    sc_signal< sc_lv<64> > zext_ln50_fu_488_p1;
    sc_signal< sc_lv<32> > grp_fu_220_p1;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<64> > grp_fu_228_p0;
    sc_signal< sc_lv<64> > grp_fu_228_p1;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<5> > zext_ln45_fu_263_p1;
    sc_signal< sc_lv<5> > shl_ln_fu_267_p3;
    sc_signal< sc_lv<1> > icmp_ln45_fu_293_p2;
    sc_signal< sc_lv<6> > add_ln44_2_fu_307_p2;
    sc_signal< sc_lv<5> > add_ln48_fu_275_p2;
    sc_signal< sc_lv<1> > icmp_ln46_fu_335_p2;
    sc_signal< sc_lv<1> > xor_ln44_fu_329_p2;
    sc_signal< sc_lv<3> > select_ln44_fu_299_p3;
    sc_signal< sc_lv<1> > and_ln44_fu_341_p2;
    sc_signal< sc_lv<1> > or_ln45_fu_353_p2;
    sc_signal< sc_lv<3> > k_fu_347_p2;
    sc_signal< sc_lv<5> > shl_ln48_mid1_fu_371_p3;
    sc_signal< sc_lv<5> > zext_ln45_1_fu_367_p1;
    sc_signal< sc_lv<5> > add_ln48_1_fu_379_p2;
    sc_signal< sc_lv<5> > select_ln44_2_fu_321_p3;
    sc_signal< sc_lv<6> > add_ln45_1_fu_401_p2;
    sc_signal< sc_lv<6> > mul_ln44_fu_418_p1;
    sc_signal< sc_lv<12> > mul_ln44_fu_418_p2;
    sc_signal< sc_lv<17> > zext_ln44_1_fu_428_p1;
    sc_signal< sc_lv<5> > zext_ln48_2_fu_446_p1;
    sc_signal< sc_lv<5> > add_ln48_4_fu_450_p2;
    sc_signal< sc_lv<17> > zext_ln48_3_fu_455_p1;
    sc_signal< sc_lv<17> > add_ln44_fu_432_p2;
    sc_signal< sc_lv<5> > zext_ln46_fu_438_p1;
    sc_signal< sc_lv<5> > add_ln48_6_fu_465_p2;
    sc_signal< sc_lv<11> > zext_ln48_4_fu_470_p1;
    sc_signal< sc_lv<11> > trunc_ln44_fu_424_p1;
    sc_signal< sc_lv<33> > ap_NS_fsm;
    sc_signal< sc_lv<12> > mul_ln44_fu_418_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<33> ap_ST_fsm_state1;
    static const sc_lv<33> ap_ST_fsm_state2;
    static const sc_lv<33> ap_ST_fsm_state3;
    static const sc_lv<33> ap_ST_fsm_state4;
    static const sc_lv<33> ap_ST_fsm_state5;
    static const sc_lv<33> ap_ST_fsm_state6;
    static const sc_lv<33> ap_ST_fsm_state7;
    static const sc_lv<33> ap_ST_fsm_state8;
    static const sc_lv<33> ap_ST_fsm_state9;
    static const sc_lv<33> ap_ST_fsm_state10;
    static const sc_lv<33> ap_ST_fsm_state11;
    static const sc_lv<33> ap_ST_fsm_state12;
    static const sc_lv<33> ap_ST_fsm_state13;
    static const sc_lv<33> ap_ST_fsm_state14;
    static const sc_lv<33> ap_ST_fsm_state15;
    static const sc_lv<33> ap_ST_fsm_state16;
    static const sc_lv<33> ap_ST_fsm_state17;
    static const sc_lv<33> ap_ST_fsm_state18;
    static const sc_lv<33> ap_ST_fsm_state19;
    static const sc_lv<33> ap_ST_fsm_state20;
    static const sc_lv<33> ap_ST_fsm_state21;
    static const sc_lv<33> ap_ST_fsm_state22;
    static const sc_lv<33> ap_ST_fsm_state23;
    static const sc_lv<33> ap_ST_fsm_state24;
    static const sc_lv<33> ap_ST_fsm_state25;
    static const sc_lv<33> ap_ST_fsm_state26;
    static const sc_lv<33> ap_ST_fsm_state27;
    static const sc_lv<33> ap_ST_fsm_state28;
    static const sc_lv<33> ap_ST_fsm_state29;
    static const sc_lv<33> ap_ST_fsm_state30;
    static const sc_lv<33> ap_ST_fsm_state31;
    static const sc_lv<33> ap_ST_fsm_state32;
    static const sc_lv<33> ap_ST_fsm_state33;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<64> ap_const_lv64_3FE55555571F7693;
    static const sc_lv<64> ap_const_lv64_3FFB74538EF34D6A;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<17> ap_const_lv17_4E3;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<11> ap_const_lv11_4E2;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<12> ap_const_lv12_19;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Layer3_Neurons_CPU_address0();
    void thread_Layer3_Neurons_CPU_ce0();
    void thread_Layer3_Weights_CPU_address0();
    void thread_Layer3_Weights_CPU_ce0();
    void thread_Layer4_Neurons_CPU_address0();
    void thread_Layer4_Neurons_CPU_ce0();
    void thread_Layer4_Neurons_CPU_d0();
    void thread_Layer4_Neurons_CPU_we0();
    void thread_add_ln42_fu_240_p2();
    void thread_add_ln44_1_fu_287_p2();
    void thread_add_ln44_2_fu_307_p2();
    void thread_add_ln44_fu_432_p2();
    void thread_add_ln45_1_fu_401_p2();
    void thread_add_ln48_1_fu_379_p2();
    void thread_add_ln48_3_fu_459_p2();
    void thread_add_ln48_4_fu_450_p2();
    void thread_add_ln48_5_fu_474_p2();
    void thread_add_ln48_6_fu_465_p2();
    void thread_add_ln48_fu_275_p2();
    void thread_and_ln44_fu_341_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_fu_228_p0();
    void thread_grp_fu_228_p1();
    void thread_grp_generic_tanh_double_s_fu_200_ap_start();
    void thread_i_fu_252_p2();
    void thread_icmp_ln42_fu_246_p2();
    void thread_icmp_ln44_fu_281_p2();
    void thread_icmp_ln45_fu_293_p2();
    void thread_icmp_ln46_fu_335_p2();
    void thread_k_fu_347_p2();
    void thread_m_fu_441_p2();
    void thread_mul_ln44_fu_418_p1();
    void thread_mul_ln44_fu_418_p10();
    void thread_mul_ln44_fu_418_p2();
    void thread_or_ln45_fu_353_p2();
    void thread_select_ln44_1_fu_313_p3();
    void thread_select_ln44_2_fu_321_p3();
    void thread_select_ln44_fu_299_p3();
    void thread_select_ln45_1_fu_385_p3();
    void thread_select_ln45_2_fu_393_p3();
    void thread_select_ln45_3_fu_407_p3();
    void thread_select_ln45_fu_359_p3();
    void thread_shl_ln48_mid1_fu_371_p3();
    void thread_shl_ln_fu_267_p3();
    void thread_trunc_ln44_fu_424_p1();
    void thread_xor_ln44_fu_329_p2();
    void thread_zext_ln43_fu_258_p1();
    void thread_zext_ln44_1_fu_428_p1();
    void thread_zext_ln45_1_fu_367_p1();
    void thread_zext_ln45_fu_263_p1();
    void thread_zext_ln46_fu_438_p1();
    void thread_zext_ln48_1_fu_484_p1();
    void thread_zext_ln48_2_fu_446_p1();
    void thread_zext_ln48_3_fu_455_p1();
    void thread_zext_ln48_4_fu_470_p1();
    void thread_zext_ln48_fu_480_p1();
    void thread_zext_ln50_fu_488_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
