Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Oct 19 22:35:35 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file /home/gsaied/Desktop/verilog_rtl/new_mac/design.rpt
| Design       : mac
| Device       : xc7vx690t
--------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------+
|      Characteristics      |     Path #1     |
+---------------------------+-----------------+
| Requirement               |           0.000 |
| Path Delay                |           2.554 |
| Logic Delay               | 2.119(83%)      |
| Net Delay                 | 0.434(17%)      |
| Clock Skew                |           0.000 |
| Slack                     |             inf |
| Clock Relationship        | Safely Timed    |
| Logic Levels              |               2 |
| Routes                    |               0 |
| Logical Path              | DSP48E1 OBUF    |
| Start Point Clock         |                 |
| End Point Clock           |                 |
| DSP Block                 | Seq             |
| BRAM                      | None            |
| IO Crossings              |               0 |
| Config Crossings          |               0 |
| SLR Crossings             |               0 |
| PBlocks                   |               0 |
| High Fanout               |               1 |
| Dont Touch                |               0 |
| Mark Debug                |               0 |
| Start Point Pin Primitive | DSP48E1/CLK     |
| End Point Pin Primitive   | mul_out[0]      |
| Start Point Pin           | mul_out_reg/CLK |
| End Point Pin             | mul_out[0]      |
+---------------------------+-----------------+
* Bounding box calculated as % of dimensions for the target device (620, 1000)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+
| End Point Clock | Requirement |  1 |  2 |
+-----------------+-------------+----+----+
| (none)          | 0.000ns     | 33 | 32 |
+-----------------+-------------+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 65 paths


