# System Verilog implementation of memory and other utility modules
## Content
* Various SRAM and FIFO implementations, a generic synchronous Register File
* **asyncFIFO** - Dual-clock asynchronous FIFO for clock domain crossing based on Clifford E. Cummings' article (FIFO version 1): http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf
