# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/qcom,ipq5332-usb-ss-uniphy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm USB Super-Speed UNIPHY

maintainers:
  - Praveenkumar I <quic_ipkumar@quicinc.com>
  - Varadarajan Narayanan <quic_varada@quicinc.com>

description:
  USB Super-Speed UNIPHY found in Qualcomm IPQ5332, IPQ5018 SoCs.

properties:
  compatible:
    - enum:
      - qcom,ipq5018-usb-ss-uniphy
      - qcom,ipq5332-usb-ss-uniphy

  reg:
    maxItems: 1

  clocks:
    maxItems: 3

  clock-names:
    items:
      - const: ahb
      - const: cfg_ahb
      - const: pipe

  resets:
    maxItems: 1

  vdd-supply:
    description:
      Phandle to 5V regulator supply to PHY digital circuit.

  qcom,phy-usb-mux-sel:
    description: PHY Mux Selection for USB
    $ref: /schemas/types.yaml#/definitions/phandle-array
    items:
      - items:
          - description: phandle of TCSR syscon
          - description: offset of PHY Mux selection register

  "#clock-cells":
    const: 0

  clock-output-names:
    maxItems: 1

  "#phy-cells":
    const: 0

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/qcom,ipq5332-gcc.h>
    usb-phy@4b0000 {
        compatible = "qcom,ipq5332-usb-uniphy";
        reg = <0x4b0000 0x800>;

        clocks = <&gcc GCC_PCIE3X1_PHY_AHB_CLK>,
                 <&gcc GCC_USB0_PHY_CFG_AHB_CLK>,
                 <&gcc GCC_USB0_PIPE_CLK>;
        clock-names = "ahb",
                      "cfg_ahb",
                      "pipe";

        resets =  <&gcc GCC_USB0_PHY_BCR>;

        #clock-cells = <0>;
        clock-output-names = "usb0_pipe_clk_src";

        #phy-cells = <0>;

        qcom,phy-usb-mux-sel = <&tcsr 0x10540>;

        vdd-supply = <&regulator_fixed_5p0>;
    };
