

================================================================
== Vitis HLS Report for 'CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL'
================================================================
* Date:           Sat Feb  1 13:07:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Lenet_HLS_Component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    19610|    19610|  0.196 ms|  0.196 ms|  19601|  19601|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ROW_K_COL_K_ROW_COL  |    19608|    19608|        10|          1|          1|  19600|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 13 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 14 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%col_k = alloca i32 1" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 16 'alloca' 'col_k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_k = alloca i32 1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 18 'alloca' 'row_k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten42 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%WBRAM_5 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:26]   --->   Operation 20 'alloca' 'WBRAM_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%WBRAM_4 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:26]   --->   Operation 21 'alloca' 'WBRAM_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%WBRAM_3 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:26]   --->   Operation 22 'alloca' 'WBRAM_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%WBRAM_2 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:26]   --->   Operation 23 'alloca' 'WBRAM_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%WBRAM_1 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:26]   --->   Operation 24 'alloca' 'WBRAM_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%WBRAM = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:26]   --->   Operation 25 'alloca' 'WBRAM' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten42"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln73 = store i3 0, i3 %row_k" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 27 'store' 'store_ln73' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten19"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln75 = store i3 0, i3 %col_k" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 29 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten6"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln77 = store i5 0, i5 %row" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 31 'store' 'store_ln77' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln79 = store i5 0, i5 %col" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 32 'store' 'store_ln79' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln73 = br void %D_OUT" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 33 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.32>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten42_load = load i15 %indvar_flatten42" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 34 'load' 'indvar_flatten42_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.84ns)   --->   "%icmp_ln73 = icmp_eq  i15 %indvar_flatten42_load, i15 19600" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 35 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.84ns)   --->   "%add_ln73_1 = add i15 %indvar_flatten42_load, i15 1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 36 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc150, void %for.inc186.preheader.exitStub" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 37 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%col_load = load i5 %col" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 38 'load' 'col_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%row_load = load i5 %row"   --->   Operation 39 'load' 'row_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i10 %indvar_flatten6" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 40 'load' 'indvar_flatten6_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%col_k_load = load i3 %col_k" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 41 'load' 'col_k_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i13 %indvar_flatten19" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 42 'load' 'indvar_flatten19_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%row_k_load = load i3 %row_k" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 43 'load' 'row_k_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.67ns)   --->   "%add_ln73 = add i3 %row_k_load, i3 1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 44 'add' 'add_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.82ns)   --->   "%icmp_ln75 = icmp_eq  i13 %indvar_flatten19_load, i13 3920" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 45 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.20ns)   --->   "%select_ln73 = select i1 %icmp_ln75, i3 0, i3 %col_k_load" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 46 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.28ns)   --->   "%xor_ln73 = xor i1 %icmp_ln75, i1 1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 47 'xor' 'xor_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%icmp_ln79 = icmp_eq  i5 %col_load, i5 28" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 48 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_mid218)   --->   "%and_ln73 = and i1 %icmp_ln79, i1 %xor_ln73" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 49 'and' 'and_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%icmp_ln77 = icmp_eq  i10 %indvar_flatten6_load, i10 784" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 50 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.28ns)   --->   "%and_ln73_1 = and i1 %icmp_ln77, i1 %xor_ln73" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 51 'and' 'and_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.20ns)   --->   "%select_ln73_1 = select i1 %icmp_ln75, i3 %add_ln73, i3 %row_k_load" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 52 'select' 'select_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.67ns)   --->   "%add_ln75 = add i3 %select_ln73, i3 1" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 53 'add' 'add_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.28ns)   --->   "%empty = or i1 %and_ln73_1, i1 %icmp_ln75" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 54 'or' 'empty' <Predicate = (!icmp_ln73)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.41ns)   --->   "%row_mid213 = select i1 %empty, i5 0, i5 %row_load" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 55 'select' 'row_mid213' <Predicate = (!icmp_ln73)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_mid218)   --->   "%exitcond_flatten8_not = xor i1 %icmp_ln77, i1 1" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 56 'xor' 'exitcond_flatten8_not' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_mid218)   --->   "%not_exitcond_flatten8_mid241 = or i1 %icmp_ln75, i1 %exitcond_flatten8_not" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 57 'or' 'not_exitcond_flatten8_mid241' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.28ns) (out node of the LUT)   --->   "%icmp_ln79_mid218 = and i1 %and_ln73, i1 %not_exitcond_flatten8_mid241" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 58 'and' 'icmp_ln79_mid218' <Predicate = (!icmp_ln73)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.20ns)   --->   "%select_ln75 = select i1 %and_ln73_1, i3 %add_ln75, i3 %select_ln73" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 59 'select' 'select_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.78ns)   --->   "%add_ln77 = add i5 %row_mid213, i5 1" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 60 'add' 'add_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node col_mid2)   --->   "%empty_23 = or i1 %icmp_ln79_mid218, i1 %and_ln73_1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 61 'or' 'empty_23' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node col_mid2)   --->   "%empty_24 = or i1 %empty_23, i1 %icmp_ln75" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 62 'or' 'empty_24' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.41ns) (out node of the LUT)   --->   "%col_mid2 = select i1 %empty_24, i5 0, i5 %col_load" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 63 'select' 'col_mid2' <Predicate = (!icmp_ln73)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.41ns)   --->   "%select_ln77 = select i1 %icmp_ln79_mid218, i5 %add_ln77, i5 %row_mid213" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 64 'select' 'select_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i3 %select_ln73_1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 65 'zext' 'zext_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln73_1, i2 0" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 66 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_2 = add i5 %tmp, i5 %zext_ln73" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 67 'add' 'add_ln73_2' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i3 %select_ln73_1" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 68 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%select_ln75_cast = zext i3 %select_ln75" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 69 'zext' 'select_ln75_cast' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.61ns) (root node of TernaryAdder)   --->   "%empty_25 = add i5 %add_ln73_2, i5 %select_ln75_cast" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 70 'add' 'empty_25' <Predicate = (!icmp_ln73)> <Delay = 0.61> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_cast2 = zext i5 %empty_25" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 71 'zext' 'p_cast2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%WBRAM_addr = getelementptr i32 %WBRAM, i64 0, i64 %p_cast2" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 72 'getelementptr' 'WBRAM_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%WBRAM_1_addr = getelementptr i32 %WBRAM_1, i64 0, i64 %p_cast2" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 73 'getelementptr' 'WBRAM_1_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%WBRAM_2_addr = getelementptr i32 %WBRAM_2, i64 0, i64 %p_cast2" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 74 'getelementptr' 'WBRAM_2_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%WBRAM_3_addr = getelementptr i32 %WBRAM_3, i64 0, i64 %p_cast2" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 75 'getelementptr' 'WBRAM_3_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%WBRAM_4_addr = getelementptr i32 %WBRAM_4, i64 0, i64 %p_cast2" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 76 'getelementptr' 'WBRAM_4_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%WBRAM_5_addr = getelementptr i32 %WBRAM_5, i64 0, i64 %p_cast2" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 77 'getelementptr' 'WBRAM_5_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (0.67ns)   --->   "%WBRAM_load = load i5 %WBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 78 'load' 'WBRAM_load' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node empty_27)   --->   "%empty_26 = or i3 %select_ln75, i3 %select_ln73_1" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 79 'or' 'empty_26' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.67ns) (out node of the LUT)   --->   "%empty_27 = icmp_eq  i3 %empty_26, i3 0" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 80 'icmp' 'empty_27' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [2/2] (0.67ns)   --->   "%WBRAM_1_load = load i5 %WBRAM_1_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 81 'load' 'WBRAM_1_load' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 82 [2/2] (0.67ns)   --->   "%WBRAM_2_load = load i5 %WBRAM_2_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 82 'load' 'WBRAM_2_load' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 83 [2/2] (0.67ns)   --->   "%WBRAM_3_load = load i5 %WBRAM_3_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 83 'load' 'WBRAM_3_load' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 84 [2/2] (0.67ns)   --->   "%WBRAM_4_load = load i5 %WBRAM_4_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 84 'load' 'WBRAM_4_load' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 85 [2/2] (0.67ns)   --->   "%WBRAM_5_load = load i5 %WBRAM_5_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 85 'load' 'WBRAM_5_load' <Predicate = (!icmp_ln73)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 86 [1/1] (0.78ns)   --->   "%empty_28 = add i5 %select_ln77, i5 %zext_ln73_1" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 86 'add' 'empty_28' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln81 = add i5 %col_mid2, i5 %select_ln75_cast" [../lenet5/hw_layers/image_convolution.cpp:81]   --->   Operation 87 'add' 'add_ln81' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_28, i5 %add_ln81" [../lenet5/hw_layers/image_convolution.cpp:81]   --->   Operation 88 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i10 %tmp_4" [../lenet5/hw_layers/image_convolution.cpp:81]   --->   Operation 89 'zext' 'zext_ln81' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%IBRAM_addr = getelementptr i32 %IBRAM, i64 0, i64 %zext_ln81" [../lenet5/hw_layers/image_convolution.cpp:81]   --->   Operation 90 'getelementptr' 'IBRAM_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (1.23ns)   --->   "%input_pixel = load i10 %IBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:81]   --->   Operation 91 'load' 'input_pixel' <Predicate = (!icmp_ln73)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 92 [1/1] (0.78ns)   --->   "%add_ln79 = add i5 %col_mid2, i5 1" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 92 'add' 'add_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.78ns)   --->   "%add_ln77_1 = add i10 %indvar_flatten6_load, i10 1" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 93 'add' 'add_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.40ns)   --->   "%select_ln77_1 = select i1 %empty, i10 1, i10 %add_ln77_1" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 94 'select' 'select_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.82ns)   --->   "%add_ln75_1 = add i13 %indvar_flatten19_load, i13 1" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 95 'add' 'add_ln75_1' <Predicate = (!icmp_ln73)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.30ns)   --->   "%select_ln75_1 = select i1 %icmp_ln75, i13 1, i13 %add_ln75_1" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 96 'select' 'select_ln75_1' <Predicate = (!icmp_ln73)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln73 = store i15 %add_ln73_1, i15 %indvar_flatten42" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 97 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln73 = store i3 %select_ln73_1, i3 %row_k" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 98 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.42>
ST_2 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln75 = store i13 %select_ln75_1, i13 %indvar_flatten19" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 99 'store' 'store_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.42>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln75 = store i3 %select_ln75, i3 %col_k" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 100 'store' 'store_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.42>
ST_2 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln77 = store i10 %select_ln77_1, i10 %indvar_flatten6" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 101 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.42>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln77 = store i5 %select_ln77, i5 %row" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 102 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.42>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln79 = store i5 %add_ln79, i5 %col" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 103 'store' 'store_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 104 [1/2] ( I:0.67ns O:0.67ns )   --->   "%WBRAM_load = load i5 %WBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 104 'load' 'WBRAM_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 105 [1/2] ( I:0.67ns O:0.67ns )   --->   "%WBRAM_1_load = load i5 %WBRAM_1_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 105 'load' 'WBRAM_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 106 [1/2] ( I:0.67ns O:0.67ns )   --->   "%WBRAM_2_load = load i5 %WBRAM_2_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 106 'load' 'WBRAM_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 107 [1/2] ( I:0.67ns O:0.67ns )   --->   "%WBRAM_3_load = load i5 %WBRAM_3_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 107 'load' 'WBRAM_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 108 [1/2] ( I:0.67ns O:0.67ns )   --->   "%WBRAM_4_load = load i5 %WBRAM_4_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 108 'load' 'WBRAM_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 109 [1/2] ( I:0.67ns O:0.67ns )   --->   "%WBRAM_5_load = load i5 %WBRAM_5_addr" [../lenet5/hw_layers/image_convolution.cpp:73]   --->   Operation 109 'load' 'WBRAM_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 110 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_pixel = load i10 %IBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:81]   --->   Operation 110 'load' 'input_pixel' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 111 [3/3] (7.01ns)   --->   "%mul = fmul i32 %input_pixel, i32 %WBRAM_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 111 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [3/3] (7.01ns)   --->   "%mul110_1 = fmul i32 %input_pixel, i32 %WBRAM_1_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 112 'fmul' 'mul110_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [3/3] (7.01ns)   --->   "%mul110_2 = fmul i32 %input_pixel, i32 %WBRAM_2_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 113 'fmul' 'mul110_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [3/3] (7.01ns)   --->   "%mul110_3 = fmul i32 %input_pixel, i32 %WBRAM_3_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 114 'fmul' 'mul110_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [3/3] (7.01ns)   --->   "%mul110_4 = fmul i32 %input_pixel, i32 %WBRAM_4_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 115 'fmul' 'mul110_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [3/3] (7.01ns)   --->   "%mul110_5 = fmul i32 %input_pixel, i32 %WBRAM_5_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 116 'fmul' 'mul110_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln77, i5 0" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 117 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln77, i2 0" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 118 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl12 = zext i7 %tmp_2" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 119 'zext' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_29 = sub i10 %p_shl, i10 %p_shl12" [../lenet5/hw_layers/image_convolution.cpp:77]   --->   Operation 120 'sub' 'empty_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %col_mid2" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 121 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%empty_30 = add i10 %zext_ln79, i10 %empty_29" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 122 'add' 'empty_30' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i10 %empty_30" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 123 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [2/3] (7.01ns)   --->   "%mul = fmul i32 %input_pixel, i32 %WBRAM_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 124 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%OBRAM_addr = getelementptr i32 %OBRAM, i64 0, i64 %zext_ln87" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 125 'getelementptr' 'OBRAM_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [2/3] (7.01ns)   --->   "%mul110_1 = fmul i32 %input_pixel, i32 %WBRAM_1_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 126 'fmul' 'mul110_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%OBRAM_1_addr = getelementptr i32 %OBRAM_1, i64 0, i64 %zext_ln87" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 127 'getelementptr' 'OBRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [2/3] (7.01ns)   --->   "%mul110_2 = fmul i32 %input_pixel, i32 %WBRAM_2_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 128 'fmul' 'mul110_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%OBRAM_2_addr = getelementptr i32 %OBRAM_2, i64 0, i64 %zext_ln87" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 129 'getelementptr' 'OBRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [2/3] (7.01ns)   --->   "%mul110_3 = fmul i32 %input_pixel, i32 %WBRAM_3_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 130 'fmul' 'mul110_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%OBRAM_3_addr = getelementptr i32 %OBRAM_3, i64 0, i64 %zext_ln87" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 131 'getelementptr' 'OBRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [2/3] (7.01ns)   --->   "%mul110_4 = fmul i32 %input_pixel, i32 %WBRAM_4_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 132 'fmul' 'mul110_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%OBRAM_4_addr = getelementptr i32 %OBRAM_4, i64 0, i64 %zext_ln87" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 133 'getelementptr' 'OBRAM_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [2/3] (7.01ns)   --->   "%mul110_5 = fmul i32 %input_pixel, i32 %WBRAM_5_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 134 'fmul' 'mul110_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%OBRAM_5_addr = getelementptr i32 %OBRAM_5, i64 0, i64 %zext_ln87" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 135 'getelementptr' 'OBRAM_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (1.23ns)   --->   "%OBRAM_load = load i10 %OBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 136 'load' 'OBRAM_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 137 [2/2] (1.23ns)   --->   "%OBRAM_1_load = load i10 %OBRAM_1_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 137 'load' 'OBRAM_1_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 138 [2/2] (1.23ns)   --->   "%OBRAM_2_load = load i10 %OBRAM_2_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 138 'load' 'OBRAM_2_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 139 [2/2] (1.23ns)   --->   "%OBRAM_3_load = load i10 %OBRAM_3_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 139 'load' 'OBRAM_3_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 140 [2/2] (1.23ns)   --->   "%OBRAM_4_load = load i10 %OBRAM_4_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 140 'load' 'OBRAM_4_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 141 [2/2] (1.23ns)   --->   "%OBRAM_5_load = load i10 %OBRAM_5_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 141 'load' 'OBRAM_5_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 142 [1/3] (7.01ns)   --->   "%mul = fmul i32 %input_pixel, i32 %WBRAM_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 142 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/3] (7.01ns)   --->   "%mul110_1 = fmul i32 %input_pixel, i32 %WBRAM_1_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 143 'fmul' 'mul110_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/3] (7.01ns)   --->   "%mul110_2 = fmul i32 %input_pixel, i32 %WBRAM_2_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 144 'fmul' 'mul110_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/3] (7.01ns)   --->   "%mul110_3 = fmul i32 %input_pixel, i32 %WBRAM_3_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 145 'fmul' 'mul110_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/3] (7.01ns)   --->   "%mul110_4 = fmul i32 %input_pixel, i32 %WBRAM_4_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 146 'fmul' 'mul110_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/3] (7.01ns)   --->   "%mul110_5 = fmul i32 %input_pixel, i32 %WBRAM_5_load" [../lenet5/hw_layers/image_convolution.cpp:87]   --->   Operation 147 'fmul' 'mul110_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_load = load i10 %OBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 148 'load' 'OBRAM_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 149 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_1_load = load i10 %OBRAM_1_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 149 'load' 'OBRAM_1_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 150 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_2_load = load i10 %OBRAM_2_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 150 'load' 'OBRAM_2_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 151 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_3_load = load i10 %OBRAM_3_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 151 'load' 'OBRAM_3_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 152 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_4_load = load i10 %OBRAM_4_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 152 'load' 'OBRAM_4_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 153 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_5_load = load i10 %OBRAM_5_addr" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 153 'load' 'OBRAM_5_load' <Predicate = (!empty_27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 154 [4/4] (6.43ns)   --->   "%add = fadd i32 %OBRAM_load, i32 %mul" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 154 'fadd' 'add' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [4/4] (6.43ns)   --->   "%add136_1 = fadd i32 %OBRAM_1_load, i32 %mul110_1" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 155 'fadd' 'add136_1' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [4/4] (6.43ns)   --->   "%add136_2 = fadd i32 %OBRAM_2_load, i32 %mul110_2" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 156 'fadd' 'add136_2' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [4/4] (6.43ns)   --->   "%add136_3 = fadd i32 %OBRAM_3_load, i32 %mul110_3" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 157 'fadd' 'add136_3' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [4/4] (6.43ns)   --->   "%add136_4 = fadd i32 %OBRAM_4_load, i32 %mul110_4" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 158 'fadd' 'add136_4' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [4/4] (6.43ns)   --->   "%add136_5 = fadd i32 %OBRAM_5_load, i32 %mul110_5" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 159 'fadd' 'add136_5' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 160 [3/4] (6.43ns)   --->   "%add = fadd i32 %OBRAM_load, i32 %mul" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 160 'fadd' 'add' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [3/4] (6.43ns)   --->   "%add136_1 = fadd i32 %OBRAM_1_load, i32 %mul110_1" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 161 'fadd' 'add136_1' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [3/4] (6.43ns)   --->   "%add136_2 = fadd i32 %OBRAM_2_load, i32 %mul110_2" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 162 'fadd' 'add136_2' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [3/4] (6.43ns)   --->   "%add136_3 = fadd i32 %OBRAM_3_load, i32 %mul110_3" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 163 'fadd' 'add136_3' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [3/4] (6.43ns)   --->   "%add136_4 = fadd i32 %OBRAM_4_load, i32 %mul110_4" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 164 'fadd' 'add136_4' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [3/4] (6.43ns)   --->   "%add136_5 = fadd i32 %OBRAM_5_load, i32 %mul110_5" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 165 'fadd' 'add136_5' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 166 [2/4] (6.43ns)   --->   "%add = fadd i32 %OBRAM_load, i32 %mul" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 166 'fadd' 'add' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [2/4] (6.43ns)   --->   "%add136_1 = fadd i32 %OBRAM_1_load, i32 %mul110_1" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 167 'fadd' 'add136_1' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [2/4] (6.43ns)   --->   "%add136_2 = fadd i32 %OBRAM_2_load, i32 %mul110_2" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 168 'fadd' 'add136_2' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [2/4] (6.43ns)   --->   "%add136_3 = fadd i32 %OBRAM_3_load, i32 %mul110_3" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 169 'fadd' 'add136_3' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [2/4] (6.43ns)   --->   "%add136_4 = fadd i32 %OBRAM_4_load, i32 %mul110_4" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 170 'fadd' 'add136_4' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [2/4] (6.43ns)   --->   "%add136_5 = fadd i32 %OBRAM_5_load, i32 %mul110_5" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 171 'fadd' 'add136_5' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 172 [1/4] (6.43ns)   --->   "%add = fadd i32 %OBRAM_load, i32 %mul" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 172 'fadd' 'add' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/4] (6.43ns)   --->   "%add136_1 = fadd i32 %OBRAM_1_load, i32 %mul110_1" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 173 'fadd' 'add136_1' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/4] (6.43ns)   --->   "%add136_2 = fadd i32 %OBRAM_2_load, i32 %mul110_2" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 174 'fadd' 'add136_2' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/4] (6.43ns)   --->   "%add136_3 = fadd i32 %OBRAM_3_load, i32 %mul110_3" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 175 'fadd' 'add136_3' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/4] (6.43ns)   --->   "%add136_4 = fadd i32 %OBRAM_4_load, i32 %mul110_4" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 176 'fadd' 'add136_4' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/4] (6.43ns)   --->   "%add136_5 = fadd i32 %OBRAM_5_load, i32 %mul110_5" [../lenet5/hw_layers/image_convolution.cpp:91]   --->   Operation 177 'fadd' 'add136_5' <Predicate = (!empty_27)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.44ns)   --->   "%storemerge75105 = select i1 %empty_27, i32 %mul110_4, i32 %add136_4" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 178 'select' 'storemerge75105' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.44ns)   --->   "%storemerge738789103 = select i1 %empty_27, i32 %mul110_2, i32 %add136_2" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 179 'select' 'storemerge738789103' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.44ns)   --->   "%storemerge77798591101 = select i1 %empty_27, i32 %mul, i32 %add" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 180 'select' 'storemerge77798591101' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.44ns)   --->   "%storemerge7281839399 = select i1 %empty_27, i32 %mul110_1, i32 %add136_1" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 181 'select' 'storemerge7281839399' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.44ns)   --->   "%storemerge749597 = select i1 %empty_27, i32 %mul110_3, i32 %add136_3" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 182 'select' 'storemerge749597' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.44ns)   --->   "%storemerge76 = select i1 %empty_27, i32 %mul110_5, i32 %add136_5" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 183 'select' 'storemerge76' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 194 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_K_COL_K_ROW_COL_str"   --->   Operation 184 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19600, i64 19600, i64 19600"   --->   Operation 185 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../lenet5/hw_layers/image_convolution.cpp:80]   --->   Operation 186 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln75 = store i32 %storemerge77798591101, i10 %OBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 187 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 188 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln75 = store i32 %storemerge7281839399, i10 %OBRAM_1_addr" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 188 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 189 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln75 = store i32 %storemerge738789103, i10 %OBRAM_2_addr" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 189 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 190 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln75 = store i32 %storemerge749597, i10 %OBRAM_3_addr" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 190 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 191 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln75 = store i32 %storemerge75105, i10 %OBRAM_4_addr" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 191 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 192 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln75 = store i32 %storemerge76, i10 %OBRAM_5_addr" [../lenet5/hw_layers/image_convolution.cpp:75]   --->   Operation 192 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln79 = br void %D_OUT" [../lenet5/hw_layers/image_convolution.cpp:79]   --->   Operation 193 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 15 bit ('indvar_flatten42') [14]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten42' [21]  (0.427 ns)

 <State 2>: 5.324ns
The critical path consists of the following:
	'load' operation 13 bit ('indvar_flatten19_load', ../lenet5/hw_layers/image_convolution.cpp:75) on local variable 'indvar_flatten19' [39]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln75', ../lenet5/hw_layers/image_convolution.cpp:75) [44]  (0.820 ns)
	'xor' operation 1 bit ('xor_ln73', ../lenet5/hw_layers/image_convolution.cpp:73) [46]  (0.287 ns)
	'and' operation 1 bit ('and_ln73_1', ../lenet5/hw_layers/image_convolution.cpp:73) [50]  (0.287 ns)
	'or' operation 1 bit ('empty', ../lenet5/hw_layers/image_convolution.cpp:73) [53]  (0.287 ns)
	'select' operation 5 bit ('row_mid213', ../lenet5/hw_layers/image_convolution.cpp:73) [54]  (0.414 ns)
	'add' operation 5 bit ('add_ln77', ../lenet5/hw_layers/image_convolution.cpp:77) [59]  (0.789 ns)
	'select' operation 5 bit ('select_ln77', ../lenet5/hw_layers/image_convolution.cpp:77) [63]  (0.414 ns)
	'add' operation 5 bit ('empty_28', ../lenet5/hw_layers/image_convolution.cpp:77) [85]  (0.789 ns)
	'getelementptr' operation 10 bit ('IBRAM_addr', ../lenet5/hw_layers/image_convolution.cpp:81) [95]  (0.000 ns)
	'load' operation 32 bit ('input_pixel', ../lenet5/hw_layers/image_convolution.cpp:81) on array 'IBRAM' [96]  (1.237 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('input_pixel', ../lenet5/hw_layers/image_convolution.cpp:81) on array 'IBRAM' [96]  (1.237 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ../lenet5/hw_layers/image_convolution.cpp:87) [99]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ../lenet5/hw_layers/image_convolution.cpp:87) [99]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ../lenet5/hw_layers/image_convolution.cpp:87) [99]  (7.016 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', ../lenet5/hw_layers/image_convolution.cpp:91) [112]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', ../lenet5/hw_layers/image_convolution.cpp:91) [112]  (6.437 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', ../lenet5/hw_layers/image_convolution.cpp:91) [112]  (6.437 ns)

 <State 10>: 6.886ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add136_4', ../lenet5/hw_layers/image_convolution.cpp:91) [120]  (6.437 ns)
	'select' operation 32 bit ('storemerge75105', ../lenet5/hw_layers/image_convolution.cpp:75) [123]  (0.449 ns)

 <State 11>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln75', ../lenet5/hw_layers/image_convolution.cpp:75) of variable 'storemerge77798591101', ../lenet5/hw_layers/image_convolution.cpp:75 on array 'OBRAM' [129]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
