
#####==========stderr_mid==========#####:
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	ST %vreg0, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg0
	%vreg1<def> = MovGR %ZERO, 5; CPURegs:%vreg1
	ST %vreg1<kill>, <fi#2>, 0; mem:ST4[%j] CPURegs:%vreg1
	ST %vreg0, <fi#3>, 0; mem:ST4[%k] CPURegs:%vreg0
	ST %vreg0, <fi#4>, 0; mem:ST4[%retval1] CPURegs:%vreg0
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#2
	%vreg2<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg2
	%vreg3<def> = LTI %vreg2<kill>, 3; CPURegs:%vreg3,%vreg2
	JC %vreg3, <BB#2>; CPURegs:%vreg3
    Successors according to CFG: BB#2(124) BB#8(4)

BB#8: 
    Predecessors according to CFG: BB#1
	Jmp <BB#3>
    Successors according to CFG: BB#3

BB#2: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#1
	%vreg19<def> = LD <fi#4>, 0; mem:LD4[%retval1] CPURegs:%vreg19
	%vreg20<def> = ADDiu %vreg19<kill>, 1; CPURegs:%vreg20,%vreg19
	ST %vreg20<kill>, <fi#4>, 0; mem:ST4[%retval1] CPURegs:%vreg20
	%vreg21<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg21
	%vreg22<def> = ADDiu %vreg21<kill>, 1; CPURegs:%vreg22,%vreg21
	ST %vreg22<kill>, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg22
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#3: derived from LLVM BB %for.cond3
    Predecessors according to CFG: BB#4 BB#8
	%vreg4<def> = MovGR %ZERO, 4; CPURegs:%vreg4
	%vreg5<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg5
	%vreg6<def> = LT %vreg5<kill>, %vreg4<kill>; CPURegs:%vreg6,%vreg5,%vreg4
	JNC %vreg6, <BB#4>; CPURegs:%vreg6
    Successors according to CFG: BB#4(124) BB#9(4)

BB#9: 
    Predecessors according to CFG: BB#3
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#4: derived from LLVM BB %for.inc6
    Predecessors according to CFG: BB#3
	%vreg15<def> = LD <fi#4>, 0; mem:LD4[%retval1] CPURegs:%vreg15
	%vreg16<def> = ADDiu %vreg15<kill>, -1; CPURegs:%vreg16,%vreg15
	ST %vreg16<kill>, <fi#4>, 0; mem:ST4[%retval1] CPURegs:%vreg16
	%vreg17<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg17
	%vreg18<def> = ADDiu %vreg17<kill>, -1; CPURegs:%vreg18,%vreg17
	ST %vreg18<kill>, <fi#2>, 0; mem:ST4[%j] CPURegs:%vreg18
	Jmp <BB#3>
    Successors according to CFG: BB#3

BB#5: derived from LLVM BB %for.cond9
    Predecessors according to CFG: BB#6 BB#9
	%vreg7<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg7
	%vreg8<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg8
	%vreg9<def> = GE %vreg8<kill>, %vreg7<kill>; CPURegs:%vreg9,%vreg8,%vreg7
	JC %vreg9<kill>, <BB#7>; CPURegs:%vreg9
	Jmp <BB#6>
    Successors according to CFG: BB#6(124) BB#7(4)

BB#6: derived from LLVM BB %for.inc12
    Predecessors according to CFG: BB#5
	%vreg11<def> = LD <fi#4>, 0; mem:LD4[%retval1] CPURegs:%vreg11
	%vreg12<def> = ADDiu %vreg11<kill>, 2; CPURegs:%vreg12,%vreg11
	ST %vreg12<kill>, <fi#4>, 0; mem:ST4[%retval1] CPURegs:%vreg12
	%vreg13<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg13
	%vreg14<def> = ADDiu %vreg13<kill>, 1; CPURegs:%vreg14,%vreg13
	ST %vreg14<kill>, <fi#3>, 0; mem:ST4[%k] CPURegs:%vreg14
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#7: derived from LLVM BB %for.end14
    Predecessors according to CFG: BB#5
	%vreg10<def> = LD <fi#4>, 0; mem:LD4[%retval1] CPURegs:%vreg10
	%V0<def> = COPY %vreg10; CPURegs:%vreg10
	RetLR %V0<imp-use>

# End machine code for function main.


#####==========stderr_obj==========#####:
# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	ST %vreg0, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg0
	%vreg1<def> = MovGR %ZERO, 5; CPURegs:%vreg1
	ST %vreg1<kill>, <fi#2>, 0; mem:ST4[%j] CPURegs:%vreg1
	ST %vreg0, <fi#3>, 0; mem:ST4[%k] CPURegs:%vreg0
	ST %vreg0, <fi#4>, 0; mem:ST4[%retval1] CPURegs:%vreg0
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#2
	%vreg2<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg2
	%vreg3<def> = LTI %vreg2<kill>, 3; CPURegs:%vreg3,%vreg2
	JC %vreg3, <BB#2>; CPURegs:%vreg3
    Successors according to CFG: BB#2(124) BB#8(4)

BB#8: 
    Predecessors according to CFG: BB#1
	Jmp <BB#3>
    Successors according to CFG: BB#3

BB#2: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#1
	%vreg19<def> = LD <fi#4>, 0; mem:LD4[%retval1] CPURegs:%vreg19
	%vreg20<def> = ADDiu %vreg19<kill>, 1; CPURegs:%vreg20,%vreg19
	ST %vreg20<kill>, <fi#4>, 0; mem:ST4[%retval1] CPURegs:%vreg20
	%vreg21<def> = LD <fi#1>, 0; mem:LD4[%i] CPURegs:%vreg21
	%vreg22<def> = ADDiu %vreg21<kill>, 1; CPURegs:%vreg22,%vreg21
	ST %vreg22<kill>, <fi#1>, 0; mem:ST4[%i] CPURegs:%vreg22
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#3: derived from LLVM BB %for.cond3
    Predecessors according to CFG: BB#4 BB#8
	%vreg4<def> = MovGR %ZERO, 4; CPURegs:%vreg4
	%vreg5<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg5
	%vreg6<def> = LT %vreg5<kill>, %vreg4<kill>; CPURegs:%vreg6,%vreg5,%vreg4
	JNC %vreg6, <BB#4>; CPURegs:%vreg6
    Successors according to CFG: BB#4(124) BB#9(4)

BB#9: 
    Predecessors according to CFG: BB#3
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#4: derived from LLVM BB %for.inc6
    Predecessors according to CFG: BB#3
	%vreg15<def> = LD <fi#4>, 0; mem:LD4[%retval1] CPURegs:%vreg15
	%vreg16<def> = ADDiu %vreg15<kill>, -1; CPURegs:%vreg16,%vreg15
	ST %vreg16<kill>, <fi#4>, 0; mem:ST4[%retval1] CPURegs:%vreg16
	%vreg17<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg17
	%vreg18<def> = ADDiu %vreg17<kill>, -1; CPURegs:%vreg18,%vreg17
	ST %vreg18<kill>, <fi#2>, 0; mem:ST4[%j] CPURegs:%vreg18
	Jmp <BB#3>
    Successors according to CFG: BB#3

BB#5: derived from LLVM BB %for.cond9
    Predecessors according to CFG: BB#6 BB#9
	%vreg7<def> = LD <fi#2>, 0; mem:LD4[%j] CPURegs:%vreg7
	%vreg8<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg8
	%vreg9<def> = GE %vreg8<kill>, %vreg7<kill>; CPURegs:%vreg9,%vreg8,%vreg7
	JC %vreg9<kill>, <BB#7>; CPURegs:%vreg9
	Jmp <BB#6>
    Successors according to CFG: BB#6(124) BB#7(4)

BB#6: derived from LLVM BB %for.inc12
    Predecessors according to CFG: BB#5
	%vreg11<def> = LD <fi#4>, 0; mem:LD4[%retval1] CPURegs:%vreg11
	%vreg12<def> = ADDiu %vreg11<kill>, 2; CPURegs:%vreg12,%vreg11
	ST %vreg12<kill>, <fi#4>, 0; mem:ST4[%retval1] CPURegs:%vreg12
	%vreg13<def> = LD <fi#3>, 0; mem:LD4[%k] CPURegs:%vreg13
	%vreg14<def> = ADDiu %vreg13<kill>, 1; CPURegs:%vreg14,%vreg13
	ST %vreg14<kill>, <fi#3>, 0; mem:ST4[%k] CPURegs:%vreg14
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#7: derived from LLVM BB %for.end14
    Predecessors according to CFG: BB#5
	%vreg10<def> = LD <fi#4>, 0; mem:LD4[%retval1] CPURegs:%vreg10
	%V0<def> = COPY %vreg10; CPURegs:%vreg10
	RetLR %V0<imp-use>

# End machine code for function main.

