
L152RE_sx1276.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007578  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  080076b4  080076b4  000176b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007898  08007898  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08007898  08007898  00017898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078a0  080078a0  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078a0  080078a0  000178a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080078a4  080078a4  000178a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080078a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000424  2000008c  08007934  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b0  08007934  000204b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a74e  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f01  00000000  00000000  0003a803  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001450  00000000  00000000  0003e708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001290  00000000  00000000  0003fb58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b85f  00000000  00000000  00040de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017a9d  00000000  00000000  0005c647  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009dd79  00000000  00000000  000740e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00111e5d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000563c  00000000  00000000  00111eb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000008c 	.word	0x2000008c
 8000158:	00000000 	.word	0x00000000
 800015c:	0800769c 	.word	0x0800769c

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000090 	.word	0x20000090
 8000178:	0800769c 	.word	0x0800769c

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b96e 	b.w	8000470 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	f040 8083 	bne.w	80002c4 <__udivmoddi4+0x118>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4617      	mov	r7, r2
 80001c2:	d947      	bls.n	8000254 <__udivmoddi4+0xa8>
 80001c4:	fab2 f382 	clz	r3, r2
 80001c8:	b14b      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001ca:	f1c3 0120 	rsb	r1, r3, #32
 80001ce:	fa05 fe03 	lsl.w	lr, r5, r3
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	409f      	lsls	r7, r3
 80001d8:	ea41 0e0e 	orr.w	lr, r1, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001e2:	fbbe fcf8 	udiv	ip, lr, r8
 80001e6:	fa1f f987 	uxth.w	r9, r7
 80001ea:	fb08 e21c 	mls	r2, r8, ip, lr
 80001ee:	fb0c f009 	mul.w	r0, ip, r9
 80001f2:	0c21      	lsrs	r1, r4, #16
 80001f4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	18ba      	adds	r2, r7, r2
 80001fe:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000202:	f080 8118 	bcs.w	8000436 <__udivmoddi4+0x28a>
 8000206:	4290      	cmp	r0, r2
 8000208:	f240 8115 	bls.w	8000436 <__udivmoddi4+0x28a>
 800020c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000210:	443a      	add	r2, r7
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f8 	udiv	r0, r2, r8
 8000218:	fb08 2210 	mls	r2, r8, r0, r2
 800021c:	fb00 f109 	mul.w	r1, r0, r9
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a1      	cmp	r1, r4
 8000228:	d909      	bls.n	800023e <__udivmoddi4+0x92>
 800022a:	193c      	adds	r4, r7, r4
 800022c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000230:	f080 8103 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000234:	42a1      	cmp	r1, r4
 8000236:	f240 8100 	bls.w	800043a <__udivmoddi4+0x28e>
 800023a:	3802      	subs	r0, #2
 800023c:	443c      	add	r4, r7
 800023e:	1a64      	subs	r4, r4, r1
 8000240:	2100      	movs	r1, #0
 8000242:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000246:	b11e      	cbz	r6, 8000250 <__udivmoddi4+0xa4>
 8000248:	2200      	movs	r2, #0
 800024a:	40dc      	lsrs	r4, r3
 800024c:	e9c6 4200 	strd	r4, r2, [r6]
 8000250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000254:	b902      	cbnz	r2, 8000258 <__udivmoddi4+0xac>
 8000256:	deff      	udf	#255	; 0xff
 8000258:	fab2 f382 	clz	r3, r2
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14f      	bne.n	8000300 <__udivmoddi4+0x154>
 8000260:	1a8d      	subs	r5, r1, r2
 8000262:	2101      	movs	r1, #1
 8000264:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000268:	fa1f f882 	uxth.w	r8, r2
 800026c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000270:	fb0e 551c 	mls	r5, lr, ip, r5
 8000274:	fb08 f00c 	mul.w	r0, r8, ip
 8000278:	0c22      	lsrs	r2, r4, #16
 800027a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800027e:	42a8      	cmp	r0, r5
 8000280:	d907      	bls.n	8000292 <__udivmoddi4+0xe6>
 8000282:	197d      	adds	r5, r7, r5
 8000284:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000288:	d202      	bcs.n	8000290 <__udivmoddi4+0xe4>
 800028a:	42a8      	cmp	r0, r5
 800028c:	f200 80e9 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 8000290:	4694      	mov	ip, r2
 8000292:	1a2d      	subs	r5, r5, r0
 8000294:	fbb5 f0fe 	udiv	r0, r5, lr
 8000298:	fb0e 5510 	mls	r5, lr, r0, r5
 800029c:	fb08 f800 	mul.w	r8, r8, r0
 80002a0:	b2a4      	uxth	r4, r4
 80002a2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002a6:	45a0      	cmp	r8, r4
 80002a8:	d907      	bls.n	80002ba <__udivmoddi4+0x10e>
 80002aa:	193c      	adds	r4, r7, r4
 80002ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b0:	d202      	bcs.n	80002b8 <__udivmoddi4+0x10c>
 80002b2:	45a0      	cmp	r8, r4
 80002b4:	f200 80d9 	bhi.w	800046a <__udivmoddi4+0x2be>
 80002b8:	4610      	mov	r0, r2
 80002ba:	eba4 0408 	sub.w	r4, r4, r8
 80002be:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002c2:	e7c0      	b.n	8000246 <__udivmoddi4+0x9a>
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d908      	bls.n	80002da <__udivmoddi4+0x12e>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	f000 80b1 	beq.w	8000430 <__udivmoddi4+0x284>
 80002ce:	2100      	movs	r1, #0
 80002d0:	e9c6 0500 	strd	r0, r5, [r6]
 80002d4:	4608      	mov	r0, r1
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d14b      	bne.n	800037a <__udivmoddi4+0x1ce>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0x140>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80b9 	bhi.w	800045e <__udivmoddi4+0x2b2>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0303 	sbc.w	r3, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	469e      	mov	lr, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0aa      	beq.n	8000250 <__udivmoddi4+0xa4>
 80002fa:	e9c6 4e00 	strd	r4, lr, [r6]
 80002fe:	e7a7      	b.n	8000250 <__udivmoddi4+0xa4>
 8000300:	409f      	lsls	r7, r3
 8000302:	f1c3 0220 	rsb	r2, r3, #32
 8000306:	40d1      	lsrs	r1, r2
 8000308:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800030c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000310:	fa1f f887 	uxth.w	r8, r7
 8000314:	fb0e 1110 	mls	r1, lr, r0, r1
 8000318:	fa24 f202 	lsr.w	r2, r4, r2
 800031c:	409d      	lsls	r5, r3
 800031e:	fb00 fc08 	mul.w	ip, r0, r8
 8000322:	432a      	orrs	r2, r5
 8000324:	0c15      	lsrs	r5, r2, #16
 8000326:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800032a:	45ac      	cmp	ip, r5
 800032c:	fa04 f403 	lsl.w	r4, r4, r3
 8000330:	d909      	bls.n	8000346 <__udivmoddi4+0x19a>
 8000332:	197d      	adds	r5, r7, r5
 8000334:	f100 31ff 	add.w	r1, r0, #4294967295
 8000338:	f080 808f 	bcs.w	800045a <__udivmoddi4+0x2ae>
 800033c:	45ac      	cmp	ip, r5
 800033e:	f240 808c 	bls.w	800045a <__udivmoddi4+0x2ae>
 8000342:	3802      	subs	r0, #2
 8000344:	443d      	add	r5, r7
 8000346:	eba5 050c 	sub.w	r5, r5, ip
 800034a:	fbb5 f1fe 	udiv	r1, r5, lr
 800034e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000352:	fb01 f908 	mul.w	r9, r1, r8
 8000356:	b295      	uxth	r5, r2
 8000358:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800035c:	45a9      	cmp	r9, r5
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x1c4>
 8000360:	197d      	adds	r5, r7, r5
 8000362:	f101 32ff 	add.w	r2, r1, #4294967295
 8000366:	d274      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000368:	45a9      	cmp	r9, r5
 800036a:	d972      	bls.n	8000452 <__udivmoddi4+0x2a6>
 800036c:	3902      	subs	r1, #2
 800036e:	443d      	add	r5, r7
 8000370:	eba5 0509 	sub.w	r5, r5, r9
 8000374:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000378:	e778      	b.n	800026c <__udivmoddi4+0xc0>
 800037a:	f1c1 0720 	rsb	r7, r1, #32
 800037e:	408b      	lsls	r3, r1
 8000380:	fa22 fc07 	lsr.w	ip, r2, r7
 8000384:	ea4c 0c03 	orr.w	ip, ip, r3
 8000388:	fa25 f407 	lsr.w	r4, r5, r7
 800038c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000390:	fbb4 f9fe 	udiv	r9, r4, lr
 8000394:	fa1f f88c 	uxth.w	r8, ip
 8000398:	fb0e 4419 	mls	r4, lr, r9, r4
 800039c:	fa20 f307 	lsr.w	r3, r0, r7
 80003a0:	fb09 fa08 	mul.w	sl, r9, r8
 80003a4:	408d      	lsls	r5, r1
 80003a6:	431d      	orrs	r5, r3
 80003a8:	0c2b      	lsrs	r3, r5, #16
 80003aa:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003ae:	45a2      	cmp	sl, r4
 80003b0:	fa02 f201 	lsl.w	r2, r2, r1
 80003b4:	fa00 f301 	lsl.w	r3, r0, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x222>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c2:	d248      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d946      	bls.n	8000456 <__udivmoddi4+0x2aa>
 80003c8:	f1a9 0902 	sub.w	r9, r9, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	eba4 040a 	sub.w	r4, r4, sl
 80003d2:	fbb4 f0fe 	udiv	r0, r4, lr
 80003d6:	fb0e 4410 	mls	r4, lr, r0, r4
 80003da:	fb00 fa08 	mul.w	sl, r0, r8
 80003de:	b2ad      	uxth	r5, r5
 80003e0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x24e>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 35ff 	add.w	r5, r0, #4294967295
 80003f0:	d22d      	bcs.n	800044e <__udivmoddi4+0x2a2>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d92b      	bls.n	800044e <__udivmoddi4+0x2a2>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4464      	add	r4, ip
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c6      	mov	lr, r8
 800040a:	464d      	mov	r5, r9
 800040c:	d319      	bcc.n	8000442 <__udivmoddi4+0x296>
 800040e:	d016      	beq.n	800043e <__udivmoddi4+0x292>
 8000410:	b15e      	cbz	r6, 800042a <__udivmoddi4+0x27e>
 8000412:	ebb3 020e 	subs.w	r2, r3, lr
 8000416:	eb64 0405 	sbc.w	r4, r4, r5
 800041a:	fa04 f707 	lsl.w	r7, r4, r7
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431f      	orrs	r7, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c6 7400 	strd	r7, r4, [r6]
 800042a:	2100      	movs	r1, #0
 800042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000430:	4631      	mov	r1, r6
 8000432:	4630      	mov	r0, r6
 8000434:	e70c      	b.n	8000250 <__udivmoddi4+0xa4>
 8000436:	468c      	mov	ip, r1
 8000438:	e6eb      	b.n	8000212 <__udivmoddi4+0x66>
 800043a:	4610      	mov	r0, r2
 800043c:	e6ff      	b.n	800023e <__udivmoddi4+0x92>
 800043e:	4543      	cmp	r3, r8
 8000440:	d2e6      	bcs.n	8000410 <__udivmoddi4+0x264>
 8000442:	ebb8 0e02 	subs.w	lr, r8, r2
 8000446:	eb69 050c 	sbc.w	r5, r9, ip
 800044a:	3801      	subs	r0, #1
 800044c:	e7e0      	b.n	8000410 <__udivmoddi4+0x264>
 800044e:	4628      	mov	r0, r5
 8000450:	e7d3      	b.n	80003fa <__udivmoddi4+0x24e>
 8000452:	4611      	mov	r1, r2
 8000454:	e78c      	b.n	8000370 <__udivmoddi4+0x1c4>
 8000456:	4681      	mov	r9, r0
 8000458:	e7b9      	b.n	80003ce <__udivmoddi4+0x222>
 800045a:	4608      	mov	r0, r1
 800045c:	e773      	b.n	8000346 <__udivmoddi4+0x19a>
 800045e:	4608      	mov	r0, r1
 8000460:	e749      	b.n	80002f6 <__udivmoddi4+0x14a>
 8000462:	f1ac 0c02 	sub.w	ip, ip, #2
 8000466:	443d      	add	r5, r7
 8000468:	e713      	b.n	8000292 <__udivmoddi4+0xe6>
 800046a:	3802      	subs	r0, #2
 800046c:	443c      	add	r4, r7
 800046e:	e724      	b.n	80002ba <__udivmoddi4+0x10e>

08000470 <__aeabi_idiv0>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b08a      	sub	sp, #40	; 0x28
 8000478:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047a:	f107 0314 	add.w	r3, r7, #20
 800047e:	2200      	movs	r2, #0
 8000480:	601a      	str	r2, [r3, #0]
 8000482:	605a      	str	r2, [r3, #4]
 8000484:	609a      	str	r2, [r3, #8]
 8000486:	60da      	str	r2, [r3, #12]
 8000488:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800048a:	4b4c      	ldr	r3, [pc, #304]	; (80005bc <MX_GPIO_Init+0x148>)
 800048c:	69db      	ldr	r3, [r3, #28]
 800048e:	4a4b      	ldr	r2, [pc, #300]	; (80005bc <MX_GPIO_Init+0x148>)
 8000490:	f043 0304 	orr.w	r3, r3, #4
 8000494:	61d3      	str	r3, [r2, #28]
 8000496:	4b49      	ldr	r3, [pc, #292]	; (80005bc <MX_GPIO_Init+0x148>)
 8000498:	69db      	ldr	r3, [r3, #28]
 800049a:	f003 0304 	and.w	r3, r3, #4
 800049e:	613b      	str	r3, [r7, #16]
 80004a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004a2:	4b46      	ldr	r3, [pc, #280]	; (80005bc <MX_GPIO_Init+0x148>)
 80004a4:	69db      	ldr	r3, [r3, #28]
 80004a6:	4a45      	ldr	r2, [pc, #276]	; (80005bc <MX_GPIO_Init+0x148>)
 80004a8:	f043 0320 	orr.w	r3, r3, #32
 80004ac:	61d3      	str	r3, [r2, #28]
 80004ae:	4b43      	ldr	r3, [pc, #268]	; (80005bc <MX_GPIO_Init+0x148>)
 80004b0:	69db      	ldr	r3, [r3, #28]
 80004b2:	f003 0320 	and.w	r3, r3, #32
 80004b6:	60fb      	str	r3, [r7, #12]
 80004b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ba:	4b40      	ldr	r3, [pc, #256]	; (80005bc <MX_GPIO_Init+0x148>)
 80004bc:	69db      	ldr	r3, [r3, #28]
 80004be:	4a3f      	ldr	r2, [pc, #252]	; (80005bc <MX_GPIO_Init+0x148>)
 80004c0:	f043 0301 	orr.w	r3, r3, #1
 80004c4:	61d3      	str	r3, [r2, #28]
 80004c6:	4b3d      	ldr	r3, [pc, #244]	; (80005bc <MX_GPIO_Init+0x148>)
 80004c8:	69db      	ldr	r3, [r3, #28]
 80004ca:	f003 0301 	and.w	r3, r3, #1
 80004ce:	60bb      	str	r3, [r7, #8]
 80004d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d2:	4b3a      	ldr	r3, [pc, #232]	; (80005bc <MX_GPIO_Init+0x148>)
 80004d4:	69db      	ldr	r3, [r3, #28]
 80004d6:	4a39      	ldr	r2, [pc, #228]	; (80005bc <MX_GPIO_Init+0x148>)
 80004d8:	f043 0302 	orr.w	r3, r3, #2
 80004dc:	61d3      	str	r3, [r2, #28]
 80004de:	4b37      	ldr	r3, [pc, #220]	; (80005bc <MX_GPIO_Init+0x148>)
 80004e0:	69db      	ldr	r3, [r3, #28]
 80004e2:	f003 0302 	and.w	r3, r3, #2
 80004e6:	607b      	str	r3, [r7, #4]
 80004e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SX1276_RST_Pin|LED_EXT_Pin, GPIO_PIN_RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	2109      	movs	r1, #9
 80004ee:	4834      	ldr	r0, [pc, #208]	; (80005c0 <MX_GPIO_Init+0x14c>)
 80004f0:	f000 ff8d 	bl	800140e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2120      	movs	r1, #32
 80004f8:	4832      	ldr	r0, [pc, #200]	; (80005c4 <MX_GPIO_Init+0x150>)
 80004fa:	f000 ff88 	bl	800140e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 80004fe:	2200      	movs	r2, #0
 8000500:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000504:	4830      	ldr	r0, [pc, #192]	; (80005c8 <MX_GPIO_Init+0x154>)
 8000506:	f000 ff82 	bl	800140e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|DIO_4_Pin|DIO_5_Pin|DIO_3_Pin
 800050a:	f242 3360 	movw	r3, #9056	; 0x2360
 800050e:	617b      	str	r3, [r7, #20]
                          |DIO_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000510:	4b2e      	ldr	r3, [pc, #184]	; (80005cc <MX_GPIO_Init+0x158>)
 8000512:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000514:	2300      	movs	r3, #0
 8000516:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000518:	f107 0314 	add.w	r3, r7, #20
 800051c:	4619      	mov	r1, r3
 800051e:	4828      	ldr	r0, [pc, #160]	; (80005c0 <MX_GPIO_Init+0x14c>)
 8000520:	f000 fdce 	bl	80010c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = SX1276_RST_Pin|LED_EXT_Pin;
 8000524:	2309      	movs	r3, #9
 8000526:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000528:	2301      	movs	r3, #1
 800052a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052c:	2300      	movs	r3, #0
 800052e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000530:	2300      	movs	r3, #0
 8000532:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000534:	f107 0314 	add.w	r3, r7, #20
 8000538:	4619      	mov	r1, r3
 800053a:	4821      	ldr	r0, [pc, #132]	; (80005c0 <MX_GPIO_Init+0x14c>)
 800053c:	f000 fdc0 	bl	80010c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000540:	2320      	movs	r3, #32
 8000542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000544:	2301      	movs	r3, #1
 8000546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000548:	2300      	movs	r3, #0
 800054a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800054c:	2300      	movs	r3, #0
 800054e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000550:	f107 0314 	add.w	r3, r7, #20
 8000554:	4619      	mov	r1, r3
 8000556:	481b      	ldr	r0, [pc, #108]	; (80005c4 <MX_GPIO_Init+0x150>)
 8000558:	f000 fdb2 	bl	80010c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 800055c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000560:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000562:	2301      	movs	r3, #1
 8000564:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000566:	2300      	movs	r3, #0
 8000568:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800056a:	2300      	movs	r3, #0
 800056c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 800056e:	f107 0314 	add.w	r3, r7, #20
 8000572:	4619      	mov	r1, r3
 8000574:	4814      	ldr	r0, [pc, #80]	; (80005c8 <MX_GPIO_Init+0x154>)
 8000576:	f000 fda3 	bl	80010c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DIO_1_Pin|DIO_0_Pin;
 800057a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800057e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000580:	4b12      	ldr	r3, [pc, #72]	; (80005cc <MX_GPIO_Init+0x158>)
 8000582:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000584:	2300      	movs	r3, #0
 8000586:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000588:	f107 0314 	add.w	r3, r7, #20
 800058c:	4619      	mov	r1, r3
 800058e:	480d      	ldr	r0, [pc, #52]	; (80005c4 <MX_GPIO_Init+0x150>)
 8000590:	f000 fd96 	bl	80010c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000594:	2200      	movs	r2, #0
 8000596:	2105      	movs	r1, #5
 8000598:	2017      	movs	r0, #23
 800059a:	f000 fd26 	bl	8000fea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800059e:	2017      	movs	r0, #23
 80005a0:	f000 fd3f 	bl	8001022 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80005a4:	2200      	movs	r2, #0
 80005a6:	2105      	movs	r1, #5
 80005a8:	2028      	movs	r0, #40	; 0x28
 80005aa:	f000 fd1e 	bl	8000fea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80005ae:	2028      	movs	r0, #40	; 0x28
 80005b0:	f000 fd37 	bl	8001022 <HAL_NVIC_EnableIRQ>

}
 80005b4:	bf00      	nop
 80005b6:	3728      	adds	r7, #40	; 0x28
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	40023800 	.word	0x40023800
 80005c0:	40020800 	.word	0x40020800
 80005c4:	40020000 	.word	0x40020000
 80005c8:	40020400 	.word	0x40020400
 80005cc:	10110000 	.word	0x10110000

080005d0 <GpioWrite>:

/* USER CODE BEGIN 2 */
void GpioWrite( Gpio_t *obj, uint32_t value ) {
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	6039      	str	r1, [r7, #0]
  HAL_GPIO_WritePin(obj->port, obj->pin, (GPIO_PinState) value);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	6818      	ldr	r0, [r3, #0]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	889b      	ldrh	r3, [r3, #4]
 80005e2:	683a      	ldr	r2, [r7, #0]
 80005e4:	b2d2      	uxtb	r2, r2
 80005e6:	4619      	mov	r1, r3
 80005e8:	f000 ff11 	bl	800140e <HAL_GPIO_WritePin>
}
 80005ec:	bf00      	nop
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <GpioRead>:

uint32_t GpioRead( Gpio_t *obj ) {
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
  return HAL_GPIO_ReadPin( obj->port, obj->pin);
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	889b      	ldrh	r3, [r3, #4]
 8000604:	4619      	mov	r1, r3
 8000606:	4610      	mov	r0, r2
 8000608:	f000 feea 	bl	80013e0 <HAL_GPIO_ReadPin>
 800060c:	4603      	mov	r3, r0
}
 800060e:	4618      	mov	r0, r3
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}

08000616 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000616:	b580      	push	{r7, lr}
 8000618:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061a:	f000 fbb0 	bl	8000d7e <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061e:	f000 f80b 	bl	8000638 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000622:	f7ff ff27 	bl	8000474 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000626:	f000 fb0f 	bl	8000c48 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 800062a:	f000 f927 	bl	800087c <MX_SPI2_Init>
  MX_RTC_Init();
 800062e:	f000 f87d 	bl	800072c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  ping_pong_rf();
 8000632:	f005 fb83 	bl	8005d3c <ping_pong_rf>
//  continuos_wave();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1);
 8000636:	e7fe      	b.n	8000636 <main+0x20>

08000638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b096      	sub	sp, #88	; 0x58
 800063c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000642:	2234      	movs	r2, #52	; 0x34
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f006 fbf4 	bl	8006e34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064c:	f107 0310 	add.w	r3, r7, #16
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
 800065a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	2200      	movs	r2, #0
 8000660:	601a      	str	r2, [r3, #0]
 8000662:	605a      	str	r2, [r3, #4]
 8000664:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000666:	4b25      	ldr	r3, [pc, #148]	; (80006fc <SystemClock_Config+0xc4>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800066e:	4a23      	ldr	r2, [pc, #140]	; (80006fc <SystemClock_Config+0xc4>)
 8000670:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000674:	6013      	str	r3, [r2, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000676:	2306      	movs	r3, #6
 8000678:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800067a:	2301      	movs	r3, #1
 800067c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800067e:	2301      	movs	r3, #1
 8000680:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000682:	2310      	movs	r3, #16
 8000684:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000686:	2302      	movs	r3, #2
 8000688:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800068a:	2300      	movs	r3, #0
 800068c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800068e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000692:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000694:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000698:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 fefe 	bl	80014a0 <HAL_RCC_OscConfig>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <SystemClock_Config+0x76>
  {
    Error_Handler();
 80006aa:	f000 f838 	bl	800071e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ae:	230f      	movs	r3, #15
 80006b0:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006b2:	2303      	movs	r3, #3
 80006b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b6:	2300      	movs	r3, #0
 80006b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ba:	2300      	movs	r3, #0
 80006bc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006be:	2300      	movs	r3, #0
 80006c0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006c2:	f107 0310 	add.w	r3, r7, #16
 80006c6:	2101      	movs	r1, #1
 80006c8:	4618      	mov	r0, r3
 80006ca:	f001 fa19 	bl	8001b00 <HAL_RCC_ClockConfig>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80006d4:	f000 f823 	bl	800071e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80006d8:	2301      	movs	r3, #1
 80006da:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80006dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006e0:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	4618      	mov	r0, r3
 80006e6:	f001 fccf 	bl	8002088 <HAL_RCCEx_PeriphCLKConfig>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80006f0:	f000 f815 	bl	800071e <Error_Handler>
  }
}
 80006f4:	bf00      	nop
 80006f6:	3758      	adds	r7, #88	; 0x58
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40007000 	.word	0x40007000

08000700 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000710:	d101      	bne.n	8000716 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000712:	f000 fb4d 	bl	8000db0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000716:	bf00      	nop
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800071e:	b480      	push	{r7}
 8000720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000722:	bf00      	nop
 8000724:	46bd      	mov	sp, r7
 8000726:	bc80      	pop	{r7}
 8000728:	4770      	bx	lr
	...

0800072c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b090      	sub	sp, #64	; 0x40
 8000730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000732:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000736:	2200      	movs	r2, #0
 8000738:	601a      	str	r2, [r3, #0]
 800073a:	605a      	str	r2, [r3, #4]
 800073c:	609a      	str	r2, [r3, #8]
 800073e:	60da      	str	r2, [r3, #12]
 8000740:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000742:	2300      	movs	r3, #0
 8000744:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000746:	463b      	mov	r3, r7
 8000748:	2228      	movs	r2, #40	; 0x28
 800074a:	2100      	movs	r1, #0
 800074c:	4618      	mov	r0, r3
 800074e:	f006 fb71 	bl	8006e34 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000752:	4b3a      	ldr	r3, [pc, #232]	; (800083c <MX_RTC_Init+0x110>)
 8000754:	4a3a      	ldr	r2, [pc, #232]	; (8000840 <MX_RTC_Init+0x114>)
 8000756:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000758:	4b38      	ldr	r3, [pc, #224]	; (800083c <MX_RTC_Init+0x110>)
 800075a:	2200      	movs	r2, #0
 800075c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800075e:	4b37      	ldr	r3, [pc, #220]	; (800083c <MX_RTC_Init+0x110>)
 8000760:	227f      	movs	r2, #127	; 0x7f
 8000762:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000764:	4b35      	ldr	r3, [pc, #212]	; (800083c <MX_RTC_Init+0x110>)
 8000766:	22ff      	movs	r2, #255	; 0xff
 8000768:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800076a:	4b34      	ldr	r3, [pc, #208]	; (800083c <MX_RTC_Init+0x110>)
 800076c:	2200      	movs	r2, #0
 800076e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000770:	4b32      	ldr	r3, [pc, #200]	; (800083c <MX_RTC_Init+0x110>)
 8000772:	2200      	movs	r2, #0
 8000774:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000776:	4b31      	ldr	r3, [pc, #196]	; (800083c <MX_RTC_Init+0x110>)
 8000778:	2200      	movs	r2, #0
 800077a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800077c:	482f      	ldr	r0, [pc, #188]	; (800083c <MX_RTC_Init+0x110>)
 800077e:	f001 fd65 	bl	800224c <HAL_RTC_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000788:	f7ff ffc9 	bl	800071e <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800078c:	2300      	movs	r3, #0
 800078e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8000792:	2300      	movs	r3, #0
 8000794:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8000798:	2300      	movs	r3, #0
 800079a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800079e:	2300      	movs	r3, #0
 80007a0:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80007a2:	2300      	movs	r3, #0
 80007a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80007a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80007aa:	2201      	movs	r2, #1
 80007ac:	4619      	mov	r1, r3
 80007ae:	4823      	ldr	r0, [pc, #140]	; (800083c <MX_RTC_Init+0x110>)
 80007b0:	f001 fdc7 	bl	8002342 <HAL_RTC_SetTime>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <MX_RTC_Init+0x92>
  {
    Error_Handler();
 80007ba:	f7ff ffb0 	bl	800071e <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80007be:	2301      	movs	r3, #1
 80007c0:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 80007c4:	2301      	movs	r3, #1
 80007c6:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 80007ca:	2301      	movs	r3, #1
 80007cc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80007d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007da:	2201      	movs	r2, #1
 80007dc:	4619      	mov	r1, r3
 80007de:	4817      	ldr	r0, [pc, #92]	; (800083c <MX_RTC_Init+0x110>)
 80007e0:	f001 fec0 	bl	8002564 <HAL_RTC_SetDate>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 80007ea:	f7ff ff98 	bl	800071e <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80007ee:	2300      	movs	r3, #0
 80007f0:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80007fe:	2300      	movs	r3, #0
 8000800:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000802:	2300      	movs	r3, #0
 8000804:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000806:	2300      	movs	r3, #0
 8000808:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800080a:	2300      	movs	r3, #0
 800080c:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800080e:	2300      	movs	r3, #0
 8000810:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000812:	2301      	movs	r3, #1
 8000814:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000818:	f44f 7380 	mov.w	r3, #256	; 0x100
 800081c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800081e:	463b      	mov	r3, r7
 8000820:	2201      	movs	r2, #1
 8000822:	4619      	mov	r1, r3
 8000824:	4805      	ldr	r0, [pc, #20]	; (800083c <MX_RTC_Init+0x110>)
 8000826:	f001 ff89 	bl	800273c <HAL_RTC_SetAlarm_IT>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000830:	f7ff ff75 	bl	800071e <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000834:	bf00      	nop
 8000836:	3740      	adds	r7, #64	; 0x40
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000234 	.word	0x20000234
 8000840:	40002800 	.word	0x40002800

08000844 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a08      	ldr	r2, [pc, #32]	; (8000874 <HAL_RTC_MspInit+0x30>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d10a      	bne.n	800086c <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000856:	4b08      	ldr	r3, [pc, #32]	; (8000878 <HAL_RTC_MspInit+0x34>)
 8000858:	2201      	movs	r2, #1
 800085a:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 800085c:	2200      	movs	r2, #0
 800085e:	2105      	movs	r1, #5
 8000860:	2029      	movs	r0, #41	; 0x29
 8000862:	f000 fbc2 	bl	8000fea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000866:	2029      	movs	r0, #41	; 0x29
 8000868:	f000 fbdb 	bl	8001022 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800086c:	bf00      	nop
 800086e:	3708      	adds	r7, #8
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	40002800 	.word	0x40002800
 8000878:	424706d8 	.word	0x424706d8

0800087c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000880:	4b17      	ldr	r3, [pc, #92]	; (80008e0 <MX_SPI2_Init+0x64>)
 8000882:	4a18      	ldr	r2, [pc, #96]	; (80008e4 <MX_SPI2_Init+0x68>)
 8000884:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000886:	4b16      	ldr	r3, [pc, #88]	; (80008e0 <MX_SPI2_Init+0x64>)
 8000888:	f44f 7282 	mov.w	r2, #260	; 0x104
 800088c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800088e:	4b14      	ldr	r3, [pc, #80]	; (80008e0 <MX_SPI2_Init+0x64>)
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000894:	4b12      	ldr	r3, [pc, #72]	; (80008e0 <MX_SPI2_Init+0x64>)
 8000896:	2200      	movs	r2, #0
 8000898:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800089a:	4b11      	ldr	r3, [pc, #68]	; (80008e0 <MX_SPI2_Init+0x64>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008a0:	4b0f      	ldr	r3, [pc, #60]	; (80008e0 <MX_SPI2_Init+0x64>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80008a6:	4b0e      	ldr	r3, [pc, #56]	; (80008e0 <MX_SPI2_Init+0x64>)
 80008a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008ac:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80008ae:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <MX_SPI2_Init+0x64>)
 80008b0:	2218      	movs	r2, #24
 80008b2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008b4:	4b0a      	ldr	r3, [pc, #40]	; (80008e0 <MX_SPI2_Init+0x64>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008ba:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <MX_SPI2_Init+0x64>)
 80008bc:	2200      	movs	r2, #0
 80008be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008c0:	4b07      	ldr	r3, [pc, #28]	; (80008e0 <MX_SPI2_Init+0x64>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80008c6:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <MX_SPI2_Init+0x64>)
 80008c8:	220a      	movs	r2, #10
 80008ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008cc:	4804      	ldr	r0, [pc, #16]	; (80008e0 <MX_SPI2_Init+0x64>)
 80008ce:	f002 fa09 	bl	8002ce4 <HAL_SPI_Init>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80008d8:	f7ff ff21 	bl	800071e <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  /* USER CODE END SPI2_Init 2 */

}
 80008dc:	bf00      	nop
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	20000254 	.word	0x20000254
 80008e4:	40003800 	.word	0x40003800

080008e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08a      	sub	sp, #40	; 0x28
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a17      	ldr	r2, [pc, #92]	; (8000964 <HAL_SPI_MspInit+0x7c>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d128      	bne.n	800095c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800090a:	4b17      	ldr	r3, [pc, #92]	; (8000968 <HAL_SPI_MspInit+0x80>)
 800090c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800090e:	4a16      	ldr	r2, [pc, #88]	; (8000968 <HAL_SPI_MspInit+0x80>)
 8000910:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000914:	6253      	str	r3, [r2, #36]	; 0x24
 8000916:	4b14      	ldr	r3, [pc, #80]	; (8000968 <HAL_SPI_MspInit+0x80>)
 8000918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800091a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800091e:	613b      	str	r3, [r7, #16]
 8000920:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000922:	4b11      	ldr	r3, [pc, #68]	; (8000968 <HAL_SPI_MspInit+0x80>)
 8000924:	69db      	ldr	r3, [r3, #28]
 8000926:	4a10      	ldr	r2, [pc, #64]	; (8000968 <HAL_SPI_MspInit+0x80>)
 8000928:	f043 0302 	orr.w	r3, r3, #2
 800092c:	61d3      	str	r3, [r2, #28]
 800092e:	4b0e      	ldr	r3, [pc, #56]	; (8000968 <HAL_SPI_MspInit+0x80>)
 8000930:	69db      	ldr	r3, [r3, #28]
 8000932:	f003 0302 	and.w	r3, r3, #2
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800093a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800093e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000940:	2302      	movs	r3, #2
 8000942:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000948:	2303      	movs	r3, #3
 800094a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800094c:	2305      	movs	r3, #5
 800094e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000950:	f107 0314 	add.w	r3, r7, #20
 8000954:	4619      	mov	r1, r3
 8000956:	4805      	ldr	r0, [pc, #20]	; (800096c <HAL_SPI_MspInit+0x84>)
 8000958:	f000 fbb2 	bl	80010c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800095c:	bf00      	nop
 800095e:	3728      	adds	r7, #40	; 0x28
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40003800 	.word	0x40003800
 8000968:	40023800 	.word	0x40023800
 800096c:	40020400 	.word	0x40020400

08000970 <SpiInOut>:
}

/* USER CODE BEGIN 1 */

uint16_t SpiInOut( Spi_t *obj, uint16_t outData )
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	460b      	mov	r3, r1
 800097a:	807b      	strh	r3, [r7, #2]
    uint8_t rxData = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	73fb      	strb	r3, [r7, #15]

    if( ( obj == NULL ) || ( hspi2.Instance ) == NULL )
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	2b00      	cmp	r3, #0
    {
        assert_param( LMN_STATUS_ERROR );
    }

    __HAL_SPI_ENABLE( &hspi2 );
 8000984:	4b18      	ldr	r3, [pc, #96]	; (80009e8 <SpiInOut+0x78>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	681a      	ldr	r2, [r3, #0]
 800098a:	4b17      	ldr	r3, [pc, #92]	; (80009e8 <SpiInOut+0x78>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000992:	601a      	str	r2, [r3, #0]

    CRITICAL_SECTION_BEGIN( );
 8000994:	f107 0308 	add.w	r3, r7, #8
 8000998:	4618      	mov	r0, r3
 800099a:	f005 f90d 	bl	8005bb8 <BoardCriticalSectionBegin>

    while( __HAL_SPI_GET_FLAG( &hspi2, SPI_FLAG_TXE ) == RESET );
 800099e:	bf00      	nop
 80009a0:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <SpiInOut+0x78>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	689b      	ldr	r3, [r3, #8]
 80009a6:	f003 0302 	and.w	r3, r3, #2
 80009aa:	2b02      	cmp	r3, #2
 80009ac:	d1f8      	bne.n	80009a0 <SpiInOut+0x30>
    hspi2.Instance->DR = ( uint16_t ) ( outData & 0xFF );
 80009ae:	887a      	ldrh	r2, [r7, #2]
 80009b0:	4b0d      	ldr	r3, [pc, #52]	; (80009e8 <SpiInOut+0x78>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	b2d2      	uxtb	r2, r2
 80009b6:	60da      	str	r2, [r3, #12]

    while( __HAL_SPI_GET_FLAG( &hspi2, SPI_FLAG_RXNE ) == RESET );
 80009b8:	bf00      	nop
 80009ba:	4b0b      	ldr	r3, [pc, #44]	; (80009e8 <SpiInOut+0x78>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	689b      	ldr	r3, [r3, #8]
 80009c0:	f003 0301 	and.w	r3, r3, #1
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d1f8      	bne.n	80009ba <SpiInOut+0x4a>
    rxData = ( uint16_t ) hspi2.Instance->DR;
 80009c8:	4b07      	ldr	r3, [pc, #28]	; (80009e8 <SpiInOut+0x78>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	68db      	ldr	r3, [r3, #12]
 80009ce:	73fb      	strb	r3, [r7, #15]

    CRITICAL_SECTION_END( );
 80009d0:	f107 0308 	add.w	r3, r7, #8
 80009d4:	4618      	mov	r0, r3
 80009d6:	f005 f900 	bl	8005bda <BoardCriticalSectionEnd>

    return( rxData );
 80009da:	7bfb      	ldrb	r3, [r7, #15]
 80009dc:	b29b      	uxth	r3, r3
}
 80009de:	4618      	mov	r0, r3
 80009e0:	3710      	adds	r7, #16
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	20000254 	.word	0x20000254

080009ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b085      	sub	sp, #20
 80009f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80009f2:	4b14      	ldr	r3, [pc, #80]	; (8000a44 <HAL_MspInit+0x58>)
 80009f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009f6:	4a13      	ldr	r2, [pc, #76]	; (8000a44 <HAL_MspInit+0x58>)
 80009f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009fc:	6253      	str	r3, [r2, #36]	; 0x24
 80009fe:	4b11      	ldr	r3, [pc, #68]	; (8000a44 <HAL_MspInit+0x58>)
 8000a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000a06:	60fb      	str	r3, [r7, #12]
 8000a08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a0a:	4b0e      	ldr	r3, [pc, #56]	; (8000a44 <HAL_MspInit+0x58>)
 8000a0c:	6a1b      	ldr	r3, [r3, #32]
 8000a0e:	4a0d      	ldr	r2, [pc, #52]	; (8000a44 <HAL_MspInit+0x58>)
 8000a10:	f043 0301 	orr.w	r3, r3, #1
 8000a14:	6213      	str	r3, [r2, #32]
 8000a16:	4b0b      	ldr	r3, [pc, #44]	; (8000a44 <HAL_MspInit+0x58>)
 8000a18:	6a1b      	ldr	r3, [r3, #32]
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	60bb      	str	r3, [r7, #8]
 8000a20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a22:	4b08      	ldr	r3, [pc, #32]	; (8000a44 <HAL_MspInit+0x58>)
 8000a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a26:	4a07      	ldr	r2, [pc, #28]	; (8000a44 <HAL_MspInit+0x58>)
 8000a28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a2c:	6253      	str	r3, [r2, #36]	; 0x24
 8000a2e:	4b05      	ldr	r3, [pc, #20]	; (8000a44 <HAL_MspInit+0x58>)
 8000a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a36:	607b      	str	r3, [r7, #4]
 8000a38:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	3714      	adds	r7, #20
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bc80      	pop	{r7}
 8000a42:	4770      	bx	lr
 8000a44:	40023800 	.word	0x40023800

08000a48 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08c      	sub	sp, #48	; 0x30
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000a54:	2300      	movs	r3, #0
 8000a56:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	6879      	ldr	r1, [r7, #4]
 8000a5c:	201c      	movs	r0, #28
 8000a5e:	f000 fac4 	bl	8000fea <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a62:	201c      	movs	r0, #28
 8000a64:	f000 fadd 	bl	8001022 <HAL_NVIC_EnableIRQ>
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000a68:	4b1f      	ldr	r3, [pc, #124]	; (8000ae8 <HAL_InitTick+0xa0>)
 8000a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a6c:	4a1e      	ldr	r2, [pc, #120]	; (8000ae8 <HAL_InitTick+0xa0>)
 8000a6e:	f043 0301 	orr.w	r3, r3, #1
 8000a72:	6253      	str	r3, [r2, #36]	; 0x24
 8000a74:	4b1c      	ldr	r3, [pc, #112]	; (8000ae8 <HAL_InitTick+0xa0>)
 8000a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a78:	f003 0301 	and.w	r3, r3, #1
 8000a7c:	60fb      	str	r3, [r7, #12]
 8000a7e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a80:	f107 0210 	add.w	r2, r7, #16
 8000a84:	f107 0314 	add.w	r3, r7, #20
 8000a88:	4611      	mov	r1, r2
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f001 fa6c 	bl	8001f68 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a90:	f001 fa42 	bl	8001f18 <HAL_RCC_GetPCLK1Freq>
 8000a94:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a98:	4a14      	ldr	r2, [pc, #80]	; (8000aec <HAL_InitTick+0xa4>)
 8000a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8000a9e:	0c9b      	lsrs	r3, r3, #18
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000aa4:	4b12      	ldr	r3, [pc, #72]	; (8000af0 <HAL_InitTick+0xa8>)
 8000aa6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000aaa:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000aac:	4b10      	ldr	r3, [pc, #64]	; (8000af0 <HAL_InitTick+0xa8>)
 8000aae:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ab2:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000ab4:	4a0e      	ldr	r2, [pc, #56]	; (8000af0 <HAL_InitTick+0xa8>)
 8000ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ab8:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000aba:	4b0d      	ldr	r3, [pc, #52]	; (8000af0 <HAL_InitTick+0xa8>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ac0:	4b0b      	ldr	r3, [pc, #44]	; (8000af0 <HAL_InitTick+0xa8>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8000ac6:	480a      	ldr	r0, [pc, #40]	; (8000af0 <HAL_InitTick+0xa8>)
 8000ac8:	f002 f995 	bl	8002df6 <HAL_TIM_Base_Init>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d104      	bne.n	8000adc <HAL_InitTick+0x94>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8000ad2:	4807      	ldr	r0, [pc, #28]	; (8000af0 <HAL_InitTick+0xa8>)
 8000ad4:	f002 f9d8 	bl	8002e88 <HAL_TIM_Base_Start_IT>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	e000      	b.n	8000ade <HAL_InitTick+0x96>
  }

  /* Return function status */
  return HAL_ERROR;
 8000adc:	2301      	movs	r3, #1
}
 8000ade:	4618      	mov	r0, r3
 8000ae0:	3730      	adds	r7, #48	; 0x30
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40023800 	.word	0x40023800
 8000aec:	431bde83 	.word	0x431bde83
 8000af0:	200002ac 	.word	0x200002ac

08000af4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000af8:	e7fe      	b.n	8000af8 <NMI_Handler+0x4>

08000afa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000afa:	b480      	push	{r7}
 8000afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000afe:	e7fe      	b.n	8000afe <HardFault_Handler+0x4>

08000b00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b04:	e7fe      	b.n	8000b04 <MemManage_Handler+0x4>

08000b06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b06:	b480      	push	{r7}
 8000b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b0a:	e7fe      	b.n	8000b0a <BusFault_Handler+0x4>

08000b0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b10:	e7fe      	b.n	8000b10 <UsageFault_Handler+0x4>

08000b12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b12:	b480      	push	{r7}
 8000b14:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b16:	bf00      	nop
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bc80      	pop	{r7}
 8000b1c:	4770      	bx	lr

08000b1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b22:	bf00      	nop
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bc80      	pop	{r7}
 8000b28:	4770      	bx	lr

08000b2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bc80      	pop	{r7}
 8000b34:	4770      	bx	lr

08000b36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b36:	b480      	push	{r7}
 8000b38:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bc80      	pop	{r7}
 8000b40:	4770      	bx	lr

08000b42 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000b42:	b580      	push	{r7, lr}
 8000b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000b46:	2020      	movs	r0, #32
 8000b48:	f000 fc92 	bl	8001470 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8000b4c:	2040      	movs	r0, #64	; 0x40
 8000b4e:	f000 fc8f 	bl	8001470 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000b52:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000b56:	f000 fc8b 	bl	8001470 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000b5a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b5e:	f000 fc87 	bl	8001470 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
	...

08000b68 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b6c:	4802      	ldr	r0, [pc, #8]	; (8000b78 <TIM2_IRQHandler+0x10>)
 8000b6e:	f002 f9dd 	bl	8002f2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	200002ac 	.word	0x200002ac

08000b7c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b80:	4802      	ldr	r0, [pc, #8]	; (8000b8c <USART2_IRQHandler+0x10>)
 8000b82:	f002 fc29 	bl	80033d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	200002ec 	.word	0x200002ec

08000b90 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8000b94:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000b98:	f000 fc6a 	bl	8001470 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8000b9c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000ba0:	f000 fc66 	bl	8001470 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000ba4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000ba8:	f000 fc62 	bl	8001470 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000bac:	bf00      	nop
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&RtcHandle);
 8000bb4:	4802      	ldr	r0, [pc, #8]	; (8000bc0 <RTC_Alarm_IRQHandler+0x10>)
 8000bb6:	f001 ff85 	bl	8002ac4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */
#endif
  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	200001e4 	.word	0x200001e4

08000bc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bcc:	4a14      	ldr	r2, [pc, #80]	; (8000c20 <_sbrk+0x5c>)
 8000bce:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <_sbrk+0x60>)
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bd8:	4b13      	ldr	r3, [pc, #76]	; (8000c28 <_sbrk+0x64>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d102      	bne.n	8000be6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000be0:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <_sbrk+0x64>)
 8000be2:	4a12      	ldr	r2, [pc, #72]	; (8000c2c <_sbrk+0x68>)
 8000be4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <_sbrk+0x64>)
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4413      	add	r3, r2
 8000bee:	693a      	ldr	r2, [r7, #16]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d207      	bcs.n	8000c04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bf4:	f006 f8e6 	bl	8006dc4 <__errno>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	220c      	movs	r2, #12
 8000bfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000c02:	e009      	b.n	8000c18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c04:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <_sbrk+0x64>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c0a:	4b07      	ldr	r3, [pc, #28]	; (8000c28 <_sbrk+0x64>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4413      	add	r3, r2
 8000c12:	4a05      	ldr	r2, [pc, #20]	; (8000c28 <_sbrk+0x64>)
 8000c14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c16:	68fb      	ldr	r3, [r7, #12]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3718      	adds	r7, #24
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	20014000 	.word	0x20014000
 8000c24:	00000400 	.word	0x00000400
 8000c28:	200000a8 	.word	0x200000a8
 8000c2c:	200004b0 	.word	0x200004b0

08000c30 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000c34:	4b03      	ldr	r3, [pc, #12]	; (8000c44 <SystemInit+0x14>)
 8000c36:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c3a:	609a      	str	r2, [r3, #8]
#endif
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bc80      	pop	{r7}
 8000c42:	4770      	bx	lr
 8000c44:	e000ed00 	.word	0xe000ed00

08000c48 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c4c:	4b11      	ldr	r3, [pc, #68]	; (8000c94 <MX_USART2_UART_Init+0x4c>)
 8000c4e:	4a12      	ldr	r2, [pc, #72]	; (8000c98 <MX_USART2_UART_Init+0x50>)
 8000c50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 8000c52:	4b10      	ldr	r3, [pc, #64]	; (8000c94 <MX_USART2_UART_Init+0x4c>)
 8000c54:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8000c58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	; (8000c94 <MX_USART2_UART_Init+0x4c>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c60:	4b0c      	ldr	r3, [pc, #48]	; (8000c94 <MX_USART2_UART_Init+0x4c>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c66:	4b0b      	ldr	r3, [pc, #44]	; (8000c94 <MX_USART2_UART_Init+0x4c>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c6c:	4b09      	ldr	r3, [pc, #36]	; (8000c94 <MX_USART2_UART_Init+0x4c>)
 8000c6e:	220c      	movs	r2, #12
 8000c70:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c72:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <MX_USART2_UART_Init+0x4c>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c78:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <MX_USART2_UART_Init+0x4c>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c7e:	4805      	ldr	r0, [pc, #20]	; (8000c94 <MX_USART2_UART_Init+0x4c>)
 8000c80:	f002 fac4 	bl	800320c <HAL_UART_Init>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c8a:	f7ff fd48 	bl	800071e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	200002ec 	.word	0x200002ec
 8000c98:	40004400 	.word	0x40004400

08000c9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b08a      	sub	sp, #40	; 0x28
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca4:	f107 0314 	add.w	r3, r7, #20
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a1b      	ldr	r2, [pc, #108]	; (8000d28 <HAL_UART_MspInit+0x8c>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d12f      	bne.n	8000d1e <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cbe:	4b1b      	ldr	r3, [pc, #108]	; (8000d2c <HAL_UART_MspInit+0x90>)
 8000cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cc2:	4a1a      	ldr	r2, [pc, #104]	; (8000d2c <HAL_UART_MspInit+0x90>)
 8000cc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cc8:	6253      	str	r3, [r2, #36]	; 0x24
 8000cca:	4b18      	ldr	r3, [pc, #96]	; (8000d2c <HAL_UART_MspInit+0x90>)
 8000ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cd2:	613b      	str	r3, [r7, #16]
 8000cd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd6:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <HAL_UART_MspInit+0x90>)
 8000cd8:	69db      	ldr	r3, [r3, #28]
 8000cda:	4a14      	ldr	r2, [pc, #80]	; (8000d2c <HAL_UART_MspInit+0x90>)
 8000cdc:	f043 0301 	orr.w	r3, r3, #1
 8000ce0:	61d3      	str	r3, [r2, #28]
 8000ce2:	4b12      	ldr	r3, [pc, #72]	; (8000d2c <HAL_UART_MspInit+0x90>)
 8000ce4:	69db      	ldr	r3, [r3, #28]
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	60fb      	str	r3, [r7, #12]
 8000cec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000cee:	230c      	movs	r3, #12
 8000cf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cfe:	2307      	movs	r3, #7
 8000d00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d02:	f107 0314 	add.w	r3, r7, #20
 8000d06:	4619      	mov	r1, r3
 8000d08:	4809      	ldr	r0, [pc, #36]	; (8000d30 <HAL_UART_MspInit+0x94>)
 8000d0a:	f000 f9d9 	bl	80010c0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2105      	movs	r1, #5
 8000d12:	2026      	movs	r0, #38	; 0x26
 8000d14:	f000 f969 	bl	8000fea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d18:	2026      	movs	r0, #38	; 0x26
 8000d1a:	f000 f982 	bl	8001022 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000d1e:	bf00      	nop
 8000d20:	3728      	adds	r7, #40	; 0x28
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40004400 	.word	0x40004400
 8000d2c:	40023800 	.word	0x40023800
 8000d30:	40020000 	.word	0x40020000

08000d34 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000d34:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000d36:	e003      	b.n	8000d40 <LoopCopyDataInit>

08000d38 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000d38:	4b0b      	ldr	r3, [pc, #44]	; (8000d68 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000d3a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000d3c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000d3e:	3104      	adds	r1, #4

08000d40 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000d40:	480a      	ldr	r0, [pc, #40]	; (8000d6c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000d42:	4b0b      	ldr	r3, [pc, #44]	; (8000d70 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000d44:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000d46:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000d48:	d3f6      	bcc.n	8000d38 <CopyDataInit>
  ldr r2, =_sbss
 8000d4a:	4a0a      	ldr	r2, [pc, #40]	; (8000d74 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000d4c:	e002      	b.n	8000d54 <LoopFillZerobss>

08000d4e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000d4e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000d50:	f842 3b04 	str.w	r3, [r2], #4

08000d54 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000d54:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000d56:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000d58:	d3f9      	bcc.n	8000d4e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d5a:	f7ff ff69 	bl	8000c30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d5e:	f006 f837 	bl	8006dd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d62:	f7ff fc58 	bl	8000616 <main>
  bx lr
 8000d66:	4770      	bx	lr
  ldr r3, =_sidata
 8000d68:	080078a8 	.word	0x080078a8
  ldr r0, =_sdata
 8000d6c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000d70:	2000008c 	.word	0x2000008c
  ldr r2, =_sbss
 8000d74:	2000008c 	.word	0x2000008c
  ldr r3, = _ebss
 8000d78:	200004b0 	.word	0x200004b0

08000d7c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d7c:	e7fe      	b.n	8000d7c <ADC1_IRQHandler>

08000d7e <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d84:	2300      	movs	r3, #0
 8000d86:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d88:	2003      	movs	r0, #3
 8000d8a:	f000 f923 	bl	8000fd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d8e:	2000      	movs	r0, #0
 8000d90:	f7ff fe5a 	bl	8000a48 <HAL_InitTick>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d002      	beq.n	8000da0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	71fb      	strb	r3, [r7, #7]
 8000d9e:	e001      	b.n	8000da4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000da0:	f7ff fe24 	bl	80009ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000da4:	79fb      	ldrb	r3, [r7, #7]
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
	...

08000db0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000db4:	4b05      	ldr	r3, [pc, #20]	; (8000dcc <HAL_IncTick+0x1c>)
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	4b05      	ldr	r3, [pc, #20]	; (8000dd0 <HAL_IncTick+0x20>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	4a03      	ldr	r2, [pc, #12]	; (8000dcc <HAL_IncTick+0x1c>)
 8000dc0:	6013      	str	r3, [r2, #0]
}
 8000dc2:	bf00      	nop
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bc80      	pop	{r7}
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	2000032c 	.word	0x2000032c
 8000dd0:	20000008 	.word	0x20000008

08000dd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000dd8:	4b02      	ldr	r3, [pc, #8]	; (8000de4 <HAL_GetTick+0x10>)
 8000dda:	681b      	ldr	r3, [r3, #0]
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bc80      	pop	{r7}
 8000de2:	4770      	bx	lr
 8000de4:	2000032c 	.word	0x2000032c

08000de8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000df0:	f7ff fff0 	bl	8000dd4 <HAL_GetTick>
 8000df4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e00:	d004      	beq.n	8000e0c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e02:	4b09      	ldr	r3, [pc, #36]	; (8000e28 <HAL_Delay+0x40>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	68fa      	ldr	r2, [r7, #12]
 8000e08:	4413      	add	r3, r2
 8000e0a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e0c:	bf00      	nop
 8000e0e:	f7ff ffe1 	bl	8000dd4 <HAL_GetTick>
 8000e12:	4602      	mov	r2, r0
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	1ad3      	subs	r3, r2, r3
 8000e18:	68fa      	ldr	r2, [r7, #12]
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d8f7      	bhi.n	8000e0e <HAL_Delay+0x26>
  {
  }
}
 8000e1e:	bf00      	nop
 8000e20:	bf00      	nop
 8000e22:	3710      	adds	r7, #16
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	20000008 	.word	0x20000008

08000e2c <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8000e30:	4b04      	ldr	r3, [pc, #16]	; (8000e44 <HAL_DBGMCU_EnableDBGSleepMode+0x18>)
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	4a03      	ldr	r2, [pc, #12]	; (8000e44 <HAL_DBGMCU_EnableDBGSleepMode+0x18>)
 8000e36:	f043 0301 	orr.w	r3, r3, #1
 8000e3a:	6053      	str	r3, [r2, #4]
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bc80      	pop	{r7}
 8000e42:	4770      	bx	lr
 8000e44:	e0042000 	.word	0xe0042000

08000e48 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8000e4c:	4b04      	ldr	r3, [pc, #16]	; (8000e60 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	4a03      	ldr	r2, [pc, #12]	; (8000e60 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 8000e52:	f043 0302 	orr.w	r3, r3, #2
 8000e56:	6053      	str	r3, [r2, #4]
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bc80      	pop	{r7}
 8000e5e:	4770      	bx	lr
 8000e60:	e0042000 	.word	0xe0042000

08000e64 <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8000e68:	4b04      	ldr	r3, [pc, #16]	; (8000e7c <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	4a03      	ldr	r2, [pc, #12]	; (8000e7c <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8000e6e:	f043 0304 	orr.w	r3, r3, #4
 8000e72:	6053      	str	r3, [r2, #4]
}
 8000e74:	bf00      	nop
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bc80      	pop	{r7}
 8000e7a:	4770      	bx	lr
 8000e7c:	e0042000 	.word	0xe0042000

08000e80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f003 0307 	and.w	r3, r3, #7
 8000e8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e90:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e96:	68ba      	ldr	r2, [r7, #8]
 8000e98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ea8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000eac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eb2:	4a04      	ldr	r2, [pc, #16]	; (8000ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	60d3      	str	r3, [r2, #12]
}
 8000eb8:	bf00      	nop
 8000eba:	3714      	adds	r7, #20
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bc80      	pop	{r7}
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ecc:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <__NVIC_GetPriorityGrouping+0x18>)
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	0a1b      	lsrs	r3, r3, #8
 8000ed2:	f003 0307 	and.w	r3, r3, #7
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bc80      	pop	{r7}
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	db0b      	blt.n	8000f0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	f003 021f 	and.w	r2, r3, #31
 8000efc:	4906      	ldr	r1, [pc, #24]	; (8000f18 <__NVIC_EnableIRQ+0x34>)
 8000efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f02:	095b      	lsrs	r3, r3, #5
 8000f04:	2001      	movs	r0, #1
 8000f06:	fa00 f202 	lsl.w	r2, r0, r2
 8000f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bc80      	pop	{r7}
 8000f16:	4770      	bx	lr
 8000f18:	e000e100 	.word	0xe000e100

08000f1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	6039      	str	r1, [r7, #0]
 8000f26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	db0a      	blt.n	8000f46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	490c      	ldr	r1, [pc, #48]	; (8000f68 <__NVIC_SetPriority+0x4c>)
 8000f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3a:	0112      	lsls	r2, r2, #4
 8000f3c:	b2d2      	uxtb	r2, r2
 8000f3e:	440b      	add	r3, r1
 8000f40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f44:	e00a      	b.n	8000f5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	b2da      	uxtb	r2, r3
 8000f4a:	4908      	ldr	r1, [pc, #32]	; (8000f6c <__NVIC_SetPriority+0x50>)
 8000f4c:	79fb      	ldrb	r3, [r7, #7]
 8000f4e:	f003 030f 	and.w	r3, r3, #15
 8000f52:	3b04      	subs	r3, #4
 8000f54:	0112      	lsls	r2, r2, #4
 8000f56:	b2d2      	uxtb	r2, r2
 8000f58:	440b      	add	r3, r1
 8000f5a:	761a      	strb	r2, [r3, #24]
}
 8000f5c:	bf00      	nop
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bc80      	pop	{r7}
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	e000e100 	.word	0xe000e100
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b089      	sub	sp, #36	; 0x24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	60f8      	str	r0, [r7, #12]
 8000f78:	60b9      	str	r1, [r7, #8]
 8000f7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	f003 0307 	and.w	r3, r3, #7
 8000f82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f84:	69fb      	ldr	r3, [r7, #28]
 8000f86:	f1c3 0307 	rsb	r3, r3, #7
 8000f8a:	2b04      	cmp	r3, #4
 8000f8c:	bf28      	it	cs
 8000f8e:	2304      	movcs	r3, #4
 8000f90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	3304      	adds	r3, #4
 8000f96:	2b06      	cmp	r3, #6
 8000f98:	d902      	bls.n	8000fa0 <NVIC_EncodePriority+0x30>
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	3b03      	subs	r3, #3
 8000f9e:	e000      	b.n	8000fa2 <NVIC_EncodePriority+0x32>
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	43da      	mvns	r2, r3
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	401a      	ands	r2, r3
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fb8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc2:	43d9      	mvns	r1, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc8:	4313      	orrs	r3, r2
         );
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3724      	adds	r7, #36	; 0x24
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bc80      	pop	{r7}
 8000fd2:	4770      	bx	lr

08000fd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff ff4f 	bl	8000e80 <__NVIC_SetPriorityGrouping>
}
 8000fe2:	bf00      	nop
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b086      	sub	sp, #24
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	60b9      	str	r1, [r7, #8]
 8000ff4:	607a      	str	r2, [r7, #4]
 8000ff6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ffc:	f7ff ff64 	bl	8000ec8 <__NVIC_GetPriorityGrouping>
 8001000:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	68b9      	ldr	r1, [r7, #8]
 8001006:	6978      	ldr	r0, [r7, #20]
 8001008:	f7ff ffb2 	bl	8000f70 <NVIC_EncodePriority>
 800100c:	4602      	mov	r2, r0
 800100e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001012:	4611      	mov	r1, r2
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff ff81 	bl	8000f1c <__NVIC_SetPriority>
}
 800101a:	bf00      	nop
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	b082      	sub	sp, #8
 8001026:	af00      	add	r7, sp, #0
 8001028:	4603      	mov	r3, r0
 800102a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800102c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff ff57 	bl	8000ee4 <__NVIC_EnableIRQ>
}
 8001036:	bf00      	nop
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	b084      	sub	sp, #16
 8001042:	af00      	add	r7, sp, #0
 8001044:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001046:	2300      	movs	r3, #0
 8001048:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001050:	b2db      	uxtb	r3, r3
 8001052:	2b02      	cmp	r3, #2
 8001054:	d005      	beq.n	8001062 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2204      	movs	r2, #4
 800105a:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 800105c:	2301      	movs	r3, #1
 800105e:	73fb      	strb	r3, [r7, #15]
 8001060:	e029      	b.n	80010b6 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f022 020e 	bic.w	r2, r2, #14
 8001070:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f022 0201 	bic.w	r2, r2, #1
 8001080:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001086:	f003 021c 	and.w	r2, r3, #28
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800108e:	2101      	movs	r1, #1
 8001090:	fa01 f202 	lsl.w	r2, r1, r2
 8001094:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2201      	movs	r2, #1
 800109a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d003      	beq.n	80010b6 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	4798      	blx	r3
    }
  }
  return status;
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}

080010c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b087      	sub	sp, #28
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80010d6:	e160      	b.n	800139a <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	2101      	movs	r1, #1
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	fa01 f303 	lsl.w	r3, r1, r3
 80010e4:	4013      	ands	r3, r2
 80010e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	f000 8152 	beq.w	8001394 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d00b      	beq.n	8001110 <HAL_GPIO_Init+0x50>
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	d007      	beq.n	8001110 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001104:	2b11      	cmp	r3, #17
 8001106:	d003      	beq.n	8001110 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	2b12      	cmp	r3, #18
 800110e:	d130      	bne.n	8001172 <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	2203      	movs	r2, #3
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	43db      	mvns	r3, r3
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	4013      	ands	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	68da      	ldr	r2, [r3, #12]
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	4313      	orrs	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001146:	2201      	movs	r2, #1
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	43db      	mvns	r3, r3
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	4013      	ands	r3, r2
 8001154:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	091b      	lsrs	r3, r3, #4
 800115c:	f003 0201 	and.w	r2, r3, #1
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	fa02 f303 	lsl.w	r3, r2, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4313      	orrs	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	68db      	ldr	r3, [r3, #12]
 8001176:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	2203      	movs	r2, #3
 800117e:	fa02 f303 	lsl.w	r3, r2, r3
 8001182:	43db      	mvns	r3, r3
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	4013      	ands	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	689a      	ldr	r2, [r3, #8]
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	4313      	orrs	r3, r2
 800119a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d003      	beq.n	80011b2 <HAL_GPIO_Init+0xf2>
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	2b12      	cmp	r3, #18
 80011b0:	d123      	bne.n	80011fa <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	08da      	lsrs	r2, r3, #3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	3208      	adds	r2, #8
 80011ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011be:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	f003 0307 	and.w	r3, r3, #7
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	220f      	movs	r2, #15
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	43db      	mvns	r3, r3
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	4013      	ands	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	691a      	ldr	r2, [r3, #16]
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	f003 0307 	and.w	r3, r3, #7
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	08da      	lsrs	r2, r3, #3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	3208      	adds	r2, #8
 80011f4:	6939      	ldr	r1, [r7, #16]
 80011f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	2203      	movs	r2, #3
 8001206:	fa02 f303 	lsl.w	r3, r2, r3
 800120a:	43db      	mvns	r3, r3
 800120c:	693a      	ldr	r2, [r7, #16]
 800120e:	4013      	ands	r3, r2
 8001210:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f003 0203 	and.w	r2, r3, #3
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	4313      	orrs	r3, r2
 8001226:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001236:	2b00      	cmp	r3, #0
 8001238:	f000 80ac 	beq.w	8001394 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800123c:	4b5e      	ldr	r3, [pc, #376]	; (80013b8 <HAL_GPIO_Init+0x2f8>)
 800123e:	6a1b      	ldr	r3, [r3, #32]
 8001240:	4a5d      	ldr	r2, [pc, #372]	; (80013b8 <HAL_GPIO_Init+0x2f8>)
 8001242:	f043 0301 	orr.w	r3, r3, #1
 8001246:	6213      	str	r3, [r2, #32]
 8001248:	4b5b      	ldr	r3, [pc, #364]	; (80013b8 <HAL_GPIO_Init+0x2f8>)
 800124a:	6a1b      	ldr	r3, [r3, #32]
 800124c:	f003 0301 	and.w	r3, r3, #1
 8001250:	60bb      	str	r3, [r7, #8]
 8001252:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001254:	4a59      	ldr	r2, [pc, #356]	; (80013bc <HAL_GPIO_Init+0x2fc>)
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	089b      	lsrs	r3, r3, #2
 800125a:	3302      	adds	r3, #2
 800125c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001260:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	f003 0303 	and.w	r3, r3, #3
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	220f      	movs	r2, #15
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	43db      	mvns	r3, r3
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	4013      	ands	r3, r2
 8001276:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	4a51      	ldr	r2, [pc, #324]	; (80013c0 <HAL_GPIO_Init+0x300>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d025      	beq.n	80012cc <HAL_GPIO_Init+0x20c>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4a50      	ldr	r2, [pc, #320]	; (80013c4 <HAL_GPIO_Init+0x304>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d01f      	beq.n	80012c8 <HAL_GPIO_Init+0x208>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	4a4f      	ldr	r2, [pc, #316]	; (80013c8 <HAL_GPIO_Init+0x308>)
 800128c:	4293      	cmp	r3, r2
 800128e:	d019      	beq.n	80012c4 <HAL_GPIO_Init+0x204>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4a4e      	ldr	r2, [pc, #312]	; (80013cc <HAL_GPIO_Init+0x30c>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d013      	beq.n	80012c0 <HAL_GPIO_Init+0x200>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4a4d      	ldr	r2, [pc, #308]	; (80013d0 <HAL_GPIO_Init+0x310>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d00d      	beq.n	80012bc <HAL_GPIO_Init+0x1fc>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	4a4c      	ldr	r2, [pc, #304]	; (80013d4 <HAL_GPIO_Init+0x314>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d007      	beq.n	80012b8 <HAL_GPIO_Init+0x1f8>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4a4b      	ldr	r2, [pc, #300]	; (80013d8 <HAL_GPIO_Init+0x318>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d101      	bne.n	80012b4 <HAL_GPIO_Init+0x1f4>
 80012b0:	2306      	movs	r3, #6
 80012b2:	e00c      	b.n	80012ce <HAL_GPIO_Init+0x20e>
 80012b4:	2307      	movs	r3, #7
 80012b6:	e00a      	b.n	80012ce <HAL_GPIO_Init+0x20e>
 80012b8:	2305      	movs	r3, #5
 80012ba:	e008      	b.n	80012ce <HAL_GPIO_Init+0x20e>
 80012bc:	2304      	movs	r3, #4
 80012be:	e006      	b.n	80012ce <HAL_GPIO_Init+0x20e>
 80012c0:	2303      	movs	r3, #3
 80012c2:	e004      	b.n	80012ce <HAL_GPIO_Init+0x20e>
 80012c4:	2302      	movs	r3, #2
 80012c6:	e002      	b.n	80012ce <HAL_GPIO_Init+0x20e>
 80012c8:	2301      	movs	r3, #1
 80012ca:	e000      	b.n	80012ce <HAL_GPIO_Init+0x20e>
 80012cc:	2300      	movs	r3, #0
 80012ce:	697a      	ldr	r2, [r7, #20]
 80012d0:	f002 0203 	and.w	r2, r2, #3
 80012d4:	0092      	lsls	r2, r2, #2
 80012d6:	4093      	lsls	r3, r2
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	4313      	orrs	r3, r2
 80012dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80012de:	4937      	ldr	r1, [pc, #220]	; (80013bc <HAL_GPIO_Init+0x2fc>)
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	089b      	lsrs	r3, r3, #2
 80012e4:	3302      	adds	r3, #2
 80012e6:	693a      	ldr	r2, [r7, #16]
 80012e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012ec:	4b3b      	ldr	r3, [pc, #236]	; (80013dc <HAL_GPIO_Init+0x31c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	43db      	mvns	r3, r3
 80012f6:	693a      	ldr	r2, [r7, #16]
 80012f8:	4013      	ands	r3, r2
 80012fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001304:	2b00      	cmp	r3, #0
 8001306:	d003      	beq.n	8001310 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	4313      	orrs	r3, r2
 800130e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001310:	4a32      	ldr	r2, [pc, #200]	; (80013dc <HAL_GPIO_Init+0x31c>)
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001316:	4b31      	ldr	r3, [pc, #196]	; (80013dc <HAL_GPIO_Init+0x31c>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	43db      	mvns	r3, r3
 8001320:	693a      	ldr	r2, [r7, #16]
 8001322:	4013      	ands	r3, r2
 8001324:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d003      	beq.n	800133a <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	4313      	orrs	r3, r2
 8001338:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800133a:	4a28      	ldr	r2, [pc, #160]	; (80013dc <HAL_GPIO_Init+0x31c>)
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001340:	4b26      	ldr	r3, [pc, #152]	; (80013dc <HAL_GPIO_Init+0x31c>)
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	43db      	mvns	r3, r3
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	4013      	ands	r3, r2
 800134e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001358:	2b00      	cmp	r3, #0
 800135a:	d003      	beq.n	8001364 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 800135c:	693a      	ldr	r2, [r7, #16]
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	4313      	orrs	r3, r2
 8001362:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001364:	4a1d      	ldr	r2, [pc, #116]	; (80013dc <HAL_GPIO_Init+0x31c>)
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800136a:	4b1c      	ldr	r3, [pc, #112]	; (80013dc <HAL_GPIO_Init+0x31c>)
 800136c:	68db      	ldr	r3, [r3, #12]
 800136e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	43db      	mvns	r3, r3
 8001374:	693a      	ldr	r2, [r7, #16]
 8001376:	4013      	ands	r3, r2
 8001378:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d003      	beq.n	800138e <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	4313      	orrs	r3, r2
 800138c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800138e:	4a13      	ldr	r2, [pc, #76]	; (80013dc <HAL_GPIO_Init+0x31c>)
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	3301      	adds	r3, #1
 8001398:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	fa22 f303 	lsr.w	r3, r2, r3
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	f47f ae97 	bne.w	80010d8 <HAL_GPIO_Init+0x18>
  }
}
 80013aa:	bf00      	nop
 80013ac:	bf00      	nop
 80013ae:	371c      	adds	r7, #28
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bc80      	pop	{r7}
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	40023800 	.word	0x40023800
 80013bc:	40010000 	.word	0x40010000
 80013c0:	40020000 	.word	0x40020000
 80013c4:	40020400 	.word	0x40020400
 80013c8:	40020800 	.word	0x40020800
 80013cc:	40020c00 	.word	0x40020c00
 80013d0:	40021000 	.word	0x40021000
 80013d4:	40021400 	.word	0x40021400
 80013d8:	40021800 	.word	0x40021800
 80013dc:	40010400 	.word	0x40010400

080013e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	460b      	mov	r3, r1
 80013ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	691a      	ldr	r2, [r3, #16]
 80013f0:	887b      	ldrh	r3, [r7, #2]
 80013f2:	4013      	ands	r3, r2
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d002      	beq.n	80013fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80013f8:	2301      	movs	r3, #1
 80013fa:	73fb      	strb	r3, [r7, #15]
 80013fc:	e001      	b.n	8001402 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013fe:	2300      	movs	r3, #0
 8001400:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001402:	7bfb      	ldrb	r3, [r7, #15]
}
 8001404:	4618      	mov	r0, r3
 8001406:	3714      	adds	r7, #20
 8001408:	46bd      	mov	sp, r7
 800140a:	bc80      	pop	{r7}
 800140c:	4770      	bx	lr

0800140e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800140e:	b480      	push	{r7}
 8001410:	b083      	sub	sp, #12
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
 8001416:	460b      	mov	r3, r1
 8001418:	807b      	strh	r3, [r7, #2]
 800141a:	4613      	mov	r3, r2
 800141c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800141e:	787b      	ldrb	r3, [r7, #1]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d003      	beq.n	800142c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001424:	887a      	ldrh	r2, [r7, #2]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 800142a:	e003      	b.n	8001434 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800142c:	887b      	ldrh	r3, [r7, #2]
 800142e:	041a      	lsls	r2, r3, #16
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	619a      	str	r2, [r3, #24]
}
 8001434:	bf00      	nop
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	bc80      	pop	{r7}
 800143c:	4770      	bx	lr

0800143e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..G depending on device used) to select the GPIO peripheral for STM32L1XX family devices
  * @param  GPIO_Pin specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800143e:	b480      	push	{r7}
 8001440:	b085      	sub	sp, #20
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
 8001446:	460b      	mov	r3, r1
 8001448:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	695b      	ldr	r3, [r3, #20]
 800144e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001450:	887a      	ldrh	r2, [r7, #2]
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	4013      	ands	r3, r2
 8001456:	041a      	lsls	r2, r3, #16
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	43d9      	mvns	r1, r3
 800145c:	887b      	ldrh	r3, [r7, #2]
 800145e:	400b      	ands	r3, r1
 8001460:	431a      	orrs	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	619a      	str	r2, [r3, #24]
}
 8001466:	bf00      	nop
 8001468:	3714      	adds	r7, #20
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800147a:	4b08      	ldr	r3, [pc, #32]	; (800149c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800147c:	695a      	ldr	r2, [r3, #20]
 800147e:	88fb      	ldrh	r3, [r7, #6]
 8001480:	4013      	ands	r3, r2
 8001482:	2b00      	cmp	r3, #0
 8001484:	d006      	beq.n	8001494 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001486:	4a05      	ldr	r2, [pc, #20]	; (800149c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001488:	88fb      	ldrh	r3, [r7, #6]
 800148a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800148c:	88fb      	ldrh	r3, [r7, #6]
 800148e:	4618      	mov	r0, r3
 8001490:	f005 f9e2 	bl	8006858 <HAL_GPIO_EXTI_Callback>
  }
}
 8001494:	bf00      	nop
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40010400 	.word	0x40010400

080014a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d101      	bne.n	80014b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e31d      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014b2:	4b94      	ldr	r3, [pc, #592]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	f003 030c 	and.w	r3, r3, #12
 80014ba:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014bc:	4b91      	ldr	r3, [pc, #580]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014c4:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d07b      	beq.n	80015ca <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	2b08      	cmp	r3, #8
 80014d6:	d006      	beq.n	80014e6 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	2b0c      	cmp	r3, #12
 80014dc:	d10f      	bne.n	80014fe <HAL_RCC_OscConfig+0x5e>
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014e4:	d10b      	bne.n	80014fe <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014e6:	4b87      	ldr	r3, [pc, #540]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d06a      	beq.n	80015c8 <HAL_RCC_OscConfig+0x128>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d166      	bne.n	80015c8 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e2f7      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d106      	bne.n	8001514 <HAL_RCC_OscConfig+0x74>
 8001506:	4b7f      	ldr	r3, [pc, #508]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a7e      	ldr	r2, [pc, #504]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 800150c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001510:	6013      	str	r3, [r2, #0]
 8001512:	e02d      	b.n	8001570 <HAL_RCC_OscConfig+0xd0>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d10c      	bne.n	8001536 <HAL_RCC_OscConfig+0x96>
 800151c:	4b79      	ldr	r3, [pc, #484]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a78      	ldr	r2, [pc, #480]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 8001522:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001526:	6013      	str	r3, [r2, #0]
 8001528:	4b76      	ldr	r3, [pc, #472]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a75      	ldr	r2, [pc, #468]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 800152e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001532:	6013      	str	r3, [r2, #0]
 8001534:	e01c      	b.n	8001570 <HAL_RCC_OscConfig+0xd0>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	2b05      	cmp	r3, #5
 800153c:	d10c      	bne.n	8001558 <HAL_RCC_OscConfig+0xb8>
 800153e:	4b71      	ldr	r3, [pc, #452]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a70      	ldr	r2, [pc, #448]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 8001544:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001548:	6013      	str	r3, [r2, #0]
 800154a:	4b6e      	ldr	r3, [pc, #440]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a6d      	ldr	r2, [pc, #436]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 8001550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001554:	6013      	str	r3, [r2, #0]
 8001556:	e00b      	b.n	8001570 <HAL_RCC_OscConfig+0xd0>
 8001558:	4b6a      	ldr	r3, [pc, #424]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a69      	ldr	r2, [pc, #420]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 800155e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001562:	6013      	str	r3, [r2, #0]
 8001564:	4b67      	ldr	r3, [pc, #412]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a66      	ldr	r2, [pc, #408]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 800156a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800156e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d013      	beq.n	80015a0 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001578:	f7ff fc2c 	bl	8000dd4 <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001580:	f7ff fc28 	bl	8000dd4 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b64      	cmp	r3, #100	; 0x64
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e2ad      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001592:	4b5c      	ldr	r3, [pc, #368]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d0f0      	beq.n	8001580 <HAL_RCC_OscConfig+0xe0>
 800159e:	e014      	b.n	80015ca <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a0:	f7ff fc18 	bl	8000dd4 <HAL_GetTick>
 80015a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80015a6:	e008      	b.n	80015ba <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015a8:	f7ff fc14 	bl	8000dd4 <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	2b64      	cmp	r3, #100	; 0x64
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e299      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80015ba:	4b52      	ldr	r3, [pc, #328]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d1f0      	bne.n	80015a8 <HAL_RCC_OscConfig+0x108>
 80015c6:	e000      	b.n	80015ca <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d05a      	beq.n	800168c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	2b04      	cmp	r3, #4
 80015da:	d005      	beq.n	80015e8 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	2b0c      	cmp	r3, #12
 80015e0:	d119      	bne.n	8001616 <HAL_RCC_OscConfig+0x176>
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d116      	bne.n	8001616 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015e8:	4b46      	ldr	r3, [pc, #280]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 0302 	and.w	r3, r3, #2
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d005      	beq.n	8001600 <HAL_RCC_OscConfig+0x160>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d001      	beq.n	8001600 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e276      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001600:	4b40      	ldr	r3, [pc, #256]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	691b      	ldr	r3, [r3, #16]
 800160c:	021b      	lsls	r3, r3, #8
 800160e:	493d      	ldr	r1, [pc, #244]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 8001610:	4313      	orrs	r3, r2
 8001612:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001614:	e03a      	b.n	800168c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	68db      	ldr	r3, [r3, #12]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d020      	beq.n	8001660 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800161e:	4b3a      	ldr	r3, [pc, #232]	; (8001708 <HAL_RCC_OscConfig+0x268>)
 8001620:	2201      	movs	r2, #1
 8001622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001624:	f7ff fbd6 	bl	8000dd4 <HAL_GetTick>
 8001628:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800162a:	e008      	b.n	800163e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800162c:	f7ff fbd2 	bl	8000dd4 <HAL_GetTick>
 8001630:	4602      	mov	r2, r0
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	2b02      	cmp	r3, #2
 8001638:	d901      	bls.n	800163e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800163a:	2303      	movs	r3, #3
 800163c:	e257      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800163e:	4b31      	ldr	r3, [pc, #196]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d0f0      	beq.n	800162c <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800164a:	4b2e      	ldr	r3, [pc, #184]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	691b      	ldr	r3, [r3, #16]
 8001656:	021b      	lsls	r3, r3, #8
 8001658:	492a      	ldr	r1, [pc, #168]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 800165a:	4313      	orrs	r3, r2
 800165c:	604b      	str	r3, [r1, #4]
 800165e:	e015      	b.n	800168c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001660:	4b29      	ldr	r3, [pc, #164]	; (8001708 <HAL_RCC_OscConfig+0x268>)
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001666:	f7ff fbb5 	bl	8000dd4 <HAL_GetTick>
 800166a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800166c:	e008      	b.n	8001680 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800166e:	f7ff fbb1 	bl	8000dd4 <HAL_GetTick>
 8001672:	4602      	mov	r2, r0
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	2b02      	cmp	r3, #2
 800167a:	d901      	bls.n	8001680 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e236      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001680:	4b20      	ldr	r3, [pc, #128]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 0302 	and.w	r3, r3, #2
 8001688:	2b00      	cmp	r3, #0
 800168a:	d1f0      	bne.n	800166e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0310 	and.w	r3, r3, #16
 8001694:	2b00      	cmp	r3, #0
 8001696:	f000 80b8 	beq.w	800180a <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d170      	bne.n	8001782 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016a0:	4b18      	ldr	r3, [pc, #96]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d005      	beq.n	80016b8 <HAL_RCC_OscConfig+0x218>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d101      	bne.n	80016b8 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e21a      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a1a      	ldr	r2, [r3, #32]
 80016bc:	4b11      	ldr	r3, [pc, #68]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d921      	bls.n	800170c <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a1b      	ldr	r3, [r3, #32]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f000 fc7b 	bl	8001fc8 <RCC_SetFlashLatencyFromMSIRange>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e208      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016dc:	4b09      	ldr	r3, [pc, #36]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6a1b      	ldr	r3, [r3, #32]
 80016e8:	4906      	ldr	r1, [pc, #24]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 80016ea:	4313      	orrs	r3, r2
 80016ec:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016ee:	4b05      	ldr	r3, [pc, #20]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	061b      	lsls	r3, r3, #24
 80016fc:	4901      	ldr	r1, [pc, #4]	; (8001704 <HAL_RCC_OscConfig+0x264>)
 80016fe:	4313      	orrs	r3, r2
 8001700:	604b      	str	r3, [r1, #4]
 8001702:	e020      	b.n	8001746 <HAL_RCC_OscConfig+0x2a6>
 8001704:	40023800 	.word	0x40023800
 8001708:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800170c:	4ba4      	ldr	r3, [pc, #656]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6a1b      	ldr	r3, [r3, #32]
 8001718:	49a1      	ldr	r1, [pc, #644]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 800171a:	4313      	orrs	r3, r2
 800171c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800171e:	4ba0      	ldr	r3, [pc, #640]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	69db      	ldr	r3, [r3, #28]
 800172a:	061b      	lsls	r3, r3, #24
 800172c:	499c      	ldr	r1, [pc, #624]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 800172e:	4313      	orrs	r3, r2
 8001730:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6a1b      	ldr	r3, [r3, #32]
 8001736:	4618      	mov	r0, r3
 8001738:	f000 fc46 	bl	8001fc8 <RCC_SetFlashLatencyFromMSIRange>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e1d3      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6a1b      	ldr	r3, [r3, #32]
 800174a:	0b5b      	lsrs	r3, r3, #13
 800174c:	3301      	adds	r3, #1
 800174e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001756:	4a92      	ldr	r2, [pc, #584]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 8001758:	6892      	ldr	r2, [r2, #8]
 800175a:	0912      	lsrs	r2, r2, #4
 800175c:	f002 020f 	and.w	r2, r2, #15
 8001760:	4990      	ldr	r1, [pc, #576]	; (80019a4 <HAL_RCC_OscConfig+0x504>)
 8001762:	5c8a      	ldrb	r2, [r1, r2]
 8001764:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001766:	4a90      	ldr	r2, [pc, #576]	; (80019a8 <HAL_RCC_OscConfig+0x508>)
 8001768:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800176a:	4b90      	ldr	r3, [pc, #576]	; (80019ac <HAL_RCC_OscConfig+0x50c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff f96a 	bl	8000a48 <HAL_InitTick>
 8001774:	4603      	mov	r3, r0
 8001776:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001778:	7bfb      	ldrb	r3, [r7, #15]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d045      	beq.n	800180a <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800177e:	7bfb      	ldrb	r3, [r7, #15]
 8001780:	e1b5      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	699b      	ldr	r3, [r3, #24]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d029      	beq.n	80017de <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800178a:	4b89      	ldr	r3, [pc, #548]	; (80019b0 <HAL_RCC_OscConfig+0x510>)
 800178c:	2201      	movs	r2, #1
 800178e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001790:	f7ff fb20 	bl	8000dd4 <HAL_GetTick>
 8001794:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001796:	e008      	b.n	80017aa <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001798:	f7ff fb1c 	bl	8000dd4 <HAL_GetTick>
 800179c:	4602      	mov	r2, r0
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e1a1      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80017aa:	4b7d      	ldr	r3, [pc, #500]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d0f0      	beq.n	8001798 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017b6:	4b7a      	ldr	r3, [pc, #488]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6a1b      	ldr	r3, [r3, #32]
 80017c2:	4977      	ldr	r1, [pc, #476]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 80017c4:	4313      	orrs	r3, r2
 80017c6:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017c8:	4b75      	ldr	r3, [pc, #468]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	69db      	ldr	r3, [r3, #28]
 80017d4:	061b      	lsls	r3, r3, #24
 80017d6:	4972      	ldr	r1, [pc, #456]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 80017d8:	4313      	orrs	r3, r2
 80017da:	604b      	str	r3, [r1, #4]
 80017dc:	e015      	b.n	800180a <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80017de:	4b74      	ldr	r3, [pc, #464]	; (80019b0 <HAL_RCC_OscConfig+0x510>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e4:	f7ff faf6 	bl	8000dd4 <HAL_GetTick>
 80017e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80017ea:	e008      	b.n	80017fe <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017ec:	f7ff faf2 	bl	8000dd4 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e177      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80017fe:	4b68      	ldr	r3, [pc, #416]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001806:	2b00      	cmp	r3, #0
 8001808:	d1f0      	bne.n	80017ec <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0308 	and.w	r3, r3, #8
 8001812:	2b00      	cmp	r3, #0
 8001814:	d030      	beq.n	8001878 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	695b      	ldr	r3, [r3, #20]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d016      	beq.n	800184c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800181e:	4b65      	ldr	r3, [pc, #404]	; (80019b4 <HAL_RCC_OscConfig+0x514>)
 8001820:	2201      	movs	r2, #1
 8001822:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001824:	f7ff fad6 	bl	8000dd4 <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800182c:	f7ff fad2 	bl	8000dd4 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b02      	cmp	r3, #2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e157      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800183e:	4b58      	ldr	r3, [pc, #352]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 8001840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d0f0      	beq.n	800182c <HAL_RCC_OscConfig+0x38c>
 800184a:	e015      	b.n	8001878 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800184c:	4b59      	ldr	r3, [pc, #356]	; (80019b4 <HAL_RCC_OscConfig+0x514>)
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001852:	f7ff fabf 	bl	8000dd4 <HAL_GetTick>
 8001856:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001858:	e008      	b.n	800186c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800185a:	f7ff fabb 	bl	8000dd4 <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	2b02      	cmp	r3, #2
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e140      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800186c:	4b4c      	ldr	r3, [pc, #304]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 800186e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001870:	f003 0302 	and.w	r3, r3, #2
 8001874:	2b00      	cmp	r3, #0
 8001876:	d1f0      	bne.n	800185a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0304 	and.w	r3, r3, #4
 8001880:	2b00      	cmp	r3, #0
 8001882:	f000 80b5 	beq.w	80019f0 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001886:	2300      	movs	r3, #0
 8001888:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800188a:	4b45      	ldr	r3, [pc, #276]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 800188c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800188e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d10d      	bne.n	80018b2 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001896:	4b42      	ldr	r3, [pc, #264]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 8001898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189a:	4a41      	ldr	r2, [pc, #260]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 800189c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018a0:	6253      	str	r3, [r2, #36]	; 0x24
 80018a2:	4b3f      	ldr	r3, [pc, #252]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 80018a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018ae:	2301      	movs	r3, #1
 80018b0:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b2:	4b41      	ldr	r3, [pc, #260]	; (80019b8 <HAL_RCC_OscConfig+0x518>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d118      	bne.n	80018f0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018be:	4b3e      	ldr	r3, [pc, #248]	; (80019b8 <HAL_RCC_OscConfig+0x518>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a3d      	ldr	r2, [pc, #244]	; (80019b8 <HAL_RCC_OscConfig+0x518>)
 80018c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018ca:	f7ff fa83 	bl	8000dd4 <HAL_GetTick>
 80018ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018d0:	e008      	b.n	80018e4 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018d2:	f7ff fa7f 	bl	8000dd4 <HAL_GetTick>
 80018d6:	4602      	mov	r2, r0
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b64      	cmp	r3, #100	; 0x64
 80018de:	d901      	bls.n	80018e4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e104      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018e4:	4b34      	ldr	r3, [pc, #208]	; (80019b8 <HAL_RCC_OscConfig+0x518>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d0f0      	beq.n	80018d2 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d106      	bne.n	8001906 <HAL_RCC_OscConfig+0x466>
 80018f8:	4b29      	ldr	r3, [pc, #164]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 80018fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018fc:	4a28      	ldr	r2, [pc, #160]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 80018fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001902:	6353      	str	r3, [r2, #52]	; 0x34
 8001904:	e02d      	b.n	8001962 <HAL_RCC_OscConfig+0x4c2>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d10c      	bne.n	8001928 <HAL_RCC_OscConfig+0x488>
 800190e:	4b24      	ldr	r3, [pc, #144]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 8001910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001912:	4a23      	ldr	r2, [pc, #140]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 8001914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001918:	6353      	str	r3, [r2, #52]	; 0x34
 800191a:	4b21      	ldr	r3, [pc, #132]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 800191c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800191e:	4a20      	ldr	r2, [pc, #128]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 8001920:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001924:	6353      	str	r3, [r2, #52]	; 0x34
 8001926:	e01c      	b.n	8001962 <HAL_RCC_OscConfig+0x4c2>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	2b05      	cmp	r3, #5
 800192e:	d10c      	bne.n	800194a <HAL_RCC_OscConfig+0x4aa>
 8001930:	4b1b      	ldr	r3, [pc, #108]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 8001932:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001934:	4a1a      	ldr	r2, [pc, #104]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 8001936:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800193a:	6353      	str	r3, [r2, #52]	; 0x34
 800193c:	4b18      	ldr	r3, [pc, #96]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 800193e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001940:	4a17      	ldr	r2, [pc, #92]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 8001942:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001946:	6353      	str	r3, [r2, #52]	; 0x34
 8001948:	e00b      	b.n	8001962 <HAL_RCC_OscConfig+0x4c2>
 800194a:	4b15      	ldr	r3, [pc, #84]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 800194c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800194e:	4a14      	ldr	r2, [pc, #80]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 8001950:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001954:	6353      	str	r3, [r2, #52]	; 0x34
 8001956:	4b12      	ldr	r3, [pc, #72]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 8001958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800195a:	4a11      	ldr	r2, [pc, #68]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 800195c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001960:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d015      	beq.n	8001996 <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800196a:	f7ff fa33 	bl	8000dd4 <HAL_GetTick>
 800196e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001970:	e00a      	b.n	8001988 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001972:	f7ff fa2f 	bl	8000dd4 <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001980:	4293      	cmp	r3, r2
 8001982:	d901      	bls.n	8001988 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e0b2      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001988:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <HAL_RCC_OscConfig+0x500>)
 800198a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800198c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001990:	2b00      	cmp	r3, #0
 8001992:	d0ee      	beq.n	8001972 <HAL_RCC_OscConfig+0x4d2>
 8001994:	e023      	b.n	80019de <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001996:	f7ff fa1d 	bl	8000dd4 <HAL_GetTick>
 800199a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800199c:	e019      	b.n	80019d2 <HAL_RCC_OscConfig+0x532>
 800199e:	bf00      	nop
 80019a0:	40023800 	.word	0x40023800
 80019a4:	080076e8 	.word	0x080076e8
 80019a8:	20000000 	.word	0x20000000
 80019ac:	20000004 	.word	0x20000004
 80019b0:	42470020 	.word	0x42470020
 80019b4:	42470680 	.word	0x42470680
 80019b8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019bc:	f7ff fa0a 	bl	8000dd4 <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e08d      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80019d2:	4b49      	ldr	r3, [pc, #292]	; (8001af8 <HAL_RCC_OscConfig+0x658>)
 80019d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1ee      	bne.n	80019bc <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80019de:	7ffb      	ldrb	r3, [r7, #31]
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d105      	bne.n	80019f0 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019e4:	4b44      	ldr	r3, [pc, #272]	; (8001af8 <HAL_RCC_OscConfig+0x658>)
 80019e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e8:	4a43      	ldr	r2, [pc, #268]	; (8001af8 <HAL_RCC_OscConfig+0x658>)
 80019ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019ee:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d079      	beq.n	8001aec <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	2b0c      	cmp	r3, #12
 80019fc:	d056      	beq.n	8001aac <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d13b      	bne.n	8001a7e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a06:	4b3d      	ldr	r3, [pc, #244]	; (8001afc <HAL_RCC_OscConfig+0x65c>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0c:	f7ff f9e2 	bl	8000dd4 <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a14:	f7ff f9de 	bl	8000dd4 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e063      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a26:	4b34      	ldr	r3, [pc, #208]	; (8001af8 <HAL_RCC_OscConfig+0x658>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a32:	4b31      	ldr	r3, [pc, #196]	; (8001af8 <HAL_RCC_OscConfig+0x658>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a42:	4319      	orrs	r1, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a48:	430b      	orrs	r3, r1
 8001a4a:	492b      	ldr	r1, [pc, #172]	; (8001af8 <HAL_RCC_OscConfig+0x658>)
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a50:	4b2a      	ldr	r3, [pc, #168]	; (8001afc <HAL_RCC_OscConfig+0x65c>)
 8001a52:	2201      	movs	r2, #1
 8001a54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a56:	f7ff f9bd 	bl	8000dd4 <HAL_GetTick>
 8001a5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a5c:	e008      	b.n	8001a70 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a5e:	f7ff f9b9 	bl	8000dd4 <HAL_GetTick>
 8001a62:	4602      	mov	r2, r0
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	d901      	bls.n	8001a70 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e03e      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a70:	4b21      	ldr	r3, [pc, #132]	; (8001af8 <HAL_RCC_OscConfig+0x658>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d0f0      	beq.n	8001a5e <HAL_RCC_OscConfig+0x5be>
 8001a7c:	e036      	b.n	8001aec <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a7e:	4b1f      	ldr	r3, [pc, #124]	; (8001afc <HAL_RCC_OscConfig+0x65c>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a84:	f7ff f9a6 	bl	8000dd4 <HAL_GetTick>
 8001a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a8a:	e008      	b.n	8001a9e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a8c:	f7ff f9a2 	bl	8000dd4 <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e027      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a9e:	4b16      	ldr	r3, [pc, #88]	; (8001af8 <HAL_RCC_OscConfig+0x658>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d1f0      	bne.n	8001a8c <HAL_RCC_OscConfig+0x5ec>
 8001aaa:	e01f      	b.n	8001aec <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d101      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e01a      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ab8:	4b0f      	ldr	r3, [pc, #60]	; (8001af8 <HAL_RCC_OscConfig+0x658>)
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d10d      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	d106      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d001      	beq.n	8001aec <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e000      	b.n	8001aee <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3720      	adds	r7, #32
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40023800 	.word	0x40023800
 8001afc:	42470060 	.word	0x42470060

08001b00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d101      	bne.n	8001b14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e11a      	b.n	8001d4a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b14:	4b8f      	ldr	r3, [pc, #572]	; (8001d54 <HAL_RCC_ClockConfig+0x254>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0301 	and.w	r3, r3, #1
 8001b1c:	683a      	ldr	r2, [r7, #0]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d919      	bls.n	8001b56 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d105      	bne.n	8001b34 <HAL_RCC_ClockConfig+0x34>
 8001b28:	4b8a      	ldr	r3, [pc, #552]	; (8001d54 <HAL_RCC_ClockConfig+0x254>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a89      	ldr	r2, [pc, #548]	; (8001d54 <HAL_RCC_ClockConfig+0x254>)
 8001b2e:	f043 0304 	orr.w	r3, r3, #4
 8001b32:	6013      	str	r3, [r2, #0]
 8001b34:	4b87      	ldr	r3, [pc, #540]	; (8001d54 <HAL_RCC_ClockConfig+0x254>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f023 0201 	bic.w	r2, r3, #1
 8001b3c:	4985      	ldr	r1, [pc, #532]	; (8001d54 <HAL_RCC_ClockConfig+0x254>)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b44:	4b83      	ldr	r3, [pc, #524]	; (8001d54 <HAL_RCC_ClockConfig+0x254>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0301 	and.w	r3, r3, #1
 8001b4c:	683a      	ldr	r2, [r7, #0]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d001      	beq.n	8001b56 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e0f9      	b.n	8001d4a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d008      	beq.n	8001b74 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b62:	4b7d      	ldr	r3, [pc, #500]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	497a      	ldr	r1, [pc, #488]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001b70:	4313      	orrs	r3, r2
 8001b72:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f000 808e 	beq.w	8001c9e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d107      	bne.n	8001b9a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b8a:	4b73      	ldr	r3, [pc, #460]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d121      	bne.n	8001bda <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e0d7      	b.n	8001d4a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2b03      	cmp	r3, #3
 8001ba0:	d107      	bne.n	8001bb2 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ba2:	4b6d      	ldr	r3, [pc, #436]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d115      	bne.n	8001bda <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e0cb      	b.n	8001d4a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d107      	bne.n	8001bca <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001bba:	4b67      	ldr	r3, [pc, #412]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d109      	bne.n	8001bda <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e0bf      	b.n	8001d4a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001bca:	4b63      	ldr	r3, [pc, #396]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d101      	bne.n	8001bda <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e0b7      	b.n	8001d4a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bda:	4b5f      	ldr	r3, [pc, #380]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f023 0203 	bic.w	r2, r3, #3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	495c      	ldr	r1, [pc, #368]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001be8:	4313      	orrs	r3, r2
 8001bea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bec:	f7ff f8f2 	bl	8000dd4 <HAL_GetTick>
 8001bf0:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d112      	bne.n	8001c20 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bfa:	e00a      	b.n	8001c12 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bfc:	f7ff f8ea 	bl	8000dd4 <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e09b      	b.n	8001d4a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c12:	4b51      	ldr	r3, [pc, #324]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f003 030c 	and.w	r3, r3, #12
 8001c1a:	2b08      	cmp	r3, #8
 8001c1c:	d1ee      	bne.n	8001bfc <HAL_RCC_ClockConfig+0xfc>
 8001c1e:	e03e      	b.n	8001c9e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	2b03      	cmp	r3, #3
 8001c26:	d112      	bne.n	8001c4e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c28:	e00a      	b.n	8001c40 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c2a:	f7ff f8d3 	bl	8000dd4 <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e084      	b.n	8001d4a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c40:	4b45      	ldr	r3, [pc, #276]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	f003 030c 	and.w	r3, r3, #12
 8001c48:	2b0c      	cmp	r3, #12
 8001c4a:	d1ee      	bne.n	8001c2a <HAL_RCC_ClockConfig+0x12a>
 8001c4c:	e027      	b.n	8001c9e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d11d      	bne.n	8001c92 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c56:	e00a      	b.n	8001c6e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c58:	f7ff f8bc 	bl	8000dd4 <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e06d      	b.n	8001d4a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c6e:	4b3a      	ldr	r3, [pc, #232]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 030c 	and.w	r3, r3, #12
 8001c76:	2b04      	cmp	r3, #4
 8001c78:	d1ee      	bne.n	8001c58 <HAL_RCC_ClockConfig+0x158>
 8001c7a:	e010      	b.n	8001c9e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c7c:	f7ff f8aa 	bl	8000dd4 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e05b      	b.n	8001d4a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001c92:	4b31      	ldr	r3, [pc, #196]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f003 030c 	and.w	r3, r3, #12
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d1ee      	bne.n	8001c7c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c9e:	4b2d      	ldr	r3, [pc, #180]	; (8001d54 <HAL_RCC_ClockConfig+0x254>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	683a      	ldr	r2, [r7, #0]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d219      	bcs.n	8001ce0 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d105      	bne.n	8001cbe <HAL_RCC_ClockConfig+0x1be>
 8001cb2:	4b28      	ldr	r3, [pc, #160]	; (8001d54 <HAL_RCC_ClockConfig+0x254>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a27      	ldr	r2, [pc, #156]	; (8001d54 <HAL_RCC_ClockConfig+0x254>)
 8001cb8:	f043 0304 	orr.w	r3, r3, #4
 8001cbc:	6013      	str	r3, [r2, #0]
 8001cbe:	4b25      	ldr	r3, [pc, #148]	; (8001d54 <HAL_RCC_ClockConfig+0x254>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f023 0201 	bic.w	r2, r3, #1
 8001cc6:	4923      	ldr	r1, [pc, #140]	; (8001d54 <HAL_RCC_ClockConfig+0x254>)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cce:	4b21      	ldr	r3, [pc, #132]	; (8001d54 <HAL_RCC_ClockConfig+0x254>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	683a      	ldr	r2, [r7, #0]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d001      	beq.n	8001ce0 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e034      	b.n	8001d4a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 0304 	and.w	r3, r3, #4
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d008      	beq.n	8001cfe <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cec:	4b1a      	ldr	r3, [pc, #104]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	4917      	ldr	r1, [pc, #92]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0308 	and.w	r3, r3, #8
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d009      	beq.n	8001d1e <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d0a:	4b13      	ldr	r3, [pc, #76]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	00db      	lsls	r3, r3, #3
 8001d18:	490f      	ldr	r1, [pc, #60]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d1e:	f000 f823 	bl	8001d68 <HAL_RCC_GetSysClockFreq>
 8001d22:	4602      	mov	r2, r0
 8001d24:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <HAL_RCC_ClockConfig+0x258>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	091b      	lsrs	r3, r3, #4
 8001d2a:	f003 030f 	and.w	r3, r3, #15
 8001d2e:	490b      	ldr	r1, [pc, #44]	; (8001d5c <HAL_RCC_ClockConfig+0x25c>)
 8001d30:	5ccb      	ldrb	r3, [r1, r3]
 8001d32:	fa22 f303 	lsr.w	r3, r2, r3
 8001d36:	4a0a      	ldr	r2, [pc, #40]	; (8001d60 <HAL_RCC_ClockConfig+0x260>)
 8001d38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d3a:	4b0a      	ldr	r3, [pc, #40]	; (8001d64 <HAL_RCC_ClockConfig+0x264>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7fe fe82 	bl	8000a48 <HAL_InitTick>
 8001d44:	4603      	mov	r3, r0
 8001d46:	72fb      	strb	r3, [r7, #11]

  return status;
 8001d48:	7afb      	ldrb	r3, [r7, #11]
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40023c00 	.word	0x40023c00
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	080076e8 	.word	0x080076e8
 8001d60:	20000000 	.word	0x20000000
 8001d64:	20000004 	.word	0x20000004

08001d68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d68:	b5b0      	push	{r4, r5, r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8001d6e:	4b61      	ldr	r3, [pc, #388]	; (8001ef4 <HAL_RCC_GetSysClockFreq+0x18c>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	f003 030c 	and.w	r3, r3, #12
 8001d7a:	2b0c      	cmp	r3, #12
 8001d7c:	d00d      	beq.n	8001d9a <HAL_RCC_GetSysClockFreq+0x32>
 8001d7e:	2b0c      	cmp	r3, #12
 8001d80:	f200 80a4 	bhi.w	8001ecc <HAL_RCC_GetSysClockFreq+0x164>
 8001d84:	2b04      	cmp	r3, #4
 8001d86:	d002      	beq.n	8001d8e <HAL_RCC_GetSysClockFreq+0x26>
 8001d88:	2b08      	cmp	r3, #8
 8001d8a:	d003      	beq.n	8001d94 <HAL_RCC_GetSysClockFreq+0x2c>
 8001d8c:	e09e      	b.n	8001ecc <HAL_RCC_GetSysClockFreq+0x164>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d8e:	4b5a      	ldr	r3, [pc, #360]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0x190>)
 8001d90:	613b      	str	r3, [r7, #16]
      break;
 8001d92:	e0a9      	b.n	8001ee8 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d94:	4b59      	ldr	r3, [pc, #356]	; (8001efc <HAL_RCC_GetSysClockFreq+0x194>)
 8001d96:	613b      	str	r3, [r7, #16]
      break;
 8001d98:	e0a6      	b.n	8001ee8 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	0c9b      	lsrs	r3, r3, #18
 8001d9e:	f003 030f 	and.w	r3, r3, #15
 8001da2:	4a57      	ldr	r2, [pc, #348]	; (8001f00 <HAL_RCC_GetSysClockFreq+0x198>)
 8001da4:	5cd3      	ldrb	r3, [r2, r3]
 8001da6:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	0d9b      	lsrs	r3, r3, #22
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	3301      	adds	r3, #1
 8001db2:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001db4:	4b4f      	ldr	r3, [pc, #316]	; (8001ef4 <HAL_RCC_GetSysClockFreq+0x18c>)
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d041      	beq.n	8001e44 <HAL_RCC_GetSysClockFreq+0xdc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	461c      	mov	r4, r3
 8001dc4:	f04f 0500 	mov.w	r5, #0
 8001dc8:	4620      	mov	r0, r4
 8001dca:	4629      	mov	r1, r5
 8001dcc:	f04f 0200 	mov.w	r2, #0
 8001dd0:	f04f 0300 	mov.w	r3, #0
 8001dd4:	014b      	lsls	r3, r1, #5
 8001dd6:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001dda:	0142      	lsls	r2, r0, #5
 8001ddc:	4610      	mov	r0, r2
 8001dde:	4619      	mov	r1, r3
 8001de0:	1b00      	subs	r0, r0, r4
 8001de2:	eb61 0105 	sbc.w	r1, r1, r5
 8001de6:	f04f 0200 	mov.w	r2, #0
 8001dea:	f04f 0300 	mov.w	r3, #0
 8001dee:	018b      	lsls	r3, r1, #6
 8001df0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001df4:	0182      	lsls	r2, r0, #6
 8001df6:	1a12      	subs	r2, r2, r0
 8001df8:	eb63 0301 	sbc.w	r3, r3, r1
 8001dfc:	f04f 0000 	mov.w	r0, #0
 8001e00:	f04f 0100 	mov.w	r1, #0
 8001e04:	00d9      	lsls	r1, r3, #3
 8001e06:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001e0a:	00d0      	lsls	r0, r2, #3
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	460b      	mov	r3, r1
 8001e10:	1912      	adds	r2, r2, r4
 8001e12:	eb45 0303 	adc.w	r3, r5, r3
 8001e16:	f04f 0000 	mov.w	r0, #0
 8001e1a:	f04f 0100 	mov.w	r1, #0
 8001e1e:	0259      	lsls	r1, r3, #9
 8001e20:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001e24:	0250      	lsls	r0, r2, #9
 8001e26:	4602      	mov	r2, r0
 8001e28:	460b      	mov	r3, r1
 8001e2a:	4610      	mov	r0, r2
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	461a      	mov	r2, r3
 8001e32:	f04f 0300 	mov.w	r3, #0
 8001e36:	f7fe f9a1 	bl	800017c <__aeabi_uldivmod>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	4613      	mov	r3, r2
 8001e40:	617b      	str	r3, [r7, #20]
 8001e42:	e040      	b.n	8001ec6 <HAL_RCC_GetSysClockFreq+0x15e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	461c      	mov	r4, r3
 8001e48:	f04f 0500 	mov.w	r5, #0
 8001e4c:	4620      	mov	r0, r4
 8001e4e:	4629      	mov	r1, r5
 8001e50:	f04f 0200 	mov.w	r2, #0
 8001e54:	f04f 0300 	mov.w	r3, #0
 8001e58:	014b      	lsls	r3, r1, #5
 8001e5a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001e5e:	0142      	lsls	r2, r0, #5
 8001e60:	4610      	mov	r0, r2
 8001e62:	4619      	mov	r1, r3
 8001e64:	1b00      	subs	r0, r0, r4
 8001e66:	eb61 0105 	sbc.w	r1, r1, r5
 8001e6a:	f04f 0200 	mov.w	r2, #0
 8001e6e:	f04f 0300 	mov.w	r3, #0
 8001e72:	018b      	lsls	r3, r1, #6
 8001e74:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001e78:	0182      	lsls	r2, r0, #6
 8001e7a:	1a12      	subs	r2, r2, r0
 8001e7c:	eb63 0301 	sbc.w	r3, r3, r1
 8001e80:	f04f 0000 	mov.w	r0, #0
 8001e84:	f04f 0100 	mov.w	r1, #0
 8001e88:	00d9      	lsls	r1, r3, #3
 8001e8a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001e8e:	00d0      	lsls	r0, r2, #3
 8001e90:	4602      	mov	r2, r0
 8001e92:	460b      	mov	r3, r1
 8001e94:	1912      	adds	r2, r2, r4
 8001e96:	eb45 0303 	adc.w	r3, r5, r3
 8001e9a:	f04f 0000 	mov.w	r0, #0
 8001e9e:	f04f 0100 	mov.w	r1, #0
 8001ea2:	0299      	lsls	r1, r3, #10
 8001ea4:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001ea8:	0290      	lsls	r0, r2, #10
 8001eaa:	4602      	mov	r2, r0
 8001eac:	460b      	mov	r3, r1
 8001eae:	4610      	mov	r0, r2
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	f04f 0300 	mov.w	r3, #0
 8001eba:	f7fe f95f 	bl	800017c <__aeabi_uldivmod>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	613b      	str	r3, [r7, #16]
      break;
 8001eca:	e00d      	b.n	8001ee8 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001ecc:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <HAL_RCC_GetSysClockFreq+0x18c>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	0b5b      	lsrs	r3, r3, #13
 8001ed2:	f003 0307 	and.w	r3, r3, #7
 8001ed6:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	3301      	adds	r3, #1
 8001edc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	613b      	str	r3, [r7, #16]
      break;
 8001ee6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ee8:	693b      	ldr	r3, [r7, #16]
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3718      	adds	r7, #24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	00f42400 	.word	0x00f42400
 8001efc:	007a1200 	.word	0x007a1200
 8001f00:	080076dc 	.word	0x080076dc

08001f04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f08:	4b02      	ldr	r3, [pc, #8]	; (8001f14 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr
 8001f14:	20000000 	.word	0x20000000

08001f18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f1c:	f7ff fff2 	bl	8001f04 <HAL_RCC_GetHCLKFreq>
 8001f20:	4602      	mov	r2, r0
 8001f22:	4b05      	ldr	r3, [pc, #20]	; (8001f38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	0a1b      	lsrs	r3, r3, #8
 8001f28:	f003 0307 	and.w	r3, r3, #7
 8001f2c:	4903      	ldr	r1, [pc, #12]	; (8001f3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f2e:	5ccb      	ldrb	r3, [r1, r3]
 8001f30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	080076f8 	.word	0x080076f8

08001f40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f44:	f7ff ffde 	bl	8001f04 <HAL_RCC_GetHCLKFreq>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	4b05      	ldr	r3, [pc, #20]	; (8001f60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	0adb      	lsrs	r3, r3, #11
 8001f50:	f003 0307 	and.w	r3, r3, #7
 8001f54:	4903      	ldr	r1, [pc, #12]	; (8001f64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f56:	5ccb      	ldrb	r3, [r1, r3]
 8001f58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40023800 	.word	0x40023800
 8001f64:	080076f8 	.word	0x080076f8

08001f68 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	220f      	movs	r2, #15
 8001f76:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001f78:	4b11      	ldr	r3, [pc, #68]	; (8001fc0 <HAL_RCC_GetClockConfig+0x58>)
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	f003 0203 	and.w	r2, r3, #3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001f84:	4b0e      	ldr	r3, [pc, #56]	; (8001fc0 <HAL_RCC_GetClockConfig+0x58>)
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001f90:	4b0b      	ldr	r3, [pc, #44]	; (8001fc0 <HAL_RCC_GetClockConfig+0x58>)
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001f9c:	4b08      	ldr	r3, [pc, #32]	; (8001fc0 <HAL_RCC_GetClockConfig+0x58>)
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	08db      	lsrs	r3, r3, #3
 8001fa2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001faa:	4b06      	ldr	r3, [pc, #24]	; (8001fc4 <HAL_RCC_GetClockConfig+0x5c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0201 	and.w	r2, r3, #1
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	601a      	str	r2, [r3, #0]
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40023c00 	.word	0x40023c00

08001fc8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b087      	sub	sp, #28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001fd4:	4b29      	ldr	r3, [pc, #164]	; (800207c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d12c      	bne.n	800203a <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001fe0:	4b26      	ldr	r3, [pc, #152]	; (800207c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d005      	beq.n	8001ff8 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001fec:	4b24      	ldr	r3, [pc, #144]	; (8002080 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001ff4:	617b      	str	r3, [r7, #20]
 8001ff6:	e016      	b.n	8002026 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ff8:	4b20      	ldr	r3, [pc, #128]	; (800207c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ffc:	4a1f      	ldr	r2, [pc, #124]	; (800207c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ffe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002002:	6253      	str	r3, [r2, #36]	; 0x24
 8002004:	4b1d      	ldr	r3, [pc, #116]	; (800207c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800200c:	60fb      	str	r3, [r7, #12]
 800200e:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002010:	4b1b      	ldr	r3, [pc, #108]	; (8002080 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8002018:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800201a:	4b18      	ldr	r3, [pc, #96]	; (800207c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800201c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201e:	4a17      	ldr	r2, [pc, #92]	; (800207c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002020:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002024:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800202c:	d105      	bne.n	800203a <RCC_SetFlashLatencyFromMSIRange+0x72>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002034:	d101      	bne.n	800203a <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8002036:	2301      	movs	r3, #1
 8002038:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d105      	bne.n	800204c <RCC_SetFlashLatencyFromMSIRange+0x84>
 8002040:	4b10      	ldr	r3, [pc, #64]	; (8002084 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a0f      	ldr	r2, [pc, #60]	; (8002084 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002046:	f043 0304 	orr.w	r3, r3, #4
 800204a:	6013      	str	r3, [r2, #0]
 800204c:	4b0d      	ldr	r3, [pc, #52]	; (8002084 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f023 0201 	bic.w	r2, r3, #1
 8002054:	490b      	ldr	r1, [pc, #44]	; (8002084 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	4313      	orrs	r3, r2
 800205a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800205c:	4b09      	ldr	r3, [pc, #36]	; (8002084 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0301 	and.w	r3, r3, #1
 8002064:	693a      	ldr	r2, [r7, #16]
 8002066:	429a      	cmp	r2, r3
 8002068:	d001      	beq.n	800206e <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e000      	b.n	8002070 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800206e:	2300      	movs	r3, #0
}
 8002070:	4618      	mov	r0, r3
 8002072:	371c      	adds	r7, #28
 8002074:	46bd      	mov	sp, r7
 8002076:	bc80      	pop	{r7}
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	40023800 	.word	0x40023800
 8002080:	40007000 	.word	0x40007000
 8002084:	40023c00 	.word	0x40023c00

08002088 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0301 	and.w	r3, r3, #1
 8002098:	2b00      	cmp	r3, #0
 800209a:	d106      	bne.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80c6 	beq.w	8002236 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 80020aa:	2300      	movs	r3, #0
 80020ac:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ae:	4b64      	ldr	r3, [pc, #400]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80020b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d10d      	bne.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020ba:	4b61      	ldr	r3, [pc, #388]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80020bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020be:	4a60      	ldr	r2, [pc, #384]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80020c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020c4:	6253      	str	r3, [r2, #36]	; 0x24
 80020c6:	4b5e      	ldr	r3, [pc, #376]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80020c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020d2:	2301      	movs	r3, #1
 80020d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d6:	4b5b      	ldr	r3, [pc, #364]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d118      	bne.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020e2:	4b58      	ldr	r3, [pc, #352]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a57      	ldr	r2, [pc, #348]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ee:	f7fe fe71 	bl	8000dd4 <HAL_GetTick>
 80020f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f4:	e008      	b.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020f6:	f7fe fe6d 	bl	8000dd4 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	2b64      	cmp	r3, #100	; 0x64
 8002102:	d901      	bls.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002104:	2303      	movs	r3, #3
 8002106:	e097      	b.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002108:	4b4e      	ldr	r3, [pc, #312]	; (8002244 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0f0      	beq.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002114:	4b4a      	ldr	r3, [pc, #296]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800211c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	429a      	cmp	r2, r3
 800212a:	d106      	bne.n	800213a <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	429a      	cmp	r2, r3
 8002138:	d00f      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002142:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002146:	d108      	bne.n	800215a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002148:	4b3d      	ldr	r3, [pc, #244]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002150:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002154:	d101      	bne.n	800215a <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e06e      	b.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800215a:	4b39      	ldr	r3, [pc, #228]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800215c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800215e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002162:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d041      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x166>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	429a      	cmp	r2, r3
 8002176:	d005      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0301 	and.w	r3, r3, #1
 8002180:	2b00      	cmp	r3, #0
 8002182:	d10c      	bne.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800218c:	68fa      	ldr	r2, [r7, #12]
 800218e:	429a      	cmp	r2, r3
 8002190:	d02d      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d027      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800219e:	4b28      	ldr	r3, [pc, #160]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021a2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80021a6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80021a8:	4b27      	ldr	r3, [pc, #156]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80021aa:	2201      	movs	r2, #1
 80021ac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021ae:	4b26      	ldr	r3, [pc, #152]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80021b4:	4a22      	ldr	r2, [pc, #136]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d014      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c4:	f7fe fe06 	bl	8000dd4 <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80021ca:	e00a      	b.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021cc:	f7fe fe02 	bl	8000dd4 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80021da:	4293      	cmp	r3, r2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e02a      	b.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80021e2:	4b17      	ldr	r3, [pc, #92]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d0ee      	beq.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021f6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80021fa:	d10a      	bne.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80021fc:	4b10      	ldr	r3, [pc, #64]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800220c:	490c      	ldr	r1, [pc, #48]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800220e:	4313      	orrs	r3, r2
 8002210:	600b      	str	r3, [r1, #0]
 8002212:	4b0b      	ldr	r3, [pc, #44]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002214:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800221e:	4908      	ldr	r1, [pc, #32]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002220:	4313      	orrs	r3, r2
 8002222:	634b      	str	r3, [r1, #52]	; 0x34

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002224:	7dfb      	ldrb	r3, [r7, #23]
 8002226:	2b01      	cmp	r3, #1
 8002228:	d105      	bne.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800222a:	4b05      	ldr	r3, [pc, #20]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800222c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222e:	4a04      	ldr	r2, [pc, #16]	; (8002240 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002230:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002234:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	40023800 	.word	0x40023800
 8002244:	40007000 	.word	0x40007000
 8002248:	424706dc 	.word	0x424706dc

0800224c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e06d      	b.n	800233a <HAL_RTC_Init+0xee>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	7f5b      	ldrb	r3, [r3, #29]
 8002262:	b2db      	uxtb	r3, r3
 8002264:	2b00      	cmp	r3, #0
 8002266:	d105      	bne.n	8002274 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7fe fae8 	bl	8000844 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2202      	movs	r2, #2
 8002278:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	22ca      	movs	r2, #202	; 0xca
 8002280:	625a      	str	r2, [r3, #36]	; 0x24
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2253      	movs	r2, #83	; 0x53
 8002288:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f000 fc8d 	bl	8002baa <RTC_EnterInitMode>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d008      	beq.n	80022a8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	22ff      	movs	r2, #255	; 0xff
 800229c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2204      	movs	r2, #4
 80022a2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e048      	b.n	800233a <HAL_RTC_Init+0xee>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	6812      	ldr	r2, [r2, #0]
 80022b2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80022b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022ba:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6899      	ldr	r1, [r3, #8]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	691b      	ldr	r3, [r3, #16]
 80022ca:	431a      	orrs	r2, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	695b      	ldr	r3, [r3, #20]
 80022d0:	431a      	orrs	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	68d2      	ldr	r2, [r2, #12]
 80022e2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6919      	ldr	r1, [r3, #16]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	041a      	lsls	r2, r3, #16
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	430a      	orrs	r2, r1
 80022f6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	68da      	ldr	r2, [r3, #12]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002306:	60da      	str	r2, [r3, #12]

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002316:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	699a      	ldr	r2, [r3, #24]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	430a      	orrs	r2, r1
 8002328:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	22ff      	movs	r2, #255	; 0xff
 8002330:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8002338:	2300      	movs	r3, #0
  }
}
 800233a:	4618      	mov	r0, r3
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002342:	b590      	push	{r4, r7, lr}
 8002344:	b087      	sub	sp, #28
 8002346:	af00      	add	r7, sp, #0
 8002348:	60f8      	str	r0, [r7, #12]
 800234a:	60b9      	str	r1, [r7, #8]
 800234c:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	7f1b      	ldrb	r3, [r3, #28]
 8002352:	2b01      	cmp	r3, #1
 8002354:	d101      	bne.n	800235a <HAL_RTC_SetTime+0x18>
 8002356:	2302      	movs	r3, #2
 8002358:	e0a3      	b.n	80024a2 <HAL_RTC_SetTime+0x160>
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2201      	movs	r2, #1
 800235e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2202      	movs	r2, #2
 8002364:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d126      	bne.n	80023ba <HAL_RTC_SetTime+0x78>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002376:	2b00      	cmp	r3, #0
 8002378:	d102      	bne.n	8002380 <HAL_RTC_SetTime+0x3e>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	2200      	movs	r2, #0
 800237e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f000 fc3a 	bl	8002bfe <RTC_ByteToBcd2>
 800238a:	4603      	mov	r3, r0
 800238c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	785b      	ldrb	r3, [r3, #1]
 8002392:	4618      	mov	r0, r3
 8002394:	f000 fc33 	bl	8002bfe <RTC_ByteToBcd2>
 8002398:	4603      	mov	r3, r0
 800239a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800239c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	789b      	ldrb	r3, [r3, #2]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f000 fc2b 	bl	8002bfe <RTC_ByteToBcd2>
 80023a8:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80023aa:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	78db      	ldrb	r3, [r3, #3]
 80023b2:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80023b4:	4313      	orrs	r3, r2
 80023b6:	617b      	str	r3, [r7, #20]
 80023b8:	e018      	b.n	80023ec <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d102      	bne.n	80023ce <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	2200      	movs	r2, #0
 80023cc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	785b      	ldrb	r3, [r3, #1]
 80023d8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023da:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80023dc:	68ba      	ldr	r2, [r7, #8]
 80023de:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80023e0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	78db      	ldrb	r3, [r3, #3]
 80023e6:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023e8:	4313      	orrs	r3, r2
 80023ea:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	22ca      	movs	r2, #202	; 0xca
 80023f2:	625a      	str	r2, [r3, #36]	; 0x24
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2253      	movs	r2, #83	; 0x53
 80023fa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80023fc:	68f8      	ldr	r0, [r7, #12]
 80023fe:	f000 fbd4 	bl	8002baa <RTC_EnterInitMode>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d00b      	beq.n	8002420 <HAL_RTC_SetTime+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	22ff      	movs	r2, #255	; 0xff
 800240e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2204      	movs	r2, #4
 8002414:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2200      	movs	r2, #0
 800241a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e040      	b.n	80024a2 <HAL_RTC_SetTime+0x160>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800242a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800242e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	689a      	ldr	r2, [r3, #8]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800243e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6899      	ldr	r1, [r3, #8]
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	68da      	ldr	r2, [r3, #12]
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	431a      	orrs	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	430a      	orrs	r2, r1
 8002456:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	68da      	ldr	r2, [r3, #12]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002466:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002468:	68f8      	ldr	r0, [r7, #12]
 800246a:	f000 fb71 	bl	8002b50 <HAL_RTC_WaitForSynchro>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00b      	beq.n	800248c <HAL_RTC_SetTime+0x14a>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	22ff      	movs	r2, #255	; 0xff
 800247a:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2204      	movs	r2, #4
 8002480:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2200      	movs	r2, #0
 8002486:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e00a      	b.n	80024a2 <HAL_RTC_SetTime+0x160>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	22ff      	movs	r2, #255	; 0xff
 8002492:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2201      	movs	r2, #1
 8002498:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80024a0:	2300      	movs	r3, #0
  }
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	371c      	adds	r7, #28
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd90      	pop	{r4, r7, pc}

080024aa <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b086      	sub	sp, #24
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	60f8      	str	r0, [r7, #12]
 80024b2:	60b9      	str	r1, [r7, #8]
 80024b4:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)((hrtc->Instance->SSR) & RTC_SSR_SS);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024bc:	b29a      	uxth	r2, r3
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	609a      	str	r2, [r3, #8]
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80024da:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80024de:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	0c1b      	lsrs	r3, r3, #16
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024ea:	b2da      	uxtb	r2, r3
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	0a1b      	lsrs	r3, r3, #8
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80024fa:	b2da      	uxtb	r2, r3
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	b2db      	uxtb	r3, r3
 8002504:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002508:	b2da      	uxtb	r2, r3
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	0c1b      	lsrs	r3, r3, #16
 8002512:	b2db      	uxtb	r3, r3
 8002514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002518:	b2da      	uxtb	r2, r3
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d11a      	bne.n	800255a <HAL_RTC_GetTime+0xb0>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	4618      	mov	r0, r3
 800252a:	f000 fb87 	bl	8002c3c <RTC_Bcd2ToByte>
 800252e:	4603      	mov	r3, r0
 8002530:	461a      	mov	r2, r3
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	785b      	ldrb	r3, [r3, #1]
 800253a:	4618      	mov	r0, r3
 800253c:	f000 fb7e 	bl	8002c3c <RTC_Bcd2ToByte>
 8002540:	4603      	mov	r3, r0
 8002542:	461a      	mov	r2, r3
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	789b      	ldrb	r3, [r3, #2]
 800254c:	4618      	mov	r0, r3
 800254e:	f000 fb75 	bl	8002c3c <RTC_Bcd2ToByte>
 8002552:	4603      	mov	r3, r0
 8002554:	461a      	mov	r2, r3
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800255a:	2300      	movs	r3, #0
}
 800255c:	4618      	mov	r0, r3
 800255e:	3718      	adds	r7, #24
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002564:	b590      	push	{r4, r7, lr}
 8002566:	b087      	sub	sp, #28
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	7f1b      	ldrb	r3, [r3, #28]
 8002574:	2b01      	cmp	r3, #1
 8002576:	d101      	bne.n	800257c <HAL_RTC_SetDate+0x18>
 8002578:	2302      	movs	r3, #2
 800257a:	e08d      	b.n	8002698 <HAL_RTC_SetDate+0x134>
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2201      	movs	r2, #1
 8002580:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2202      	movs	r2, #2
 8002586:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d10e      	bne.n	80025ac <HAL_RTC_SetDate+0x48>
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	785b      	ldrb	r3, [r3, #1]
 8002592:	f003 0310 	and.w	r3, r3, #16
 8002596:	2b00      	cmp	r3, #0
 8002598:	d008      	beq.n	80025ac <HAL_RTC_SetDate+0x48>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	785b      	ldrb	r3, [r3, #1]
 800259e:	f023 0310 	bic.w	r3, r3, #16
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	330a      	adds	r3, #10
 80025a6:	b2da      	uxtb	r2, r3
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d11c      	bne.n	80025ec <HAL_RTC_SetDate+0x88>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	78db      	ldrb	r3, [r3, #3]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f000 fb21 	bl	8002bfe <RTC_ByteToBcd2>
 80025bc:	4603      	mov	r3, r0
 80025be:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	785b      	ldrb	r3, [r3, #1]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f000 fb1a 	bl	8002bfe <RTC_ByteToBcd2>
 80025ca:	4603      	mov	r3, r0
 80025cc:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025ce:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	789b      	ldrb	r3, [r3, #2]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f000 fb12 	bl	8002bfe <RTC_ByteToBcd2>
 80025da:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80025dc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025e6:	4313      	orrs	r3, r2
 80025e8:	617b      	str	r3, [r7, #20]
 80025ea:	e00e      	b.n	800260a <HAL_RTC_SetDate+0xa6>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	78db      	ldrb	r3, [r3, #3]
 80025f0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	785b      	ldrb	r3, [r3, #1]
 80025f6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80025f8:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80025fa:	68ba      	ldr	r2, [r7, #8]
 80025fc:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80025fe:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002606:	4313      	orrs	r3, r2
 8002608:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	22ca      	movs	r2, #202	; 0xca
 8002610:	625a      	str	r2, [r3, #36]	; 0x24
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2253      	movs	r2, #83	; 0x53
 8002618:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f000 fac5 	bl	8002baa <RTC_EnterInitMode>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d00b      	beq.n	800263e <HAL_RTC_SetDate+0xda>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	22ff      	movs	r2, #255	; 0xff
 800262c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2204      	movs	r2, #4
 8002632:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2200      	movs	r2, #0
 8002638:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e02c      	b.n	8002698 <HAL_RTC_SetDate+0x134>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002648:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800264c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68da      	ldr	r2, [r3, #12]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800265c:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f000 fa76 	bl	8002b50 <HAL_RTC_WaitForSynchro>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00b      	beq.n	8002682 <HAL_RTC_SetDate+0x11e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	22ff      	movs	r2, #255	; 0xff
 8002670:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2204      	movs	r2, #4
 8002676:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2200      	movs	r2, #0
 800267c:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e00a      	b.n	8002698 <HAL_RTC_SetDate+0x134>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	22ff      	movs	r2, #255	; 0xff
 8002688:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2201      	movs	r2, #1
 800268e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2200      	movs	r2, #0
 8002694:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8002696:	2300      	movs	r3, #0
  }
}
 8002698:	4618      	mov	r0, r3
 800269a:	371c      	adds	r7, #28
 800269c:	46bd      	mov	sp, r7
 800269e:	bd90      	pop	{r4, r7, pc}

080026a0 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80026b6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80026ba:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	0c1b      	lsrs	r3, r3, #16
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	0a1b      	lsrs	r3, r3, #8
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	f003 031f 	and.w	r3, r3, #31
 80026d0:	b2da      	uxtb	r2, r3
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80026de:	b2da      	uxtb	r2, r3
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	0b5b      	lsrs	r3, r3, #13
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	f003 0307 	and.w	r3, r3, #7
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d11a      	bne.n	8002730 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	78db      	ldrb	r3, [r3, #3]
 80026fe:	4618      	mov	r0, r3
 8002700:	f000 fa9c 	bl	8002c3c <RTC_Bcd2ToByte>
 8002704:	4603      	mov	r3, r0
 8002706:	461a      	mov	r2, r3
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	785b      	ldrb	r3, [r3, #1]
 8002710:	4618      	mov	r0, r3
 8002712:	f000 fa93 	bl	8002c3c <RTC_Bcd2ToByte>
 8002716:	4603      	mov	r3, r0
 8002718:	461a      	mov	r2, r3
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	789b      	ldrb	r3, [r3, #2]
 8002722:	4618      	mov	r0, r3
 8002724:	f000 fa8a 	bl	8002c3c <RTC_Bcd2ToByte>
 8002728:	4603      	mov	r3, r0
 800272a:	461a      	mov	r2, r3
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3718      	adds	r7, #24
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
	...

0800273c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800273c:	b590      	push	{r4, r7, lr}
 800273e:	b089      	sub	sp, #36	; 0x24
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8002748:	2300      	movs	r3, #0
 800274a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0;
 800274c:	2300      	movs	r3, #0
 800274e:	61fb      	str	r3, [r7, #28]
#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
  uint32_t subsecondtmpreg = 0;
 8002750:	2300      	movs	r3, #0
 8002752:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	7f1b      	ldrb	r3, [r3, #28]
 8002758:	2b01      	cmp	r3, #1
 800275a:	d101      	bne.n	8002760 <HAL_RTC_SetAlarm_IT+0x24>
 800275c:	2302      	movs	r3, #2
 800275e:	e11f      	b.n	80029a0 <HAL_RTC_SetAlarm_IT+0x264>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2201      	movs	r2, #1
 8002764:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2202      	movs	r2, #2
 800276a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d137      	bne.n	80027e2 <HAL_RTC_SetAlarm_IT+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800277c:	2b00      	cmp	r3, #0
 800277e:	d102      	bne.n	8002786 <HAL_RTC_SetAlarm_IT+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	2200      	movs	r2, #0
 8002784:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	4618      	mov	r0, r3
 800278c:	f000 fa37 	bl	8002bfe <RTC_ByteToBcd2>
 8002790:	4603      	mov	r3, r0
 8002792:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	785b      	ldrb	r3, [r3, #1]
 8002798:	4618      	mov	r0, r3
 800279a:	f000 fa30 	bl	8002bfe <RTC_ByteToBcd2>
 800279e:	4603      	mov	r3, r0
 80027a0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80027a2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	789b      	ldrb	r3, [r3, #2]
 80027a8:	4618      	mov	r0, r3
 80027aa:	f000 fa28 	bl	8002bfe <RTC_ByteToBcd2>
 80027ae:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80027b0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	78db      	ldrb	r3, [r3, #3]
 80027b8:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80027ba:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f000 fa1a 	bl	8002bfe <RTC_ByteToBcd2>
 80027ca:	4603      	mov	r3, r0
 80027cc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80027ce:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80027d6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80027dc:	4313      	orrs	r3, r2
 80027de:	61fb      	str	r3, [r7, #28]
 80027e0:	e023      	b.n	800282a <HAL_RTC_SetAlarm_IT+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d102      	bne.n	80027f6 <HAL_RTC_SetAlarm_IT+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	2200      	movs	r2, #0
 80027f4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	785b      	ldrb	r3, [r3, #1]
 8002800:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002802:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002804:	68ba      	ldr	r2, [r7, #8]
 8002806:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002808:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	78db      	ldrb	r3, [r3, #3]
 800280e:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002810:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002818:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800281a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002820:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002826:	4313      	orrs	r3, r2
 8002828:	61fb      	str	r3, [r7, #28]
  }
#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	699b      	ldr	r3, [r3, #24]
 8002832:	4313      	orrs	r3, r2
 8002834:	617b      	str	r3, [r7, #20]
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	22ca      	movs	r2, #202	; 0xca
 800283c:	625a      	str	r2, [r3, #36]	; 0x24
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2253      	movs	r2, #83	; 0x53
 8002844:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800284e:	d148      	bne.n	80028e2 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	689a      	ldr	r2, [r3, #8]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800285e:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	b2da      	uxtb	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002870:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002872:	f7fe faaf 	bl	8000dd4 <HAL_GetTick>
 8002876:	61b8      	str	r0, [r7, #24]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002878:	e013      	b.n	80028a2 <HAL_RTC_SetAlarm_IT+0x166>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800287a:	f7fe faab 	bl	8000dd4 <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002888:	d90b      	bls.n	80028a2 <HAL_RTC_SetAlarm_IT+0x166>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	22ff      	movs	r2, #255	; 0xff
 8002890:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2203      	movs	r2, #3
 8002896:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2200      	movs	r2, #0
 800289c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e07e      	b.n	80029a0 <HAL_RTC_SetAlarm_IT+0x264>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	f003 0301 	and.w	r3, r3, #1
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d0e4      	beq.n	800287a <HAL_RTC_SetAlarm_IT+0x13e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	69fa      	ldr	r2, [r7, #28]
 80028b6:	61da      	str	r2, [r3, #28]
#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	697a      	ldr	r2, [r7, #20]
 80028be:	645a      	str	r2, [r3, #68]	; 0x44
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689a      	ldr	r2, [r3, #8]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028ce:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	689a      	ldr	r2, [r3, #8]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80028de:	609a      	str	r2, [r3, #8]
 80028e0:	e047      	b.n	8002972 <HAL_RTC_SetAlarm_IT+0x236>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80028f0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	b2da      	uxtb	r2, r3
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002902:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002904:	f7fe fa66 	bl	8000dd4 <HAL_GetTick>
 8002908:	61b8      	str	r0, [r7, #24]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800290a:	e013      	b.n	8002934 <HAL_RTC_SetAlarm_IT+0x1f8>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800290c:	f7fe fa62 	bl	8000dd4 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800291a:	d90b      	bls.n	8002934 <HAL_RTC_SetAlarm_IT+0x1f8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	22ff      	movs	r2, #255	; 0xff
 8002922:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2203      	movs	r2, #3
 8002928:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e035      	b.n	80029a0 <HAL_RTC_SetAlarm_IT+0x264>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0e4      	beq.n	800290c <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	69fa      	ldr	r2, [r7, #28]
 8002948:	621a      	str	r2, [r3, #32]
#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	649a      	str	r2, [r3, #72]	; 0x48
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	689a      	ldr	r2, [r3, #8]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002960:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689a      	ldr	r2, [r3, #8]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002970:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002972:	4b0d      	ldr	r3, [pc, #52]	; (80029a8 <HAL_RTC_SetAlarm_IT+0x26c>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a0c      	ldr	r2, [pc, #48]	; (80029a8 <HAL_RTC_SetAlarm_IT+0x26c>)
 8002978:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800297c:	6013      	str	r3, [r2, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800297e:	4b0a      	ldr	r3, [pc, #40]	; (80029a8 <HAL_RTC_SetAlarm_IT+0x26c>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	4a09      	ldr	r2, [pc, #36]	; (80029a8 <HAL_RTC_SetAlarm_IT+0x26c>)
 8002984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002988:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	22ff      	movs	r2, #255	; 0xff
 8002990:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2201      	movs	r2, #1
 8002996:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3724      	adds	r7, #36	; 0x24
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd90      	pop	{r4, r7, pc}
 80029a8:	40010400 	.word	0x40010400

080029ac <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	7f1b      	ldrb	r3, [r3, #28]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d101      	bne.n	80029c2 <HAL_RTC_DeactivateAlarm+0x16>
 80029be:	2302      	movs	r3, #2
 80029c0:	e07b      	b.n	8002aba <HAL_RTC_DeactivateAlarm+0x10e>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2201      	movs	r2, #1
 80029c6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2202      	movs	r2, #2
 80029cc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	22ca      	movs	r2, #202	; 0xca
 80029d4:	625a      	str	r2, [r3, #36]	; 0x24
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2253      	movs	r2, #83	; 0x53
 80029dc:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029e4:	d12f      	bne.n	8002a46 <HAL_RTC_DeactivateAlarm+0x9a>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689a      	ldr	r2, [r3, #8]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80029f4:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002a04:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8002a06:	f7fe f9e5 	bl	8000dd4 <HAL_GetTick>
 8002a0a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002a0c:	e013      	b.n	8002a36 <HAL_RTC_DeactivateAlarm+0x8a>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002a0e:	f7fe f9e1 	bl	8000dd4 <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a1c:	d90b      	bls.n	8002a36 <HAL_RTC_DeactivateAlarm+0x8a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	22ff      	movs	r2, #255	; 0xff
 8002a24:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2203      	movs	r2, #3
 8002a2a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e041      	b.n	8002aba <HAL_RTC_DeactivateAlarm+0x10e>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d0e4      	beq.n	8002a0e <HAL_RTC_DeactivateAlarm+0x62>
 8002a44:	e02e      	b.n	8002aa4 <HAL_RTC_DeactivateAlarm+0xf8>
    }
  }
  else
  {
    /* AlarmB */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689a      	ldr	r2, [r3, #8]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a54:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a64:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8002a66:	f7fe f9b5 	bl	8000dd4 <HAL_GetTick>
 8002a6a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8002a6c:	e013      	b.n	8002a96 <HAL_RTC_DeactivateAlarm+0xea>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002a6e:	f7fe f9b1 	bl	8000dd4 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a7c:	d90b      	bls.n	8002a96 <HAL_RTC_DeactivateAlarm+0xea>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	22ff      	movs	r2, #255	; 0xff
 8002a84:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2203      	movs	r2, #3
 8002a8a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e011      	b.n	8002aba <HAL_RTC_DeactivateAlarm+0x10e>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	f003 0302 	and.w	r3, r3, #2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d0e4      	beq.n	8002a6e <HAL_RTC_DeactivateAlarm+0xc2>
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	22ff      	movs	r2, #255	; 0xff
 8002aaa:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
	...

08002ac4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d012      	beq.n	8002b00 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d00b      	beq.n	8002b00 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f003 fd17 	bl	800651c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002afe:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d012      	beq.n	8002b34 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d00b      	beq.n	8002b34 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f000 f8d8 	bl	8002cd2 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	b2da      	uxtb	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002b32:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002b34:	4b05      	ldr	r3, [pc, #20]	; (8002b4c <HAL_RTC_AlarmIRQHandler+0x88>)
 8002b36:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002b3a:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	775a      	strb	r2, [r3, #29]
}
 8002b42:	bf00      	nop
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40010400 	.word	0x40010400

08002b50 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
  /* If RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
  if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f003 0320 	and.w	r3, r3, #32
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d11c      	bne.n	8002ba0 <HAL_RTC_WaitForSynchro+0x50>
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */
  {
    /* Clear RSF flag */
    hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68da      	ldr	r2, [r3, #12]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002b74:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002b76:	f7fe f92d 	bl	8000dd4 <HAL_GetTick>
 8002b7a:	60f8      	str	r0, [r7, #12]

    /* Wait the registers to be synchronised */
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002b7c:	e009      	b.n	8002b92 <HAL_RTC_WaitForSynchro+0x42>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002b7e:	f7fe f929 	bl	8000dd4 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b8c:	d901      	bls.n	8002b92 <HAL_RTC_WaitForSynchro+0x42>
      {
        return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e007      	b.n	8002ba2 <HAL_RTC_WaitForSynchro+0x52>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	f003 0320 	and.w	r3, r3, #32
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d0ee      	beq.n	8002b7e <HAL_RTC_WaitForSynchro+0x2e>
      }
    }
  }

  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b084      	sub	sp, #16
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d119      	bne.n	8002bf4 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002bca:	f7fe f903 	bl	8000dd4 <HAL_GetTick>
 8002bce:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002bd0:	e009      	b.n	8002be6 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002bd2:	f7fe f8ff 	bl	8000dd4 <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002be0:	d901      	bls.n	8002be6 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e007      	b.n	8002bf6 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d0ee      	beq.n	8002bd2 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b085      	sub	sp, #20
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	4603      	mov	r3, r0
 8002c06:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8002c0c:	79fb      	ldrb	r3, [r7, #7]
 8002c0e:	72fb      	strb	r3, [r7, #11]

  while (Param >= 10U)
 8002c10:	e005      	b.n	8002c1e <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	3301      	adds	r3, #1
 8002c16:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8002c18:	7afb      	ldrb	r3, [r7, #11]
 8002c1a:	3b0a      	subs	r3, #10
 8002c1c:	72fb      	strb	r3, [r7, #11]
  while (Param >= 10U)
 8002c1e:	7afb      	ldrb	r3, [r7, #11]
 8002c20:	2b09      	cmp	r3, #9
 8002c22:	d8f6      	bhi.n	8002c12 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	011b      	lsls	r3, r3, #4
 8002c2a:	b2da      	uxtb	r2, r3
 8002c2c:	7afb      	ldrb	r3, [r7, #11]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	b2db      	uxtb	r3, r3
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3714      	adds	r7, #20
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr

08002c3c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	4603      	mov	r3, r0
 8002c44:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8002c46:	79fb      	ldrb	r3, [r7, #7]
 8002c48:	091b      	lsrs	r3, r3, #4
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	4613      	mov	r3, r2
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	4413      	add	r3, r2
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	b2da      	uxtb	r2, r3
 8002c5c:	79fb      	ldrb	r3, [r7, #7]
 8002c5e:	f003 030f 	and.w	r3, r3, #15
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	4413      	add	r3, r2
 8002c66:	b2db      	uxtb	r3, r3
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3714      	adds	r7, #20
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bc80      	pop	{r7}
 8002c70:	4770      	bx	lr

08002c72 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8002c72:	b480      	push	{r7}
 8002c74:	b083      	sub	sp, #12
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	7f1b      	ldrb	r3, [r3, #28]
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d101      	bne.n	8002c86 <HAL_RTCEx_EnableBypassShadow+0x14>
 8002c82:	2302      	movs	r3, #2
 8002c84:	e020      	b.n	8002cc8 <HAL_RTCEx_EnableBypassShadow+0x56>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2202      	movs	r2, #2
 8002c90:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	22ca      	movs	r2, #202	; 0xca
 8002c98:	625a      	str	r2, [r3, #36]	; 0x24
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2253      	movs	r2, #83	; 0x53
 8002ca0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	689a      	ldr	r2, [r3, #8]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f042 0220 	orr.w	r2, r2, #32
 8002cb0:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	22ff      	movs	r2, #255	; 0xff
 8002cb8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8002cc6:	2300      	movs	r3, #0
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bc80      	pop	{r7}
 8002cd0:	4770      	bx	lr

08002cd2 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	b083      	sub	sp, #12
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8002cda:	bf00      	nop
 8002cdc:	370c      	adds	r7, #12
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bc80      	pop	{r7}
 8002ce2:	4770      	bx	lr

08002ce4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e07b      	b.n	8002dee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d108      	bne.n	8002d10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d06:	d009      	beq.n	8002d1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	61da      	str	r2, [r3, #28]
 8002d0e:	e005      	b.n	8002d1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d106      	bne.n	8002d3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7fd fdd6 	bl	80008e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2202      	movs	r2, #2
 8002d40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d52:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002d64:	431a      	orrs	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	691b      	ldr	r3, [r3, #16]
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	431a      	orrs	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	431a      	orrs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	699b      	ldr	r3, [r3, #24]
 8002d88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d8c:	431a      	orrs	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d96:	431a      	orrs	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002da0:	ea42 0103 	orr.w	r1, r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	0c1b      	lsrs	r3, r3, #16
 8002dba:	f003 0104 	and.w	r1, r3, #4
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc2:	f003 0210 	and.w	r2, r3, #16
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	69da      	ldr	r2, [r3, #28]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ddc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3708      	adds	r7, #8
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b082      	sub	sp, #8
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d101      	bne.n	8002e08 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e031      	b.n	8002e6c <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d106      	bne.n	8002e22 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f000 f829 	bl	8002e74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2202      	movs	r2, #2
 8002e26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	3304      	adds	r3, #4
 8002e32:	4619      	mov	r1, r3
 8002e34:	4610      	mov	r0, r2
 8002e36:	f000 f979 	bl	800312c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3708      	adds	r7, #8
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002e7c:	bf00      	nop
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bc80      	pop	{r7}
 8002e84:	4770      	bx	lr
	...

08002e88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d001      	beq.n	8002ea0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e03a      	b.n	8002f16 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2202      	movs	r2, #2
 8002ea4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68da      	ldr	r2, [r3, #12]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f042 0201 	orr.w	r2, r2, #1
 8002eb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ec0:	d00e      	beq.n	8002ee0 <HAL_TIM_Base_Start_IT+0x58>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a16      	ldr	r2, [pc, #88]	; (8002f20 <HAL_TIM_Base_Start_IT+0x98>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d009      	beq.n	8002ee0 <HAL_TIM_Base_Start_IT+0x58>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a14      	ldr	r2, [pc, #80]	; (8002f24 <HAL_TIM_Base_Start_IT+0x9c>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d004      	beq.n	8002ee0 <HAL_TIM_Base_Start_IT+0x58>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a13      	ldr	r2, [pc, #76]	; (8002f28 <HAL_TIM_Base_Start_IT+0xa0>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d111      	bne.n	8002f04 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f003 0307 	and.w	r3, r3, #7
 8002eea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2b06      	cmp	r3, #6
 8002ef0:	d010      	beq.n	8002f14 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f042 0201 	orr.w	r2, r2, #1
 8002f00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f02:	e007      	b.n	8002f14 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f042 0201 	orr.w	r2, r2, #1
 8002f12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3714      	adds	r7, #20
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bc80      	pop	{r7}
 8002f1e:	4770      	bx	lr
 8002f20:	40000400 	.word	0x40000400
 8002f24:	40000800 	.word	0x40000800
 8002f28:	40010800 	.word	0x40010800

08002f2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d122      	bne.n	8002f88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	f003 0302 	and.w	r3, r3, #2
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d11b      	bne.n	8002f88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f06f 0202 	mvn.w	r2, #2
 8002f58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	f003 0303 	and.w	r3, r3, #3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d003      	beq.n	8002f76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f000 f8c1 	bl	80030f6 <HAL_TIM_IC_CaptureCallback>
 8002f74:	e005      	b.n	8002f82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 f8b4 	bl	80030e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 f8c3 	bl	8003108 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	f003 0304 	and.w	r3, r3, #4
 8002f92:	2b04      	cmp	r3, #4
 8002f94:	d122      	bne.n	8002fdc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	f003 0304 	and.w	r3, r3, #4
 8002fa0:	2b04      	cmp	r3, #4
 8002fa2:	d11b      	bne.n	8002fdc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f06f 0204 	mvn.w	r2, #4
 8002fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d003      	beq.n	8002fca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f000 f897 	bl	80030f6 <HAL_TIM_IC_CaptureCallback>
 8002fc8:	e005      	b.n	8002fd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f000 f88a 	bl	80030e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f000 f899 	bl	8003108 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	691b      	ldr	r3, [r3, #16]
 8002fe2:	f003 0308 	and.w	r3, r3, #8
 8002fe6:	2b08      	cmp	r3, #8
 8002fe8:	d122      	bne.n	8003030 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	f003 0308 	and.w	r3, r3, #8
 8002ff4:	2b08      	cmp	r3, #8
 8002ff6:	d11b      	bne.n	8003030 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f06f 0208 	mvn.w	r2, #8
 8003000:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2204      	movs	r2, #4
 8003006:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	69db      	ldr	r3, [r3, #28]
 800300e:	f003 0303 	and.w	r3, r3, #3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d003      	beq.n	800301e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f000 f86d 	bl	80030f6 <HAL_TIM_IC_CaptureCallback>
 800301c:	e005      	b.n	800302a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f000 f860 	bl	80030e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f000 f86f 	bl	8003108 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	f003 0310 	and.w	r3, r3, #16
 800303a:	2b10      	cmp	r3, #16
 800303c:	d122      	bne.n	8003084 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	f003 0310 	and.w	r3, r3, #16
 8003048:	2b10      	cmp	r3, #16
 800304a:	d11b      	bne.n	8003084 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f06f 0210 	mvn.w	r2, #16
 8003054:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2208      	movs	r2, #8
 800305a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	69db      	ldr	r3, [r3, #28]
 8003062:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003066:	2b00      	cmp	r3, #0
 8003068:	d003      	beq.n	8003072 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 f843 	bl	80030f6 <HAL_TIM_IC_CaptureCallback>
 8003070:	e005      	b.n	800307e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f836 	bl	80030e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	f000 f845 	bl	8003108 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	2b01      	cmp	r3, #1
 8003090:	d10e      	bne.n	80030b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	f003 0301 	and.w	r3, r3, #1
 800309c:	2b01      	cmp	r3, #1
 800309e:	d107      	bne.n	80030b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f06f 0201 	mvn.w	r2, #1
 80030a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f7fd fb28 	bl	8000700 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	691b      	ldr	r3, [r3, #16]
 80030b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ba:	2b40      	cmp	r3, #64	; 0x40
 80030bc:	d10e      	bne.n	80030dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c8:	2b40      	cmp	r3, #64	; 0x40
 80030ca:	d107      	bne.n	80030dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80030d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f000 f81f 	bl	800311a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030dc:	bf00      	nop
 80030de:	3708      	adds	r7, #8
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bc80      	pop	{r7}
 80030f4:	4770      	bx	lr

080030f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b083      	sub	sp, #12
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030fe:	bf00      	nop
 8003100:	370c      	adds	r7, #12
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr

08003108 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	bc80      	pop	{r7}
 8003118:	4770      	bx	lr

0800311a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800311a:	b480      	push	{r7}
 800311c:	b083      	sub	sp, #12
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr

0800312c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800312c:	b480      	push	{r7}
 800312e:	b085      	sub	sp, #20
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003142:	d00f      	beq.n	8003164 <TIM_Base_SetConfig+0x38>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a2b      	ldr	r2, [pc, #172]	; (80031f4 <TIM_Base_SetConfig+0xc8>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d00b      	beq.n	8003164 <TIM_Base_SetConfig+0x38>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	4a2a      	ldr	r2, [pc, #168]	; (80031f8 <TIM_Base_SetConfig+0xcc>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d007      	beq.n	8003164 <TIM_Base_SetConfig+0x38>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4a29      	ldr	r2, [pc, #164]	; (80031fc <TIM_Base_SetConfig+0xd0>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d003      	beq.n	8003164 <TIM_Base_SetConfig+0x38>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4a28      	ldr	r2, [pc, #160]	; (8003200 <TIM_Base_SetConfig+0xd4>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d108      	bne.n	8003176 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800316a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	4313      	orrs	r3, r2
 8003174:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800317c:	d017      	beq.n	80031ae <TIM_Base_SetConfig+0x82>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a1c      	ldr	r2, [pc, #112]	; (80031f4 <TIM_Base_SetConfig+0xc8>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d013      	beq.n	80031ae <TIM_Base_SetConfig+0x82>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a1b      	ldr	r2, [pc, #108]	; (80031f8 <TIM_Base_SetConfig+0xcc>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d00f      	beq.n	80031ae <TIM_Base_SetConfig+0x82>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a1a      	ldr	r2, [pc, #104]	; (80031fc <TIM_Base_SetConfig+0xd0>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d00b      	beq.n	80031ae <TIM_Base_SetConfig+0x82>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a19      	ldr	r2, [pc, #100]	; (8003200 <TIM_Base_SetConfig+0xd4>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d007      	beq.n	80031ae <TIM_Base_SetConfig+0x82>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a18      	ldr	r2, [pc, #96]	; (8003204 <TIM_Base_SetConfig+0xd8>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d003      	beq.n	80031ae <TIM_Base_SetConfig+0x82>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a17      	ldr	r2, [pc, #92]	; (8003208 <TIM_Base_SetConfig+0xdc>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d108      	bne.n	80031c0 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	4313      	orrs	r3, r2
 80031be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	68fa      	ldr	r2, [r7, #12]
 80031d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	615a      	str	r2, [r3, #20]
}
 80031ea:	bf00      	nop
 80031ec:	3714      	adds	r7, #20
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bc80      	pop	{r7}
 80031f2:	4770      	bx	lr
 80031f4:	40000400 	.word	0x40000400
 80031f8:	40000800 	.word	0x40000800
 80031fc:	40000c00 	.word	0x40000c00
 8003200:	40010800 	.word	0x40010800
 8003204:	40010c00 	.word	0x40010c00
 8003208:	40011000 	.word	0x40011000

0800320c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d101      	bne.n	800321e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e03f      	b.n	800329e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d106      	bne.n	8003238 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f7fd fd32 	bl	8000c9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2224      	movs	r2, #36	; 0x24
 800323c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68da      	ldr	r2, [r3, #12]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800324e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	f000 fb45 	bl	80038e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	691a      	ldr	r2, [r3, #16]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003264:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	695a      	ldr	r2, [r3, #20]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003274:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68da      	ldr	r2, [r3, #12]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003284:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2220      	movs	r2, #32
 8003290:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2220      	movs	r2, #32
 8003298:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3708      	adds	r7, #8
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b088      	sub	sp, #32
 80032aa:	af02      	add	r7, sp, #8
 80032ac:	60f8      	str	r0, [r7, #12]
 80032ae:	60b9      	str	r1, [r7, #8]
 80032b0:	603b      	str	r3, [r7, #0]
 80032b2:	4613      	mov	r3, r2
 80032b4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80032b6:	2300      	movs	r3, #0
 80032b8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	2b20      	cmp	r3, #32
 80032c4:	f040 8083 	bne.w	80033ce <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d002      	beq.n	80032d4 <HAL_UART_Transmit+0x2e>
 80032ce:	88fb      	ldrh	r3, [r7, #6]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d101      	bne.n	80032d8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e07b      	b.n	80033d0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d101      	bne.n	80032e6 <HAL_UART_Transmit+0x40>
 80032e2:	2302      	movs	r3, #2
 80032e4:	e074      	b.n	80033d0 <HAL_UART_Transmit+0x12a>
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2200      	movs	r2, #0
 80032f2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2221      	movs	r2, #33	; 0x21
 80032f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80032fc:	f7fd fd6a 	bl	8000dd4 <HAL_GetTick>
 8003300:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	88fa      	ldrh	r2, [r7, #6]
 8003306:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	88fa      	ldrh	r2, [r7, #6]
 800330c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003316:	e042      	b.n	800339e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800331c:	b29b      	uxth	r3, r3
 800331e:	3b01      	subs	r3, #1
 8003320:	b29a      	uxth	r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800332e:	d122      	bne.n	8003376 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	9300      	str	r3, [sp, #0]
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	2200      	movs	r2, #0
 8003338:	2180      	movs	r1, #128	; 0x80
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 f967 	bl	800360e <UART_WaitOnFlagUntilTimeout>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e042      	b.n	80033d0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	881b      	ldrh	r3, [r3, #0]
 8003352:	461a      	mov	r2, r3
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800335c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d103      	bne.n	800336e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	3302      	adds	r3, #2
 800336a:	60bb      	str	r3, [r7, #8]
 800336c:	e017      	b.n	800339e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	3301      	adds	r3, #1
 8003372:	60bb      	str	r3, [r7, #8]
 8003374:	e013      	b.n	800339e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	2200      	movs	r2, #0
 800337e:	2180      	movs	r1, #128	; 0x80
 8003380:	68f8      	ldr	r0, [r7, #12]
 8003382:	f000 f944 	bl	800360e <UART_WaitOnFlagUntilTimeout>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e01f      	b.n	80033d0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	1c5a      	adds	r2, r3, #1
 8003394:	60ba      	str	r2, [r7, #8]
 8003396:	781a      	ldrb	r2, [r3, #0]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1b7      	bne.n	8003318 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	2200      	movs	r2, #0
 80033b0:	2140      	movs	r1, #64	; 0x40
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	f000 f92b 	bl	800360e <UART_WaitOnFlagUntilTimeout>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80033be:	2303      	movs	r3, #3
 80033c0:	e006      	b.n	80033d0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2220      	movs	r2, #32
 80033c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80033ca:	2300      	movs	r3, #0
 80033cc:	e000      	b.n	80033d0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80033ce:	2302      	movs	r3, #2
  }
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3718      	adds	r7, #24
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b088      	sub	sp, #32
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80033f8:	2300      	movs	r3, #0
 80033fa:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80033fc:	2300      	movs	r3, #0
 80033fe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	f003 030f 	and.w	r3, r3, #15
 8003406:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10d      	bne.n	800342a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	f003 0320 	and.w	r3, r3, #32
 8003414:	2b00      	cmp	r3, #0
 8003416:	d008      	beq.n	800342a <HAL_UART_IRQHandler+0x52>
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	f003 0320 	and.w	r3, r3, #32
 800341e:	2b00      	cmp	r3, #0
 8003420:	d003      	beq.n	800342a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 f9db 	bl	80037de <UART_Receive_IT>
      return;
 8003428:	e0d0      	b.n	80035cc <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	2b00      	cmp	r3, #0
 800342e:	f000 80b0 	beq.w	8003592 <HAL_UART_IRQHandler+0x1ba>
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b00      	cmp	r3, #0
 800343a:	d105      	bne.n	8003448 <HAL_UART_IRQHandler+0x70>
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003442:	2b00      	cmp	r3, #0
 8003444:	f000 80a5 	beq.w	8003592 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00a      	beq.n	8003468 <HAL_UART_IRQHandler+0x90>
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003458:	2b00      	cmp	r3, #0
 800345a:	d005      	beq.n	8003468 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003460:	f043 0201 	orr.w	r2, r3, #1
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	f003 0304 	and.w	r3, r3, #4
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00a      	beq.n	8003488 <HAL_UART_IRQHandler+0xb0>
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b00      	cmp	r3, #0
 800347a:	d005      	beq.n	8003488 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003480:	f043 0202 	orr.w	r2, r3, #2
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00a      	beq.n	80034a8 <HAL_UART_IRQHandler+0xd0>
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	f003 0301 	and.w	r3, r3, #1
 8003498:	2b00      	cmp	r3, #0
 800349a:	d005      	beq.n	80034a8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034a0:	f043 0204 	orr.w	r2, r3, #4
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	f003 0308 	and.w	r3, r3, #8
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00f      	beq.n	80034d2 <HAL_UART_IRQHandler+0xfa>
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	f003 0320 	and.w	r3, r3, #32
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d104      	bne.n	80034c6 <HAL_UART_IRQHandler+0xee>
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	f003 0301 	and.w	r3, r3, #1
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d005      	beq.n	80034d2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034ca:	f043 0208 	orr.w	r2, r3, #8
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d077      	beq.n	80035ca <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	f003 0320 	and.w	r3, r3, #32
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d007      	beq.n	80034f4 <HAL_UART_IRQHandler+0x11c>
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	f003 0320 	and.w	r3, r3, #32
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d002      	beq.n	80034f4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 f975 	bl	80037de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	695b      	ldr	r3, [r3, #20]
 80034fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034fe:	2b40      	cmp	r3, #64	; 0x40
 8003500:	bf0c      	ite	eq
 8003502:	2301      	moveq	r3, #1
 8003504:	2300      	movne	r3, #0
 8003506:	b2db      	uxtb	r3, r3
 8003508:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800350e:	f003 0308 	and.w	r3, r3, #8
 8003512:	2b00      	cmp	r3, #0
 8003514:	d102      	bne.n	800351c <HAL_UART_IRQHandler+0x144>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d031      	beq.n	8003580 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f000 f8c0 	bl	80036a2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800352c:	2b40      	cmp	r3, #64	; 0x40
 800352e:	d123      	bne.n	8003578 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	695a      	ldr	r2, [r3, #20]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800353e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003544:	2b00      	cmp	r3, #0
 8003546:	d013      	beq.n	8003570 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800354c:	4a21      	ldr	r2, [pc, #132]	; (80035d4 <HAL_UART_IRQHandler+0x1fc>)
 800354e:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003554:	4618      	mov	r0, r3
 8003556:	f7fd fd72 	bl	800103e <HAL_DMA_Abort_IT>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d016      	beq.n	800358e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003564:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800356a:	4610      	mov	r0, r2
 800356c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800356e:	e00e      	b.n	800358e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f000 f843 	bl	80035fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003576:	e00a      	b.n	800358e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 f83f 	bl	80035fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800357e:	e006      	b.n	800358e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 f83b 	bl	80035fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800358c:	e01d      	b.n	80035ca <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800358e:	bf00      	nop
    return;
 8003590:	e01b      	b.n	80035ca <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003598:	2b00      	cmp	r3, #0
 800359a:	d008      	beq.n	80035ae <HAL_UART_IRQHandler+0x1d6>
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 f8ac 	bl	8003704 <UART_Transmit_IT>
    return;
 80035ac:	e00e      	b.n	80035cc <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d009      	beq.n	80035cc <HAL_UART_IRQHandler+0x1f4>
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d004      	beq.n	80035cc <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 f8f3 	bl	80037ae <UART_EndTransmit_IT>
    return;
 80035c8:	e000      	b.n	80035cc <HAL_UART_IRQHandler+0x1f4>
    return;
 80035ca:	bf00      	nop
  }
}
 80035cc:	3720      	adds	r7, #32
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	080036dd 	.word	0x080036dd

080035d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bc80      	pop	{r7}
 80035e8:	4770      	bx	lr

080035ea <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80035ea:	b480      	push	{r7}
 80035ec:	b083      	sub	sp, #12
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80035f2:	bf00      	nop
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bc80      	pop	{r7}
 80035fa:	4770      	bx	lr

080035fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	bc80      	pop	{r7}
 800360c:	4770      	bx	lr

0800360e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b084      	sub	sp, #16
 8003612:	af00      	add	r7, sp, #0
 8003614:	60f8      	str	r0, [r7, #12]
 8003616:	60b9      	str	r1, [r7, #8]
 8003618:	603b      	str	r3, [r7, #0]
 800361a:	4613      	mov	r3, r2
 800361c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800361e:	e02c      	b.n	800367a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003626:	d028      	beq.n	800367a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003628:	69bb      	ldr	r3, [r7, #24]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d007      	beq.n	800363e <UART_WaitOnFlagUntilTimeout+0x30>
 800362e:	f7fd fbd1 	bl	8000dd4 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	69ba      	ldr	r2, [r7, #24]
 800363a:	429a      	cmp	r2, r3
 800363c:	d21d      	bcs.n	800367a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68da      	ldr	r2, [r3, #12]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800364c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	695a      	ldr	r2, [r3, #20]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 0201 	bic.w	r2, r2, #1
 800365c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2220      	movs	r2, #32
 8003662:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2220      	movs	r2, #32
 800366a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e00f      	b.n	800369a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	4013      	ands	r3, r2
 8003684:	68ba      	ldr	r2, [r7, #8]
 8003686:	429a      	cmp	r2, r3
 8003688:	bf0c      	ite	eq
 800368a:	2301      	moveq	r3, #1
 800368c:	2300      	movne	r3, #0
 800368e:	b2db      	uxtb	r3, r3
 8003690:	461a      	mov	r2, r3
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	429a      	cmp	r2, r3
 8003696:	d0c3      	beq.n	8003620 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036a2:	b480      	push	{r7}
 80036a4:	b083      	sub	sp, #12
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68da      	ldr	r2, [r3, #12]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80036b8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	695a      	ldr	r2, [r3, #20]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 0201 	bic.w	r2, r2, #1
 80036c8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2220      	movs	r2, #32
 80036ce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80036d2:	bf00      	nop
 80036d4:	370c      	adds	r7, #12
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bc80      	pop	{r7}
 80036da:	4770      	bx	lr

080036dc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2200      	movs	r2, #0
 80036f4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80036f6:	68f8      	ldr	r0, [r7, #12]
 80036f8:	f7ff ff80 	bl	80035fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80036fc:	bf00      	nop
 80036fe:	3710      	adds	r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b21      	cmp	r3, #33	; 0x21
 8003716:	d144      	bne.n	80037a2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003720:	d11a      	bne.n	8003758 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	881b      	ldrh	r3, [r3, #0]
 800372c:	461a      	mov	r2, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003736:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d105      	bne.n	800374c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	1c9a      	adds	r2, r3, #2
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	621a      	str	r2, [r3, #32]
 800374a:	e00e      	b.n	800376a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a1b      	ldr	r3, [r3, #32]
 8003750:	1c5a      	adds	r2, r3, #1
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	621a      	str	r2, [r3, #32]
 8003756:	e008      	b.n	800376a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	1c59      	adds	r1, r3, #1
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6211      	str	r1, [r2, #32]
 8003762:	781a      	ldrb	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800376e:	b29b      	uxth	r3, r3
 8003770:	3b01      	subs	r3, #1
 8003772:	b29b      	uxth	r3, r3
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	4619      	mov	r1, r3
 8003778:	84d1      	strh	r1, [r2, #38]	; 0x26
 800377a:	2b00      	cmp	r3, #0
 800377c:	d10f      	bne.n	800379e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68da      	ldr	r2, [r3, #12]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800378c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68da      	ldr	r2, [r3, #12]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800379c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800379e:	2300      	movs	r3, #0
 80037a0:	e000      	b.n	80037a4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80037a2:	2302      	movs	r3, #2
  }
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3714      	adds	r7, #20
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bc80      	pop	{r7}
 80037ac:	4770      	bx	lr

080037ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b082      	sub	sp, #8
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68da      	ldr	r2, [r3, #12]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2220      	movs	r2, #32
 80037ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f7ff ff02 	bl	80035d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80037de:	b580      	push	{r7, lr}
 80037e0:	b084      	sub	sp, #16
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b22      	cmp	r3, #34	; 0x22
 80037f0:	d171      	bne.n	80038d6 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037fa:	d123      	bne.n	8003844 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003800:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d10e      	bne.n	8003828 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	b29b      	uxth	r3, r3
 8003812:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003816:	b29a      	uxth	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003820:	1c9a      	adds	r2, r3, #2
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	629a      	str	r2, [r3, #40]	; 0x28
 8003826:	e029      	b.n	800387c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	b29b      	uxth	r3, r3
 8003830:	b2db      	uxtb	r3, r3
 8003832:	b29a      	uxth	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383c:	1c5a      	adds	r2, r3, #1
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	629a      	str	r2, [r3, #40]	; 0x28
 8003842:	e01b      	b.n	800387c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	691b      	ldr	r3, [r3, #16]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d10a      	bne.n	8003862 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6858      	ldr	r0, [r3, #4]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003856:	1c59      	adds	r1, r3, #1
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	6291      	str	r1, [r2, #40]	; 0x28
 800385c:	b2c2      	uxtb	r2, r0
 800385e:	701a      	strb	r2, [r3, #0]
 8003860:	e00c      	b.n	800387c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	b2da      	uxtb	r2, r3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800386e:	1c58      	adds	r0, r3, #1
 8003870:	6879      	ldr	r1, [r7, #4]
 8003872:	6288      	str	r0, [r1, #40]	; 0x28
 8003874:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003878:	b2d2      	uxtb	r2, r2
 800387a:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003880:	b29b      	uxth	r3, r3
 8003882:	3b01      	subs	r3, #1
 8003884:	b29b      	uxth	r3, r3
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	4619      	mov	r1, r3
 800388a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800388c:	2b00      	cmp	r3, #0
 800388e:	d120      	bne.n	80038d2 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68da      	ldr	r2, [r3, #12]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f022 0220 	bic.w	r2, r2, #32
 800389e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68da      	ldr	r2, [r3, #12]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80038ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	695a      	ldr	r2, [r3, #20]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f022 0201 	bic.w	r2, r2, #1
 80038be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2220      	movs	r2, #32
 80038c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f7ff fe8e 	bl	80035ea <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80038ce:	2300      	movs	r3, #0
 80038d0:	e002      	b.n	80038d8 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80038d2:	2300      	movs	r3, #0
 80038d4:	e000      	b.n	80038d8 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80038d6:	2302      	movs	r3, #2
  }
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3710      	adds	r7, #16
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	68da      	ldr	r2, [r3, #12]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	430a      	orrs	r2, r1
 80038fc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	689a      	ldr	r2, [r3, #8]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	431a      	orrs	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	695b      	ldr	r3, [r3, #20]
 800390c:	431a      	orrs	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	69db      	ldr	r3, [r3, #28]
 8003912:	4313      	orrs	r3, r2
 8003914:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003920:	f023 030c 	bic.w	r3, r3, #12
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	6812      	ldr	r2, [r2, #0]
 8003928:	68b9      	ldr	r1, [r7, #8]
 800392a:	430b      	orrs	r3, r1
 800392c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	695b      	ldr	r3, [r3, #20]
 8003934:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	699a      	ldr	r2, [r3, #24]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	430a      	orrs	r2, r1
 8003942:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a55      	ldr	r2, [pc, #340]	; (8003aa0 <UART_SetConfig+0x1c0>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d103      	bne.n	8003956 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800394e:	f7fe faf7 	bl	8001f40 <HAL_RCC_GetPCLK2Freq>
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	e002      	b.n	800395c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003956:	f7fe fadf 	bl	8001f18 <HAL_RCC_GetPCLK1Freq>
 800395a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	69db      	ldr	r3, [r3, #28]
 8003960:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003964:	d14c      	bne.n	8003a00 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	4613      	mov	r3, r2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	4413      	add	r3, r2
 800396e:	009a      	lsls	r2, r3, #2
 8003970:	441a      	add	r2, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	005b      	lsls	r3, r3, #1
 8003978:	fbb2 f3f3 	udiv	r3, r2, r3
 800397c:	4a49      	ldr	r2, [pc, #292]	; (8003aa4 <UART_SetConfig+0x1c4>)
 800397e:	fba2 2303 	umull	r2, r3, r2, r3
 8003982:	095b      	lsrs	r3, r3, #5
 8003984:	0119      	lsls	r1, r3, #4
 8003986:	68fa      	ldr	r2, [r7, #12]
 8003988:	4613      	mov	r3, r2
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	4413      	add	r3, r2
 800398e:	009a      	lsls	r2, r3, #2
 8003990:	441a      	add	r2, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	fbb2 f2f3 	udiv	r2, r2, r3
 800399c:	4b41      	ldr	r3, [pc, #260]	; (8003aa4 <UART_SetConfig+0x1c4>)
 800399e:	fba3 0302 	umull	r0, r3, r3, r2
 80039a2:	095b      	lsrs	r3, r3, #5
 80039a4:	2064      	movs	r0, #100	; 0x64
 80039a6:	fb00 f303 	mul.w	r3, r0, r3
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	00db      	lsls	r3, r3, #3
 80039ae:	3332      	adds	r3, #50	; 0x32
 80039b0:	4a3c      	ldr	r2, [pc, #240]	; (8003aa4 <UART_SetConfig+0x1c4>)
 80039b2:	fba2 2303 	umull	r2, r3, r2, r3
 80039b6:	095b      	lsrs	r3, r3, #5
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80039be:	4419      	add	r1, r3
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	4613      	mov	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	4413      	add	r3, r2
 80039c8:	009a      	lsls	r2, r3, #2
 80039ca:	441a      	add	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80039d6:	4b33      	ldr	r3, [pc, #204]	; (8003aa4 <UART_SetConfig+0x1c4>)
 80039d8:	fba3 0302 	umull	r0, r3, r3, r2
 80039dc:	095b      	lsrs	r3, r3, #5
 80039de:	2064      	movs	r0, #100	; 0x64
 80039e0:	fb00 f303 	mul.w	r3, r0, r3
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	00db      	lsls	r3, r3, #3
 80039e8:	3332      	adds	r3, #50	; 0x32
 80039ea:	4a2e      	ldr	r2, [pc, #184]	; (8003aa4 <UART_SetConfig+0x1c4>)
 80039ec:	fba2 2303 	umull	r2, r3, r2, r3
 80039f0:	095b      	lsrs	r3, r3, #5
 80039f2:	f003 0207 	and.w	r2, r3, #7
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	440a      	add	r2, r1
 80039fc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80039fe:	e04a      	b.n	8003a96 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a00:	68fa      	ldr	r2, [r7, #12]
 8003a02:	4613      	mov	r3, r2
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	4413      	add	r3, r2
 8003a08:	009a      	lsls	r2, r3, #2
 8003a0a:	441a      	add	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a16:	4a23      	ldr	r2, [pc, #140]	; (8003aa4 <UART_SetConfig+0x1c4>)
 8003a18:	fba2 2303 	umull	r2, r3, r2, r3
 8003a1c:	095b      	lsrs	r3, r3, #5
 8003a1e:	0119      	lsls	r1, r3, #4
 8003a20:	68fa      	ldr	r2, [r7, #12]
 8003a22:	4613      	mov	r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	4413      	add	r3, r2
 8003a28:	009a      	lsls	r2, r3, #2
 8003a2a:	441a      	add	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a36:	4b1b      	ldr	r3, [pc, #108]	; (8003aa4 <UART_SetConfig+0x1c4>)
 8003a38:	fba3 0302 	umull	r0, r3, r3, r2
 8003a3c:	095b      	lsrs	r3, r3, #5
 8003a3e:	2064      	movs	r0, #100	; 0x64
 8003a40:	fb00 f303 	mul.w	r3, r0, r3
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	011b      	lsls	r3, r3, #4
 8003a48:	3332      	adds	r3, #50	; 0x32
 8003a4a:	4a16      	ldr	r2, [pc, #88]	; (8003aa4 <UART_SetConfig+0x1c4>)
 8003a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a50:	095b      	lsrs	r3, r3, #5
 8003a52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a56:	4419      	add	r1, r3
 8003a58:	68fa      	ldr	r2, [r7, #12]
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	009a      	lsls	r2, r3, #2
 8003a62:	441a      	add	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a6e:	4b0d      	ldr	r3, [pc, #52]	; (8003aa4 <UART_SetConfig+0x1c4>)
 8003a70:	fba3 0302 	umull	r0, r3, r3, r2
 8003a74:	095b      	lsrs	r3, r3, #5
 8003a76:	2064      	movs	r0, #100	; 0x64
 8003a78:	fb00 f303 	mul.w	r3, r0, r3
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	011b      	lsls	r3, r3, #4
 8003a80:	3332      	adds	r3, #50	; 0x32
 8003a82:	4a08      	ldr	r2, [pc, #32]	; (8003aa4 <UART_SetConfig+0x1c4>)
 8003a84:	fba2 2303 	umull	r2, r3, r2, r3
 8003a88:	095b      	lsrs	r3, r3, #5
 8003a8a:	f003 020f 	and.w	r2, r3, #15
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	440a      	add	r2, r1
 8003a94:	609a      	str	r2, [r3, #8]
}
 8003a96:	bf00      	nop
 8003a98:	3710      	adds	r7, #16
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	40013800 	.word	0x40013800
 8003aa4:	51eb851f 	.word	0x51eb851f

08003aa8 <SX1276Init>:
/*
 * Radio driver functions implementation
 */

void SX1276Init( RadioEvents_t *events )
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b084      	sub	sp, #16
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  // my
    SX1276.Reset.port = SX1276_RST_GPIO_Port;
 8003ab0:	4b2f      	ldr	r3, [pc, #188]	; (8003b70 <SX1276Init+0xc8>)
 8003ab2:	4a30      	ldr	r2, [pc, #192]	; (8003b74 <SX1276Init+0xcc>)
 8003ab4:	601a      	str	r2, [r3, #0]
    SX1276.Reset.pin = SX1276_RST_Pin;
 8003ab6:	4b2e      	ldr	r3, [pc, #184]	; (8003b70 <SX1276Init+0xc8>)
 8003ab8:	2201      	movs	r2, #1
 8003aba:	809a      	strh	r2, [r3, #4]

    SX1276.Spi.Nss.port = SPI2_NSS_GPIO_Port;
 8003abc:	4b2c      	ldr	r3, [pc, #176]	; (8003b70 <SX1276Init+0xc8>)
 8003abe:	4a2e      	ldr	r2, [pc, #184]	; (8003b78 <SX1276Init+0xd0>)
 8003ac0:	63da      	str	r2, [r3, #60]	; 0x3c
    SX1276.Spi.Nss.pin  = SPI2_NSS_Pin;
 8003ac2:	4b2b      	ldr	r3, [pc, #172]	; (8003b70 <SX1276Init+0xc8>)
 8003ac4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003ac8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    SX1276.Spi.SpiId = SPI_2;
 8003acc:	4b28      	ldr	r3, [pc, #160]	; (8003b70 <SX1276Init+0xc8>)
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    uint8_t i;

    RadioEvents = events;
 8003ad4:	4a29      	ldr	r2, [pc, #164]	; (8003b7c <SX1276Init+0xd4>)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6013      	str	r3, [r2, #0]

    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8003ada:	4929      	ldr	r1, [pc, #164]	; (8003b80 <SX1276Init+0xd8>)
 8003adc:	4829      	ldr	r0, [pc, #164]	; (8003b84 <SX1276Init+0xdc>)
 8003ade:	f002 ff11 	bl	8006904 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 8003ae2:	4927      	ldr	r1, [pc, #156]	; (8003b80 <SX1276Init+0xd8>)
 8003ae4:	4828      	ldr	r0, [pc, #160]	; (8003b88 <SX1276Init+0xe0>)
 8003ae6:	f002 ff0d 	bl	8006904 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 8003aea:	4925      	ldr	r1, [pc, #148]	; (8003b80 <SX1276Init+0xd8>)
 8003aec:	4827      	ldr	r0, [pc, #156]	; (8003b8c <SX1276Init+0xe4>)
 8003aee:	f002 ff09 	bl	8006904 <TimerInit>

    SX1276Reset( );
 8003af2:	f002 fd87 	bl	8006604 <SX1276Reset>

    RxChainCalibration( );
 8003af6:	f000 f8fb 	bl	8003cf0 <RxChainCalibration>

    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8003afa:	2000      	movs	r0, #0
 8003afc:	f001 f8b4 	bl	8004c68 <SX1276SetOpMode>

    SX1276IoInit();
 8003b00:	f002 fd16 	bl	8006530 <SX1276IoInit>

    SX1276IoIrqInit( DioIrq );
 8003b04:	4822      	ldr	r0, [pc, #136]	; (8003b90 <SX1276Init+0xe8>)
 8003b06:	f002 fd47 	bl	8006598 <SX1276IoIrqInit>


    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	73fb      	strb	r3, [r7, #15]
 8003b0e:	e020      	b.n	8003b52 <SX1276Init+0xaa>
    {
        SX1276SetModem( RadioRegsInit[i].Modem );
 8003b10:	7bfa      	ldrb	r2, [r7, #15]
 8003b12:	4920      	ldr	r1, [pc, #128]	; (8003b94 <SX1276Init+0xec>)
 8003b14:	4613      	mov	r3, r2
 8003b16:	005b      	lsls	r3, r3, #1
 8003b18:	4413      	add	r3, r2
 8003b1a:	440b      	add	r3, r1
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f001 f8ce 	bl	8004cc0 <SX1276SetModem>
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8003b24:	7bfa      	ldrb	r2, [r7, #15]
 8003b26:	491b      	ldr	r1, [pc, #108]	; (8003b94 <SX1276Init+0xec>)
 8003b28:	4613      	mov	r3, r2
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	4413      	add	r3, r2
 8003b2e:	440b      	add	r3, r1
 8003b30:	3301      	adds	r3, #1
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	4618      	mov	r0, r3
 8003b36:	7bfa      	ldrb	r2, [r7, #15]
 8003b38:	4916      	ldr	r1, [pc, #88]	; (8003b94 <SX1276Init+0xec>)
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	4413      	add	r3, r2
 8003b40:	440b      	add	r3, r1
 8003b42:	3302      	adds	r3, #2
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	4619      	mov	r1, r3
 8003b48:	f001 f912 	bl	8004d70 <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8003b4c:	7bfb      	ldrb	r3, [r7, #15]
 8003b4e:	3301      	adds	r3, #1
 8003b50:	73fb      	strb	r3, [r7, #15]
 8003b52:	7bfb      	ldrb	r3, [r7, #15]
 8003b54:	2b0f      	cmp	r3, #15
 8003b56:	d9db      	bls.n	8003b10 <SX1276Init+0x68>
    }

    SX1276SetModem( MODEM_FSK );
 8003b58:	2000      	movs	r0, #0
 8003b5a:	f001 f8b1 	bl	8004cc0 <SX1276SetModem>

    SX1276.Settings.State = RF_IDLE;
 8003b5e:	4b04      	ldr	r3, [pc, #16]	; (8003b70 <SX1276Init+0xc8>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
}
 8003b66:	bf00      	nop
 8003b68:	3710      	adds	r7, #16
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	20000360 	.word	0x20000360
 8003b74:	40020800 	.word	0x40020800
 8003b78:	40020400 	.word	0x40020400
 8003b7c:	200000ac 	.word	0x200000ac
 8003b80:	080051f9 	.word	0x080051f9
 8003b84:	20000330 	.word	0x20000330
 8003b88:	20000408 	.word	0x20000408
 8003b8c:	20000348 	.word	0x20000348
 8003b90:	2000000c 	.word	0x2000000c
 8003b94:	08007700 	.word	0x08007700

08003b98 <SX1276GetStatus>:

RadioState_t SX1276GetStatus( void )
{
 8003b98:	b480      	push	{r7}
 8003b9a:	af00      	add	r7, sp, #0
    return SX1276.Settings.State;
 8003b9c:	4b03      	ldr	r3, [pc, #12]	; (8003bac <SX1276GetStatus+0x14>)
 8003b9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bc80      	pop	{r7}
 8003ba8:	4770      	bx	lr
 8003baa:	bf00      	nop
 8003bac:	20000360 	.word	0x20000360

08003bb0 <SX1276SetChannel>:

void SX1276SetChannel( uint32_t freq )
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
    uint32_t freqInPllSteps = SX1276ConvertFreqInHzToPllStep( freq );
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f001 f9f5 	bl	8004fa8 <SX1276ConvertFreqInHzToPllStep>
 8003bbe:	60f8      	str	r0, [r7, #12]

    SX1276.Settings.Channel = freq;
 8003bc0:	4a0d      	ldr	r2, [pc, #52]	; (8003bf8 <SX1276SetChannel+0x48>)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6493      	str	r3, [r2, #72]	; 0x48

    SX1276Write( REG_FRFMSB, ( uint8_t )( ( freqInPllSteps >> 16 ) & 0xFF ) );
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	0c1b      	lsrs	r3, r3, #16
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	4619      	mov	r1, r3
 8003bce:	2006      	movs	r0, #6
 8003bd0:	f001 f8ce 	bl	8004d70 <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( freqInPllSteps >> 8 ) & 0xFF ) );
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	0a1b      	lsrs	r3, r3, #8
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	4619      	mov	r1, r3
 8003bdc:	2007      	movs	r0, #7
 8003bde:	f001 f8c7 	bl	8004d70 <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( freqInPllSteps & 0xFF ) );
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	4619      	mov	r1, r3
 8003be8:	2008      	movs	r0, #8
 8003bea:	f001 f8c1 	bl	8004d70 <SX1276Write>
}
 8003bee:	bf00      	nop
 8003bf0:	3710      	adds	r7, #16
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	20000360 	.word	0x20000360

08003bfc <SX1276IsChannelFree>:

bool SX1276IsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	603b      	str	r3, [r7, #0]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8003c10:	2300      	movs	r3, #0
 8003c12:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8003c14:	2300      	movs	r3, #0
 8003c16:	613b      	str	r3, [r7, #16]

    SX1276SetSleep( );
 8003c18:	f000 fd34 	bl	8004684 <SX1276SetSleep>

    SX1276SetModem( MODEM_FSK );
 8003c1c:	2000      	movs	r0, #0
 8003c1e:	f001 f84f 	bl	8004cc0 <SX1276SetModem>

    SX1276SetChannel( freq );
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	f7ff ffc4 	bl	8003bb0 <SX1276SetChannel>

    SX1276Write( REG_RXBW, GetFskBandwidthRegValue( rxBandwidth ) );
 8003c28:	68b8      	ldr	r0, [r7, #8]
 8003c2a:	f001 f9e3 	bl	8004ff4 <GetFskBandwidthRegValue>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	4619      	mov	r1, r3
 8003c32:	2012      	movs	r0, #18
 8003c34:	f001 f89c 	bl	8004d70 <SX1276Write>
    SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( rxBandwidth ) );
 8003c38:	68b8      	ldr	r0, [r7, #8]
 8003c3a:	f001 f9db 	bl	8004ff4 <GetFskBandwidthRegValue>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	4619      	mov	r1, r3
 8003c42:	2013      	movs	r0, #19
 8003c44:	f001 f894 	bl	8004d70 <SX1276Write>

    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8003c48:	2005      	movs	r0, #5
 8003c4a:	f001 f80d 	bl	8004c68 <SX1276SetOpMode>

    DelayMs( 1 );
 8003c4e:	2001      	movs	r0, #1
 8003c50:	f001 fff6 	bl	8005c40 <DelayMs>

    carrierSenseTime = TimerGetCurrentTime( );
 8003c54:	f003 f84d 	bl	8006cf2 <TimerGetCurrentTime>
 8003c58:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8003c5a:	e00d      	b.n	8003c78 <SX1276IsChannelFree+0x7c>
    {
        rssi = SX1276ReadRssi( MODEM_FSK );
 8003c5c:	2000      	movs	r0, #0
 8003c5e:	f000 ffc5 	bl	8004bec <SX1276ReadRssi>
 8003c62:	4603      	mov	r3, r0
 8003c64:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8003c66:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8003c6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	dd02      	ble.n	8003c78 <SX1276IsChannelFree+0x7c>
        {
            status = false;
 8003c72:	2300      	movs	r3, #0
 8003c74:	75fb      	strb	r3, [r7, #23]
            break;
 8003c76:	e006      	b.n	8003c86 <SX1276IsChannelFree+0x8a>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8003c78:	6938      	ldr	r0, [r7, #16]
 8003c7a:	f003 f848 	bl	8006d0e <TimerGetElapsedTime>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d8ea      	bhi.n	8003c5c <SX1276IsChannelFree+0x60>
        }
    }
    SX1276SetSleep( );
 8003c86:	f000 fcfd 	bl	8004684 <SX1276SetSleep>
    return status;
 8003c8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3718      	adds	r7, #24
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <SX1276Random>:

uint32_t SX1276Random( void )
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
    uint8_t i;
    uint32_t rnd = 0;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	603b      	str	r3, [r7, #0]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    SX1276SetModem( MODEM_LORA );
 8003c9e:	2001      	movs	r0, #1
 8003ca0:	f001 f80e 	bl	8004cc0 <SX1276SetModem>

    // Disable LoRa modem interrupts
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8003ca4:	21ff      	movs	r1, #255	; 0xff
 8003ca6:	2011      	movs	r0, #17
 8003ca8:	f001 f862 	bl	8004d70 <SX1276Write>
                  RFLR_IRQFLAGS_CADDONE |
                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                  RFLR_IRQFLAGS_CADDETECTED );

    // Set radio in continuous reception
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8003cac:	2005      	movs	r0, #5
 8003cae:	f000 ffdb 	bl	8004c68 <SX1276SetOpMode>

    for( i = 0; i < 32; i++ )
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	71fb      	strb	r3, [r7, #7]
 8003cb6:	e011      	b.n	8003cdc <SX1276Random+0x48>
    {
        DelayMs( 1 );
 8003cb8:	2001      	movs	r0, #1
 8003cba:	f001 ffc1 	bl	8005c40 <DelayMs>
        // Unfiltered RSSI value reading. Only takes the LSB value
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8003cbe:	202c      	movs	r0, #44	; 0x2c
 8003cc0:	f001 f866 	bl	8004d90 <SX1276Read>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	f003 0201 	and.w	r2, r3, #1
 8003cca:	79fb      	ldrb	r3, [r7, #7]
 8003ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd0:	683a      	ldr	r2, [r7, #0]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	603b      	str	r3, [r7, #0]
    for( i = 0; i < 32; i++ )
 8003cd6:	79fb      	ldrb	r3, [r7, #7]
 8003cd8:	3301      	adds	r3, #1
 8003cda:	71fb      	strb	r3, [r7, #7]
 8003cdc:	79fb      	ldrb	r3, [r7, #7]
 8003cde:	2b1f      	cmp	r3, #31
 8003ce0:	d9ea      	bls.n	8003cb8 <SX1276Random+0x24>
    }

    SX1276SetSleep( );
 8003ce2:	f000 fccf 	bl	8004684 <SX1276SetSleep>

    return rnd;
 8003ce6:	683b      	ldr	r3, [r7, #0]
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3708      	adds	r7, #8
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <RxChainCalibration>:
 * Performs the Rx chain calibration for LF and HF bands
 * \remark Must be called just after the reset so all registers are at their
 *         default values
 */
static void RxChainCalibration( void )
{
 8003cf0:	b590      	push	{r4, r7, lr}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
    uint8_t regPaConfigInitVal;
    uint32_t initialFreq;

    // Save context
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 8003cf6:	2009      	movs	r0, #9
 8003cf8:	f001 f84a 	bl	8004d90 <SX1276Read>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	71fb      	strb	r3, [r7, #7]

    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8003d00:	2006      	movs	r0, #6
 8003d02:	f001 f845 	bl	8004d90 <SX1276Read>
 8003d06:	4603      	mov	r3, r0
 8003d08:	041c      	lsls	r4, r3, #16
                                                    ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 8003d0a:	2007      	movs	r0, #7
 8003d0c:	f001 f840 	bl	8004d90 <SX1276Read>
 8003d10:	4603      	mov	r3, r0
 8003d12:	021b      	lsls	r3, r3, #8
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8003d14:	431c      	orrs	r4, r3
                                                    ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) ) );
 8003d16:	2008      	movs	r0, #8
 8003d18:	f001 f83a 	bl	8004d90 <SX1276Read>
 8003d1c:	4603      	mov	r3, r0
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8003d1e:	4323      	orrs	r3, r4
 8003d20:	4618      	mov	r0, r3
 8003d22:	f001 f923 	bl	8004f6c <SX1276ConvertPllStepToFreqInHz>
 8003d26:	6038      	str	r0, [r7, #0]

    // Cut the PA just in case, RFO output, power = -1 dBm
    SX1276Write( REG_PACONFIG, 0x00 );
 8003d28:	2100      	movs	r1, #0
 8003d2a:	2009      	movs	r0, #9
 8003d2c:	f001 f820 	bl	8004d70 <SX1276Write>

    // Launch Rx chain calibration for LF band
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8003d30:	203b      	movs	r0, #59	; 0x3b
 8003d32:	f001 f82d 	bl	8004d90 <SX1276Read>
 8003d36:	4603      	mov	r3, r0
 8003d38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	4619      	mov	r1, r3
 8003d40:	203b      	movs	r0, #59	; 0x3b
 8003d42:	f001 f815 	bl	8004d70 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8003d46:	bf00      	nop
 8003d48:	203b      	movs	r0, #59	; 0x3b
 8003d4a:	f001 f821 	bl	8004d90 <SX1276Read>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	f003 0320 	and.w	r3, r3, #32
 8003d54:	2b20      	cmp	r3, #32
 8003d56:	d0f7      	beq.n	8003d48 <RxChainCalibration+0x58>
    {
    }

    // Sets a Frequency in HF band
    SX1276SetChannel( 868000000 );
 8003d58:	4811      	ldr	r0, [pc, #68]	; (8003da0 <RxChainCalibration+0xb0>)
 8003d5a:	f7ff ff29 	bl	8003bb0 <SX1276SetChannel>

    // Launch Rx chain calibration for HF band
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8003d5e:	203b      	movs	r0, #59	; 0x3b
 8003d60:	f001 f816 	bl	8004d90 <SX1276Read>
 8003d64:	4603      	mov	r3, r0
 8003d66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	203b      	movs	r0, #59	; 0x3b
 8003d70:	f000 fffe 	bl	8004d70 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8003d74:	bf00      	nop
 8003d76:	203b      	movs	r0, #59	; 0x3b
 8003d78:	f001 f80a 	bl	8004d90 <SX1276Read>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	f003 0320 	and.w	r3, r3, #32
 8003d82:	2b20      	cmp	r3, #32
 8003d84:	d0f7      	beq.n	8003d76 <RxChainCalibration+0x86>
    {
    }

    // Restore context
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 8003d86:	79fb      	ldrb	r3, [r7, #7]
 8003d88:	4619      	mov	r1, r3
 8003d8a:	2009      	movs	r0, #9
 8003d8c:	f000 fff0 	bl	8004d70 <SX1276Write>
    SX1276SetChannel( initialFreq );
 8003d90:	6838      	ldr	r0, [r7, #0]
 8003d92:	f7ff ff0d 	bl	8003bb0 <SX1276SetChannel>
}
 8003d96:	bf00      	nop
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd90      	pop	{r4, r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	33bca100 	.word	0x33bca100

08003da4 <SX1276SetRxConfig>:
                         uint32_t bandwidthAfc, uint16_t preambleLen,
                         uint16_t symbTimeout, bool fixLen,
                         uint8_t payloadLen,
                         bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                         bool iqInverted, bool rxContinuous )
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b086      	sub	sp, #24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	60b9      	str	r1, [r7, #8]
 8003dac:	607a      	str	r2, [r7, #4]
 8003dae:	461a      	mov	r2, r3
 8003db0:	4603      	mov	r3, r0
 8003db2:	73fb      	strb	r3, [r7, #15]
 8003db4:	4613      	mov	r3, r2
 8003db6:	73bb      	strb	r3, [r7, #14]
    SX1276SetModem( modem );
 8003db8:	7bfb      	ldrb	r3, [r7, #15]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f000 ff80 	bl	8004cc0 <SX1276SetModem>

    switch( modem )
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d003      	beq.n	8003dce <SX1276SetRxConfig+0x2a>
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	f000 8099 	beq.w	8003efe <SX1276SetRxConfig+0x15a>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 8003dcc:	e1c3      	b.n	8004156 <SX1276SetRxConfig+0x3b2>
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8003dce:	4a78      	ldr	r2, [pc, #480]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	6553      	str	r3, [r2, #84]	; 0x54
            SX1276.Settings.Fsk.Datarate = datarate;
 8003dd4:	4a76      	ldr	r2, [pc, #472]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	65d3      	str	r3, [r2, #92]	; 0x5c
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 8003dda:	4a75      	ldr	r2, [pc, #468]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003ddc:	6a3b      	ldr	r3, [r7, #32]
 8003dde:	6593      	str	r3, [r2, #88]	; 0x58
            SX1276.Settings.Fsk.FixLen = fixLen;
 8003de0:	4a73      	ldr	r2, [pc, #460]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003de2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003de6:	f882 3062 	strb.w	r3, [r2, #98]	; 0x62
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 8003dea:	4a71      	ldr	r2, [pc, #452]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003dec:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003df0:	f882 3063 	strb.w	r3, [r2, #99]	; 0x63
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8003df4:	4a6e      	ldr	r2, [pc, #440]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003df6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003dfa:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8003dfe:	4a6c      	ldr	r2, [pc, #432]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003e00:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8003e04:	f882 3065 	strb.w	r3, [r2, #101]	; 0x65
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 8003e08:	4a69      	ldr	r2, [pc, #420]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003e0a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003e0e:	f882 3066 	strb.w	r3, [r2, #102]	; 0x66
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8003e12:	4a67      	ldr	r2, [pc, #412]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003e14:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003e16:	f8a2 3060 	strh.w	r3, [r2, #96]	; 0x60
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 8003e1a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003e1c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003e20:	fb02 f203 	mul.w	r2, r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e2a:	4a61      	ldr	r2, [pc, #388]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003e2c:	66d3      	str	r3, [r2, #108]	; 0x6c
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 8003e2e:	4a61      	ldr	r2, [pc, #388]	; (8003fb4 <SX1276SetRxConfig+0x210>)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e36:	617b      	str	r3, [r7, #20]
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	0a1b      	lsrs	r3, r3, #8
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	4619      	mov	r1, r3
 8003e40:	2002      	movs	r0, #2
 8003e42:	f000 ff95 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	2003      	movs	r0, #3
 8003e4e:	f000 ff8f 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8003e52:	68b8      	ldr	r0, [r7, #8]
 8003e54:	f001 f8ce 	bl	8004ff4 <GetFskBandwidthRegValue>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	2012      	movs	r0, #18
 8003e5e:	f000 ff87 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8003e62:	6a38      	ldr	r0, [r7, #32]
 8003e64:	f001 f8c6 	bl	8004ff4 <GetFskBandwidthRegValue>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	2013      	movs	r0, #19
 8003e6e:	f000 ff7f 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8003e72:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003e74:	0a1b      	lsrs	r3, r3, #8
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	2025      	movs	r0, #37	; 0x25
 8003e7e:	f000 ff77 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8003e82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	4619      	mov	r1, r3
 8003e88:	2026      	movs	r0, #38	; 0x26
 8003e8a:	f000 ff71 	bl	8004d70 <SX1276Write>
            if( fixLen == 1 )
 8003e8e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d006      	beq.n	8003ea4 <SX1276SetRxConfig+0x100>
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 8003e96:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	2032      	movs	r0, #50	; 0x32
 8003e9e:	f000 ff67 	bl	8004d70 <SX1276Write>
 8003ea2:	e003      	b.n	8003eac <SX1276SetRxConfig+0x108>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8003ea4:	21ff      	movs	r1, #255	; 0xff
 8003ea6:	2032      	movs	r0, #50	; 0x32
 8003ea8:	f000 ff62 	bl	8004d70 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8003eac:	2030      	movs	r0, #48	; 0x30
 8003eae:	f000 ff6f 	bl	8004d90 <SX1276Read>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 8003eb6:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 8003eba:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8003ebc:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8003ec0:	2a00      	cmp	r2, #0
 8003ec2:	d001      	beq.n	8003ec8 <SX1276SetRxConfig+0x124>
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	e001      	b.n	8003ecc <SX1276SetRxConfig+0x128>
 8003ec8:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 8003ed0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003ed4:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8003ed6:	b25b      	sxtb	r3, r3
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	b25b      	sxtb	r3, r3
            SX1276Write( REG_PACKETCONFIG1,
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	4619      	mov	r1, r3
 8003ee0:	2030      	movs	r0, #48	; 0x30
 8003ee2:	f000 ff45 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8003ee6:	2031      	movs	r0, #49	; 0x31
 8003ee8:	f000 ff52 	bl	8004d90 <SX1276Read>
 8003eec:	4603      	mov	r3, r0
 8003eee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	2031      	movs	r0, #49	; 0x31
 8003ef8:	f000 ff3a 	bl	8004d70 <SX1276Write>
        break;
 8003efc:	e12b      	b.n	8004156 <SX1276SetRxConfig+0x3b2>
            if( bandwidth > 2 )
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d900      	bls.n	8003f06 <SX1276SetRxConfig+0x162>
                while( 1 );
 8003f04:	e7fe      	b.n	8003f04 <SX1276SetRxConfig+0x160>
            bandwidth += 7;
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	3307      	adds	r3, #7
 8003f0a:	60bb      	str	r3, [r7, #8]
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8003f0c:	4a28      	ldr	r2, [pc, #160]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
            SX1276.Settings.LoRa.Datarate = datarate;
 8003f14:	4a26      	ldr	r2, [pc, #152]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
            SX1276.Settings.LoRa.Coderate = coderate;
 8003f1c:	4a24      	ldr	r2, [pc, #144]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003f1e:	7bbb      	ldrb	r3, [r7, #14]
 8003f20:	f882 308d 	strb.w	r3, [r2, #141]	; 0x8d
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8003f24:	4a22      	ldr	r2, [pc, #136]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003f26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003f28:	f8a2 308e 	strh.w	r3, [r2, #142]	; 0x8e
            SX1276.Settings.LoRa.FixLen = fixLen;
 8003f2c:	4a20      	ldr	r2, [pc, #128]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003f2e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003f32:	f882 3090 	strb.w	r3, [r2, #144]	; 0x90
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 8003f36:	4a1e      	ldr	r2, [pc, #120]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003f38:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003f3c:	f882 3091 	strb.w	r3, [r2, #145]	; 0x91
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8003f40:	4a1b      	ldr	r2, [pc, #108]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003f42:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003f46:	f882 3092 	strb.w	r3, [r2, #146]	; 0x92
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8003f4a:	4a19      	ldr	r2, [pc, #100]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003f4c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8003f50:	f882 3093 	strb.w	r3, [r2, #147]	; 0x93
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8003f54:	4a16      	ldr	r2, [pc, #88]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003f56:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003f5a:	f882 3094 	strb.w	r3, [r2, #148]	; 0x94
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8003f5e:	4a14      	ldr	r2, [pc, #80]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003f60:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8003f64:	f882 3095 	strb.w	r3, [r2, #149]	; 0x95
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 8003f68:	4a11      	ldr	r2, [pc, #68]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003f6a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003f6e:	f882 3096 	strb.w	r3, [r2, #150]	; 0x96
            if( datarate > 12 )
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2b0c      	cmp	r3, #12
 8003f76:	d902      	bls.n	8003f7e <SX1276SetRxConfig+0x1da>
                datarate = 12;
 8003f78:	230c      	movs	r3, #12
 8003f7a:	607b      	str	r3, [r7, #4]
 8003f7c:	e004      	b.n	8003f88 <SX1276SetRxConfig+0x1e4>
            else if( datarate < 6 )
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2b05      	cmp	r3, #5
 8003f82:	d801      	bhi.n	8003f88 <SX1276SetRxConfig+0x1e4>
                datarate = 6;
 8003f84:	2306      	movs	r3, #6
 8003f86:	607b      	str	r3, [r7, #4]
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	2b07      	cmp	r3, #7
 8003f8c:	d105      	bne.n	8003f9a <SX1276SetRxConfig+0x1f6>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b0b      	cmp	r3, #11
 8003f92:	d008      	beq.n	8003fa6 <SX1276SetRxConfig+0x202>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b0c      	cmp	r3, #12
 8003f98:	d005      	beq.n	8003fa6 <SX1276SetRxConfig+0x202>
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	2b08      	cmp	r3, #8
 8003f9e:	d10b      	bne.n	8003fb8 <SX1276SetRxConfig+0x214>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b0c      	cmp	r3, #12
 8003fa4:	d108      	bne.n	8003fb8 <SX1276SetRxConfig+0x214>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8003fa6:	4b02      	ldr	r3, [pc, #8]	; (8003fb0 <SX1276SetRxConfig+0x20c>)
 8003fa8:	2201      	movs	r2, #1
 8003faa:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8003fae:	e007      	b.n	8003fc0 <SX1276SetRxConfig+0x21c>
 8003fb0:	20000360 	.word	0x20000360
 8003fb4:	01e84800 	.word	0x01e84800
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8003fb8:	4b69      	ldr	r3, [pc, #420]	; (8004160 <SX1276SetRxConfig+0x3bc>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8003fc0:	201d      	movs	r0, #29
 8003fc2:	f000 fee5 	bl	8004d90 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	011b      	lsls	r3, r3, #4
 8003fcc:	b2da      	uxtb	r2, r3
 8003fce:	7bbb      	ldrb	r3, [r7, #14]
 8003fd0:	005b      	lsls	r3, r3, #1
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	b2da      	uxtb	r2, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 8003fd8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	201d      	movs	r0, #29
 8003fe4:	f000 fec4 	bl	8004d70 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8003fe8:	201e      	movs	r0, #30
 8003fea:	f000 fed1 	bl	8004d90 <SX1276Read>
 8003fee:	4603      	mov	r3, r0
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 8003ff0:	f003 0308 	and.w	r3, r3, #8
 8003ff4:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	011b      	lsls	r3, r3, #4
 8003ffc:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
 8003ffe:	4313      	orrs	r3, r2
 8004000:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8004002:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	b2db      	uxtb	r3, r3
 800400a:	4313      	orrs	r3, r2
 800400c:	b2da      	uxtb	r2, r3
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 800400e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004010:	0a1b      	lsrs	r3, r3, #8
 8004012:	b29b      	uxth	r3, r3
 8004014:	b2db      	uxtb	r3, r3
 8004016:	f003 0303 	and.w	r3, r3, #3
 800401a:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG2,
 800401c:	4313      	orrs	r3, r2
 800401e:	b2db      	uxtb	r3, r3
 8004020:	4619      	mov	r1, r3
 8004022:	201e      	movs	r0, #30
 8004024:	f000 fea4 	bl	8004d70 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8004028:	2026      	movs	r0, #38	; 0x26
 800402a:	f000 feb1 	bl	8004d90 <SX1276Read>
 800402e:	4603      	mov	r3, r0
 8004030:	b25b      	sxtb	r3, r3
 8004032:	f023 0308 	bic.w	r3, r3, #8
 8004036:	b25a      	sxtb	r2, r3
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8004038:	4b49      	ldr	r3, [pc, #292]	; (8004160 <SX1276SetRxConfig+0x3bc>)
 800403a:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800403e:	00db      	lsls	r3, r3, #3
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8004040:	b25b      	sxtb	r3, r3
 8004042:	4313      	orrs	r3, r2
 8004044:	b25b      	sxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8004046:	b2db      	uxtb	r3, r3
 8004048:	4619      	mov	r1, r3
 800404a:	2026      	movs	r0, #38	; 0x26
 800404c:	f000 fe90 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8004050:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004052:	b2db      	uxtb	r3, r3
 8004054:	4619      	mov	r1, r3
 8004056:	201f      	movs	r0, #31
 8004058:	f000 fe8a 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 800405c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800405e:	0a1b      	lsrs	r3, r3, #8
 8004060:	b29b      	uxth	r3, r3
 8004062:	b2db      	uxtb	r3, r3
 8004064:	4619      	mov	r1, r3
 8004066:	2020      	movs	r0, #32
 8004068:	f000 fe82 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 800406c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800406e:	b2db      	uxtb	r3, r3
 8004070:	4619      	mov	r1, r3
 8004072:	2021      	movs	r0, #33	; 0x21
 8004074:	f000 fe7c 	bl	8004d70 <SX1276Write>
            if( fixLen == 1 )
 8004078:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800407c:	2b00      	cmp	r3, #0
 800407e:	d005      	beq.n	800408c <SX1276SetRxConfig+0x2e8>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8004080:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004084:	4619      	mov	r1, r3
 8004086:	2022      	movs	r0, #34	; 0x22
 8004088:	f000 fe72 	bl	8004d70 <SX1276Write>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 800408c:	4b34      	ldr	r3, [pc, #208]	; (8004160 <SX1276SetRxConfig+0x3bc>)
 800408e:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004092:	2b00      	cmp	r3, #0
 8004094:	d011      	beq.n	80040ba <SX1276SetRxConfig+0x316>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8004096:	2044      	movs	r0, #68	; 0x44
 8004098:	f000 fe7a 	bl	8004d90 <SX1276Read>
 800409c:	4603      	mov	r3, r0
 800409e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	4619      	mov	r1, r3
 80040a6:	2044      	movs	r0, #68	; 0x44
 80040a8:	f000 fe62 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 80040ac:	4b2c      	ldr	r3, [pc, #176]	; (8004160 <SX1276SetRxConfig+0x3bc>)
 80040ae:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 80040b2:	4619      	mov	r1, r3
 80040b4:	2024      	movs	r0, #36	; 0x24
 80040b6:	f000 fe5b 	bl	8004d70 <SX1276Write>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	2b09      	cmp	r3, #9
 80040be:	d10d      	bne.n	80040dc <SX1276SetRxConfig+0x338>
 80040c0:	4b27      	ldr	r3, [pc, #156]	; (8004160 <SX1276SetRxConfig+0x3bc>)
 80040c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040c4:	4a27      	ldr	r2, [pc, #156]	; (8004164 <SX1276SetRxConfig+0x3c0>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d908      	bls.n	80040dc <SX1276SetRxConfig+0x338>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 80040ca:	2102      	movs	r1, #2
 80040cc:	2036      	movs	r0, #54	; 0x36
 80040ce:	f000 fe4f 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x64 );
 80040d2:	2164      	movs	r1, #100	; 0x64
 80040d4:	203a      	movs	r0, #58	; 0x3a
 80040d6:	f000 fe4b 	bl	8004d70 <SX1276Write>
 80040da:	e00f      	b.n	80040fc <SX1276SetRxConfig+0x358>
            else if( bandwidth == 9 )
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	2b09      	cmp	r3, #9
 80040e0:	d108      	bne.n	80040f4 <SX1276SetRxConfig+0x350>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 80040e2:	2102      	movs	r1, #2
 80040e4:	2036      	movs	r0, #54	; 0x36
 80040e6:	f000 fe43 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 80040ea:	217f      	movs	r1, #127	; 0x7f
 80040ec:	203a      	movs	r0, #58	; 0x3a
 80040ee:	f000 fe3f 	bl	8004d70 <SX1276Write>
 80040f2:	e003      	b.n	80040fc <SX1276SetRxConfig+0x358>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 80040f4:	2103      	movs	r1, #3
 80040f6:	2036      	movs	r0, #54	; 0x36
 80040f8:	f000 fe3a 	bl	8004d70 <SX1276Write>
            if( datarate == 6 )
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2b06      	cmp	r3, #6
 8004100:	d114      	bne.n	800412c <SX1276SetRxConfig+0x388>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8004102:	2031      	movs	r0, #49	; 0x31
 8004104:	f000 fe44 	bl	8004d90 <SX1276Read>
 8004108:	4603      	mov	r3, r0
 800410a:	b25b      	sxtb	r3, r3
 800410c:	f023 0307 	bic.w	r3, r3, #7
 8004110:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8004112:	f043 0305 	orr.w	r3, r3, #5
 8004116:	b25b      	sxtb	r3, r3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8004118:	b2db      	uxtb	r3, r3
 800411a:	4619      	mov	r1, r3
 800411c:	2031      	movs	r0, #49	; 0x31
 800411e:	f000 fe27 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8004122:	210c      	movs	r1, #12
 8004124:	2037      	movs	r0, #55	; 0x37
 8004126:	f000 fe23 	bl	8004d70 <SX1276Write>
        break;
 800412a:	e013      	b.n	8004154 <SX1276SetRxConfig+0x3b0>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 800412c:	2031      	movs	r0, #49	; 0x31
 800412e:	f000 fe2f 	bl	8004d90 <SX1276Read>
 8004132:	4603      	mov	r3, r0
 8004134:	b25b      	sxtb	r3, r3
 8004136:	f023 0307 	bic.w	r3, r3, #7
 800413a:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 800413c:	f043 0303 	orr.w	r3, r3, #3
 8004140:	b25b      	sxtb	r3, r3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8004142:	b2db      	uxtb	r3, r3
 8004144:	4619      	mov	r1, r3
 8004146:	2031      	movs	r0, #49	; 0x31
 8004148:	f000 fe12 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 800414c:	210a      	movs	r1, #10
 800414e:	2037      	movs	r0, #55	; 0x37
 8004150:	f000 fe0e 	bl	8004d70 <SX1276Write>
        break;
 8004154:	bf00      	nop
}
 8004156:	bf00      	nop
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	20000360 	.word	0x20000360
 8004164:	1f4add40 	.word	0x1f4add40

08004168 <SX1276SetTxConfig>:
void SX1276SetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                        uint32_t bandwidth, uint32_t datarate,
                        uint8_t coderate, uint16_t preambleLen,
                        bool fixLen, bool crcOn, bool freqHopOn,
                        uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	60ba      	str	r2, [r7, #8]
 8004170:	607b      	str	r3, [r7, #4]
 8004172:	4603      	mov	r3, r0
 8004174:	73fb      	strb	r3, [r7, #15]
 8004176:	460b      	mov	r3, r1
 8004178:	73bb      	strb	r3, [r7, #14]
    SX1276SetModem( modem );
 800417a:	7bfb      	ldrb	r3, [r7, #15]
 800417c:	4618      	mov	r0, r3
 800417e:	f000 fd9f 	bl	8004cc0 <SX1276SetModem>

    SX1276SetRfTxPower( power );
 8004182:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004186:	4618      	mov	r0, r3
 8004188:	f002 fa5c 	bl	8006644 <SX1276SetRfTxPower>

    switch( modem )
 800418c:	7bfb      	ldrb	r3, [r7, #15]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d002      	beq.n	8004198 <SX1276SetTxConfig+0x30>
 8004192:	2b01      	cmp	r3, #1
 8004194:	d07d      	beq.n	8004292 <SX1276SetTxConfig+0x12a>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 8004196:	e16a      	b.n	800446e <SX1276SetTxConfig+0x306>
            SX1276.Settings.Fsk.Power = power;
 8004198:	4ab7      	ldr	r2, [pc, #732]	; (8004478 <SX1276SetTxConfig+0x310>)
 800419a:	7bbb      	ldrb	r3, [r7, #14]
 800419c:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
            SX1276.Settings.Fsk.Fdev = fdev;
 80041a0:	4ab5      	ldr	r2, [pc, #724]	; (8004478 <SX1276SetTxConfig+0x310>)
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	6513      	str	r3, [r2, #80]	; 0x50
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80041a6:	4ab4      	ldr	r2, [pc, #720]	; (8004478 <SX1276SetTxConfig+0x310>)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6553      	str	r3, [r2, #84]	; 0x54
            SX1276.Settings.Fsk.Datarate = datarate;
 80041ac:	4ab2      	ldr	r2, [pc, #712]	; (8004478 <SX1276SetTxConfig+0x310>)
 80041ae:	6a3b      	ldr	r3, [r7, #32]
 80041b0:	65d3      	str	r3, [r2, #92]	; 0x5c
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80041b2:	4ab1      	ldr	r2, [pc, #708]	; (8004478 <SX1276SetTxConfig+0x310>)
 80041b4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80041b6:	f8a2 3060 	strh.w	r3, [r2, #96]	; 0x60
            SX1276.Settings.Fsk.FixLen = fixLen;
 80041ba:	4aaf      	ldr	r2, [pc, #700]	; (8004478 <SX1276SetTxConfig+0x310>)
 80041bc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80041c0:	f882 3062 	strb.w	r3, [r2, #98]	; 0x62
            SX1276.Settings.Fsk.CrcOn = crcOn;
 80041c4:	4aac      	ldr	r2, [pc, #688]	; (8004478 <SX1276SetTxConfig+0x310>)
 80041c6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80041ca:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 80041ce:	4aaa      	ldr	r2, [pc, #680]	; (8004478 <SX1276SetTxConfig+0x310>)
 80041d0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80041d4:	f882 3065 	strb.w	r3, [r2, #101]	; 0x65
            SX1276.Settings.Fsk.TxTimeout = timeout;
 80041d8:	4aa7      	ldr	r2, [pc, #668]	; (8004478 <SX1276SetTxConfig+0x310>)
 80041da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041dc:	6693      	str	r3, [r2, #104]	; 0x68
            uint32_t fdevInPllSteps = SX1276ConvertFreqInHzToPllStep( fdev );
 80041de:	68b8      	ldr	r0, [r7, #8]
 80041e0:	f000 fee2 	bl	8004fa8 <SX1276ConvertFreqInHzToPllStep>
 80041e4:	6178      	str	r0, [r7, #20]
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdevInPllSteps >> 8 ) );
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	0a1b      	lsrs	r3, r3, #8
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	4619      	mov	r1, r3
 80041ee:	2004      	movs	r0, #4
 80041f0:	f000 fdbe 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdevInPllSteps & 0xFF ) );
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	4619      	mov	r1, r3
 80041fa:	2005      	movs	r0, #5
 80041fc:	f000 fdb8 	bl	8004d70 <SX1276Write>
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 8004200:	4a9e      	ldr	r2, [pc, #632]	; (800447c <SX1276SetTxConfig+0x314>)
 8004202:	6a3b      	ldr	r3, [r7, #32]
 8004204:	fbb2 f3f3 	udiv	r3, r2, r3
 8004208:	613b      	str	r3, [r7, #16]
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	0a1b      	lsrs	r3, r3, #8
 800420e:	b2db      	uxtb	r3, r3
 8004210:	4619      	mov	r1, r3
 8004212:	2002      	movs	r0, #2
 8004214:	f000 fdac 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	b2db      	uxtb	r3, r3
 800421c:	4619      	mov	r1, r3
 800421e:	2003      	movs	r0, #3
 8004220:	f000 fda6 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8004224:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004226:	0a1b      	lsrs	r3, r3, #8
 8004228:	b29b      	uxth	r3, r3
 800422a:	b2db      	uxtb	r3, r3
 800422c:	4619      	mov	r1, r3
 800422e:	2025      	movs	r0, #37	; 0x25
 8004230:	f000 fd9e 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8004234:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004236:	b2db      	uxtb	r3, r3
 8004238:	4619      	mov	r1, r3
 800423a:	2026      	movs	r0, #38	; 0x26
 800423c:	f000 fd98 	bl	8004d70 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8004240:	2030      	movs	r0, #48	; 0x30
 8004242:	f000 fda5 	bl	8004d90 <SX1276Read>
 8004246:	4603      	mov	r3, r0
 8004248:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 800424a:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 800424e:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8004250:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8004254:	2a00      	cmp	r2, #0
 8004256:	d001      	beq.n	800425c <SX1276SetTxConfig+0xf4>
 8004258:	2200      	movs	r2, #0
 800425a:	e001      	b.n	8004260 <SX1276SetTxConfig+0xf8>
 800425c:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8004260:	4313      	orrs	r3, r2
 8004262:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 8004264:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004268:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 800426a:	b25b      	sxtb	r3, r3
 800426c:	4313      	orrs	r3, r2
 800426e:	b25b      	sxtb	r3, r3
            SX1276Write( REG_PACKETCONFIG1,
 8004270:	b2db      	uxtb	r3, r3
 8004272:	4619      	mov	r1, r3
 8004274:	2030      	movs	r0, #48	; 0x30
 8004276:	f000 fd7b 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 800427a:	2031      	movs	r0, #49	; 0x31
 800427c:	f000 fd88 	bl	8004d90 <SX1276Read>
 8004280:	4603      	mov	r3, r0
 8004282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004286:	b2db      	uxtb	r3, r3
 8004288:	4619      	mov	r1, r3
 800428a:	2031      	movs	r0, #49	; 0x31
 800428c:	f000 fd70 	bl	8004d70 <SX1276Write>
        break;
 8004290:	e0ed      	b.n	800446e <SX1276SetTxConfig+0x306>
            SX1276.Settings.LoRa.Power = power;
 8004292:	4a79      	ldr	r2, [pc, #484]	; (8004478 <SX1276SetTxConfig+0x310>)
 8004294:	7bbb      	ldrb	r3, [r7, #14]
 8004296:	f882 3080 	strb.w	r3, [r2, #128]	; 0x80
            if( bandwidth > 2 )
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2b02      	cmp	r3, #2
 800429e:	d900      	bls.n	80042a2 <SX1276SetTxConfig+0x13a>
                while( 1 );
 80042a0:	e7fe      	b.n	80042a0 <SX1276SetTxConfig+0x138>
            bandwidth += 7;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	3307      	adds	r3, #7
 80042a6:	607b      	str	r3, [r7, #4]
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 80042a8:	4a73      	ldr	r2, [pc, #460]	; (8004478 <SX1276SetTxConfig+0x310>)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
            SX1276.Settings.LoRa.Datarate = datarate;
 80042b0:	4a71      	ldr	r2, [pc, #452]	; (8004478 <SX1276SetTxConfig+0x310>)
 80042b2:	6a3b      	ldr	r3, [r7, #32]
 80042b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
            SX1276.Settings.LoRa.Coderate = coderate;
 80042b8:	4a6f      	ldr	r2, [pc, #444]	; (8004478 <SX1276SetTxConfig+0x310>)
 80042ba:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80042be:	f882 308d 	strb.w	r3, [r2, #141]	; 0x8d
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 80042c2:	4a6d      	ldr	r2, [pc, #436]	; (8004478 <SX1276SetTxConfig+0x310>)
 80042c4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80042c6:	f8a2 308e 	strh.w	r3, [r2, #142]	; 0x8e
            SX1276.Settings.LoRa.FixLen = fixLen;
 80042ca:	4a6b      	ldr	r2, [pc, #428]	; (8004478 <SX1276SetTxConfig+0x310>)
 80042cc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80042d0:	f882 3090 	strb.w	r3, [r2, #144]	; 0x90
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 80042d4:	4a68      	ldr	r2, [pc, #416]	; (8004478 <SX1276SetTxConfig+0x310>)
 80042d6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80042da:	f882 3093 	strb.w	r3, [r2, #147]	; 0x93
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 80042de:	4a66      	ldr	r2, [pc, #408]	; (8004478 <SX1276SetTxConfig+0x310>)
 80042e0:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80042e4:	f882 3094 	strb.w	r3, [r2, #148]	; 0x94
            SX1276.Settings.LoRa.CrcOn = crcOn;
 80042e8:	4a63      	ldr	r2, [pc, #396]	; (8004478 <SX1276SetTxConfig+0x310>)
 80042ea:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80042ee:	f882 3092 	strb.w	r3, [r2, #146]	; 0x92
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 80042f2:	4a61      	ldr	r2, [pc, #388]	; (8004478 <SX1276SetTxConfig+0x310>)
 80042f4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80042f8:	f882 3095 	strb.w	r3, [r2, #149]	; 0x95
            SX1276.Settings.LoRa.TxTimeout = timeout;
 80042fc:	4a5e      	ldr	r2, [pc, #376]	; (8004478 <SX1276SetTxConfig+0x310>)
 80042fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004300:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
            if( datarate > 12 )
 8004304:	6a3b      	ldr	r3, [r7, #32]
 8004306:	2b0c      	cmp	r3, #12
 8004308:	d902      	bls.n	8004310 <SX1276SetTxConfig+0x1a8>
                datarate = 12;
 800430a:	230c      	movs	r3, #12
 800430c:	623b      	str	r3, [r7, #32]
 800430e:	e004      	b.n	800431a <SX1276SetTxConfig+0x1b2>
            else if( datarate < 6 )
 8004310:	6a3b      	ldr	r3, [r7, #32]
 8004312:	2b05      	cmp	r3, #5
 8004314:	d801      	bhi.n	800431a <SX1276SetTxConfig+0x1b2>
                datarate = 6;
 8004316:	2306      	movs	r3, #6
 8004318:	623b      	str	r3, [r7, #32]
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2b07      	cmp	r3, #7
 800431e:	d105      	bne.n	800432c <SX1276SetTxConfig+0x1c4>
 8004320:	6a3b      	ldr	r3, [r7, #32]
 8004322:	2b0b      	cmp	r3, #11
 8004324:	d008      	beq.n	8004338 <SX1276SetTxConfig+0x1d0>
 8004326:	6a3b      	ldr	r3, [r7, #32]
 8004328:	2b0c      	cmp	r3, #12
 800432a:	d005      	beq.n	8004338 <SX1276SetTxConfig+0x1d0>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2b08      	cmp	r3, #8
 8004330:	d107      	bne.n	8004342 <SX1276SetTxConfig+0x1da>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8004332:	6a3b      	ldr	r3, [r7, #32]
 8004334:	2b0c      	cmp	r3, #12
 8004336:	d104      	bne.n	8004342 <SX1276SetTxConfig+0x1da>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8004338:	4b4f      	ldr	r3, [pc, #316]	; (8004478 <SX1276SetTxConfig+0x310>)
 800433a:	2201      	movs	r2, #1
 800433c:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8004340:	e003      	b.n	800434a <SX1276SetTxConfig+0x1e2>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8004342:	4b4d      	ldr	r3, [pc, #308]	; (8004478 <SX1276SetTxConfig+0x310>)
 8004344:	2200      	movs	r2, #0
 8004346:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 800434a:	4b4b      	ldr	r3, [pc, #300]	; (8004478 <SX1276SetTxConfig+0x310>)
 800434c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004350:	2b00      	cmp	r3, #0
 8004352:	d011      	beq.n	8004378 <SX1276SetTxConfig+0x210>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8004354:	2044      	movs	r0, #68	; 0x44
 8004356:	f000 fd1b 	bl	8004d90 <SX1276Read>
 800435a:	4603      	mov	r3, r0
 800435c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004360:	b2db      	uxtb	r3, r3
 8004362:	4619      	mov	r1, r3
 8004364:	2044      	movs	r0, #68	; 0x44
 8004366:	f000 fd03 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 800436a:	4b43      	ldr	r3, [pc, #268]	; (8004478 <SX1276SetTxConfig+0x310>)
 800436c:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 8004370:	4619      	mov	r1, r3
 8004372:	2024      	movs	r0, #36	; 0x24
 8004374:	f000 fcfc 	bl	8004d70 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8004378:	201d      	movs	r0, #29
 800437a:	f000 fd09 	bl	8004d90 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	b2db      	uxtb	r3, r3
 8004382:	011b      	lsls	r3, r3, #4
 8004384:	b2da      	uxtb	r2, r3
 8004386:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800438a:	005b      	lsls	r3, r3, #1
 800438c:	b2db      	uxtb	r3, r3
 800438e:	4313      	orrs	r3, r2
 8004390:	b2da      	uxtb	r2, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 8004392:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8004396:	4313      	orrs	r3, r2
 8004398:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 800439a:	4619      	mov	r1, r3
 800439c:	201d      	movs	r0, #29
 800439e:	f000 fce7 	bl	8004d70 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 80043a2:	201e      	movs	r0, #30
 80043a4:	f000 fcf4 	bl	8004d90 <SX1276Read>
 80043a8:	4603      	mov	r3, r0
                           RFLR_MODEMCONFIG2_SF_MASK &
 80043aa:	f003 030b 	and.w	r3, r3, #11
 80043ae:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 80043b0:	6a3b      	ldr	r3, [r7, #32]
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	011b      	lsls	r3, r3, #4
 80043b6:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) |
 80043b8:	4313      	orrs	r3, r2
 80043ba:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 80043bc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG2,
 80043c4:	4313      	orrs	r3, r2
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	4619      	mov	r1, r3
 80043ca:	201e      	movs	r0, #30
 80043cc:	f000 fcd0 	bl	8004d70 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 80043d0:	2026      	movs	r0, #38	; 0x26
 80043d2:	f000 fcdd 	bl	8004d90 <SX1276Read>
 80043d6:	4603      	mov	r3, r0
 80043d8:	b25b      	sxtb	r3, r3
 80043da:	f023 0308 	bic.w	r3, r3, #8
 80043de:	b25a      	sxtb	r2, r3
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 80043e0:	4b25      	ldr	r3, [pc, #148]	; (8004478 <SX1276SetTxConfig+0x310>)
 80043e2:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 80043e6:	00db      	lsls	r3, r3, #3
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 80043e8:	b25b      	sxtb	r3, r3
 80043ea:	4313      	orrs	r3, r2
 80043ec:	b25b      	sxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG3,
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	4619      	mov	r1, r3
 80043f2:	2026      	movs	r0, #38	; 0x26
 80043f4:	f000 fcbc 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 80043f8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80043fa:	0a1b      	lsrs	r3, r3, #8
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	4619      	mov	r1, r3
 8004402:	2020      	movs	r0, #32
 8004404:	f000 fcb4 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8004408:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800440a:	b2db      	uxtb	r3, r3
 800440c:	4619      	mov	r1, r3
 800440e:	2021      	movs	r0, #33	; 0x21
 8004410:	f000 fcae 	bl	8004d70 <SX1276Write>
            if( datarate == 6 )
 8004414:	6a3b      	ldr	r3, [r7, #32]
 8004416:	2b06      	cmp	r3, #6
 8004418:	d114      	bne.n	8004444 <SX1276SetTxConfig+0x2dc>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 800441a:	2031      	movs	r0, #49	; 0x31
 800441c:	f000 fcb8 	bl	8004d90 <SX1276Read>
 8004420:	4603      	mov	r3, r0
 8004422:	b25b      	sxtb	r3, r3
 8004424:	f023 0307 	bic.w	r3, r3, #7
 8004428:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 800442a:	f043 0305 	orr.w	r3, r3, #5
 800442e:	b25b      	sxtb	r3, r3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8004430:	b2db      	uxtb	r3, r3
 8004432:	4619      	mov	r1, r3
 8004434:	2031      	movs	r0, #49	; 0x31
 8004436:	f000 fc9b 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 800443a:	210c      	movs	r1, #12
 800443c:	2037      	movs	r0, #55	; 0x37
 800443e:	f000 fc97 	bl	8004d70 <SX1276Write>
        break;
 8004442:	e013      	b.n	800446c <SX1276SetTxConfig+0x304>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8004444:	2031      	movs	r0, #49	; 0x31
 8004446:	f000 fca3 	bl	8004d90 <SX1276Read>
 800444a:	4603      	mov	r3, r0
 800444c:	b25b      	sxtb	r3, r3
 800444e:	f023 0307 	bic.w	r3, r3, #7
 8004452:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8004454:	f043 0303 	orr.w	r3, r3, #3
 8004458:	b25b      	sxtb	r3, r3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 800445a:	b2db      	uxtb	r3, r3
 800445c:	4619      	mov	r1, r3
 800445e:	2031      	movs	r0, #49	; 0x31
 8004460:	f000 fc86 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8004464:	210a      	movs	r1, #10
 8004466:	2037      	movs	r0, #55	; 0x37
 8004468:	f000 fc82 	bl	8004d70 <SX1276Write>
        break;
 800446c:	bf00      	nop
}
 800446e:	bf00      	nop
 8004470:	3718      	adds	r7, #24
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	20000360 	.word	0x20000360
 800447c:	01e84800 	.word	0x01e84800

08004480 <SX1276GetTimeOnAir>:

uint32_t SX1276GetTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                              uint32_t datarate, uint8_t coderate,
                              uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                              bool crcOn )
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b08a      	sub	sp, #40	; 0x28
 8004484:	af04      	add	r7, sp, #16
 8004486:	60b9      	str	r1, [r7, #8]
 8004488:	607a      	str	r2, [r7, #4]
 800448a:	461a      	mov	r2, r3
 800448c:	4603      	mov	r3, r0
 800448e:	73fb      	strb	r3, [r7, #15]
 8004490:	4613      	mov	r3, r2
 8004492:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8004494:	2300      	movs	r3, #0
 8004496:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8004498:	2301      	movs	r3, #1
 800449a:	613b      	str	r3, [r7, #16]

    switch( modem )
 800449c:	7bfb      	ldrb	r3, [r7, #15]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d002      	beq.n	80044a8 <SX1276GetTimeOnAir+0x28>
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d012      	beq.n	80044cc <SX1276GetTimeOnAir+0x4c>
 80044a6:	e02c      	b.n	8004502 <SX1276GetTimeOnAir+0x82>
    {
    case MODEM_FSK:
        {
            numerator   = 1000U * SX1276GetGfskTimeOnAirNumerator( preambleLen, fixLen, payloadLen, crcOn );
 80044a8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80044ac:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80044b0:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80044b4:	8c38      	ldrh	r0, [r7, #32]
 80044b6:	f000 fdef 	bl	8005098 <SX1276GetGfskTimeOnAirNumerator>
 80044ba:	4603      	mov	r3, r0
 80044bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80044c0:	fb02 f303 	mul.w	r3, r2, r3
 80044c4:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	613b      	str	r3, [r7, #16]
        }
        break;
 80044ca:	e01a      	b.n	8004502 <SX1276GetTimeOnAir+0x82>
    case MODEM_LORA:
        {
            numerator   = 1000U * SX1276GetLoRaTimeOnAirNumerator( bandwidth, datarate, coderate, preambleLen, fixLen,
 80044cc:	8c39      	ldrh	r1, [r7, #32]
 80044ce:	7bba      	ldrb	r2, [r7, #14]
 80044d0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80044d4:	9302      	str	r3, [sp, #8]
 80044d6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80044da:	9301      	str	r3, [sp, #4]
 80044dc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80044e0:	9300      	str	r3, [sp, #0]
 80044e2:	460b      	mov	r3, r1
 80044e4:	6879      	ldr	r1, [r7, #4]
 80044e6:	68b8      	ldr	r0, [r7, #8]
 80044e8:	f000 fe05 	bl	80050f6 <SX1276GetLoRaTimeOnAirNumerator>
 80044ec:	4603      	mov	r3, r0
 80044ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80044f2:	fb02 f303 	mul.w	r3, r2, r3
 80044f6:	617b      	str	r3, [r7, #20]
                                                                   payloadLen, crcOn );
            denominator = SX1276GetLoRaBandwidthInHz( bandwidth );
 80044f8:	68b8      	ldr	r0, [r7, #8]
 80044fa:	f000 fda5 	bl	8005048 <SX1276GetLoRaBandwidthInHz>
 80044fe:	6138      	str	r0, [r7, #16]
        }
        break;
 8004500:	bf00      	nop
    }
    // Perform integral ceil()
    return ( numerator + denominator - 1 ) / denominator;
 8004502:	697a      	ldr	r2, [r7, #20]
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	4413      	add	r3, r2
 8004508:	1e5a      	subs	r2, r3, #1
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004510:	4618      	mov	r0, r3
 8004512:	3718      	adds	r7, #24
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <SX1276Send>:

void SX1276Send( uint8_t *buffer, uint8_t size )
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	460b      	mov	r3, r1
 8004522:	70fb      	strb	r3, [r7, #3]
    uint32_t txTimeout = 0;
 8004524:	2300      	movs	r3, #0
 8004526:	60fb      	str	r3, [r7, #12]

    switch( SX1276.Settings.Modem )
 8004528:	4b54      	ldr	r3, [pc, #336]	; (800467c <SX1276Send+0x164>)
 800452a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800452e:	2b00      	cmp	r3, #0
 8004530:	d002      	beq.n	8004538 <SX1276Send+0x20>
 8004532:	2b01      	cmp	r3, #1
 8004534:	d049      	beq.n	80045ca <SX1276Send+0xb2>
 8004536:	e099      	b.n	800466c <SX1276Send+0x154>
    {
    case MODEM_FSK:
        {
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8004538:	4b50      	ldr	r3, [pc, #320]	; (800467c <SX1276Send+0x164>)
 800453a:	2200      	movs	r2, #0
 800453c:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
            SX1276.Settings.FskPacketHandler.Size = size;
 8004540:	78fb      	ldrb	r3, [r7, #3]
 8004542:	b29a      	uxth	r2, r3
 8004544:	4b4d      	ldr	r3, [pc, #308]	; (800467c <SX1276Send+0x164>)
 8004546:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a

            if( SX1276.Settings.Fsk.FixLen == false )
 800454a:	4b4c      	ldr	r3, [pc, #304]	; (800467c <SX1276Send+0x164>)
 800454c:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8004550:	f083 0301 	eor.w	r3, r3, #1
 8004554:	b2db      	uxtb	r3, r3
 8004556:	2b00      	cmp	r3, #0
 8004558:	d005      	beq.n	8004566 <SX1276Send+0x4e>
            {
                SX1276WriteFifo( ( uint8_t* )&size, 1 );
 800455a:	1cfb      	adds	r3, r7, #3
 800455c:	2101      	movs	r1, #1
 800455e:	4618      	mov	r0, r3
 8004560:	f000 fc90 	bl	8004e84 <SX1276WriteFifo>
 8004564:	e004      	b.n	8004570 <SX1276Send+0x58>
            }
            else
            {
                SX1276Write( REG_PAYLOADLENGTH, size );
 8004566:	78fb      	ldrb	r3, [r7, #3]
 8004568:	4619      	mov	r1, r3
 800456a:	2032      	movs	r0, #50	; 0x32
 800456c:	f000 fc00 	bl	8004d70 <SX1276Write>
            }

            if( ( size > 0 ) && ( size <= 64 ) )
 8004570:	78fb      	ldrb	r3, [r7, #3]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d007      	beq.n	8004586 <SX1276Send+0x6e>
 8004576:	78fb      	ldrb	r3, [r7, #3]
 8004578:	2b40      	cmp	r3, #64	; 0x40
 800457a:	d804      	bhi.n	8004586 <SX1276Send+0x6e>
            {
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 800457c:	78fa      	ldrb	r2, [r7, #3]
 800457e:	4b3f      	ldr	r3, [pc, #252]	; (800467c <SX1276Send+0x164>)
 8004580:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8004584:	e00a      	b.n	800459c <SX1276Send+0x84>
            }
            else
            {
                memcpy1( RxTxBuffer, buffer, size );
 8004586:	78fb      	ldrb	r3, [r7, #3]
 8004588:	b29b      	uxth	r3, r3
 800458a:	461a      	mov	r2, r3
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	483c      	ldr	r0, [pc, #240]	; (8004680 <SX1276Send+0x168>)
 8004590:	f002 fbfc 	bl	8006d8c <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 8004594:	4b39      	ldr	r3, [pc, #228]	; (800467c <SX1276Send+0x164>)
 8004596:	2220      	movs	r2, #32
 8004598:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
            }

            // Write payload buffer
            SX1276WriteFifo( buffer, SX1276.Settings.FskPacketHandler.ChunkSize );
 800459c:	4b37      	ldr	r3, [pc, #220]	; (800467c <SX1276Send+0x164>)
 800459e:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80045a2:	4619      	mov	r1, r3
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f000 fc6d 	bl	8004e84 <SX1276WriteFifo>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 80045aa:	4b34      	ldr	r3, [pc, #208]	; (800467c <SX1276Send+0x164>)
 80045ac:	f8b3 207c 	ldrh.w	r2, [r3, #124]	; 0x7c
 80045b0:	4b32      	ldr	r3, [pc, #200]	; (800467c <SX1276Send+0x164>)
 80045b2:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	4413      	add	r3, r2
 80045ba:	b29a      	uxth	r2, r3
 80045bc:	4b2f      	ldr	r3, [pc, #188]	; (800467c <SX1276Send+0x164>)
 80045be:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 80045c2:	4b2e      	ldr	r3, [pc, #184]	; (800467c <SX1276Send+0x164>)
 80045c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045c6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80045c8:	e050      	b.n	800466c <SX1276Send+0x154>
    case MODEM_LORA:
        {
            if( SX1276.Settings.LoRa.IqInverted == true )
 80045ca:	4b2c      	ldr	r3, [pc, #176]	; (800467c <SX1276Send+0x164>)
 80045cc:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00f      	beq.n	80045f4 <SX1276Send+0xdc>
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 80045d4:	2033      	movs	r0, #51	; 0x33
 80045d6:	f000 fbdb 	bl	8004d90 <SX1276Read>
 80045da:	4603      	mov	r3, r0
 80045dc:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	4619      	mov	r1, r3
 80045e4:	2033      	movs	r0, #51	; 0x33
 80045e6:	f000 fbc3 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 80045ea:	2119      	movs	r1, #25
 80045ec:	203b      	movs	r0, #59	; 0x3b
 80045ee:	f000 fbbf 	bl	8004d70 <SX1276Write>
 80045f2:	e013      	b.n	800461c <SX1276Send+0x104>
            }
            else
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 80045f4:	2033      	movs	r0, #51	; 0x33
 80045f6:	f000 fbcb 	bl	8004d90 <SX1276Read>
 80045fa:	4603      	mov	r3, r0
 80045fc:	b25b      	sxtb	r3, r3
 80045fe:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 8004602:	b25b      	sxtb	r3, r3
 8004604:	f043 0301 	orr.w	r3, r3, #1
 8004608:	b25b      	sxtb	r3, r3
 800460a:	b2db      	uxtb	r3, r3
 800460c:	4619      	mov	r1, r3
 800460e:	2033      	movs	r0, #51	; 0x33
 8004610:	f000 fbae 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8004614:	211d      	movs	r1, #29
 8004616:	203b      	movs	r0, #59	; 0x3b
 8004618:	f000 fbaa 	bl	8004d70 <SX1276Write>
            }

            SX1276.Settings.LoRaPacketHandler.Size = size;
 800461c:	78fa      	ldrb	r2, [r7, #3]
 800461e:	4b17      	ldr	r3, [pc, #92]	; (800467c <SX1276Send+0x164>)
 8004620:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

            // Initializes the payload size
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 8004624:	78fb      	ldrb	r3, [r7, #3]
 8004626:	4619      	mov	r1, r3
 8004628:	2022      	movs	r0, #34	; 0x22
 800462a:	f000 fba1 	bl	8004d70 <SX1276Write>

            // Full buffer used for Tx
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 800462e:	2100      	movs	r1, #0
 8004630:	200e      	movs	r0, #14
 8004632:	f000 fb9d 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8004636:	2100      	movs	r1, #0
 8004638:	200d      	movs	r0, #13
 800463a:	f000 fb99 	bl	8004d70 <SX1276Write>

            // FIFO operations can not take place in Sleep mode
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 800463e:	2001      	movs	r0, #1
 8004640:	f000 fba6 	bl	8004d90 <SX1276Read>
 8004644:	4603      	mov	r3, r0
 8004646:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800464a:	2b00      	cmp	r3, #0
 800464c:	d104      	bne.n	8004658 <SX1276Send+0x140>
            {
                SX1276SetStby( );
 800464e:	f000 f839 	bl	80046c4 <SX1276SetStby>
                DelayMs( 1 );
 8004652:	2001      	movs	r0, #1
 8004654:	f001 faf4 	bl	8005c40 <DelayMs>
            }
            // Write payload buffer
            SX1276WriteFifo( buffer, size );
 8004658:	78fb      	ldrb	r3, [r7, #3]
 800465a:	4619      	mov	r1, r3
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f000 fc11 	bl	8004e84 <SX1276WriteFifo>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 8004662:	4b06      	ldr	r3, [pc, #24]	; (800467c <SX1276Send+0x164>)
 8004664:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004668:	60fb      	str	r3, [r7, #12]
        }
        break;
 800466a:	bf00      	nop
    }

    SX1276SetTx( txTimeout );
 800466c:	68f8      	ldr	r0, [r7, #12]
 800466e:	f000 f9cb 	bl	8004a08 <SX1276SetTx>
}
 8004672:	bf00      	nop
 8004674:	3710      	adds	r7, #16
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	20000360 	.word	0x20000360
 8004680:	200000b0 	.word	0x200000b0

08004684 <SX1276SetSleep>:

void SX1276SetSleep( void )
{
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8004688:	480a      	ldr	r0, [pc, #40]	; (80046b4 <SX1276SetSleep+0x30>)
 800468a:	f002 fa7b 	bl	8006b84 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 800468e:	480a      	ldr	r0, [pc, #40]	; (80046b8 <SX1276SetSleep+0x34>)
 8004690:	f002 fa78 	bl	8006b84 <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8004694:	4809      	ldr	r0, [pc, #36]	; (80046bc <SX1276SetSleep+0x38>)
 8004696:	f002 fa75 	bl	8006b84 <TimerStop>

    SX1276SetOpMode( RF_OPMODE_SLEEP );
 800469a:	2000      	movs	r0, #0
 800469c:	f000 fae4 	bl	8004c68 <SX1276SetOpMode>

    // Disable TCXO radio is in SLEEP mode
    SX1276SetBoardTcxo( false );
 80046a0:	2000      	movs	r0, #0
 80046a2:	f001 ff9d 	bl	80065e0 <SX1276SetBoardTcxo>

    SX1276.Settings.State = RF_IDLE;
 80046a6:	4b06      	ldr	r3, [pc, #24]	; (80046c0 <SX1276SetSleep+0x3c>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
}
 80046ae:	bf00      	nop
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	20000408 	.word	0x20000408
 80046b8:	20000330 	.word	0x20000330
 80046bc:	20000348 	.word	0x20000348
 80046c0:	20000360 	.word	0x20000360

080046c4 <SX1276SetStby>:

void SX1276SetStby( void )
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 80046c8:	4808      	ldr	r0, [pc, #32]	; (80046ec <SX1276SetStby+0x28>)
 80046ca:	f002 fa5b 	bl	8006b84 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 80046ce:	4808      	ldr	r0, [pc, #32]	; (80046f0 <SX1276SetStby+0x2c>)
 80046d0:	f002 fa58 	bl	8006b84 <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 80046d4:	4807      	ldr	r0, [pc, #28]	; (80046f4 <SX1276SetStby+0x30>)
 80046d6:	f002 fa55 	bl	8006b84 <TimerStop>

    SX1276SetOpMode( RF_OPMODE_STANDBY );
 80046da:	2001      	movs	r0, #1
 80046dc:	f000 fac4 	bl	8004c68 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 80046e0:	4b05      	ldr	r3, [pc, #20]	; (80046f8 <SX1276SetStby+0x34>)
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
}
 80046e8:	bf00      	nop
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	20000408 	.word	0x20000408
 80046f0:	20000330 	.word	0x20000330
 80046f4:	20000348 	.word	0x20000348
 80046f8:	20000360 	.word	0x20000360

080046fc <SX1276SetRx>:

void SX1276SetRx( uint32_t timeout )
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
    bool rxContinuous = false;
 8004704:	2300      	movs	r3, #0
 8004706:	73fb      	strb	r3, [r7, #15]
    TimerStop( &TxTimeoutTimer );
 8004708:	48ba      	ldr	r0, [pc, #744]	; (80049f4 <SX1276SetRx+0x2f8>)
 800470a:	f002 fa3b 	bl	8006b84 <TimerStop>

    switch( SX1276.Settings.Modem )
 800470e:	4bba      	ldr	r3, [pc, #744]	; (80049f8 <SX1276SetRx+0x2fc>)
 8004710:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004714:	2b00      	cmp	r3, #0
 8004716:	d002      	beq.n	800471e <SX1276SetRx+0x22>
 8004718:	2b01      	cmp	r3, #1
 800471a:	d03e      	beq.n	800479a <SX1276SetRx+0x9e>
 800471c:	e12f      	b.n	800497e <SX1276SetRx+0x282>
    {
    case MODEM_FSK:
        {
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 800471e:	4bb6      	ldr	r3, [pc, #728]	; (80049f8 <SX1276SetRx+0x2fc>)
 8004720:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8004724:	73fb      	strb	r3, [r7, #15]
            // DIO1=FifoLevel
            // DIO2=SyncAddr
            // DIO3=FifoEmpty
            // DIO4=Preamble
            // DIO5=ModeReady
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8004726:	2040      	movs	r0, #64	; 0x40
 8004728:	f000 fb32 	bl	8004d90 <SX1276Read>
 800472c:	4603      	mov	r3, r0
 800472e:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
                                                                            RF_DIOMAPPING1_DIO0_00 |
 8004730:	f003 0303 	and.w	r3, r3, #3
 8004734:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_00 |
 8004736:	f043 030c 	orr.w	r3, r3, #12
 800473a:	b25b      	sxtb	r3, r3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 800473c:	b2db      	uxtb	r3, r3
 800473e:	4619      	mov	r1, r3
 8004740:	2040      	movs	r0, #64	; 0x40
 8004742:	f000 fb15 	bl	8004d70 <SX1276Write>
                                                                            RF_DIOMAPPING1_DIO2_11 );

            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8004746:	2041      	movs	r0, #65	; 0x41
 8004748:	f000 fb22 	bl	8004d90 <SX1276Read>
 800474c:	4603      	mov	r3, r0
 800474e:	f063 033e 	orn	r3, r3, #62	; 0x3e
 8004752:	b2db      	uxtb	r3, r3
 8004754:	4619      	mov	r1, r3
 8004756:	2041      	movs	r0, #65	; 0x41
 8004758:	f000 fb0a 	bl	8004d70 <SX1276Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) |
                                                                            RF_DIOMAPPING2_DIO4_11 |
                                                                            RF_DIOMAPPING2_MAP_PREAMBLEDETECT );

            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 800475c:	2035      	movs	r0, #53	; 0x35
 800475e:	f000 fb17 	bl	8004d90 <SX1276Read>
 8004762:	4603      	mov	r3, r0
 8004764:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004768:	b2da      	uxtb	r2, r3
 800476a:	4ba3      	ldr	r3, [pc, #652]	; (80049f8 <SX1276SetRx+0x2fc>)
 800476c:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e

            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8004770:	211e      	movs	r1, #30
 8004772:	200d      	movs	r0, #13
 8004774:	f000 fafc 	bl	8004d70 <SX1276Write>

            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8004778:	4b9f      	ldr	r3, [pc, #636]	; (80049f8 <SX1276SetRx+0x2fc>)
 800477a:	2200      	movs	r2, #0
 800477c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8004780:	4b9d      	ldr	r3, [pc, #628]	; (80049f8 <SX1276SetRx+0x2fc>)
 8004782:	2200      	movs	r2, #0
 8004784:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8004788:	4b9b      	ldr	r3, [pc, #620]	; (80049f8 <SX1276SetRx+0x2fc>)
 800478a:	2200      	movs	r2, #0
 800478c:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
            SX1276.Settings.FskPacketHandler.Size = 0;
 8004790:	4b99      	ldr	r3, [pc, #612]	; (80049f8 <SX1276SetRx+0x2fc>)
 8004792:	2200      	movs	r2, #0
 8004794:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
        }
        break;
 8004798:	e0f1      	b.n	800497e <SX1276SetRx+0x282>
    case MODEM_LORA:
        {
            if( SX1276.Settings.LoRa.IqInverted == true )
 800479a:	4b97      	ldr	r3, [pc, #604]	; (80049f8 <SX1276SetRx+0x2fc>)
 800479c:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00f      	beq.n	80047c4 <SX1276SetRx+0xc8>
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 80047a4:	2033      	movs	r0, #51	; 0x33
 80047a6:	f000 faf3 	bl	8004d90 <SX1276Read>
 80047aa:	4603      	mov	r3, r0
 80047ac:	f043 0341 	orr.w	r3, r3, #65	; 0x41
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	4619      	mov	r1, r3
 80047b4:	2033      	movs	r0, #51	; 0x33
 80047b6:	f000 fadb 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 80047ba:	2119      	movs	r1, #25
 80047bc:	203b      	movs	r0, #59	; 0x3b
 80047be:	f000 fad7 	bl	8004d70 <SX1276Write>
 80047c2:	e013      	b.n	80047ec <SX1276SetRx+0xf0>
            }
            else
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 80047c4:	2033      	movs	r0, #51	; 0x33
 80047c6:	f000 fae3 	bl	8004d90 <SX1276Read>
 80047ca:	4603      	mov	r3, r0
 80047cc:	b25b      	sxtb	r3, r3
 80047ce:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 80047d2:	b25b      	sxtb	r3, r3
 80047d4:	f043 0301 	orr.w	r3, r3, #1
 80047d8:	b25b      	sxtb	r3, r3
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	4619      	mov	r1, r3
 80047de:	2033      	movs	r0, #51	; 0x33
 80047e0:	f000 fac6 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80047e4:	211d      	movs	r1, #29
 80047e6:	203b      	movs	r0, #59	; 0x3b
 80047e8:	f000 fac2 	bl	8004d70 <SX1276Write>
            }

            // ERRATA 2.3 - Receiver Spurious Reception of a LoRa Signal
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 80047ec:	4b82      	ldr	r3, [pc, #520]	; (80049f8 <SX1276SetRx+0x2fc>)
 80047ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047f2:	2b08      	cmp	r3, #8
 80047f4:	f200 8087 	bhi.w	8004906 <SX1276SetRx+0x20a>
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 80047f8:	2031      	movs	r0, #49	; 0x31
 80047fa:	f000 fac9 	bl	8004d90 <SX1276Read>
 80047fe:	4603      	mov	r3, r0
 8004800:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004804:	b2db      	uxtb	r3, r3
 8004806:	4619      	mov	r1, r3
 8004808:	2031      	movs	r0, #49	; 0x31
 800480a:	f000 fab1 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_LR_IFFREQ2, 0x00 );
 800480e:	2100      	movs	r1, #0
 8004810:	2030      	movs	r0, #48	; 0x30
 8004812:	f000 faad 	bl	8004d70 <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 8004816:	4b78      	ldr	r3, [pc, #480]	; (80049f8 <SX1276SetRx+0x2fc>)
 8004818:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800481c:	2b08      	cmp	r3, #8
 800481e:	d87d      	bhi.n	800491c <SX1276SetRx+0x220>
 8004820:	a201      	add	r2, pc, #4	; (adr r2, 8004828 <SX1276SetRx+0x12c>)
 8004822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004826:	bf00      	nop
 8004828:	0800484d 	.word	0x0800484d
 800482c:	08004867 	.word	0x08004867
 8004830:	08004881 	.word	0x08004881
 8004834:	0800489b 	.word	0x0800489b
 8004838:	080048b5 	.word	0x080048b5
 800483c:	080048cf 	.word	0x080048cf
 8004840:	080048e9 	.word	0x080048e9
 8004844:	080048f3 	.word	0x080048f3
 8004848:	080048fd 	.word	0x080048fd
                {
                case 0: // 7.8 kHz
                    SX1276Write( REG_LR_IFFREQ1, 0x48 );
 800484c:	2148      	movs	r1, #72	; 0x48
 800484e:	202f      	movs	r0, #47	; 0x2f
 8004850:	f000 fa8e 	bl	8004d70 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 8004854:	4b68      	ldr	r3, [pc, #416]	; (80049f8 <SX1276SetRx+0x2fc>)
 8004856:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004858:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 800485c:	3302      	adds	r3, #2
 800485e:	4618      	mov	r0, r3
 8004860:	f7ff f9a6 	bl	8003bb0 <SX1276SetChannel>
                    break;
 8004864:	e05a      	b.n	800491c <SX1276SetRx+0x220>
                case 1: // 10.4 kHz
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8004866:	2144      	movs	r1, #68	; 0x44
 8004868:	202f      	movs	r0, #47	; 0x2f
 800486a:	f000 fa81 	bl	8004d70 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 800486e:	4b62      	ldr	r3, [pc, #392]	; (80049f8 <SX1276SetRx+0x2fc>)
 8004870:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004872:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8004876:	3334      	adds	r3, #52	; 0x34
 8004878:	4618      	mov	r0, r3
 800487a:	f7ff f999 	bl	8003bb0 <SX1276SetChannel>
                    break;
 800487e:	e04d      	b.n	800491c <SX1276SetRx+0x220>
                case 2: // 15.6 kHz
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8004880:	2144      	movs	r1, #68	; 0x44
 8004882:	202f      	movs	r0, #47	; 0x2f
 8004884:	f000 fa74 	bl	8004d70 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 8004888:	4b5b      	ldr	r3, [pc, #364]	; (80049f8 <SX1276SetRx+0x2fc>)
 800488a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800488c:	f503 5374 	add.w	r3, r3, #15616	; 0x3d00
 8004890:	3304      	adds	r3, #4
 8004892:	4618      	mov	r0, r3
 8004894:	f7ff f98c 	bl	8003bb0 <SX1276SetChannel>
                    break;
 8004898:	e040      	b.n	800491c <SX1276SetRx+0x220>
                case 3: // 20.8 kHz
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 800489a:	2144      	movs	r1, #68	; 0x44
 800489c:	202f      	movs	r0, #47	; 0x2f
 800489e:	f000 fa67 	bl	8004d70 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 80048a2:	4b55      	ldr	r3, [pc, #340]	; (80049f8 <SX1276SetRx+0x2fc>)
 80048a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048a6:	f503 43a2 	add.w	r3, r3, #20736	; 0x5100
 80048aa:	335e      	adds	r3, #94	; 0x5e
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7ff f97f 	bl	8003bb0 <SX1276SetChannel>
                    break;
 80048b2:	e033      	b.n	800491c <SX1276SetRx+0x220>
                case 4: // 31.2 kHz
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 80048b4:	2144      	movs	r1, #68	; 0x44
 80048b6:	202f      	movs	r0, #47	; 0x2f
 80048b8:	f000 fa5a 	bl	8004d70 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 80048bc:	4b4e      	ldr	r3, [pc, #312]	; (80049f8 <SX1276SetRx+0x2fc>)
 80048be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048c0:	f503 43f4 	add.w	r3, r3, #31232	; 0x7a00
 80048c4:	3312      	adds	r3, #18
 80048c6:	4618      	mov	r0, r3
 80048c8:	f7ff f972 	bl	8003bb0 <SX1276SetChannel>
                    break;
 80048cc:	e026      	b.n	800491c <SX1276SetRx+0x220>
                case 5: // 41.4 kHz
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 80048ce:	2144      	movs	r1, #68	; 0x44
 80048d0:	202f      	movs	r0, #47	; 0x2f
 80048d2:	f000 fa4d 	bl	8004d70 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 80048d6:	4b48      	ldr	r3, [pc, #288]	; (80049f8 <SX1276SetRx+0x2fc>)
 80048d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048da:	f503 4322 	add.w	r3, r3, #41472	; 0xa200
 80048de:	33c6      	adds	r3, #198	; 0xc6
 80048e0:	4618      	mov	r0, r3
 80048e2:	f7ff f965 	bl	8003bb0 <SX1276SetChannel>
                    break;
 80048e6:	e019      	b.n	800491c <SX1276SetRx+0x220>
                case 6: // 62.5 kHz
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 80048e8:	2140      	movs	r1, #64	; 0x40
 80048ea:	202f      	movs	r0, #47	; 0x2f
 80048ec:	f000 fa40 	bl	8004d70 <SX1276Write>
                    break;
 80048f0:	e014      	b.n	800491c <SX1276SetRx+0x220>
                case 7: // 125 kHz
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 80048f2:	2140      	movs	r1, #64	; 0x40
 80048f4:	202f      	movs	r0, #47	; 0x2f
 80048f6:	f000 fa3b 	bl	8004d70 <SX1276Write>
                    break;
 80048fa:	e00f      	b.n	800491c <SX1276SetRx+0x220>
                case 8: // 250 kHz
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 80048fc:	2140      	movs	r1, #64	; 0x40
 80048fe:	202f      	movs	r0, #47	; 0x2f
 8004900:	f000 fa36 	bl	8004d70 <SX1276Write>
                    break;
 8004904:	e00a      	b.n	800491c <SX1276SetRx+0x220>
                }
            }
            else
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 8004906:	2031      	movs	r0, #49	; 0x31
 8004908:	f000 fa42 	bl	8004d90 <SX1276Read>
 800490c:	4603      	mov	r3, r0
 800490e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004912:	b2db      	uxtb	r3, r3
 8004914:	4619      	mov	r1, r3
 8004916:	2031      	movs	r0, #49	; 0x31
 8004918:	f000 fa2a 	bl	8004d70 <SX1276Write>
            }

            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 800491c:	4b36      	ldr	r3, [pc, #216]	; (80049f8 <SX1276SetRx+0x2fc>)
 800491e:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8004922:	73fb      	strb	r3, [r7, #15]

            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8004924:	4b34      	ldr	r3, [pc, #208]	; (80049f8 <SX1276SetRx+0x2fc>)
 8004926:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00f      	beq.n	800494e <SX1276SetRx+0x252>
            {
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 800492e:	211d      	movs	r1, #29
 8004930:	2011      	movs	r0, #17
 8004932:	f000 fa1d 	bl	8004d70 <SX1276Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone, DIO2=FhssChangeChannel
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8004936:	2040      	movs	r0, #64	; 0x40
 8004938:	f000 fa2a 	bl	8004d90 <SX1276Read>
 800493c:	4603      	mov	r3, r0
 800493e:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8004942:	b2db      	uxtb	r3, r3
 8004944:	4619      	mov	r1, r3
 8004946:	2040      	movs	r0, #64	; 0x40
 8004948:	f000 fa12 	bl	8004d70 <SX1276Write>
 800494c:	e00e      	b.n	800496c <SX1276SetRx+0x270>
            }
            else
            {
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 800494e:	211f      	movs	r1, #31
 8004950:	2011      	movs	r0, #17
 8004952:	f000 fa0d 	bl	8004d70 <SX1276Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8004956:	2040      	movs	r0, #64	; 0x40
 8004958:	f000 fa1a 	bl	8004d90 <SX1276Read>
 800495c:	4603      	mov	r3, r0
 800495e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004962:	b2db      	uxtb	r3, r3
 8004964:	4619      	mov	r1, r3
 8004966:	2040      	movs	r0, #64	; 0x40
 8004968:	f000 fa02 	bl	8004d70 <SX1276Write>
            }
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 800496c:	2100      	movs	r1, #0
 800496e:	200f      	movs	r0, #15
 8004970:	f000 f9fe 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8004974:	2100      	movs	r1, #0
 8004976:	200d      	movs	r0, #13
 8004978:	f000 f9fa 	bl	8004d70 <SX1276Write>
        }
        break;
 800497c:	bf00      	nop
    }

    memset( RxTxBuffer, 0, ( size_t )RX_TX_BUFFER_SIZE );
 800497e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004982:	2100      	movs	r1, #0
 8004984:	481d      	ldr	r0, [pc, #116]	; (80049fc <SX1276SetRx+0x300>)
 8004986:	f002 fa55 	bl	8006e34 <memset>

    SX1276.Settings.State = RF_RX_RUNNING;
 800498a:	4b1b      	ldr	r3, [pc, #108]	; (80049f8 <SX1276SetRx+0x2fc>)
 800498c:	2201      	movs	r2, #1
 800498e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if( timeout != 0 )
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d006      	beq.n	80049a6 <SX1276SetRx+0x2aa>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8004998:	6879      	ldr	r1, [r7, #4]
 800499a:	4819      	ldr	r0, [pc, #100]	; (8004a00 <SX1276SetRx+0x304>)
 800499c:	f002 f988 	bl	8006cb0 <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 80049a0:	4817      	ldr	r0, [pc, #92]	; (8004a00 <SX1276SetRx+0x304>)
 80049a2:	f001 ffcf 	bl	8006944 <TimerStart>
    }

    if( SX1276.Settings.Modem == MODEM_FSK )
 80049a6:	4b14      	ldr	r3, [pc, #80]	; (80049f8 <SX1276SetRx+0x2fc>)
 80049a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d112      	bne.n	80049d6 <SX1276SetRx+0x2da>
    {
        SX1276SetOpMode( RF_OPMODE_RECEIVER ); // ??
 80049b0:	2005      	movs	r0, #5
 80049b2:	f000 f959 	bl	8004c68 <SX1276SetOpMode>

        if( rxContinuous == false )
 80049b6:	7bfb      	ldrb	r3, [r7, #15]
 80049b8:	f083 0301 	eor.w	r3, r3, #1
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d013      	beq.n	80049ea <SX1276SetRx+0x2ee>
        {
            TimerSetValue( &RxTimeoutSyncWord, SX1276.Settings.Fsk.RxSingleTimeout );
 80049c2:	4b0d      	ldr	r3, [pc, #52]	; (80049f8 <SX1276SetRx+0x2fc>)
 80049c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049c6:	4619      	mov	r1, r3
 80049c8:	480e      	ldr	r0, [pc, #56]	; (8004a04 <SX1276SetRx+0x308>)
 80049ca:	f002 f971 	bl	8006cb0 <TimerSetValue>
            TimerStart( &RxTimeoutSyncWord );
 80049ce:	480d      	ldr	r0, [pc, #52]	; (8004a04 <SX1276SetRx+0x308>)
 80049d0:	f001 ffb8 	bl	8006944 <TimerStart>
        else
        {
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
        }
    }
}
 80049d4:	e009      	b.n	80049ea <SX1276SetRx+0x2ee>
        if( rxContinuous == true )
 80049d6:	7bfb      	ldrb	r3, [r7, #15]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d003      	beq.n	80049e4 <SX1276SetRx+0x2e8>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 80049dc:	2005      	movs	r0, #5
 80049de:	f000 f943 	bl	8004c68 <SX1276SetOpMode>
}
 80049e2:	e002      	b.n	80049ea <SX1276SetRx+0x2ee>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 80049e4:	2006      	movs	r0, #6
 80049e6:	f000 f93f 	bl	8004c68 <SX1276SetOpMode>
}
 80049ea:	bf00      	nop
 80049ec:	3710      	adds	r7, #16
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	20000330 	.word	0x20000330
 80049f8:	20000360 	.word	0x20000360
 80049fc:	200000b0 	.word	0x200000b0
 8004a00:	20000408 	.word	0x20000408
 8004a04:	20000348 	.word	0x20000348

08004a08 <SX1276SetTx>:

static void SX1276SetTx( uint32_t timeout )
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b082      	sub	sp, #8
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
    TimerStop( &RxTimeoutTimer );
 8004a10:	4836      	ldr	r0, [pc, #216]	; (8004aec <SX1276SetTx+0xe4>)
 8004a12:	f002 f8b7 	bl	8006b84 <TimerStop>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8004a16:	6879      	ldr	r1, [r7, #4]
 8004a18:	4835      	ldr	r0, [pc, #212]	; (8004af0 <SX1276SetTx+0xe8>)
 8004a1a:	f002 f949 	bl	8006cb0 <TimerSetValue>

    switch( SX1276.Settings.Modem )
 8004a1e:	4b35      	ldr	r3, [pc, #212]	; (8004af4 <SX1276SetTx+0xec>)
 8004a20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d002      	beq.n	8004a2e <SX1276SetTx+0x26>
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d021      	beq.n	8004a70 <SX1276SetTx+0x68>
 8004a2c:	e04f      	b.n	8004ace <SX1276SetTx+0xc6>
            // DIO1=FifoLevel
            // DIO2=FifoFull
            // DIO3=FifoEmpty
            // DIO4=LowBat
            // DIO5=ModeReady
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8004a2e:	2040      	movs	r0, #64	; 0x40
 8004a30:	f000 f9ae 	bl	8004d90 <SX1276Read>
 8004a34:	4603      	mov	r3, r0
 8004a36:	f003 0303 	and.w	r3, r3, #3
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	2040      	movs	r0, #64	; 0x40
 8004a40:	f000 f996 	bl	8004d70 <SX1276Write>
                                                                            RF_DIOMAPPING1_DIO1_MASK &
                                                                            RF_DIOMAPPING1_DIO2_MASK ) );

            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8004a44:	2041      	movs	r0, #65	; 0x41
 8004a46:	f000 f9a3 	bl	8004d90 <SX1276Read>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	4619      	mov	r1, r3
 8004a54:	2041      	movs	r0, #65	; 0x41
 8004a56:	f000 f98b 	bl	8004d70 <SX1276Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) );
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8004a5a:	2035      	movs	r0, #53	; 0x35
 8004a5c:	f000 f998 	bl	8004d90 <SX1276Read>
 8004a60:	4603      	mov	r3, r0
 8004a62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a66:	b2da      	uxtb	r2, r3
 8004a68:	4b22      	ldr	r3, [pc, #136]	; (8004af4 <SX1276SetTx+0xec>)
 8004a6a:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
        }
        break;
 8004a6e:	e02e      	b.n	8004ace <SX1276SetTx+0xc6>
    case MODEM_LORA:
        {
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8004a70:	4b20      	ldr	r3, [pc, #128]	; (8004af4 <SX1276SetTx+0xec>)
 8004a72:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d014      	beq.n	8004aa4 <SX1276SetTx+0x9c>
            {
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8004a7a:	21f5      	movs	r1, #245	; 0xf5
 8004a7c:	2011      	movs	r0, #17
 8004a7e:	f000 f977 	bl	8004d70 <SX1276Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=TxDone, DIO2=FhssChangeChannel
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8004a82:	2040      	movs	r0, #64	; 0x40
 8004a84:	f000 f984 	bl	8004d90 <SX1276Read>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	b25b      	sxtb	r3, r3
 8004a8c:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8004a90:	b25b      	sxtb	r3, r3
 8004a92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a96:	b25b      	sxtb	r3, r3
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	2040      	movs	r0, #64	; 0x40
 8004a9e:	f000 f967 	bl	8004d70 <SX1276Write>

                // DIO0=TxDone
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
            }
        }
        break;
 8004aa2:	e013      	b.n	8004acc <SX1276SetTx+0xc4>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8004aa4:	21f7      	movs	r1, #247	; 0xf7
 8004aa6:	2011      	movs	r0, #17
 8004aa8:	f000 f962 	bl	8004d70 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8004aac:	2040      	movs	r0, #64	; 0x40
 8004aae:	f000 f96f 	bl	8004d90 <SX1276Read>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	b25b      	sxtb	r3, r3
 8004ab6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004aba:	b25b      	sxtb	r3, r3
 8004abc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ac0:	b25b      	sxtb	r3, r3
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	2040      	movs	r0, #64	; 0x40
 8004ac8:	f000 f952 	bl	8004d70 <SX1276Write>
        break;
 8004acc:	bf00      	nop
    }

    SX1276.Settings.State = RF_TX_RUNNING;
 8004ace:	4b09      	ldr	r3, [pc, #36]	; (8004af4 <SX1276SetTx+0xec>)
 8004ad0:	2202      	movs	r2, #2
 8004ad2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    TimerStart( &TxTimeoutTimer );
 8004ad6:	4806      	ldr	r0, [pc, #24]	; (8004af0 <SX1276SetTx+0xe8>)
 8004ad8:	f001 ff34 	bl	8006944 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8004adc:	2003      	movs	r0, #3
 8004ade:	f000 f8c3 	bl	8004c68 <SX1276SetOpMode>
}
 8004ae2:	bf00      	nop
 8004ae4:	3708      	adds	r7, #8
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	20000408 	.word	0x20000408
 8004af0:	20000330 	.word	0x20000330
 8004af4:	20000360 	.word	0x20000360

08004af8 <SX1276StartCad>:

void SX1276StartCad( void )
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.Modem )
 8004afc:	4b10      	ldr	r3, [pc, #64]	; (8004b40 <SX1276StartCad+0x48>)
 8004afe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d019      	beq.n	8004b3a <SX1276StartCad+0x42>
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d000      	beq.n	8004b0c <SX1276StartCad+0x14>
            SX1276.Settings.State = RF_CAD;
            SX1276SetOpMode( RFLR_OPMODE_CAD );
        }
        break;
    default:
        break;
 8004b0a:	e017      	b.n	8004b3c <SX1276StartCad+0x44>
            SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8004b0c:	21fa      	movs	r1, #250	; 0xfa
 8004b0e:	2011      	movs	r0, #17
 8004b10:	f000 f92e 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 8004b14:	2040      	movs	r0, #64	; 0x40
 8004b16:	f000 f93b 	bl	8004d90 <SX1276Read>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	f023 0303 	bic.w	r3, r3, #3
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	4619      	mov	r1, r3
 8004b24:	2040      	movs	r0, #64	; 0x40
 8004b26:	f000 f923 	bl	8004d70 <SX1276Write>
            SX1276.Settings.State = RF_CAD;
 8004b2a:	4b05      	ldr	r3, [pc, #20]	; (8004b40 <SX1276StartCad+0x48>)
 8004b2c:	2203      	movs	r2, #3
 8004b2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 8004b32:	2007      	movs	r0, #7
 8004b34:	f000 f898 	bl	8004c68 <SX1276SetOpMode>
        break;
 8004b38:	e000      	b.n	8004b3c <SX1276StartCad+0x44>
        break;
 8004b3a:	bf00      	nop
    }
}
 8004b3c:	bf00      	nop
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	20000360 	.word	0x20000360

08004b44 <SX1276SetTxContinuousWave>:

void SX1276SetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b08e      	sub	sp, #56	; 0x38
 8004b48:	af0a      	add	r7, sp, #40	; 0x28
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	70fb      	strb	r3, [r7, #3]
 8004b50:	4613      	mov	r3, r2
 8004b52:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )time * 1000;
 8004b54:	883b      	ldrh	r3, [r7, #0]
 8004b56:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004b5a:	fb02 f303 	mul.w	r3, r2, r3
 8004b5e:	60fb      	str	r3, [r7, #12]

    SX1276SetChannel( freq );
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f7ff f825 	bl	8003bb0 <SX1276SetChannel>

    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 8004b66:	f997 1003 	ldrsb.w	r1, [r7, #3]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	9308      	str	r3, [sp, #32]
 8004b6e:	2300      	movs	r3, #0
 8004b70:	9307      	str	r3, [sp, #28]
 8004b72:	2300      	movs	r3, #0
 8004b74:	9306      	str	r3, [sp, #24]
 8004b76:	2300      	movs	r3, #0
 8004b78:	9305      	str	r3, [sp, #20]
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	9304      	str	r3, [sp, #16]
 8004b7e:	2300      	movs	r3, #0
 8004b80:	9303      	str	r3, [sp, #12]
 8004b82:	2305      	movs	r3, #5
 8004b84:	9302      	str	r3, [sp, #8]
 8004b86:	2300      	movs	r3, #0
 8004b88:	9301      	str	r3, [sp, #4]
 8004b8a:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
 8004b8e:	9300      	str	r3, [sp, #0]
 8004b90:	2300      	movs	r3, #0
 8004b92:	2200      	movs	r2, #0
 8004b94:	2000      	movs	r0, #0
 8004b96:	f7ff fae7 	bl	8004168 <SX1276SetTxConfig>

    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 8004b9a:	2031      	movs	r0, #49	; 0x31
 8004b9c:	f000 f8f8 	bl	8004d90 <SX1276Read>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	4619      	mov	r1, r3
 8004baa:	2031      	movs	r0, #49	; 0x31
 8004bac:	f000 f8e0 	bl	8004d70 <SX1276Write>
    // Disable radio interrupts
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 8004bb0:	21f0      	movs	r1, #240	; 0xf0
 8004bb2:	2040      	movs	r0, #64	; 0x40
 8004bb4:	f000 f8dc 	bl	8004d70 <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 8004bb8:	21a0      	movs	r1, #160	; 0xa0
 8004bba:	2041      	movs	r0, #65	; 0x41
 8004bbc:	f000 f8d8 	bl	8004d70 <SX1276Write>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8004bc0:	68f9      	ldr	r1, [r7, #12]
 8004bc2:	4808      	ldr	r0, [pc, #32]	; (8004be4 <SX1276SetTxContinuousWave+0xa0>)
 8004bc4:	f002 f874 	bl	8006cb0 <TimerSetValue>

    SX1276.Settings.State = RF_TX_RUNNING; //??
 8004bc8:	4b07      	ldr	r3, [pc, #28]	; (8004be8 <SX1276SetTxContinuousWave+0xa4>)
 8004bca:	2202      	movs	r2, #2
 8004bcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    TimerStart( &TxTimeoutTimer );
 8004bd0:	4804      	ldr	r0, [pc, #16]	; (8004be4 <SX1276SetTxContinuousWave+0xa0>)
 8004bd2:	f001 feb7 	bl	8006944 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8004bd6:	2003      	movs	r0, #3
 8004bd8:	f000 f846 	bl	8004c68 <SX1276SetOpMode>
}
 8004bdc:	bf00      	nop
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	20000330 	.word	0x20000330
 8004be8:	20000360 	.word	0x20000360

08004bec <SX1276ReadRssi>:

int16_t SX1276ReadRssi( RadioModems_t modem )
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	71fb      	strb	r3, [r7, #7]
    int16_t rssi = 0;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	81fb      	strh	r3, [r7, #14]

    switch( modem )
 8004bfa:	79fb      	ldrb	r3, [r7, #7]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d002      	beq.n	8004c06 <SX1276ReadRssi+0x1a>
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d00b      	beq.n	8004c1c <SX1276ReadRssi+0x30>
 8004c04:	e021      	b.n	8004c4a <SX1276ReadRssi+0x5e>
    {
    case MODEM_FSK:
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8004c06:	2011      	movs	r0, #17
 8004c08:	f000 f8c2 	bl	8004d90 <SX1276Read>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	085b      	lsrs	r3, r3, #1
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	425b      	negs	r3, r3
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	81fb      	strh	r3, [r7, #14]
        break;
 8004c1a:	e01a      	b.n	8004c52 <SX1276ReadRssi+0x66>
    case MODEM_LORA:
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8004c1c:	4b10      	ldr	r3, [pc, #64]	; (8004c60 <SX1276ReadRssi+0x74>)
 8004c1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c20:	4a10      	ldr	r2, [pc, #64]	; (8004c64 <SX1276ReadRssi+0x78>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d908      	bls.n	8004c38 <SX1276ReadRssi+0x4c>
        {
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 8004c26:	201b      	movs	r0, #27
 8004c28:	f000 f8b2 	bl	8004d90 <SX1276Read>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	3b9d      	subs	r3, #157	; 0x9d
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	81fb      	strh	r3, [r7, #14]
        }
        else
        {
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
        }
        break;
 8004c36:	e00c      	b.n	8004c52 <SX1276ReadRssi+0x66>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 8004c38:	201b      	movs	r0, #27
 8004c3a:	f000 f8a9 	bl	8004d90 <SX1276Read>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	3ba4      	subs	r3, #164	; 0xa4
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	81fb      	strh	r3, [r7, #14]
        break;
 8004c48:	e003      	b.n	8004c52 <SX1276ReadRssi+0x66>
    default:
        rssi = -1;
 8004c4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004c4e:	81fb      	strh	r3, [r7, #14]
        break;
 8004c50:	bf00      	nop
    }
    return rssi;
 8004c52:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3710      	adds	r7, #16
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	20000360 	.word	0x20000360
 8004c64:	1f4add40 	.word	0x1f4add40

08004c68 <SX1276SetOpMode>:

static void SX1276SetOpMode( uint8_t opMode )
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	4603      	mov	r3, r0
 8004c70:	71fb      	strb	r3, [r7, #7]
            SX1276DbgPinTxWrite( 0 );
            SX1276DbgPinRxWrite( 0 );
            break;
    }
#endif
    if( opMode == RF_OPMODE_SLEEP )
 8004c72:	79fb      	ldrb	r3, [r7, #7]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d103      	bne.n	8004c80 <SX1276SetOpMode+0x18>
    {
        SX1276SetAntSwLowPower( true );
 8004c78:	2001      	movs	r0, #1
 8004c7a:	f001 fda5 	bl	80067c8 <SX1276SetAntSwLowPower>
 8004c7e:	e009      	b.n	8004c94 <SX1276SetOpMode+0x2c>
    }
    else
    {
        // Enable TCXO if operating mode different from SLEEP.
        SX1276SetBoardTcxo( true );
 8004c80:	2001      	movs	r0, #1
 8004c82:	f001 fcad 	bl	80065e0 <SX1276SetBoardTcxo>
        SX1276SetAntSwLowPower( false );
 8004c86:	2000      	movs	r0, #0
 8004c88:	f001 fd9e 	bl	80067c8 <SX1276SetAntSwLowPower>
        SX1276SetAntSw( opMode );
 8004c8c:	79fb      	ldrb	r3, [r7, #7]
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f001 fdc4 	bl	800681c <SX1276SetAntSw>
    }
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8004c94:	2001      	movs	r0, #1
 8004c96:	f000 f87b 	bl	8004d90 <SX1276Read>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	b25b      	sxtb	r3, r3
 8004c9e:	f023 0307 	bic.w	r3, r3, #7
 8004ca2:	b25a      	sxtb	r2, r3
 8004ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	b25b      	sxtb	r3, r3
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	4619      	mov	r1, r3
 8004cb0:	2001      	movs	r0, #1
 8004cb2:	f000 f85d 	bl	8004d70 <SX1276Write>
}
 8004cb6:	bf00      	nop
 8004cb8:	3708      	adds	r7, #8
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
	...

08004cc0 <SX1276SetModem>:

void SX1276SetModem( RadioModems_t modem )
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b082      	sub	sp, #8
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	71fb      	strb	r3, [r7, #7]
    if( ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 8004cca:	2001      	movs	r0, #1
 8004ccc:	f000 f860 	bl	8004d90 <SX1276Read>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	b25b      	sxtb	r3, r3
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	da04      	bge.n	8004ce2 <SX1276SetModem+0x22>
    {
        SX1276.Settings.Modem = MODEM_LORA;
 8004cd8:	4b24      	ldr	r3, [pc, #144]	; (8004d6c <SX1276SetModem+0xac>)
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ce0:	e003      	b.n	8004cea <SX1276SetModem+0x2a>
    }
    else
    {
        SX1276.Settings.Modem = MODEM_FSK;
 8004ce2:	4b22      	ldr	r3, [pc, #136]	; (8004d6c <SX1276SetModem+0xac>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }

    if( SX1276.Settings.Modem == modem )
 8004cea:	4b20      	ldr	r3, [pc, #128]	; (8004d6c <SX1276SetModem+0xac>)
 8004cec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cf0:	79fa      	ldrb	r2, [r7, #7]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d036      	beq.n	8004d64 <SX1276SetModem+0xa4>
    {
        return;
    }

    SX1276.Settings.Modem = modem;
 8004cf6:	4a1d      	ldr	r2, [pc, #116]	; (8004d6c <SX1276SetModem+0xac>)
 8004cf8:	79fb      	ldrb	r3, [r7, #7]
 8004cfa:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
    switch( SX1276.Settings.Modem )
 8004cfe:	4b1b      	ldr	r3, [pc, #108]	; (8004d6c <SX1276SetModem+0xac>)
 8004d00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d016      	beq.n	8004d36 <SX1276SetModem+0x76>
    {
    default:
    case MODEM_FSK:
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8004d08:	2000      	movs	r0, #0
 8004d0a:	f7ff ffad 	bl	8004c68 <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 8004d0e:	2001      	movs	r0, #1
 8004d10:	f000 f83e 	bl	8004d90 <SX1276Read>
 8004d14:	4603      	mov	r3, r0
 8004d16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	2001      	movs	r0, #1
 8004d20:	f000 f826 	bl	8004d70 <SX1276Write>

        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8004d24:	2100      	movs	r1, #0
 8004d26:	2040      	movs	r0, #64	; 0x40
 8004d28:	f000 f822 	bl	8004d70 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8004d2c:	2130      	movs	r1, #48	; 0x30
 8004d2e:	2041      	movs	r0, #65	; 0x41
 8004d30:	f000 f81e 	bl	8004d70 <SX1276Write>
        break;
 8004d34:	e017      	b.n	8004d66 <SX1276SetModem+0xa6>
    case MODEM_LORA:
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8004d36:	2000      	movs	r0, #0
 8004d38:	f7ff ff96 	bl	8004c68 <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8004d3c:	2001      	movs	r0, #1
 8004d3e:	f000 f827 	bl	8004d90 <SX1276Read>
 8004d42:	4603      	mov	r3, r0
 8004d44:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	2001      	movs	r0, #1
 8004d4e:	f000 f80f 	bl	8004d70 <SX1276Write>

        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8004d52:	2100      	movs	r1, #0
 8004d54:	2040      	movs	r0, #64	; 0x40
 8004d56:	f000 f80b 	bl	8004d70 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8004d5a:	2100      	movs	r1, #0
 8004d5c:	2041      	movs	r0, #65	; 0x41
 8004d5e:	f000 f807 	bl	8004d70 <SX1276Write>
        break;
 8004d62:	e000      	b.n	8004d66 <SX1276SetModem+0xa6>
        return;
 8004d64:	bf00      	nop
    }
}
 8004d66:	3708      	adds	r7, #8
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	20000360 	.word	0x20000360

08004d70 <SX1276Write>:

void SX1276Write( uint32_t addr, uint8_t data )
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b082      	sub	sp, #8
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	460b      	mov	r3, r1
 8004d7a:	70fb      	strb	r3, [r7, #3]
    SX1276WriteBuffer( addr, &data, 1 );
 8004d7c:	1cfb      	adds	r3, r7, #3
 8004d7e:	2201      	movs	r2, #1
 8004d80:	4619      	mov	r1, r3
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 f814 	bl	8004db0 <SX1276WriteBuffer>
}
 8004d88:	bf00      	nop
 8004d8a:	3708      	adds	r7, #8
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <SX1276Read>:

uint8_t SX1276Read( uint32_t addr )
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
    uint8_t data;
    SX1276ReadBuffer( addr, &data, 1 );
 8004d98:	f107 030f 	add.w	r3, r7, #15
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	4619      	mov	r1, r3
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f000 f839 	bl	8004e18 <SX1276ReadBuffer>
    return data;
 8004da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3710      	adds	r7, #16
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <SX1276WriteBuffer>:

void SX1276WriteBuffer( uint32_t addr, uint8_t *buffer, uint8_t size )
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	71fb      	strb	r3, [r7, #7]
    uint8_t i;

    //NSS = 0;
    GpioWrite( &SX1276.Spi.Nss, 0 );
 8004dbe:	2100      	movs	r1, #0
 8004dc0:	4813      	ldr	r0, [pc, #76]	; (8004e10 <SX1276WriteBuffer+0x60>)
 8004dc2:	f7fb fc05 	bl	80005d0 <GpioWrite>

    SpiInOut( &SX1276.Spi, addr | 0x80 );
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	4810      	ldr	r0, [pc, #64]	; (8004e14 <SX1276WriteBuffer+0x64>)
 8004dd4:	f7fb fdcc 	bl	8000970 <SpiInOut>
    for( i = 0; i < size; i++ )
 8004dd8:	2300      	movs	r3, #0
 8004dda:	75fb      	strb	r3, [r7, #23]
 8004ddc:	e00b      	b.n	8004df6 <SX1276WriteBuffer+0x46>
    {
        SpiInOut( &SX1276.Spi, buffer[i] );
 8004dde:	7dfb      	ldrb	r3, [r7, #23]
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	4413      	add	r3, r2
 8004de4:	781b      	ldrb	r3, [r3, #0]
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	4619      	mov	r1, r3
 8004dea:	480a      	ldr	r0, [pc, #40]	; (8004e14 <SX1276WriteBuffer+0x64>)
 8004dec:	f7fb fdc0 	bl	8000970 <SpiInOut>
    for( i = 0; i < size; i++ )
 8004df0:	7dfb      	ldrb	r3, [r7, #23]
 8004df2:	3301      	adds	r3, #1
 8004df4:	75fb      	strb	r3, [r7, #23]
 8004df6:	7dfa      	ldrb	r2, [r7, #23]
 8004df8:	79fb      	ldrb	r3, [r7, #7]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d3ef      	bcc.n	8004dde <SX1276WriteBuffer+0x2e>
    }

    //NSS = 1;
    GpioWrite( &SX1276.Spi.Nss, 1 );
 8004dfe:	2101      	movs	r1, #1
 8004e00:	4803      	ldr	r0, [pc, #12]	; (8004e10 <SX1276WriteBuffer+0x60>)
 8004e02:	f7fb fbe5 	bl	80005d0 <GpioWrite>
}
 8004e06:	bf00      	nop
 8004e08:	3718      	adds	r7, #24
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	2000039c 	.word	0x2000039c
 8004e14:	20000398 	.word	0x20000398

08004e18 <SX1276ReadBuffer>:

void SX1276ReadBuffer( uint32_t addr, uint8_t *buffer, uint8_t size )
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b086      	sub	sp, #24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	60f8      	str	r0, [r7, #12]
 8004e20:	60b9      	str	r1, [r7, #8]
 8004e22:	4613      	mov	r3, r2
 8004e24:	71fb      	strb	r3, [r7, #7]
    uint8_t i;

    //NSS = 0;
    GpioWrite( &SX1276.Spi.Nss, 0 );
 8004e26:	2100      	movs	r1, #0
 8004e28:	4814      	ldr	r0, [pc, #80]	; (8004e7c <SX1276ReadBuffer+0x64>)
 8004e2a:	f7fb fbd1 	bl	80005d0 <GpioWrite>

    SpiInOut( &SX1276.Spi, addr & 0x7F );
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	4619      	mov	r1, r3
 8004e3a:	4811      	ldr	r0, [pc, #68]	; (8004e80 <SX1276ReadBuffer+0x68>)
 8004e3c:	f7fb fd98 	bl	8000970 <SpiInOut>

    for( i = 0; i < size; i++ )
 8004e40:	2300      	movs	r3, #0
 8004e42:	75fb      	strb	r3, [r7, #23]
 8004e44:	e00d      	b.n	8004e62 <SX1276ReadBuffer+0x4a>
    {
        buffer[i] = SpiInOut( &SX1276.Spi, 0 );
 8004e46:	2100      	movs	r1, #0
 8004e48:	480d      	ldr	r0, [pc, #52]	; (8004e80 <SX1276ReadBuffer+0x68>)
 8004e4a:	f7fb fd91 	bl	8000970 <SpiInOut>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	4619      	mov	r1, r3
 8004e52:	7dfb      	ldrb	r3, [r7, #23]
 8004e54:	68ba      	ldr	r2, [r7, #8]
 8004e56:	4413      	add	r3, r2
 8004e58:	b2ca      	uxtb	r2, r1
 8004e5a:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 8004e5c:	7dfb      	ldrb	r3, [r7, #23]
 8004e5e:	3301      	adds	r3, #1
 8004e60:	75fb      	strb	r3, [r7, #23]
 8004e62:	7dfa      	ldrb	r2, [r7, #23]
 8004e64:	79fb      	ldrb	r3, [r7, #7]
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d3ed      	bcc.n	8004e46 <SX1276ReadBuffer+0x2e>
    }

    //NSS = 1;
    GpioWrite( &SX1276.Spi.Nss, 1 );
 8004e6a:	2101      	movs	r1, #1
 8004e6c:	4803      	ldr	r0, [pc, #12]	; (8004e7c <SX1276ReadBuffer+0x64>)
 8004e6e:	f7fb fbaf 	bl	80005d0 <GpioWrite>
}
 8004e72:	bf00      	nop
 8004e74:	3718      	adds	r7, #24
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	2000039c 	.word	0x2000039c
 8004e80:	20000398 	.word	0x20000398

08004e84 <SX1276WriteFifo>:

static void SX1276WriteFifo( uint8_t *buffer, uint8_t size )
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b082      	sub	sp, #8
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	70fb      	strb	r3, [r7, #3]
    SX1276WriteBuffer( 0, buffer, size );
 8004e90:	78fb      	ldrb	r3, [r7, #3]
 8004e92:	461a      	mov	r2, r3
 8004e94:	6879      	ldr	r1, [r7, #4]
 8004e96:	2000      	movs	r0, #0
 8004e98:	f7ff ff8a 	bl	8004db0 <SX1276WriteBuffer>
}
 8004e9c:	bf00      	nop
 8004e9e:	3708      	adds	r7, #8
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <SX1276ReadFifo>:

static void SX1276ReadFifo( uint8_t *buffer, uint8_t size )
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	460b      	mov	r3, r1
 8004eae:	70fb      	strb	r3, [r7, #3]
    SX1276ReadBuffer( 0, buffer, size );
 8004eb0:	78fb      	ldrb	r3, [r7, #3]
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	6879      	ldr	r1, [r7, #4]
 8004eb6:	2000      	movs	r0, #0
 8004eb8:	f7ff ffae 	bl	8004e18 <SX1276ReadBuffer>
}
 8004ebc:	bf00      	nop
 8004ebe:	3708      	adds	r7, #8
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <SX1276SetMaxPayloadLength>:

void SX1276SetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	4603      	mov	r3, r0
 8004ecc:	460a      	mov	r2, r1
 8004ece:	71fb      	strb	r3, [r7, #7]
 8004ed0:	4613      	mov	r3, r2
 8004ed2:	71bb      	strb	r3, [r7, #6]
    SX1276SetModem( modem );
 8004ed4:	79fb      	ldrb	r3, [r7, #7]
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f7ff fef2 	bl	8004cc0 <SX1276SetModem>

    switch( modem )
 8004edc:	79fb      	ldrb	r3, [r7, #7]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d002      	beq.n	8004ee8 <SX1276SetMaxPayloadLength+0x24>
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d00e      	beq.n	8004f04 <SX1276SetMaxPayloadLength+0x40>
        break;
    case MODEM_LORA:
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
        break;
    }
}
 8004ee6:	e014      	b.n	8004f12 <SX1276SetMaxPayloadLength+0x4e>
        if( SX1276.Settings.Fsk.FixLen == false )
 8004ee8:	4b0c      	ldr	r3, [pc, #48]	; (8004f1c <SX1276SetMaxPayloadLength+0x58>)
 8004eea:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8004eee:	f083 0301 	eor.w	r3, r3, #1
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d00b      	beq.n	8004f10 <SX1276SetMaxPayloadLength+0x4c>
            SX1276Write( REG_PAYLOADLENGTH, max );
 8004ef8:	79bb      	ldrb	r3, [r7, #6]
 8004efa:	4619      	mov	r1, r3
 8004efc:	2032      	movs	r0, #50	; 0x32
 8004efe:	f7ff ff37 	bl	8004d70 <SX1276Write>
        break;
 8004f02:	e005      	b.n	8004f10 <SX1276SetMaxPayloadLength+0x4c>
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 8004f04:	79bb      	ldrb	r3, [r7, #6]
 8004f06:	4619      	mov	r1, r3
 8004f08:	2023      	movs	r0, #35	; 0x23
 8004f0a:	f7ff ff31 	bl	8004d70 <SX1276Write>
        break;
 8004f0e:	e000      	b.n	8004f12 <SX1276SetMaxPayloadLength+0x4e>
        break;
 8004f10:	bf00      	nop
}
 8004f12:	bf00      	nop
 8004f14:	3708      	adds	r7, #8
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	20000360 	.word	0x20000360

08004f20 <SX1276SetPublicNetwork>:

void SX1276SetPublicNetwork( bool enable )
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	4603      	mov	r3, r0
 8004f28:	71fb      	strb	r3, [r7, #7]
    SX1276SetModem( MODEM_LORA );
 8004f2a:	2001      	movs	r0, #1
 8004f2c:	f7ff fec8 	bl	8004cc0 <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 8004f30:	4a09      	ldr	r2, [pc, #36]	; (8004f58 <SX1276SetPublicNetwork+0x38>)
 8004f32:	79fb      	ldrb	r3, [r7, #7]
 8004f34:	f882 309c 	strb.w	r3, [r2, #156]	; 0x9c
    if( enable == true )
 8004f38:	79fb      	ldrb	r3, [r7, #7]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d004      	beq.n	8004f48 <SX1276SetPublicNetwork+0x28>
    {
        // Change LoRa modem SyncWord
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 8004f3e:	2134      	movs	r1, #52	; 0x34
 8004f40:	2039      	movs	r0, #57	; 0x39
 8004f42:	f7ff ff15 	bl	8004d70 <SX1276Write>
    else
    {
        // Change LoRa modem SyncWord
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
    }
}
 8004f46:	e003      	b.n	8004f50 <SX1276SetPublicNetwork+0x30>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8004f48:	2112      	movs	r1, #18
 8004f4a:	2039      	movs	r0, #57	; 0x39
 8004f4c:	f7ff ff10 	bl	8004d70 <SX1276Write>
}
 8004f50:	bf00      	nop
 8004f52:	3708      	adds	r7, #8
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	20000360 	.word	0x20000360

08004f5c <SX1276GetWakeupTime>:

uint32_t SX1276GetWakeupTime( void )
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	af00      	add	r7, sp, #0
    return SX1276GetBoardTcxoWakeupTime( ) + RADIO_WAKEUP_TIME;
 8004f60:	f001 fb48 	bl	80065f4 <SX1276GetBoardTcxoWakeupTime>
 8004f64:	4603      	mov	r3, r0
 8004f66:	3301      	adds	r3, #1
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <SX1276ConvertPllStepToFreqInHz>:

static uint32_t SX1276ConvertPllStepToFreqInHz( uint32_t pllSteps )
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
    uint32_t freqInHzInt;
    uint32_t freqInHzFrac;
    
    // freqInHz = pllSteps * ( SX1276_XTAL_FREQ / 2^19 )
    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    freqInHzInt = pllSteps >> SX1276_PLL_STEP_SHIFT_AMOUNT;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	0a1b      	lsrs	r3, r3, #8
 8004f78:	60fb      	str	r3, [r7, #12]
    freqInHzFrac = pllSteps - ( freqInHzInt << SX1276_PLL_STEP_SHIFT_AMOUNT );
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	021b      	lsls	r3, r3, #8
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	60bb      	str	r3, [r7, #8]
    
    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f643 5209 	movw	r2, #15625	; 0x3d09
 8004f8a:	fb02 f203 	mul.w	r2, r2, r3
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	f643 5109 	movw	r1, #15625	; 0x3d09
 8004f94:	fb01 f303 	mul.w	r3, r1, r3
 8004f98:	3380      	adds	r3, #128	; 0x80
 8004f9a:	0a1b      	lsrs	r3, r3, #8
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 8004f9c:	4413      	add	r3, r2
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3714      	adds	r7, #20
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bc80      	pop	{r7}
 8004fa6:	4770      	bx	lr

08004fa8 <SX1276ConvertFreqInHzToPllStep>:

static uint32_t SX1276ConvertFreqInHzToPllStep( uint32_t freqInHz )
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b085      	sub	sp, #20
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
    uint32_t stepsInt;
    uint32_t stepsFrac;

    // pllSteps = freqInHz / (SX1276_XTAL_FREQ / 2^19 )
    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    stepsInt = freqInHz / SX1276_PLL_STEP_SCALED;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a0f      	ldr	r2, [pc, #60]	; (8004ff0 <SX1276ConvertFreqInHzToPllStep+0x48>)
 8004fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb8:	0b1b      	lsrs	r3, r3, #12
 8004fba:	60fb      	str	r3, [r7, #12]
    stepsFrac = freqInHz - ( stepsInt * SX1276_PLL_STEP_SCALED );
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f643 5209 	movw	r2, #15625	; 0x3d09
 8004fc2:	fb02 f303 	mul.w	r3, r2, r3
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	60bb      	str	r3, [r7, #8]
    
    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( stepsInt << SX1276_PLL_STEP_SHIFT_AMOUNT ) + 
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	021a      	lsls	r2, r3, #8
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	021b      	lsls	r3, r3, #8
 8004fd4:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 8004fd8:	3304      	adds	r3, #4
 8004fda:	4905      	ldr	r1, [pc, #20]	; (8004ff0 <SX1276ConvertFreqInHzToPllStep+0x48>)
 8004fdc:	fba1 1303 	umull	r1, r3, r1, r3
 8004fe0:	0b1b      	lsrs	r3, r3, #12
    return ( stepsInt << SX1276_PLL_STEP_SHIFT_AMOUNT ) + 
 8004fe2:	4413      	add	r3, r2
             SX1276_PLL_STEP_SCALED );
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3714      	adds	r7, #20
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bc80      	pop	{r7}
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	431bde83 	.word	0x431bde83

08004ff4 <GetFskBandwidthRegValue>:

static uint8_t GetFskBandwidthRegValue( uint32_t bw )
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b085      	sub	sp, #20
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	73fb      	strb	r3, [r7, #15]
 8005000:	e017      	b.n	8005032 <GetFskBandwidthRegValue+0x3e>
    {
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 8005002:	7bfb      	ldrb	r3, [r7, #15]
 8005004:	4a0f      	ldr	r2, [pc, #60]	; (8005044 <GetFskBandwidthRegValue+0x50>)
 8005006:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	429a      	cmp	r2, r3
 800500e:	d30d      	bcc.n	800502c <GetFskBandwidthRegValue+0x38>
 8005010:	7bfb      	ldrb	r3, [r7, #15]
 8005012:	3301      	adds	r3, #1
 8005014:	4a0b      	ldr	r2, [pc, #44]	; (8005044 <GetFskBandwidthRegValue+0x50>)
 8005016:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	429a      	cmp	r2, r3
 800501e:	d205      	bcs.n	800502c <GetFskBandwidthRegValue+0x38>
        {
            return FskBandwidths[i].RegValue;
 8005020:	7bfb      	ldrb	r3, [r7, #15]
 8005022:	4a08      	ldr	r2, [pc, #32]	; (8005044 <GetFskBandwidthRegValue+0x50>)
 8005024:	00db      	lsls	r3, r3, #3
 8005026:	4413      	add	r3, r2
 8005028:	791b      	ldrb	r3, [r3, #4]
 800502a:	e006      	b.n	800503a <GetFskBandwidthRegValue+0x46>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 800502c:	7bfb      	ldrb	r3, [r7, #15]
 800502e:	3301      	adds	r3, #1
 8005030:	73fb      	strb	r3, [r7, #15]
 8005032:	7bfb      	ldrb	r3, [r7, #15]
 8005034:	2b14      	cmp	r3, #20
 8005036:	d9e4      	bls.n	8005002 <GetFskBandwidthRegValue+0xe>
        }
    }
    // ERROR: Value not found
    while( 1 );
 8005038:	e7fe      	b.n	8005038 <GetFskBandwidthRegValue+0x44>
}
 800503a:	4618      	mov	r0, r3
 800503c:	3714      	adds	r7, #20
 800503e:	46bd      	mov	sp, r7
 8005040:	bc80      	pop	{r7}
 8005042:	4770      	bx	lr
 8005044:	08007730 	.word	0x08007730

08005048 <SX1276GetLoRaBandwidthInHz>:

static uint32_t SX1276GetLoRaBandwidthInHz( uint32_t bw )
{
 8005048:	b480      	push	{r7}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
    uint32_t bandwidthInHz = 0;
 8005050:	2300      	movs	r3, #0
 8005052:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2b02      	cmp	r3, #2
 8005058:	d00f      	beq.n	800507a <SX1276GetLoRaBandwidthInHz+0x32>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2b02      	cmp	r3, #2
 800505e:	d80f      	bhi.n	8005080 <SX1276GetLoRaBandwidthInHz+0x38>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d003      	beq.n	800506e <SX1276GetLoRaBandwidthInHz+0x26>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2b01      	cmp	r3, #1
 800506a:	d003      	beq.n	8005074 <SX1276GetLoRaBandwidthInHz+0x2c>
 800506c:	e008      	b.n	8005080 <SX1276GetLoRaBandwidthInHz+0x38>
    {
    case 0: // 125 kHz
        bandwidthInHz = 125000UL;
 800506e:	4b07      	ldr	r3, [pc, #28]	; (800508c <SX1276GetLoRaBandwidthInHz+0x44>)
 8005070:	60fb      	str	r3, [r7, #12]
        break;
 8005072:	e005      	b.n	8005080 <SX1276GetLoRaBandwidthInHz+0x38>
    case 1: // 250 kHz
        bandwidthInHz = 250000UL;
 8005074:	4b06      	ldr	r3, [pc, #24]	; (8005090 <SX1276GetLoRaBandwidthInHz+0x48>)
 8005076:	60fb      	str	r3, [r7, #12]
        break;
 8005078:	e002      	b.n	8005080 <SX1276GetLoRaBandwidthInHz+0x38>
    case 2: // 500 kHz
        bandwidthInHz = 500000UL;
 800507a:	4b06      	ldr	r3, [pc, #24]	; (8005094 <SX1276GetLoRaBandwidthInHz+0x4c>)
 800507c:	60fb      	str	r3, [r7, #12]
        break;
 800507e:	bf00      	nop
    }

    return bandwidthInHz;
 8005080:	68fb      	ldr	r3, [r7, #12]
}
 8005082:	4618      	mov	r0, r3
 8005084:	3714      	adds	r7, #20
 8005086:	46bd      	mov	sp, r7
 8005088:	bc80      	pop	{r7}
 800508a:	4770      	bx	lr
 800508c:	0001e848 	.word	0x0001e848
 8005090:	0003d090 	.word	0x0003d090
 8005094:	0007a120 	.word	0x0007a120

08005098 <SX1276GetGfskTimeOnAirNumerator>:

static uint32_t SX1276GetGfskTimeOnAirNumerator( uint16_t preambleLen, bool fixLen,
                                                 uint8_t payloadLen, bool crcOn )
{
 8005098:	b490      	push	{r4, r7}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	4604      	mov	r4, r0
 80050a0:	4608      	mov	r0, r1
 80050a2:	4611      	mov	r1, r2
 80050a4:	461a      	mov	r2, r3
 80050a6:	4623      	mov	r3, r4
 80050a8:	80fb      	strh	r3, [r7, #6]
 80050aa:	4603      	mov	r3, r0
 80050ac:	717b      	strb	r3, [r7, #5]
 80050ae:	460b      	mov	r3, r1
 80050b0:	713b      	strb	r3, [r7, #4]
 80050b2:	4613      	mov	r3, r2
 80050b4:	70fb      	strb	r3, [r7, #3]
    const uint8_t syncWordLength = 3;
 80050b6:	2303      	movs	r3, #3
 80050b8:	73fb      	strb	r3, [r7, #15]

    return ( preambleLen << 3 ) +
 80050ba:	88fb      	ldrh	r3, [r7, #6]
 80050bc:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) +
 80050be:	797a      	ldrb	r2, [r7, #5]
 80050c0:	f082 0201 	eor.w	r2, r2, #1
 80050c4:	b2d2      	uxtb	r2, r2
 80050c6:	2a00      	cmp	r2, #0
 80050c8:	d001      	beq.n	80050ce <SX1276GetGfskTimeOnAirNumerator+0x36>
 80050ca:	2208      	movs	r2, #8
 80050cc:	e000      	b.n	80050d0 <SX1276GetGfskTimeOnAirNumerator+0x38>
 80050ce:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 80050d0:	441a      	add	r2, r3
             ( syncWordLength << 3 ) +
 80050d2:	7bfb      	ldrb	r3, [r7, #15]
 80050d4:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) +
 80050d6:	441a      	add	r2, r3
             ( ( payloadLen +
 80050d8:	793b      	ldrb	r3, [r7, #4]
               ( 0 ) + // Address filter size
               ( ( crcOn == true ) ? 2 : 0 ) 
 80050da:	78f9      	ldrb	r1, [r7, #3]
 80050dc:	2900      	cmp	r1, #0
 80050de:	d001      	beq.n	80050e4 <SX1276GetGfskTimeOnAirNumerator+0x4c>
 80050e0:	2102      	movs	r1, #2
 80050e2:	e000      	b.n	80050e6 <SX1276GetGfskTimeOnAirNumerator+0x4e>
 80050e4:	2100      	movs	r1, #0
               ( 0 ) + // Address filter size
 80050e6:	440b      	add	r3, r1
               ) << 3 
 80050e8:	00db      	lsls	r3, r3, #3
             ( syncWordLength << 3 ) +
 80050ea:	4413      	add	r3, r2
             );
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3710      	adds	r7, #16
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bc90      	pop	{r4, r7}
 80050f4:	4770      	bx	lr

080050f6 <SX1276GetLoRaTimeOnAirNumerator>:

static uint32_t SX1276GetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                              uint32_t datarate, uint8_t coderate,
                              uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                              bool crcOn )
{
 80050f6:	b480      	push	{r7}
 80050f8:	b08b      	sub	sp, #44	; 0x2c
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	60f8      	str	r0, [r7, #12]
 80050fe:	60b9      	str	r1, [r7, #8]
 8005100:	4611      	mov	r1, r2
 8005102:	461a      	mov	r2, r3
 8005104:	460b      	mov	r3, r1
 8005106:	71fb      	strb	r3, [r7, #7]
 8005108:	4613      	mov	r3, r2
 800510a:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 800510c:	79fb      	ldrb	r3, [r7, #7]
 800510e:	3304      	adds	r3, #4
 8005110:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8005112:	2300      	movs	r3, #0
 8005114:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or
    // SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	2b05      	cmp	r3, #5
 800511c:	d002      	beq.n	8005124 <SX1276GetLoRaTimeOnAirNumerator+0x2e>
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	2b06      	cmp	r3, #6
 8005122:	d104      	bne.n	800512e <SX1276GetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8005124:	88bb      	ldrh	r3, [r7, #4]
 8005126:	2b0b      	cmp	r3, #11
 8005128:	d801      	bhi.n	800512e <SX1276GetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 800512a:	230c      	movs	r3, #12
 800512c:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d105      	bne.n	8005140 <SX1276GetLoRaTimeOnAirNumerator+0x4a>
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	2b0b      	cmp	r3, #11
 8005138:	d008      	beq.n	800514c <SX1276GetLoRaTimeOnAirNumerator+0x56>
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	2b0c      	cmp	r3, #12
 800513e:	d005      	beq.n	800514c <SX1276GetLoRaTimeOnAirNumerator+0x56>
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2b01      	cmp	r3, #1
 8005144:	d105      	bne.n	8005152 <SX1276GetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	2b0c      	cmp	r3, #12
 800514a:	d102      	bne.n	8005152 <SX1276GetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 800514c:	2301      	movs	r3, #1
 800514e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8005152:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8005156:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8005158:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800515c:	2a00      	cmp	r2, #0
 800515e:	d001      	beq.n	8005164 <SX1276GetLoRaTimeOnAirNumerator+0x6e>
 8005160:	2210      	movs	r2, #16
 8005162:	e000      	b.n	8005166 <SX1276GetLoRaTimeOnAirNumerator+0x70>
 8005164:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8005166:	4413      	add	r3, r2
 8005168:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 800516e:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8005170:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8005174:	2a00      	cmp	r2, #0
 8005176:	d001      	beq.n	800517c <SX1276GetLoRaTimeOnAirNumerator+0x86>
 8005178:	2200      	movs	r2, #0
 800517a:	e000      	b.n	800517e <SX1276GetLoRaTimeOnAirNumerator+0x88>
 800517c:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 800517e:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8005180:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	2b06      	cmp	r3, #6
 8005186:	d803      	bhi.n	8005190 <SX1276GetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	623b      	str	r3, [r7, #32]
 800518e:	e00e      	b.n	80051ae <SX1276GetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8005190:	69fb      	ldr	r3, [r7, #28]
 8005192:	3308      	adds	r3, #8
 8005194:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8005196:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800519a:	2b00      	cmp	r3, #0
 800519c:	d004      	beq.n	80051a8 <SX1276GetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	3b02      	subs	r3, #2
 80051a2:	009b      	lsls	r3, r3, #2
 80051a4:	623b      	str	r3, [r7, #32]
 80051a6:	e002      	b.n	80051ae <SX1276GetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	da01      	bge.n	80051b8 <SX1276GetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 80051b4:	2300      	movs	r3, #0
 80051b6:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80051b8:	69fa      	ldr	r2, [r7, #28]
 80051ba:	6a3b      	ldr	r3, [r7, #32]
 80051bc:	4413      	add	r3, r2
 80051be:	1e5a      	subs	r2, r3, #1
 80051c0:	6a3b      	ldr	r3, [r7, #32]
 80051c2:	fb92 f3f3 	sdiv	r3, r2, r3
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	fb02 f203 	mul.w	r2, r2, r3
 80051cc:	88bb      	ldrh	r3, [r7, #4]
 80051ce:	4413      	add	r3, r2
    int32_t intermediate =
 80051d0:	330c      	adds	r3, #12
 80051d2:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	2b06      	cmp	r3, #6
 80051d8:	d802      	bhi.n	80051e0 <SX1276GetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 80051da:	69bb      	ldr	r3, [r7, #24]
 80051dc:	3302      	adds	r3, #2
 80051de:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	1c5a      	adds	r2, r3, #1
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	3b02      	subs	r3, #2
 80051ea:	fa02 f303 	lsl.w	r3, r2, r3
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	372c      	adds	r7, #44	; 0x2c
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bc80      	pop	{r7}
 80051f6:	4770      	bx	lr

080051f8 <SX1276OnTimeoutIrq>:

static void SX1276OnTimeoutIrq( void* context )
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
    switch( SX1276.Settings.State )
 8005200:	4b4d      	ldr	r3, [pc, #308]	; (8005338 <SX1276OnTimeoutIrq+0x140>)
 8005202:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005206:	2b01      	cmp	r3, #1
 8005208:	d002      	beq.n	8005210 <SX1276OnTimeoutIrq+0x18>
 800520a:	2b02      	cmp	r3, #2
 800520c:	d043      	beq.n	8005296 <SX1276OnTimeoutIrq+0x9e>
        {
            RadioEvents->TxTimeout( );
        }
        break;
    default:
        break;
 800520e:	e08e      	b.n	800532e <SX1276OnTimeoutIrq+0x136>
        if( SX1276.Settings.Modem == MODEM_FSK )
 8005210:	4b49      	ldr	r3, [pc, #292]	; (8005338 <SX1276OnTimeoutIrq+0x140>)
 8005212:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005216:	2b00      	cmp	r3, #0
 8005218:	d12f      	bne.n	800527a <SX1276OnTimeoutIrq+0x82>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 800521a:	4b47      	ldr	r3, [pc, #284]	; (8005338 <SX1276OnTimeoutIrq+0x140>)
 800521c:	2200      	movs	r2, #0
 800521e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8005222:	4b45      	ldr	r3, [pc, #276]	; (8005338 <SX1276OnTimeoutIrq+0x140>)
 8005224:	2200      	movs	r2, #0
 8005226:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 800522a:	4b43      	ldr	r3, [pc, #268]	; (8005338 <SX1276OnTimeoutIrq+0x140>)
 800522c:	2200      	movs	r2, #0
 800522e:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
            SX1276.Settings.FskPacketHandler.Size = 0;
 8005232:	4b41      	ldr	r3, [pc, #260]	; (8005338 <SX1276OnTimeoutIrq+0x140>)
 8005234:	2200      	movs	r2, #0
 8005236:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 800523a:	210b      	movs	r1, #11
 800523c:	203e      	movs	r0, #62	; 0x3e
 800523e:	f7ff fd97 	bl	8004d70 <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8005242:	2110      	movs	r1, #16
 8005244:	203f      	movs	r0, #63	; 0x3f
 8005246:	f7ff fd93 	bl	8004d70 <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 800524a:	4b3b      	ldr	r3, [pc, #236]	; (8005338 <SX1276OnTimeoutIrq+0x140>)
 800524c:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8005250:	2b00      	cmp	r3, #0
 8005252:	d00b      	beq.n	800526c <SX1276OnTimeoutIrq+0x74>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8005254:	200d      	movs	r0, #13
 8005256:	f7ff fd9b 	bl	8004d90 <SX1276Read>
 800525a:	4603      	mov	r3, r0
 800525c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005260:	b2db      	uxtb	r3, r3
 8005262:	4619      	mov	r1, r3
 8005264:	200d      	movs	r0, #13
 8005266:	f7ff fd83 	bl	8004d70 <SX1276Write>
 800526a:	e006      	b.n	800527a <SX1276OnTimeoutIrq+0x82>
                SX1276.Settings.State = RF_IDLE;
 800526c:	4b32      	ldr	r3, [pc, #200]	; (8005338 <SX1276OnTimeoutIrq+0x140>)
 800526e:	2200      	movs	r2, #0
 8005270:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
                TimerStop( &RxTimeoutSyncWord );
 8005274:	4831      	ldr	r0, [pc, #196]	; (800533c <SX1276OnTimeoutIrq+0x144>)
 8005276:	f001 fc85 	bl	8006b84 <TimerStop>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800527a:	4b31      	ldr	r3, [pc, #196]	; (8005340 <SX1276OnTimeoutIrq+0x148>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d052      	beq.n	8005328 <SX1276OnTimeoutIrq+0x130>
 8005282:	4b2f      	ldr	r3, [pc, #188]	; (8005340 <SX1276OnTimeoutIrq+0x148>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d04d      	beq.n	8005328 <SX1276OnTimeoutIrq+0x130>
            RadioEvents->RxTimeout( );
 800528c:	4b2c      	ldr	r3, [pc, #176]	; (8005340 <SX1276OnTimeoutIrq+0x148>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	4798      	blx	r3
        break;
 8005294:	e048      	b.n	8005328 <SX1276OnTimeoutIrq+0x130>
        SX1276Reset( );
 8005296:	f001 f9b5 	bl	8006604 <SX1276Reset>
        RxChainCalibration( );
 800529a:	f7fe fd29 	bl	8003cf0 <RxChainCalibration>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 800529e:	2000      	movs	r0, #0
 80052a0:	f7ff fce2 	bl	8004c68 <SX1276SetOpMode>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80052a4:	2300      	movs	r3, #0
 80052a6:	73fb      	strb	r3, [r7, #15]
 80052a8:	e020      	b.n	80052ec <SX1276OnTimeoutIrq+0xf4>
            SX1276SetModem( RadioRegsInit[i].Modem );
 80052aa:	7bfa      	ldrb	r2, [r7, #15]
 80052ac:	4925      	ldr	r1, [pc, #148]	; (8005344 <SX1276OnTimeoutIrq+0x14c>)
 80052ae:	4613      	mov	r3, r2
 80052b0:	005b      	lsls	r3, r3, #1
 80052b2:	4413      	add	r3, r2
 80052b4:	440b      	add	r3, r1
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	4618      	mov	r0, r3
 80052ba:	f7ff fd01 	bl	8004cc0 <SX1276SetModem>
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 80052be:	7bfa      	ldrb	r2, [r7, #15]
 80052c0:	4920      	ldr	r1, [pc, #128]	; (8005344 <SX1276OnTimeoutIrq+0x14c>)
 80052c2:	4613      	mov	r3, r2
 80052c4:	005b      	lsls	r3, r3, #1
 80052c6:	4413      	add	r3, r2
 80052c8:	440b      	add	r3, r1
 80052ca:	3301      	adds	r3, #1
 80052cc:	781b      	ldrb	r3, [r3, #0]
 80052ce:	4618      	mov	r0, r3
 80052d0:	7bfa      	ldrb	r2, [r7, #15]
 80052d2:	491c      	ldr	r1, [pc, #112]	; (8005344 <SX1276OnTimeoutIrq+0x14c>)
 80052d4:	4613      	mov	r3, r2
 80052d6:	005b      	lsls	r3, r3, #1
 80052d8:	4413      	add	r3, r2
 80052da:	440b      	add	r3, r1
 80052dc:	3302      	adds	r3, #2
 80052de:	781b      	ldrb	r3, [r3, #0]
 80052e0:	4619      	mov	r1, r3
 80052e2:	f7ff fd45 	bl	8004d70 <SX1276Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80052e6:	7bfb      	ldrb	r3, [r7, #15]
 80052e8:	3301      	adds	r3, #1
 80052ea:	73fb      	strb	r3, [r7, #15]
 80052ec:	7bfb      	ldrb	r3, [r7, #15]
 80052ee:	2b0f      	cmp	r3, #15
 80052f0:	d9db      	bls.n	80052aa <SX1276OnTimeoutIrq+0xb2>
        SX1276SetModem( MODEM_FSK );
 80052f2:	2000      	movs	r0, #0
 80052f4:	f7ff fce4 	bl	8004cc0 <SX1276SetModem>
        SX1276SetPublicNetwork( SX1276.Settings.LoRa.PublicNetwork );
 80052f8:	4b0f      	ldr	r3, [pc, #60]	; (8005338 <SX1276OnTimeoutIrq+0x140>)
 80052fa:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 80052fe:	4618      	mov	r0, r3
 8005300:	f7ff fe0e 	bl	8004f20 <SX1276SetPublicNetwork>
        SX1276.Settings.State = RF_IDLE;
 8005304:	4b0c      	ldr	r3, [pc, #48]	; (8005338 <SX1276OnTimeoutIrq+0x140>)
 8005306:	2200      	movs	r2, #0
 8005308:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800530c:	4b0c      	ldr	r3, [pc, #48]	; (8005340 <SX1276OnTimeoutIrq+0x148>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00b      	beq.n	800532c <SX1276OnTimeoutIrq+0x134>
 8005314:	4b0a      	ldr	r3, [pc, #40]	; (8005340 <SX1276OnTimeoutIrq+0x148>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d006      	beq.n	800532c <SX1276OnTimeoutIrq+0x134>
            RadioEvents->TxTimeout( );
 800531e:	4b08      	ldr	r3, [pc, #32]	; (8005340 <SX1276OnTimeoutIrq+0x148>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	4798      	blx	r3
        break;
 8005326:	e001      	b.n	800532c <SX1276OnTimeoutIrq+0x134>
        break;
 8005328:	bf00      	nop
 800532a:	e000      	b.n	800532e <SX1276OnTimeoutIrq+0x136>
        break;
 800532c:	bf00      	nop
    }
}
 800532e:	bf00      	nop
 8005330:	3710      	adds	r7, #16
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	20000360 	.word	0x20000360
 800533c:	20000348 	.word	0x20000348
 8005340:	200000ac 	.word	0x200000ac
 8005344:	08007700 	.word	0x08007700

08005348 <SX1276OnDio0Irq>:

static void SX1276OnDio0Irq( void* context )
{
 8005348:	b590      	push	{r4, r7, lr}
 800534a:	b085      	sub	sp, #20
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
    volatile uint8_t irqFlags = 0;
 8005350:	2300      	movs	r3, #0
 8005352:	737b      	strb	r3, [r7, #13]

    switch( SX1276.Settings.State )
 8005354:	4bae      	ldr	r3, [pc, #696]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005356:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800535a:	2b01      	cmp	r3, #1
 800535c:	d003      	beq.n	8005366 <SX1276OnDio0Irq+0x1e>
 800535e:	2b02      	cmp	r3, #2
 8005360:	f000 81de 	beq.w	8005720 <SX1276OnDio0Irq+0x3d8>
                }
                break;
            }
            break;
        default:
            break;
 8005364:	e1fb      	b.n	800575e <SX1276OnDio0Irq+0x416>
            switch( SX1276.Settings.Modem )
 8005366:	4baa      	ldr	r3, [pc, #680]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005368:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800536c:	2b00      	cmp	r3, #0
 800536e:	d003      	beq.n	8005378 <SX1276OnDio0Irq+0x30>
 8005370:	2b01      	cmp	r3, #1
 8005372:	f000 80ec 	beq.w	800554e <SX1276OnDio0Irq+0x206>
                break;
 8005376:	e1d2      	b.n	800571e <SX1276OnDio0Irq+0x3d6>
                if( SX1276.Settings.Fsk.CrcOn == true )
 8005378:	4ba5      	ldr	r3, [pc, #660]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 800537a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800537e:	2b00      	cmp	r3, #0
 8005380:	d04e      	beq.n	8005420 <SX1276OnDio0Irq+0xd8>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 8005382:	203f      	movs	r0, #63	; 0x3f
 8005384:	f7ff fd04 	bl	8004d90 <SX1276Read>
 8005388:	4603      	mov	r3, r0
 800538a:	737b      	strb	r3, [r7, #13]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 800538c:	7b7b      	ldrb	r3, [r7, #13]
 800538e:	b2db      	uxtb	r3, r3
 8005390:	f003 0302 	and.w	r3, r3, #2
 8005394:	2b02      	cmp	r3, #2
 8005396:	d043      	beq.n	8005420 <SX1276OnDio0Irq+0xd8>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8005398:	210b      	movs	r1, #11
 800539a:	203e      	movs	r0, #62	; 0x3e
 800539c:	f7ff fce8 	bl	8004d70 <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80053a0:	2110      	movs	r1, #16
 80053a2:	203f      	movs	r0, #63	; 0x3f
 80053a4:	f7ff fce4 	bl	8004d70 <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 80053a8:	489a      	ldr	r0, [pc, #616]	; (8005614 <SX1276OnDio0Irq+0x2cc>)
 80053aa:	f001 fbeb 	bl	8006b84 <TimerStop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 80053ae:	4b98      	ldr	r3, [pc, #608]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 80053b0:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 80053b4:	f083 0301 	eor.w	r3, r3, #1
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d007      	beq.n	80053ce <SX1276OnDio0Irq+0x86>
                            TimerStop( &RxTimeoutSyncWord );
 80053be:	4896      	ldr	r0, [pc, #600]	; (8005618 <SX1276OnDio0Irq+0x2d0>)
 80053c0:	f001 fbe0 	bl	8006b84 <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 80053c4:	4b92      	ldr	r3, [pc, #584]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053cc:	e00a      	b.n	80053e4 <SX1276OnDio0Irq+0x9c>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80053ce:	200d      	movs	r0, #13
 80053d0:	f7ff fcde 	bl	8004d90 <SX1276Read>
 80053d4:	4603      	mov	r3, r0
 80053d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	4619      	mov	r1, r3
 80053de:	200d      	movs	r0, #13
 80053e0:	f7ff fcc6 	bl	8004d70 <SX1276Write>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 80053e4:	4b8d      	ldr	r3, [pc, #564]	; (800561c <SX1276OnDio0Irq+0x2d4>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d008      	beq.n	80053fe <SX1276OnDio0Irq+0xb6>
 80053ec:	4b8b      	ldr	r3, [pc, #556]	; (800561c <SX1276OnDio0Irq+0x2d4>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d003      	beq.n	80053fe <SX1276OnDio0Irq+0xb6>
                            RadioEvents->RxError( );
 80053f6:	4b89      	ldr	r3, [pc, #548]	; (800561c <SX1276OnDio0Irq+0x2d4>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	691b      	ldr	r3, [r3, #16]
 80053fc:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80053fe:	4b84      	ldr	r3, [pc, #528]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005400:	2200      	movs	r2, #0
 8005402:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                        SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8005406:	4b82      	ldr	r3, [pc, #520]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005408:	2200      	movs	r2, #0
 800540a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 800540e:	4b80      	ldr	r3, [pc, #512]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005410:	2200      	movs	r2, #0
 8005412:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
                        SX1276.Settings.FskPacketHandler.Size = 0;
 8005416:	4b7e      	ldr	r3, [pc, #504]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005418:	2200      	movs	r2, #0
 800541a:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
                        break;
 800541e:	e17e      	b.n	800571e <SX1276OnDio0Irq+0x3d6>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8005420:	4b7b      	ldr	r3, [pc, #492]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005422:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 8005426:	2b00      	cmp	r3, #0
 8005428:	d133      	bne.n	8005492 <SX1276OnDio0Irq+0x14a>
 800542a:	4b79      	ldr	r3, [pc, #484]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 800542c:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8005430:	2b00      	cmp	r3, #0
 8005432:	d12e      	bne.n	8005492 <SX1276OnDio0Irq+0x14a>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8005434:	4b76      	ldr	r3, [pc, #472]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005436:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800543a:	f083 0301 	eor.w	r3, r3, #1
 800543e:	b2db      	uxtb	r3, r3
 8005440:	2b00      	cmp	r3, #0
 8005442:	d004      	beq.n	800544e <SX1276OnDio0Irq+0x106>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8005444:	2101      	movs	r1, #1
 8005446:	4876      	ldr	r0, [pc, #472]	; (8005620 <SX1276OnDio0Irq+0x2d8>)
 8005448:	f7ff fd2c 	bl	8004ea4 <SX1276ReadFifo>
 800544c:	e007      	b.n	800545e <SX1276OnDio0Irq+0x116>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 800544e:	2032      	movs	r0, #50	; 0x32
 8005450:	f7ff fc9e 	bl	8004d90 <SX1276Read>
 8005454:	4603      	mov	r3, r0
 8005456:	b29a      	uxth	r2, r3
 8005458:	4b6d      	ldr	r3, [pc, #436]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 800545a:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 800545e:	4b6c      	ldr	r3, [pc, #432]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005460:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8005464:	461a      	mov	r2, r3
 8005466:	4b6f      	ldr	r3, [pc, #444]	; (8005624 <SX1276OnDio0Irq+0x2dc>)
 8005468:	18d0      	adds	r0, r2, r3
 800546a:	4b69      	ldr	r3, [pc, #420]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 800546c:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 8005470:	b2da      	uxtb	r2, r3
 8005472:	4b67      	ldr	r3, [pc, #412]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005474:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8005478:	b2db      	uxtb	r3, r3
 800547a:	1ad3      	subs	r3, r2, r3
 800547c:	b2db      	uxtb	r3, r3
 800547e:	4619      	mov	r1, r3
 8005480:	f7ff fd10 	bl	8004ea4 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8005484:	4b62      	ldr	r3, [pc, #392]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005486:	f8b3 207a 	ldrh.w	r2, [r3, #122]	; 0x7a
 800548a:	4b61      	ldr	r3, [pc, #388]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 800548c:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 8005490:	e018      	b.n	80054c4 <SX1276OnDio0Irq+0x17c>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8005492:	4b5f      	ldr	r3, [pc, #380]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005494:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8005498:	461a      	mov	r2, r3
 800549a:	4b62      	ldr	r3, [pc, #392]	; (8005624 <SX1276OnDio0Irq+0x2dc>)
 800549c:	18d0      	adds	r0, r2, r3
 800549e:	4b5c      	ldr	r3, [pc, #368]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 80054a0:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 80054a4:	b2da      	uxtb	r2, r3
 80054a6:	4b5a      	ldr	r3, [pc, #360]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 80054a8:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	4619      	mov	r1, r3
 80054b4:	f7ff fcf6 	bl	8004ea4 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80054b8:	4b55      	ldr	r3, [pc, #340]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 80054ba:	f8b3 207a 	ldrh.w	r2, [r3, #122]	; 0x7a
 80054be:	4b54      	ldr	r3, [pc, #336]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 80054c0:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
                TimerStop( &RxTimeoutTimer );
 80054c4:	4853      	ldr	r0, [pc, #332]	; (8005614 <SX1276OnDio0Irq+0x2cc>)
 80054c6:	f001 fb5d 	bl	8006b84 <TimerStop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 80054ca:	4b51      	ldr	r3, [pc, #324]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 80054cc:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 80054d0:	f083 0301 	eor.w	r3, r3, #1
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d007      	beq.n	80054ea <SX1276OnDio0Irq+0x1a2>
                    SX1276.Settings.State = RF_IDLE;
 80054da:	4b4d      	ldr	r3, [pc, #308]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 80054dc:	2200      	movs	r2, #0
 80054de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
                    TimerStop( &RxTimeoutSyncWord );
 80054e2:	484d      	ldr	r0, [pc, #308]	; (8005618 <SX1276OnDio0Irq+0x2d0>)
 80054e4:	f001 fb4e 	bl	8006b84 <TimerStop>
 80054e8:	e00a      	b.n	8005500 <SX1276OnDio0Irq+0x1b8>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80054ea:	200d      	movs	r0, #13
 80054ec:	f7ff fc50 	bl	8004d90 <SX1276Read>
 80054f0:	4603      	mov	r3, r0
 80054f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	4619      	mov	r1, r3
 80054fa:	200d      	movs	r0, #13
 80054fc:	f7ff fc38 	bl	8004d70 <SX1276Write>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8005500:	4b46      	ldr	r3, [pc, #280]	; (800561c <SX1276OnDio0Irq+0x2d4>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d011      	beq.n	800552c <SX1276OnDio0Irq+0x1e4>
 8005508:	4b44      	ldr	r3, [pc, #272]	; (800561c <SX1276OnDio0Irq+0x2d4>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d00c      	beq.n	800552c <SX1276OnDio0Irq+0x1e4>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 8005512:	4b42      	ldr	r3, [pc, #264]	; (800561c <SX1276OnDio0Irq+0x2d4>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	689c      	ldr	r4, [r3, #8]
 8005518:	4b3d      	ldr	r3, [pc, #244]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 800551a:	f8b3 107a 	ldrh.w	r1, [r3, #122]	; 0x7a
 800551e:	4b3c      	ldr	r3, [pc, #240]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005520:	f993 3072 	ldrsb.w	r3, [r3, #114]	; 0x72
 8005524:	b21a      	sxth	r2, r3
 8005526:	2300      	movs	r3, #0
 8005528:	483e      	ldr	r0, [pc, #248]	; (8005624 <SX1276OnDio0Irq+0x2dc>)
 800552a:	47a0      	blx	r4
                SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 800552c:	4b38      	ldr	r3, [pc, #224]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 800552e:	2200      	movs	r2, #0
 8005530:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8005534:	4b36      	ldr	r3, [pc, #216]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005536:	2200      	movs	r2, #0
 8005538:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                SX1276.Settings.FskPacketHandler.NbBytes = 0;
 800553c:	4b34      	ldr	r3, [pc, #208]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 800553e:	2200      	movs	r2, #0
 8005540:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
                SX1276.Settings.FskPacketHandler.Size = 0;
 8005544:	4b32      	ldr	r3, [pc, #200]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005546:	2200      	movs	r2, #0
 8005548:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
                break;
 800554c:	e0e7      	b.n	800571e <SX1276OnDio0Irq+0x3d6>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 800554e:	2140      	movs	r1, #64	; 0x40
 8005550:	2012      	movs	r0, #18
 8005552:	f7ff fc0d 	bl	8004d70 <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 8005556:	2012      	movs	r0, #18
 8005558:	f7ff fc1a 	bl	8004d90 <SX1276Read>
 800555c:	4603      	mov	r3, r0
 800555e:	737b      	strb	r3, [r7, #13]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8005560:	7b7b      	ldrb	r3, [r7, #13]
 8005562:	b2db      	uxtb	r3, r3
 8005564:	f003 0320 	and.w	r3, r3, #32
 8005568:	2b20      	cmp	r3, #32
 800556a:	d122      	bne.n	80055b2 <SX1276OnDio0Irq+0x26a>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 800556c:	2120      	movs	r1, #32
 800556e:	2012      	movs	r0, #18
 8005570:	f7ff fbfe 	bl	8004d70 <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 8005574:	4b26      	ldr	r3, [pc, #152]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005576:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 800557a:	f083 0301 	eor.w	r3, r3, #1
 800557e:	b2db      	uxtb	r3, r3
 8005580:	2b00      	cmp	r3, #0
 8005582:	d003      	beq.n	800558c <SX1276OnDio0Irq+0x244>
                            SX1276.Settings.State = RF_IDLE;
 8005584:	4b22      	ldr	r3, [pc, #136]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 8005586:	2200      	movs	r2, #0
 8005588:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
                        TimerStop( &RxTimeoutTimer );
 800558c:	4821      	ldr	r0, [pc, #132]	; (8005614 <SX1276OnDio0Irq+0x2cc>)
 800558e:	f001 faf9 	bl	8006b84 <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8005592:	4b22      	ldr	r3, [pc, #136]	; (800561c <SX1276OnDio0Irq+0x2d4>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2b00      	cmp	r3, #0
 8005598:	f000 80be 	beq.w	8005718 <SX1276OnDio0Irq+0x3d0>
 800559c:	4b1f      	ldr	r3, [pc, #124]	; (800561c <SX1276OnDio0Irq+0x2d4>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	691b      	ldr	r3, [r3, #16]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	f000 80b8 	beq.w	8005718 <SX1276OnDio0Irq+0x3d0>
                            RadioEvents->RxError( );
 80055a8:	4b1c      	ldr	r3, [pc, #112]	; (800561c <SX1276OnDio0Irq+0x2d4>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	4798      	blx	r3
                        break;
 80055b0:	e0b2      	b.n	8005718 <SX1276OnDio0Irq+0x3d0>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 80055b2:	2019      	movs	r0, #25
 80055b4:	f7ff fbec 	bl	8004d90 <SX1276Read>
 80055b8:	4603      	mov	r3, r0
 80055ba:	b25b      	sxtb	r3, r3
 80055bc:	3302      	adds	r3, #2
 80055be:	109b      	asrs	r3, r3, #2
 80055c0:	b25a      	sxtb	r2, r3
 80055c2:	4b13      	ldr	r3, [pc, #76]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 80055c4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 80055c8:	201a      	movs	r0, #26
 80055ca:	f7ff fbe1 	bl	8004d90 <SX1276Read>
 80055ce:	4603      	mov	r3, r0
 80055d0:	81fb      	strh	r3, [r7, #14]
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 80055d2:	4b0f      	ldr	r3, [pc, #60]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 80055d4:	f993 30a0 	ldrsb.w	r3, [r3, #160]	; 0xa0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	da3c      	bge.n	8005656 <SX1276OnDio0Irq+0x30e>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80055dc:	4b0c      	ldr	r3, [pc, #48]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 80055de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055e0:	4a11      	ldr	r2, [pc, #68]	; (8005628 <SX1276OnDio0Irq+0x2e0>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d922      	bls.n	800562c <SX1276OnDio0Irq+0x2e4>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 80055e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80055ea:	111b      	asrs	r3, r3, #4
 80055ec:	b21b      	sxth	r3, r3
 80055ee:	b29a      	uxth	r2, r3
 80055f0:	89fb      	ldrh	r3, [r7, #14]
 80055f2:	4413      	add	r3, r2
 80055f4:	b29a      	uxth	r2, r3
                                                                          SX1276.Settings.LoRaPacketHandler.SnrValue;
 80055f6:	4b06      	ldr	r3, [pc, #24]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 80055f8:	f993 30a0 	ldrsb.w	r3, [r3, #160]	; 0xa0
 80055fc:	b29b      	uxth	r3, r3
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 80055fe:	4413      	add	r3, r2
 8005600:	b29b      	uxth	r3, r3
 8005602:	3b9d      	subs	r3, #157	; 0x9d
 8005604:	b29b      	uxth	r3, r3
 8005606:	b21a      	sxth	r2, r3
 8005608:	4b01      	ldr	r3, [pc, #4]	; (8005610 <SX1276OnDio0Irq+0x2c8>)
 800560a:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
 800560e:	e044      	b.n	800569a <SX1276OnDio0Irq+0x352>
 8005610:	20000360 	.word	0x20000360
 8005614:	20000408 	.word	0x20000408
 8005618:	20000348 	.word	0x20000348
 800561c:	200000ac 	.word	0x200000ac
 8005620:	200003da 	.word	0x200003da
 8005624:	200000b0 	.word	0x200000b0
 8005628:	1f4add40 	.word	0x1f4add40
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 800562c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005630:	111b      	asrs	r3, r3, #4
 8005632:	b21b      	sxth	r3, r3
 8005634:	b29a      	uxth	r2, r3
 8005636:	89fb      	ldrh	r3, [r7, #14]
 8005638:	4413      	add	r3, r2
 800563a:	b29a      	uxth	r2, r3
                                                                          SX1276.Settings.LoRaPacketHandler.SnrValue;
 800563c:	4b4a      	ldr	r3, [pc, #296]	; (8005768 <SX1276OnDio0Irq+0x420>)
 800563e:	f993 30a0 	ldrsb.w	r3, [r3, #160]	; 0xa0
 8005642:	b29b      	uxth	r3, r3
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 8005644:	4413      	add	r3, r2
 8005646:	b29b      	uxth	r3, r3
 8005648:	3ba4      	subs	r3, #164	; 0xa4
 800564a:	b29b      	uxth	r3, r3
 800564c:	b21a      	sxth	r2, r3
 800564e:	4b46      	ldr	r3, [pc, #280]	; (8005768 <SX1276OnDio0Irq+0x420>)
 8005650:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
 8005654:	e021      	b.n	800569a <SX1276OnDio0Irq+0x352>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8005656:	4b44      	ldr	r3, [pc, #272]	; (8005768 <SX1276OnDio0Irq+0x420>)
 8005658:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800565a:	4a44      	ldr	r2, [pc, #272]	; (800576c <SX1276OnDio0Irq+0x424>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d90e      	bls.n	800567e <SX1276OnDio0Irq+0x336>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 8005660:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005664:	111b      	asrs	r3, r3, #4
 8005666:	b21b      	sxth	r3, r3
 8005668:	b29a      	uxth	r2, r3
 800566a:	89fb      	ldrh	r3, [r7, #14]
 800566c:	4413      	add	r3, r2
 800566e:	b29b      	uxth	r3, r3
 8005670:	3b9d      	subs	r3, #157	; 0x9d
 8005672:	b29b      	uxth	r3, r3
 8005674:	b21a      	sxth	r2, r3
 8005676:	4b3c      	ldr	r3, [pc, #240]	; (8005768 <SX1276OnDio0Irq+0x420>)
 8005678:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
 800567c:	e00d      	b.n	800569a <SX1276OnDio0Irq+0x352>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 800567e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005682:	111b      	asrs	r3, r3, #4
 8005684:	b21b      	sxth	r3, r3
 8005686:	b29a      	uxth	r2, r3
 8005688:	89fb      	ldrh	r3, [r7, #14]
 800568a:	4413      	add	r3, r2
 800568c:	b29b      	uxth	r3, r3
 800568e:	3ba4      	subs	r3, #164	; 0xa4
 8005690:	b29b      	uxth	r3, r3
 8005692:	b21a      	sxth	r2, r3
 8005694:	4b34      	ldr	r3, [pc, #208]	; (8005768 <SX1276OnDio0Irq+0x420>)
 8005696:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 800569a:	2013      	movs	r0, #19
 800569c:	f7ff fb78 	bl	8004d90 <SX1276Read>
 80056a0:	4603      	mov	r3, r0
 80056a2:	461a      	mov	r2, r3
 80056a4:	4b30      	ldr	r3, [pc, #192]	; (8005768 <SX1276OnDio0Irq+0x420>)
 80056a6:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
                    SX1276Write( REG_LR_FIFOADDRPTR, SX1276Read( REG_LR_FIFORXCURRENTADDR ) );
 80056aa:	2010      	movs	r0, #16
 80056ac:	f7ff fb70 	bl	8004d90 <SX1276Read>
 80056b0:	4603      	mov	r3, r0
 80056b2:	4619      	mov	r1, r3
 80056b4:	200d      	movs	r0, #13
 80056b6:	f7ff fb5b 	bl	8004d70 <SX1276Write>
                    SX1276ReadFifo( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size );
 80056ba:	4b2b      	ldr	r3, [pc, #172]	; (8005768 <SX1276OnDio0Irq+0x420>)
 80056bc:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 80056c0:	4619      	mov	r1, r3
 80056c2:	482b      	ldr	r0, [pc, #172]	; (8005770 <SX1276OnDio0Irq+0x428>)
 80056c4:	f7ff fbee 	bl	8004ea4 <SX1276ReadFifo>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 80056c8:	4b27      	ldr	r3, [pc, #156]	; (8005768 <SX1276OnDio0Irq+0x420>)
 80056ca:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 80056ce:	f083 0301 	eor.w	r3, r3, #1
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d003      	beq.n	80056e0 <SX1276OnDio0Irq+0x398>
                        SX1276.Settings.State = RF_IDLE;
 80056d8:	4b23      	ldr	r3, [pc, #140]	; (8005768 <SX1276OnDio0Irq+0x420>)
 80056da:	2200      	movs	r2, #0
 80056dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
                    TimerStop( &RxTimeoutTimer );
 80056e0:	4824      	ldr	r0, [pc, #144]	; (8005774 <SX1276OnDio0Irq+0x42c>)
 80056e2:	f001 fa4f 	bl	8006b84 <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80056e6:	4b24      	ldr	r3, [pc, #144]	; (8005778 <SX1276OnDio0Irq+0x430>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d016      	beq.n	800571c <SX1276OnDio0Irq+0x3d4>
 80056ee:	4b22      	ldr	r3, [pc, #136]	; (8005778 <SX1276OnDio0Irq+0x430>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d011      	beq.n	800571c <SX1276OnDio0Irq+0x3d4>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 80056f8:	4b1f      	ldr	r3, [pc, #124]	; (8005778 <SX1276OnDio0Irq+0x430>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	689c      	ldr	r4, [r3, #8]
 80056fe:	4b1a      	ldr	r3, [pc, #104]	; (8005768 <SX1276OnDio0Irq+0x420>)
 8005700:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8005704:	b299      	uxth	r1, r3
 8005706:	4b18      	ldr	r3, [pc, #96]	; (8005768 <SX1276OnDio0Irq+0x420>)
 8005708:	f9b3 20a2 	ldrsh.w	r2, [r3, #162]	; 0xa2
 800570c:	4b16      	ldr	r3, [pc, #88]	; (8005768 <SX1276OnDio0Irq+0x420>)
 800570e:	f993 30a0 	ldrsb.w	r3, [r3, #160]	; 0xa0
 8005712:	4817      	ldr	r0, [pc, #92]	; (8005770 <SX1276OnDio0Irq+0x428>)
 8005714:	47a0      	blx	r4
                break;
 8005716:	e001      	b.n	800571c <SX1276OnDio0Irq+0x3d4>
                        break;
 8005718:	bf00      	nop
 800571a:	e020      	b.n	800575e <SX1276OnDio0Irq+0x416>
                break;
 800571c:	bf00      	nop
            break;
 800571e:	e01e      	b.n	800575e <SX1276OnDio0Irq+0x416>
            TimerStop( &TxTimeoutTimer );
 8005720:	4816      	ldr	r0, [pc, #88]	; (800577c <SX1276OnDio0Irq+0x434>)
 8005722:	f001 fa2f 	bl	8006b84 <TimerStop>
            switch( SX1276.Settings.Modem )
 8005726:	4b10      	ldr	r3, [pc, #64]	; (8005768 <SX1276OnDio0Irq+0x420>)
 8005728:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800572c:	2b01      	cmp	r3, #1
 800572e:	d103      	bne.n	8005738 <SX1276OnDio0Irq+0x3f0>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 8005730:	2108      	movs	r1, #8
 8005732:	2012      	movs	r0, #18
 8005734:	f7ff fb1c 	bl	8004d70 <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 8005738:	4b0b      	ldr	r3, [pc, #44]	; (8005768 <SX1276OnDio0Irq+0x420>)
 800573a:	2200      	movs	r2, #0
 800573c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8005740:	4b0d      	ldr	r3, [pc, #52]	; (8005778 <SX1276OnDio0Irq+0x430>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d008      	beq.n	800575a <SX1276OnDio0Irq+0x412>
 8005748:	4b0b      	ldr	r3, [pc, #44]	; (8005778 <SX1276OnDio0Irq+0x430>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d003      	beq.n	800575a <SX1276OnDio0Irq+0x412>
                    RadioEvents->TxDone( );
 8005752:	4b09      	ldr	r3, [pc, #36]	; (8005778 <SX1276OnDio0Irq+0x430>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4798      	blx	r3
                break;
 800575a:	bf00      	nop
            break;
 800575c:	bf00      	nop
    }
}
 800575e:	bf00      	nop
 8005760:	3714      	adds	r7, #20
 8005762:	46bd      	mov	sp, r7
 8005764:	bd90      	pop	{r4, r7, pc}
 8005766:	bf00      	nop
 8005768:	20000360 	.word	0x20000360
 800576c:	1f4add40 	.word	0x1f4add40
 8005770:	200000b0 	.word	0x200000b0
 8005774:	20000408 	.word	0x20000408
 8005778:	200000ac 	.word	0x200000ac
 800577c:	20000330 	.word	0x20000330

08005780 <SX1276OnDio1Irq>:

static void SX1276OnDio1Irq( void* context )
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b082      	sub	sp, #8
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
    switch( SX1276.Settings.State )
 8005788:	4b7a      	ldr	r3, [pc, #488]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 800578a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800578e:	2b01      	cmp	r3, #1
 8005790:	d003      	beq.n	800579a <SX1276OnDio1Irq+0x1a>
 8005792:	2b02      	cmp	r3, #2
 8005794:	f000 809a 	beq.w	80058cc <SX1276OnDio1Irq+0x14c>
            default:
                break;
            }
            break;
        default:
            break;
 8005798:	e0e7      	b.n	800596a <SX1276OnDio1Irq+0x1ea>
            switch( SX1276.Settings.Modem )
 800579a:	4b76      	ldr	r3, [pc, #472]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 800579c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d002      	beq.n	80057aa <SX1276OnDio1Irq+0x2a>
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d06d      	beq.n	8005884 <SX1276OnDio1Irq+0x104>
                break;
 80057a8:	e08f      	b.n	80058ca <SX1276OnDio1Irq+0x14a>
                if( SX1276GetDio1PinState( ) == 0 )
 80057aa:	f001 f84b 	bl	8006844 <SX1276GetDio1PinState>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f000 8085 	beq.w	80058c0 <SX1276OnDio1Irq+0x140>
                TimerStop( &RxTimeoutSyncWord );
 80057b6:	4870      	ldr	r0, [pc, #448]	; (8005978 <SX1276OnDio1Irq+0x1f8>)
 80057b8:	f001 f9e4 	bl	8006b84 <TimerStop>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 80057bc:	4b6d      	ldr	r3, [pc, #436]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 80057be:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d119      	bne.n	80057fa <SX1276OnDio1Irq+0x7a>
 80057c6:	4b6b      	ldr	r3, [pc, #428]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 80057c8:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d114      	bne.n	80057fa <SX1276OnDio1Irq+0x7a>
                    if( SX1276.Settings.Fsk.FixLen == false )
 80057d0:	4b68      	ldr	r3, [pc, #416]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 80057d2:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80057d6:	f083 0301 	eor.w	r3, r3, #1
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d004      	beq.n	80057ea <SX1276OnDio1Irq+0x6a>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 80057e0:	2101      	movs	r1, #1
 80057e2:	4866      	ldr	r0, [pc, #408]	; (800597c <SX1276OnDio1Irq+0x1fc>)
 80057e4:	f7ff fb5e 	bl	8004ea4 <SX1276ReadFifo>
 80057e8:	e007      	b.n	80057fa <SX1276OnDio1Irq+0x7a>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 80057ea:	2032      	movs	r0, #50	; 0x32
 80057ec:	f7ff fad0 	bl	8004d90 <SX1276Read>
 80057f0:	4603      	mov	r3, r0
 80057f2:	b29a      	uxth	r2, r3
 80057f4:	4b5f      	ldr	r3, [pc, #380]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 80057f6:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 80057fa:	4b5e      	ldr	r3, [pc, #376]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 80057fc:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 8005800:	461a      	mov	r2, r3
 8005802:	4b5c      	ldr	r3, [pc, #368]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 8005804:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	4a5a      	ldr	r2, [pc, #360]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 800580c:	f892 207e 	ldrb.w	r2, [r2, #126]	; 0x7e
 8005810:	4293      	cmp	r3, r2
 8005812:	db1d      	blt.n	8005850 <SX1276OnDio1Irq+0xd0>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 8005814:	4b57      	ldr	r3, [pc, #348]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 8005816:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 800581a:	461a      	mov	r2, r3
 800581c:	4b58      	ldr	r3, [pc, #352]	; (8005980 <SX1276OnDio1Irq+0x200>)
 800581e:	441a      	add	r2, r3
 8005820:	4b54      	ldr	r3, [pc, #336]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 8005822:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8005826:	3b01      	subs	r3, #1
 8005828:	b2db      	uxtb	r3, r3
 800582a:	4619      	mov	r1, r3
 800582c:	4610      	mov	r0, r2
 800582e:	f7ff fb39 	bl	8004ea4 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh - 1;
 8005832:	4b50      	ldr	r3, [pc, #320]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 8005834:	f8b3 207c 	ldrh.w	r2, [r3, #124]	; 0x7c
 8005838:	4b4e      	ldr	r3, [pc, #312]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 800583a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800583e:	b29b      	uxth	r3, r3
 8005840:	4413      	add	r3, r2
 8005842:	b29b      	uxth	r3, r3
 8005844:	3b01      	subs	r3, #1
 8005846:	b29a      	uxth	r2, r3
 8005848:	4b4a      	ldr	r3, [pc, #296]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 800584a:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
                break;
 800584e:	e03c      	b.n	80058ca <SX1276OnDio1Irq+0x14a>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8005850:	4b48      	ldr	r3, [pc, #288]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 8005852:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8005856:	461a      	mov	r2, r3
 8005858:	4b49      	ldr	r3, [pc, #292]	; (8005980 <SX1276OnDio1Irq+0x200>)
 800585a:	18d0      	adds	r0, r2, r3
 800585c:	4b45      	ldr	r3, [pc, #276]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 800585e:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 8005862:	b2da      	uxtb	r2, r3
 8005864:	4b43      	ldr	r3, [pc, #268]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 8005866:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 800586a:	b2db      	uxtb	r3, r3
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	b2db      	uxtb	r3, r3
 8005870:	4619      	mov	r1, r3
 8005872:	f7ff fb17 	bl	8004ea4 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8005876:	4b3f      	ldr	r3, [pc, #252]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 8005878:	f8b3 207a 	ldrh.w	r2, [r3, #122]	; 0x7a
 800587c:	4b3d      	ldr	r3, [pc, #244]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 800587e:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
                break;
 8005882:	e022      	b.n	80058ca <SX1276OnDio1Irq+0x14a>
                if( SX1276GetDio1PinState( ) == 0 )
 8005884:	f000 ffde 	bl	8006844 <SX1276GetDio1PinState>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d01a      	beq.n	80058c4 <SX1276OnDio1Irq+0x144>
                TimerStop( &RxTimeoutTimer );
 800588e:	483d      	ldr	r0, [pc, #244]	; (8005984 <SX1276OnDio1Irq+0x204>)
 8005890:	f001 f978 	bl	8006b84 <TimerStop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 8005894:	2180      	movs	r1, #128	; 0x80
 8005896:	2012      	movs	r0, #18
 8005898:	f7ff fa6a 	bl	8004d70 <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 800589c:	4b35      	ldr	r3, [pc, #212]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80058a4:	4b38      	ldr	r3, [pc, #224]	; (8005988 <SX1276OnDio1Irq+0x208>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00d      	beq.n	80058c8 <SX1276OnDio1Irq+0x148>
 80058ac:	4b36      	ldr	r3, [pc, #216]	; (8005988 <SX1276OnDio1Irq+0x208>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d008      	beq.n	80058c8 <SX1276OnDio1Irq+0x148>
                    RadioEvents->RxTimeout( );
 80058b6:	4b34      	ldr	r3, [pc, #208]	; (8005988 <SX1276OnDio1Irq+0x208>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	4798      	blx	r3
                break;
 80058be:	e003      	b.n	80058c8 <SX1276OnDio1Irq+0x148>
                    break;
 80058c0:	bf00      	nop
 80058c2:	e052      	b.n	800596a <SX1276OnDio1Irq+0x1ea>
                    break;
 80058c4:	bf00      	nop
 80058c6:	e050      	b.n	800596a <SX1276OnDio1Irq+0x1ea>
                break;
 80058c8:	bf00      	nop
            break;
 80058ca:	e04e      	b.n	800596a <SX1276OnDio1Irq+0x1ea>
            switch( SX1276.Settings.Modem )
 80058cc:	4b29      	ldr	r3, [pc, #164]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 80058ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d001      	beq.n	80058da <SX1276OnDio1Irq+0x15a>
 80058d6:	2b01      	cmp	r3, #1
                break;
 80058d8:	e046      	b.n	8005968 <SX1276OnDio1Irq+0x1e8>
                if( SX1276GetDio1PinState( ) == 1 )
 80058da:	f000 ffb3 	bl	8006844 <SX1276GetDio1PinState>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d040      	beq.n	8005966 <SX1276OnDio1Irq+0x1e6>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 80058e4:	4b23      	ldr	r3, [pc, #140]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 80058e6:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 80058ea:	461a      	mov	r2, r3
 80058ec:	4b21      	ldr	r3, [pc, #132]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 80058ee:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	4a1f      	ldr	r2, [pc, #124]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 80058f6:	f892 207f 	ldrb.w	r2, [r2, #127]	; 0x7f
 80058fa:	4293      	cmp	r3, r2
 80058fc:	dd19      	ble.n	8005932 <SX1276OnDio1Irq+0x1b2>
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 80058fe:	4b1d      	ldr	r3, [pc, #116]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 8005900:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8005904:	461a      	mov	r2, r3
 8005906:	4b1e      	ldr	r3, [pc, #120]	; (8005980 <SX1276OnDio1Irq+0x200>)
 8005908:	4413      	add	r3, r2
 800590a:	4a1a      	ldr	r2, [pc, #104]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 800590c:	f892 207f 	ldrb.w	r2, [r2, #127]	; 0x7f
 8005910:	4611      	mov	r1, r2
 8005912:	4618      	mov	r0, r3
 8005914:	f7ff fab6 	bl	8004e84 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8005918:	4b16      	ldr	r3, [pc, #88]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 800591a:	f8b3 207c 	ldrh.w	r2, [r3, #124]	; 0x7c
 800591e:	4b15      	ldr	r3, [pc, #84]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 8005920:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8005924:	b29b      	uxth	r3, r3
 8005926:	4413      	add	r3, r2
 8005928:	b29a      	uxth	r2, r3
 800592a:	4b12      	ldr	r3, [pc, #72]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 800592c:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
                break;
 8005930:	e01a      	b.n	8005968 <SX1276OnDio1Irq+0x1e8>
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8005932:	4b10      	ldr	r3, [pc, #64]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 8005934:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8005938:	461a      	mov	r2, r3
 800593a:	4b11      	ldr	r3, [pc, #68]	; (8005980 <SX1276OnDio1Irq+0x200>)
 800593c:	18d0      	adds	r0, r2, r3
 800593e:	4b0d      	ldr	r3, [pc, #52]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 8005940:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 8005944:	b2da      	uxtb	r2, r3
 8005946:	4b0b      	ldr	r3, [pc, #44]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 8005948:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 800594c:	b2db      	uxtb	r3, r3
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	b2db      	uxtb	r3, r3
 8005952:	4619      	mov	r1, r3
 8005954:	f7ff fa96 	bl	8004e84 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8005958:	4b06      	ldr	r3, [pc, #24]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 800595a:	f8b3 207a 	ldrh.w	r2, [r3, #122]	; 0x7a
 800595e:	4b05      	ldr	r3, [pc, #20]	; (8005974 <SX1276OnDio1Irq+0x1f4>)
 8005960:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
                break;
 8005964:	e000      	b.n	8005968 <SX1276OnDio1Irq+0x1e8>
                    break;
 8005966:	bf00      	nop
            break;
 8005968:	bf00      	nop
    }
}
 800596a:	bf00      	nop
 800596c:	3708      	adds	r7, #8
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	20000360 	.word	0x20000360
 8005978:	20000348 	.word	0x20000348
 800597c:	200003da 	.word	0x200003da
 8005980:	200000b0 	.word	0x200000b0
 8005984:	20000408 	.word	0x20000408
 8005988:	200000ac 	.word	0x200000ac

0800598c <SX1276OnDio2Irq>:

static void SX1276OnDio2Irq( void* context )
{
 800598c:	b590      	push	{r4, r7, lr}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
    switch( SX1276.Settings.State )
 8005994:	4b52      	ldr	r3, [pc, #328]	; (8005ae0 <SX1276OnDio2Irq+0x154>)
 8005996:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800599a:	2b01      	cmp	r3, #1
 800599c:	d002      	beq.n	80059a4 <SX1276OnDio2Irq+0x18>
 800599e:	2b02      	cmp	r3, #2
 80059a0:	d06e      	beq.n	8005a80 <SX1276OnDio2Irq+0xf4>
            default:
                break;
            }
            break;
        default:
            break;
 80059a2:	e099      	b.n	8005ad8 <SX1276OnDio2Irq+0x14c>
            switch( SX1276.Settings.Modem )
 80059a4:	4b4e      	ldr	r3, [pc, #312]	; (8005ae0 <SX1276OnDio2Irq+0x154>)
 80059a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d002      	beq.n	80059b4 <SX1276OnDio2Irq+0x28>
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d043      	beq.n	8005a3a <SX1276OnDio2Irq+0xae>
                break;
 80059b2:	e064      	b.n	8005a7e <SX1276OnDio2Irq+0xf2>
                if( SX1276.DIO4.port == NULL )
 80059b4:	4b4a      	ldr	r3, [pc, #296]	; (8005ae0 <SX1276OnDio2Irq+0x154>)
 80059b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d103      	bne.n	80059c4 <SX1276OnDio2Irq+0x38>
                    SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 80059bc:	4b48      	ldr	r3, [pc, #288]	; (8005ae0 <SX1276OnDio2Irq+0x154>)
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected != 0 ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == 0 ) )
 80059c4:	4b46      	ldr	r3, [pc, #280]	; (8005ae0 <SX1276OnDio2Irq+0x154>)
 80059c6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d054      	beq.n	8005a78 <SX1276OnDio2Irq+0xec>
 80059ce:	4b44      	ldr	r3, [pc, #272]	; (8005ae0 <SX1276OnDio2Irq+0x154>)
 80059d0:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d14f      	bne.n	8005a78 <SX1276OnDio2Irq+0xec>
                    TimerStop( &RxTimeoutSyncWord );
 80059d8:	4842      	ldr	r0, [pc, #264]	; (8005ae4 <SX1276OnDio2Irq+0x158>)
 80059da:	f001 f8d3 	bl	8006b84 <TimerStop>
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 80059de:	4b40      	ldr	r3, [pc, #256]	; (8005ae0 <SX1276OnDio2Irq+0x154>)
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 80059e6:	2011      	movs	r0, #17
 80059e8:	f7ff f9d2 	bl	8004d90 <SX1276Read>
 80059ec:	4603      	mov	r3, r0
 80059ee:	085b      	lsrs	r3, r3, #1
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	425b      	negs	r3, r3
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	b25a      	sxtb	r2, r3
 80059f8:	4b39      	ldr	r3, [pc, #228]	; (8005ae0 <SX1276OnDio2Irq+0x154>)
 80059fa:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 80059fe:	201b      	movs	r0, #27
 8005a00:	f7ff f9c6 	bl	8004d90 <SX1276Read>
 8005a04:	4603      	mov	r3, r0
 8005a06:	021c      	lsls	r4, r3, #8
                                                                                                           ( uint16_t )SX1276Read( REG_AFCLSB ) );
 8005a08:	201c      	movs	r0, #28
 8005a0a:	f7ff f9c1 	bl	8004d90 <SX1276Read>
 8005a0e:	4603      	mov	r3, r0
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8005a10:	4323      	orrs	r3, r4
 8005a12:	4618      	mov	r0, r3
 8005a14:	f7ff faaa 	bl	8004f6c <SX1276ConvertPllStepToFreqInHz>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	4b30      	ldr	r3, [pc, #192]	; (8005ae0 <SX1276OnDio2Irq+0x154>)
 8005a1e:	675a      	str	r2, [r3, #116]	; 0x74
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 8005a20:	200c      	movs	r0, #12
 8005a22:	f7ff f9b5 	bl	8004d90 <SX1276Read>
 8005a26:	4603      	mov	r3, r0
 8005a28:	095b      	lsrs	r3, r3, #5
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	f003 0307 	and.w	r3, r3, #7
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	4b2b      	ldr	r3, [pc, #172]	; (8005ae0 <SX1276OnDio2Irq+0x154>)
 8005a34:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
                break;
 8005a38:	e01e      	b.n	8005a78 <SX1276OnDio2Irq+0xec>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8005a3a:	4b29      	ldr	r3, [pc, #164]	; (8005ae0 <SX1276OnDio2Irq+0x154>)
 8005a3c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d01b      	beq.n	8005a7c <SX1276OnDio2Irq+0xf0>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8005a44:	2102      	movs	r1, #2
 8005a46:	2012      	movs	r0, #18
 8005a48:	f7ff f992 	bl	8004d70 <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8005a4c:	4b26      	ldr	r3, [pc, #152]	; (8005ae8 <SX1276OnDio2Irq+0x15c>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d013      	beq.n	8005a7c <SX1276OnDio2Irq+0xf0>
 8005a54:	4b24      	ldr	r3, [pc, #144]	; (8005ae8 <SX1276OnDio2Irq+0x15c>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00e      	beq.n	8005a7c <SX1276OnDio2Irq+0xf0>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8005a5e:	4b22      	ldr	r3, [pc, #136]	; (8005ae8 <SX1276OnDio2Irq+0x15c>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	695c      	ldr	r4, [r3, #20]
 8005a64:	201c      	movs	r0, #28
 8005a66:	f7ff f993 	bl	8004d90 <SX1276Read>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	4618      	mov	r0, r3
 8005a74:	47a0      	blx	r4
                break;
 8005a76:	e001      	b.n	8005a7c <SX1276OnDio2Irq+0xf0>
                break;
 8005a78:	bf00      	nop
 8005a7a:	e02d      	b.n	8005ad8 <SX1276OnDio2Irq+0x14c>
                break;
 8005a7c:	bf00      	nop
            break;
 8005a7e:	e02b      	b.n	8005ad8 <SX1276OnDio2Irq+0x14c>
            switch( SX1276.Settings.Modem )
 8005a80:	4b17      	ldr	r3, [pc, #92]	; (8005ae0 <SX1276OnDio2Irq+0x154>)
 8005a82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d020      	beq.n	8005acc <SX1276OnDio2Irq+0x140>
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d120      	bne.n	8005ad0 <SX1276OnDio2Irq+0x144>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8005a8e:	4b14      	ldr	r3, [pc, #80]	; (8005ae0 <SX1276OnDio2Irq+0x154>)
 8005a90:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d01d      	beq.n	8005ad4 <SX1276OnDio2Irq+0x148>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8005a98:	2102      	movs	r1, #2
 8005a9a:	2012      	movs	r0, #18
 8005a9c:	f7ff f968 	bl	8004d70 <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8005aa0:	4b11      	ldr	r3, [pc, #68]	; (8005ae8 <SX1276OnDio2Irq+0x15c>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d015      	beq.n	8005ad4 <SX1276OnDio2Irq+0x148>
 8005aa8:	4b0f      	ldr	r3, [pc, #60]	; (8005ae8 <SX1276OnDio2Irq+0x15c>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	695b      	ldr	r3, [r3, #20]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d010      	beq.n	8005ad4 <SX1276OnDio2Irq+0x148>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8005ab2:	4b0d      	ldr	r3, [pc, #52]	; (8005ae8 <SX1276OnDio2Irq+0x15c>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	695c      	ldr	r4, [r3, #20]
 8005ab8:	201c      	movs	r0, #28
 8005aba:	f7ff f969 	bl	8004d90 <SX1276Read>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	47a0      	blx	r4
                break;
 8005aca:	e003      	b.n	8005ad4 <SX1276OnDio2Irq+0x148>
                break;
 8005acc:	bf00      	nop
 8005ace:	e002      	b.n	8005ad6 <SX1276OnDio2Irq+0x14a>
                break;
 8005ad0:	bf00      	nop
 8005ad2:	e000      	b.n	8005ad6 <SX1276OnDio2Irq+0x14a>
                break;
 8005ad4:	bf00      	nop
            break;
 8005ad6:	bf00      	nop
    }
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd90      	pop	{r4, r7, pc}
 8005ae0:	20000360 	.word	0x20000360
 8005ae4:	20000348 	.word	0x20000348
 8005ae8:	200000ac 	.word	0x200000ac

08005aec <SX1276OnDio3Irq>:

static void SX1276OnDio3Irq( void* context )
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b082      	sub	sp, #8
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
    switch( SX1276.Settings.Modem )
 8005af4:	4b1e      	ldr	r3, [pc, #120]	; (8005b70 <SX1276OnDio3Irq+0x84>)
 8005af6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d030      	beq.n	8005b60 <SX1276OnDio3Irq+0x74>
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d000      	beq.n	8005b04 <SX1276OnDio3Irq+0x18>
                RadioEvents->CadDone( false );
            }
        }
        break;
    default:
        break;
 8005b02:	e030      	b.n	8005b66 <SX1276OnDio3Irq+0x7a>
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8005b04:	2012      	movs	r0, #18
 8005b06:	f7ff f943 	bl	8004d90 <SX1276Read>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	f003 0301 	and.w	r3, r3, #1
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d112      	bne.n	8005b3a <SX1276OnDio3Irq+0x4e>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8005b14:	2105      	movs	r1, #5
 8005b16:	2012      	movs	r0, #18
 8005b18:	f7ff f92a 	bl	8004d70 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005b1c:	4b15      	ldr	r3, [pc, #84]	; (8005b74 <SX1276OnDio3Irq+0x88>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d01f      	beq.n	8005b64 <SX1276OnDio3Irq+0x78>
 8005b24:	4b13      	ldr	r3, [pc, #76]	; (8005b74 <SX1276OnDio3Irq+0x88>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	699b      	ldr	r3, [r3, #24]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d01a      	beq.n	8005b64 <SX1276OnDio3Irq+0x78>
                RadioEvents->CadDone( true );
 8005b2e:	4b11      	ldr	r3, [pc, #68]	; (8005b74 <SX1276OnDio3Irq+0x88>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	2001      	movs	r0, #1
 8005b36:	4798      	blx	r3
        break;
 8005b38:	e014      	b.n	8005b64 <SX1276OnDio3Irq+0x78>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8005b3a:	2104      	movs	r1, #4
 8005b3c:	2012      	movs	r0, #18
 8005b3e:	f7ff f917 	bl	8004d70 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005b42:	4b0c      	ldr	r3, [pc, #48]	; (8005b74 <SX1276OnDio3Irq+0x88>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d00c      	beq.n	8005b64 <SX1276OnDio3Irq+0x78>
 8005b4a:	4b0a      	ldr	r3, [pc, #40]	; (8005b74 <SX1276OnDio3Irq+0x88>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	699b      	ldr	r3, [r3, #24]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d007      	beq.n	8005b64 <SX1276OnDio3Irq+0x78>
                RadioEvents->CadDone( false );
 8005b54:	4b07      	ldr	r3, [pc, #28]	; (8005b74 <SX1276OnDio3Irq+0x88>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	2000      	movs	r0, #0
 8005b5c:	4798      	blx	r3
        break;
 8005b5e:	e001      	b.n	8005b64 <SX1276OnDio3Irq+0x78>
        break;
 8005b60:	bf00      	nop
 8005b62:	e000      	b.n	8005b66 <SX1276OnDio3Irq+0x7a>
        break;
 8005b64:	bf00      	nop
    }
}
 8005b66:	bf00      	nop
 8005b68:	3708      	adds	r7, #8
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	20000360 	.word	0x20000360
 8005b74:	200000ac 	.word	0x200000ac

08005b78 <SX1276OnDio4Irq>:

static void SX1276OnDio4Irq( void* context )
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
    switch( SX1276.Settings.Modem )
 8005b80:	4b0c      	ldr	r3, [pc, #48]	; (8005bb4 <SX1276OnDio4Irq+0x3c>)
 8005b82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d002      	beq.n	8005b90 <SX1276OnDio4Irq+0x18>
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d00a      	beq.n	8005ba4 <SX1276OnDio4Irq+0x2c>
        }
        break;
    case MODEM_LORA:
        break;
    default:
        break;
 8005b8e:	e00c      	b.n	8005baa <SX1276OnDio4Irq+0x32>
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 8005b90:	4b08      	ldr	r3, [pc, #32]	; (8005bb4 <SX1276OnDio4Irq+0x3c>)
 8005b92:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d106      	bne.n	8005ba8 <SX1276OnDio4Irq+0x30>
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8005b9a:	4b06      	ldr	r3, [pc, #24]	; (8005bb4 <SX1276OnDio4Irq+0x3c>)
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
        break;
 8005ba2:	e001      	b.n	8005ba8 <SX1276OnDio4Irq+0x30>
        break;
 8005ba4:	bf00      	nop
 8005ba6:	e000      	b.n	8005baa <SX1276OnDio4Irq+0x32>
        break;
 8005ba8:	bf00      	nop
    }
}
 8005baa:	bf00      	nop
 8005bac:	370c      	adds	r7, #12
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bc80      	pop	{r7}
 8005bb2:	4770      	bx	lr
 8005bb4:	20000360 	.word	0x20000360

08005bb8 <BoardCriticalSectionBegin>:

uint8_t Uart2TxBuffer[UART2_FIFO_TX_SIZE];
uint8_t Uart2RxBuffer[UART2_FIFO_RX_SIZE];

void BoardCriticalSectionBegin( uint32_t *mask )
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b085      	sub	sp, #20
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bc0:	f3ef 8310 	mrs	r3, PRIMASK
 8005bc4:	60fb      	str	r3, [r7, #12]
  return(result);
 8005bc6:	68fa      	ldr	r2, [r7, #12]
    *mask = __get_PRIMASK( );
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005bcc:	b672      	cpsid	i
}
 8005bce:	bf00      	nop
    __disable_irq( );
}
 8005bd0:	bf00      	nop
 8005bd2:	3714      	adds	r7, #20
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bc80      	pop	{r7}
 8005bd8:	4770      	bx	lr

08005bda <BoardCriticalSectionEnd>:

void BoardCriticalSectionEnd( uint32_t *mask )
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b085      	sub	sp, #20
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( *mask );
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f383 8810 	msr	PRIMASK, r3
}
 8005bee:	bf00      	nop
}
 8005bf0:	bf00      	nop
 8005bf2:	3714      	adds	r7, #20
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bc80      	pop	{r7}
 8005bf8:	4770      	bx	lr

08005bfa <BoardInitPeriph>:

void BoardInitPeriph( void )
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	af00      	add	r7, sp, #0

}
 8005bfe:	bf00      	nop
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bc80      	pop	{r7}
 8005c04:	4770      	bx	lr
	...

08005c08 <BoardInitMcu>:

void BoardInitMcu( void )
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	af00      	add	r7, sp, #0
    if( McuInitialized == false )
 8005c0c:	4b06      	ldr	r3, [pc, #24]	; (8005c28 <BoardInitMcu+0x20>)
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	f083 0301 	eor.w	r3, r3, #1
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d003      	beq.n	8005c22 <BoardInitMcu+0x1a>
    {
        RtcInit( );
 8005c1a:	f000 f9d5 	bl	8005fc8 <RtcInit>
        BoardUnusedIoInit( );
 8005c1e:	f000 f805 	bl	8005c2c <BoardUnusedIoInit>
//        LpmSetOffMode( LPM_APPLI_ID, LPM_DISABLE );

    }
}
 8005c22:	bf00      	nop
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	200001b0 	.word	0x200001b0

08005c2c <BoardUnusedIoInit>:
//    // Compute and return the temperature in degree celcius * 256
//    return ( int16_t ) COMPUTE_TEMPERATURE( tempRaw, BatteryVoltage );
//}

static void BoardUnusedIoInit( void )
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	af00      	add	r7, sp, #0
    HAL_DBGMCU_EnableDBGSleepMode( );
 8005c30:	f7fb f8fc 	bl	8000e2c <HAL_DBGMCU_EnableDBGSleepMode>
    HAL_DBGMCU_EnableDBGStopMode( );
 8005c34:	f7fb f908 	bl	8000e48 <HAL_DBGMCU_EnableDBGStopMode>
    HAL_DBGMCU_EnableDBGStandbyMode( );
 8005c38:	f7fb f914 	bl	8000e64 <HAL_DBGMCU_EnableDBGStandbyMode>
}
 8005c3c:	bf00      	nop
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <DelayMs>:
{
    DelayMs( s * 1000.0f );
}

void DelayMs( uint32_t ms )
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b082      	sub	sp, #8
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f7fb f8cd 	bl	8000de8 <HAL_Delay>
}
 8005c4e:	bf00      	nop
 8005c50:	3708      	adds	r7, #8
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
	...

08005c58 <init_rf>:
 */
extern Gpio_t Led1;
extern Gpio_t Led2;

void init_rf (void)
{
 8005c58:	b590      	push	{r4, r7, lr}
 8005c5a:	b08b      	sub	sp, #44	; 0x2c
 8005c5c:	af0a      	add	r7, sp, #40	; 0x28
  // Target board initialization
  BoardInitMcu( );
 8005c5e:	f7ff ffd3 	bl	8005c08 <BoardInitMcu>
  BoardInitPeriph( );
 8005c62:	f7ff ffca 	bl	8005bfa <BoardInitPeriph>

  // Radio initialization
  RadioEvents.TxDone = OnTxDone;
 8005c66:	4b2c      	ldr	r3, [pc, #176]	; (8005d18 <init_rf+0xc0>)
 8005c68:	4a2c      	ldr	r2, [pc, #176]	; (8005d1c <init_rf+0xc4>)
 8005c6a:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 8005c6c:	4b2a      	ldr	r3, [pc, #168]	; (8005d18 <init_rf+0xc0>)
 8005c6e:	4a2c      	ldr	r2, [pc, #176]	; (8005d20 <init_rf+0xc8>)
 8005c70:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 8005c72:	4b29      	ldr	r3, [pc, #164]	; (8005d18 <init_rf+0xc0>)
 8005c74:	4a2b      	ldr	r2, [pc, #172]	; (8005d24 <init_rf+0xcc>)
 8005c76:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 8005c78:	4b27      	ldr	r3, [pc, #156]	; (8005d18 <init_rf+0xc0>)
 8005c7a:	4a2b      	ldr	r2, [pc, #172]	; (8005d28 <init_rf+0xd0>)
 8005c7c:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 8005c7e:	4b26      	ldr	r3, [pc, #152]	; (8005d18 <init_rf+0xc0>)
 8005c80:	4a2a      	ldr	r2, [pc, #168]	; (8005d2c <init_rf+0xd4>)
 8005c82:	611a      	str	r2, [r3, #16]

  Radio.Init( &RadioEvents );
 8005c84:	4b2a      	ldr	r3, [pc, #168]	; (8005d30 <init_rf+0xd8>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4823      	ldr	r0, [pc, #140]	; (8005d18 <init_rf+0xc0>)
 8005c8a:	4798      	blx	r3

  Radio.SetChannel( RF_FREQUENCY );
 8005c8c:	4b28      	ldr	r3, [pc, #160]	; (8005d30 <init_rf+0xd8>)
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	4828      	ldr	r0, [pc, #160]	; (8005d34 <init_rf+0xdc>)
 8005c92:	4798      	blx	r3

  Radio.SetMaxPayloadLength( MODEM_LORA, BUFFER_SIZE );

#elif defined( USE_MODEM_FSK )

  Radio.SetTxConfig( MODEM_FSK, TX_OUTPUT_POWER, FSK_FDEV, 0,
 8005c94:	4b26      	ldr	r3, [pc, #152]	; (8005d30 <init_rf+0xd8>)
 8005c96:	69dc      	ldr	r4, [r3, #28]
 8005c98:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8005c9c:	9308      	str	r3, [sp, #32]
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	9307      	str	r3, [sp, #28]
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	9306      	str	r3, [sp, #24]
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	9305      	str	r3, [sp, #20]
 8005caa:	2301      	movs	r3, #1
 8005cac:	9304      	str	r3, [sp, #16]
 8005cae:	2300      	movs	r3, #0
 8005cb0:	9303      	str	r3, [sp, #12]
 8005cb2:	2305      	movs	r3, #5
 8005cb4:	9302      	str	r3, [sp, #8]
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	9301      	str	r3, [sp, #4]
 8005cba:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8005cc6:	210e      	movs	r1, #14
 8005cc8:	2000      	movs	r0, #0
 8005cca:	47a0      	blx	r4
                                FSK_DATARATE, 0,
                                FSK_PREAMBLE_LENGTH, FSK_FIX_LENGTH_PAYLOAD_ON,
                                true, 0, 0, 0, 3000 );

  Radio.SetRxConfig( MODEM_FSK, FSK_BANDWIDTH, FSK_DATARATE,
 8005ccc:	4b18      	ldr	r3, [pc, #96]	; (8005d30 <init_rf+0xd8>)
 8005cce:	699c      	ldr	r4, [r3, #24]
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	9309      	str	r3, [sp, #36]	; 0x24
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	9308      	str	r3, [sp, #32]
 8005cd8:	2300      	movs	r3, #0
 8005cda:	9307      	str	r3, [sp, #28]
 8005cdc:	2300      	movs	r3, #0
 8005cde:	9306      	str	r3, [sp, #24]
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	9305      	str	r3, [sp, #20]
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	9304      	str	r3, [sp, #16]
 8005ce8:	2300      	movs	r3, #0
 8005cea:	9303      	str	r3, [sp, #12]
 8005cec:	2300      	movs	r3, #0
 8005cee:	9302      	str	r3, [sp, #8]
 8005cf0:	2305      	movs	r3, #5
 8005cf2:	9301      	str	r3, [sp, #4]
 8005cf4:	4b10      	ldr	r3, [pc, #64]	; (8005d38 <init_rf+0xe0>)
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	f24c 3250 	movw	r2, #50000	; 0xc350
 8005cfe:	f24c 3150 	movw	r1, #50000	; 0xc350
 8005d02:	2000      	movs	r0, #0
 8005d04:	47a0      	blx	r4
                                0, FSK_AFC_BANDWIDTH, FSK_PREAMBLE_LENGTH,
                                0, FSK_FIX_LENGTH_PAYLOAD_ON, 0, true,
                                0, 0,false, true );

  Radio.SetMaxPayloadLength( MODEM_FSK, BUFFER_SIZE );
 8005d06:	4b0a      	ldr	r3, [pc, #40]	; (8005d30 <init_rf+0xd8>)
 8005d08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d0a:	2140      	movs	r1, #64	; 0x40
 8005d0c:	2000      	movs	r0, #0
 8005d0e:	4798      	blx	r3
#endif

}
 8005d10:	bf00      	nop
 8005d12:	3704      	adds	r7, #4
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd90      	pop	{r4, r7, pc}
 8005d18:	200001bc 	.word	0x200001bc
 8005d1c:	08005ded 	.word	0x08005ded
 8005d20:	08005e25 	.word	0x08005e25
 8005d24:	08005e99 	.word	0x08005e99
 8005d28:	08005eb5 	.word	0x08005eb5
 8005d2c:	08005ed1 	.word	0x08005ed1
 8005d30:	080077f8 	.word	0x080077f8
 8005d34:	1ad27480 	.word	0x1ad27480
 8005d38:	00014585 	.word	0x00014585

08005d3c <ping_pong_rf>:
}
#endif


void ping_pong_rf (void)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b0a6      	sub	sp, #152	; 0x98
 8005d40:	af02      	add	r7, sp, #8
//  RtcInit();
  bool isMaster = true;
 8005d42:	2301      	movs	r3, #1
 8005d44:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  uint8_t i;
  init_rf( );
 8005d48:	f7ff ff86 	bl	8005c58 <init_rf>
    }
  }
#endif

#ifdef PER_TEST
  ButtonIsNotPushed = true;
 8005d4c:	4b21      	ldr	r3, [pc, #132]	; (8005dd4 <ping_pong_rf+0x98>)
 8005d4e:	2201      	movs	r2, #1
 8005d50:	701a      	strb	r2, [r3, #0]
  uint32_t aver_time = AverageTime( NUMBER_OF_AVERAGING,
 8005d52:	2114      	movs	r1, #20
 8005d54:	2014      	movs	r0, #20
 8005d56:	f000 f917 	bl	8005f88 <AverageTime>
 8005d5a:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
		  NUMBER_OF_PACKETS_SENT ); //       
  HAL_GPIO_WritePin(LED_EXT_GPIO_Port, LED_EXT_Pin, SET);
 8005d5e:	2201      	movs	r2, #1
 8005d60:	2108      	movs	r1, #8
 8005d62:	481d      	ldr	r0, [pc, #116]	; (8005dd8 <ping_pong_rf+0x9c>)
 8005d64:	f7fb fb53 	bl	800140e <HAL_GPIO_WritePin>
  char str[128] = {0};
 8005d68:	2300      	movs	r3, #0
 8005d6a:	607b      	str	r3, [r7, #4]
 8005d6c:	f107 0308 	add.w	r3, r7, #8
 8005d70:	227c      	movs	r2, #124	; 0x7c
 8005d72:	2100      	movs	r1, #0
 8005d74:	4618      	mov	r0, r3
 8005d76:	f001 f85d 	bl	8006e34 <memset>
  sprintf(str, "%s %lu %s\n\r", "Average time equals:", aver_time, "ms");
 8005d7a:	1d38      	adds	r0, r7, #4
 8005d7c:	4b17      	ldr	r3, [pc, #92]	; (8005ddc <ping_pong_rf+0xa0>)
 8005d7e:	9300      	str	r3, [sp, #0]
 8005d80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d84:	4a16      	ldr	r2, [pc, #88]	; (8005de0 <ping_pong_rf+0xa4>)
 8005d86:	4917      	ldr	r1, [pc, #92]	; (8005de4 <ping_pong_rf+0xa8>)
 8005d88:	f001 f85c 	bl	8006e44 <siprintf>
  HAL_UART_Transmit(&huart2, ( uint8_t* )str, sizeof(str), 10); //     
 8005d8c:	1d39      	adds	r1, r7, #4
 8005d8e:	230a      	movs	r3, #10
 8005d90:	2280      	movs	r2, #128	; 0x80
 8005d92:	4815      	ldr	r0, [pc, #84]	; (8005de8 <ping_pong_rf+0xac>)
 8005d94:	f7fd fa87 	bl	80032a6 <HAL_UART_Transmit>
  while ( ButtonIsNotPushed ); //         
 8005d98:	bf00      	nop
 8005d9a:	4b0e      	ldr	r3, [pc, #56]	; (8005dd4 <ping_pong_rf+0x98>)
 8005d9c:	781b      	ldrb	r3, [r3, #0]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1fb      	bne.n	8005d9a <ping_pong_rf+0x5e>
  while ( 1 ) {
	  uint32_t TimeB = HAL_GetTick();
 8005da2:	f7fb f817 	bl	8000dd4 <HAL_GetTick>
 8005da6:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	  PerMeasTime( NUMBER_OF_PACKETS_SENT ); //  " "
 8005daa:	2014      	movs	r0, #20
 8005dac:	f000 f8bc 	bl	8005f28 <PerMeasTime>
	  while ( ( HAL_GetTick() - TimeB ) <= aver_time );
 8005db0:	bf00      	nop
 8005db2:	f7fb f80f 	bl	8000dd4 <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005dbc:	1ad3      	subs	r3, r2, r3
 8005dbe:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d2f5      	bcs.n	8005db2 <ping_pong_rf+0x76>
	  HAL_Delay( 2*aver_time );	/*          
 8005dc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005dca:	005b      	lsls	r3, r3, #1
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f7fb f80b 	bl	8000de8 <HAL_Delay>
  while ( 1 ) {
 8005dd2:	e7e6      	b.n	8005da2 <ping_pong_rf+0x66>
 8005dd4:	20000230 	.word	0x20000230
 8005dd8:	40020800 	.word	0x40020800
 8005ddc:	080076d8 	.word	0x080076d8
 8005de0:	080076b4 	.word	0x080076b4
 8005de4:	080076cc 	.word	0x080076cc
 8005de8:	200002ec 	.word	0x200002ec

08005dec <OnTxDone>:
         }
     }
}

void OnTxDone( void )
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_EXT_GPIO_Port, LED_EXT_Pin);
 8005df0:	2108      	movs	r1, #8
 8005df2:	4808      	ldr	r0, [pc, #32]	; (8005e14 <OnTxDone+0x28>)
 8005df4:	f7fb fb23 	bl	800143e <HAL_GPIO_TogglePin>
    Radio.Sleep( );
 8005df8:	4b07      	ldr	r3, [pc, #28]	; (8005e18 <OnTxDone+0x2c>)
 8005dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dfc:	4798      	blx	r3
    State = TX;
 8005dfe:	4b07      	ldr	r3, [pc, #28]	; (8005e1c <OnTxDone+0x30>)
 8005e00:	2204      	movs	r2, #4
 8005e02:	701a      	strb	r2, [r3, #0]
#ifdef UART_TEST
    count++;
#endif
#ifdef PER_TEST
    count++;
 8005e04:	4b06      	ldr	r3, [pc, #24]	; (8005e20 <OnTxDone+0x34>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	3301      	adds	r3, #1
 8005e0a:	4a05      	ldr	r2, [pc, #20]	; (8005e20 <OnTxDone+0x34>)
 8005e0c:	6013      	str	r3, [r2, #0]
#endif
}
 8005e0e:	bf00      	nop
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	40020800 	.word	0x40020800
 8005e18:	080077f8 	.word	0x080077f8
 8005e1c:	200001b8 	.word	0x200001b8
 8005e20:	200001b4 	.word	0x200001b4

08005e24 <OnRxDone>:

void OnRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	60f8      	str	r0, [r7, #12]
 8005e2c:	4608      	mov	r0, r1
 8005e2e:	4611      	mov	r1, r2
 8005e30:	461a      	mov	r2, r3
 8005e32:	4603      	mov	r3, r0
 8005e34:	817b      	strh	r3, [r7, #10]
 8005e36:	460b      	mov	r3, r1
 8005e38:	813b      	strh	r3, [r7, #8]
 8005e3a:	4613      	mov	r3, r2
 8005e3c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_TogglePin(LED_EXT_GPIO_Port, LED_EXT_Pin);
 8005e3e:	2108      	movs	r1, #8
 8005e40:	480e      	ldr	r0, [pc, #56]	; (8005e7c <OnRxDone+0x58>)
 8005e42:	f7fb fafc 	bl	800143e <HAL_GPIO_TogglePin>
    Radio.Sleep( );
 8005e46:	4b0e      	ldr	r3, [pc, #56]	; (8005e80 <OnRxDone+0x5c>)
 8005e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e4a:	4798      	blx	r3
    BufferSize = size;
 8005e4c:	4a0d      	ldr	r2, [pc, #52]	; (8005e84 <OnRxDone+0x60>)
 8005e4e:	897b      	ldrh	r3, [r7, #10]
 8005e50:	8013      	strh	r3, [r2, #0]
    memcpy( Buffer, payload, BufferSize );
 8005e52:	4b0c      	ldr	r3, [pc, #48]	; (8005e84 <OnRxDone+0x60>)
 8005e54:	881b      	ldrh	r3, [r3, #0]
 8005e56:	461a      	mov	r2, r3
 8005e58:	68f9      	ldr	r1, [r7, #12]
 8005e5a:	480b      	ldr	r0, [pc, #44]	; (8005e88 <OnRxDone+0x64>)
 8005e5c:	f000 ffdc 	bl	8006e18 <memcpy>
    RssiValue = rssi;
 8005e60:	893b      	ldrh	r3, [r7, #8]
 8005e62:	b25a      	sxtb	r2, r3
 8005e64:	4b09      	ldr	r3, [pc, #36]	; (8005e8c <OnRxDone+0x68>)
 8005e66:	701a      	strb	r2, [r3, #0]
    SnrValue = snr;
 8005e68:	4a09      	ldr	r2, [pc, #36]	; (8005e90 <OnRxDone+0x6c>)
 8005e6a:	79fb      	ldrb	r3, [r7, #7]
 8005e6c:	7013      	strb	r3, [r2, #0]
    State = RX;
 8005e6e:	4b09      	ldr	r3, [pc, #36]	; (8005e94 <OnRxDone+0x70>)
 8005e70:	2201      	movs	r2, #1
 8005e72:	701a      	strb	r2, [r3, #0]
}
 8005e74:	bf00      	nop
 8005e76:	3710      	adds	r7, #16
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	40020800 	.word	0x40020800
 8005e80:	080077f8 	.word	0x080077f8
 8005e84:	20000024 	.word	0x20000024
 8005e88:	20000420 	.word	0x20000420
 8005e8c:	200001b9 	.word	0x200001b9
 8005e90:	200001ba 	.word	0x200001ba
 8005e94:	200001b8 	.word	0x200001b8

08005e98 <OnTxTimeout>:

void OnTxTimeout( void )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	af00      	add	r7, sp, #0
    Radio.Sleep( );
 8005e9c:	4b03      	ldr	r3, [pc, #12]	; (8005eac <OnTxTimeout+0x14>)
 8005e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea0:	4798      	blx	r3
    State = TX_TIMEOUT;
 8005ea2:	4b03      	ldr	r3, [pc, #12]	; (8005eb0 <OnTxTimeout+0x18>)
 8005ea4:	2205      	movs	r2, #5
 8005ea6:	701a      	strb	r2, [r3, #0]
}
 8005ea8:	bf00      	nop
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	080077f8 	.word	0x080077f8
 8005eb0:	200001b8 	.word	0x200001b8

08005eb4 <OnRxTimeout>:

void OnRxTimeout( void )
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	af00      	add	r7, sp, #0
    Radio.Sleep( );
 8005eb8:	4b03      	ldr	r3, [pc, #12]	; (8005ec8 <OnRxTimeout+0x14>)
 8005eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ebc:	4798      	blx	r3
    State = RX_TIMEOUT;
 8005ebe:	4b03      	ldr	r3, [pc, #12]	; (8005ecc <OnRxTimeout+0x18>)
 8005ec0:	2202      	movs	r2, #2
 8005ec2:	701a      	strb	r2, [r3, #0]
}
 8005ec4:	bf00      	nop
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	080077f8 	.word	0x080077f8
 8005ecc:	200001b8 	.word	0x200001b8

08005ed0 <OnRxError>:

void OnRxError( void )
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	af00      	add	r7, sp, #0
    Radio.Sleep( );
 8005ed4:	4b03      	ldr	r3, [pc, #12]	; (8005ee4 <OnRxError+0x14>)
 8005ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed8:	4798      	blx	r3
    State = RX_ERROR;
 8005eda:	4b03      	ldr	r3, [pc, #12]	; (8005ee8 <OnRxError+0x18>)
 8005edc:	2203      	movs	r2, #3
 8005ede:	701a      	strb	r2, [r3, #0]
}
 8005ee0:	bf00      	nop
 8005ee2:	bd80      	pop	{r7, pc}
 8005ee4:	080077f8 	.word	0x080077f8
 8005ee8:	200001b8 	.word	0x200001b8

08005eec <Radio_TX>:


//       Radio.Send()
//   Radio_TX     
void Radio_TX (uint8_t *pData, uint8_t size ) {
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b082      	sub	sp, #8
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	70fb      	strb	r3, [r7, #3]
	  switch( State )
 8005ef8:	4b09      	ldr	r3, [pc, #36]	; (8005f20 <Radio_TX+0x34>)
 8005efa:	781b      	ldrb	r3, [r3, #0]
 8005efc:	2b04      	cmp	r3, #4
 8005efe:	d109      	bne.n	8005f14 <Radio_TX+0x28>
	  	{
		  case TX:
		  Radio.Send( pData, size );
 8005f00:	4b08      	ldr	r3, [pc, #32]	; (8005f24 <Radio_TX+0x38>)
 8005f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f04:	78fa      	ldrb	r2, [r7, #3]
 8005f06:	4611      	mov	r1, r2
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	4798      	blx	r3
		  State = LOWPOWER;
 8005f0c:	4b04      	ldr	r3, [pc, #16]	; (8005f20 <Radio_TX+0x34>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	701a      	strb	r2, [r3, #0]
		  break;
 8005f12:	e000      	b.n	8005f16 <Radio_TX+0x2a>
		  case TX_TIMEOUT:
		  case RX:
		  case RX_ERROR:
		  case LOWPOWER:
		  default:
		  break;
 8005f14:	bf00      	nop
  }
}
 8005f16:	bf00      	nop
 8005f18:	3708      	adds	r7, #8
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	200001b8 	.word	0x200001b8
 8005f24:	080077f8 	.word	0x080077f8

08005f28 <PerMeasTime>:

#ifdef PER_TEST
//     1  max_count_of_packets
//    
uint32_t PerMeasTime ( int max_count_of_packets ) {
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
	uint8_t data[] = {0, 0, 0, 0};
 8005f30:	2300      	movs	r3, #0
 8005f32:	60bb      	str	r3, [r7, #8]
	uint32_t curT = HAL_GetTick();
 8005f34:	f7fa ff4e 	bl	8000dd4 <HAL_GetTick>
 8005f38:	60f8      	str	r0, [r7, #12]
	State = TX;
 8005f3a:	4b11      	ldr	r3, [pc, #68]	; (8005f80 <PerMeasTime+0x58>)
 8005f3c:	2204      	movs	r2, #4
 8005f3e:	701a      	strb	r2, [r3, #0]
	while( count < max_count_of_packets ) {
 8005f40:	e00d      	b.n	8005f5e <PerMeasTime+0x36>
		*( uint32_t* )data = count;
 8005f42:	f107 0308 	add.w	r3, r7, #8
 8005f46:	4a0f      	ldr	r2, [pc, #60]	; (8005f84 <PerMeasTime+0x5c>)
 8005f48:	6812      	ldr	r2, [r2, #0]
 8005f4a:	601a      	str	r2, [r3, #0]
		Radio_TX( data, sizeof(data) );
 8005f4c:	f107 0308 	add.w	r3, r7, #8
 8005f50:	2104      	movs	r1, #4
 8005f52:	4618      	mov	r0, r3
 8005f54:	f7ff ffca 	bl	8005eec <Radio_TX>
		HAL_Delay(30);
 8005f58:	201e      	movs	r0, #30
 8005f5a:	f7fa ff45 	bl	8000de8 <HAL_Delay>
	while( count < max_count_of_packets ) {
 8005f5e:	4b09      	ldr	r3, [pc, #36]	; (8005f84 <PerMeasTime+0x5c>)
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d3ec      	bcc.n	8005f42 <PerMeasTime+0x1a>
	}
	count = 0;
 8005f68:	4b06      	ldr	r3, [pc, #24]	; (8005f84 <PerMeasTime+0x5c>)
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	601a      	str	r2, [r3, #0]
	return ( HAL_GetTick() - curT );
 8005f6e:	f7fa ff31 	bl	8000dd4 <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	1ad3      	subs	r3, r2, r3
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3710      	adds	r7, #16
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	200001b8 	.word	0x200001b8
 8005f84:	200001b4 	.word	0x200001b4

08005f88 <AverageTime>:

//     max_count_of_packets 
//  NumOfAver 
uint32_t AverageTime ( uint8_t NumOfAver, int max_count_of_packets ) {
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b084      	sub	sp, #16
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	4603      	mov	r3, r0
 8005f90:	6039      	str	r1, [r7, #0]
 8005f92:	71fb      	strb	r3, [r7, #7]
	uint32_t time;
	uint8_t i = 0;
 8005f94:	2300      	movs	r3, #0
 8005f96:	72fb      	strb	r3, [r7, #11]
	while (i < NumOfAver) {
 8005f98:	e009      	b.n	8005fae <AverageTime+0x26>
		time += PerMeasTime(max_count_of_packets);
 8005f9a:	6838      	ldr	r0, [r7, #0]
 8005f9c:	f7ff ffc4 	bl	8005f28 <PerMeasTime>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	4413      	add	r3, r2
 8005fa6:	60fb      	str	r3, [r7, #12]
		i++;
 8005fa8:	7afb      	ldrb	r3, [r7, #11]
 8005faa:	3301      	adds	r3, #1
 8005fac:	72fb      	strb	r3, [r7, #11]
	while (i < NumOfAver) {
 8005fae:	7afa      	ldrb	r2, [r7, #11]
 8005fb0:	79fb      	ldrb	r3, [r7, #7]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d3f1      	bcc.n	8005f9a <AverageTime+0x12>
	}
	return ( time / NumOfAver );
 8005fb6:	79fb      	ldrb	r3, [r7, #7]
 8005fb8:	68fa      	ldr	r2, [r7, #12]
 8005fba:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3710      	adds	r7, #16
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
	...

08005fc8 <RtcInit>:
 * \retval calendarValue Time in ticks
 */
static uint64_t RtcGetCalendarValue( RTC_DateTypeDef* date, RTC_TimeTypeDef* time );

void RtcInit( void )
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b086      	sub	sp, #24
 8005fcc:	af00      	add	r7, sp, #0
    RTC_DateTypeDef date;
    RTC_TimeTypeDef time;

    if( RtcInitialized == false )
 8005fce:	4b2f      	ldr	r3, [pc, #188]	; (800608c <RtcInit+0xc4>)
 8005fd0:	781b      	ldrb	r3, [r3, #0]
 8005fd2:	f083 0301 	eor.w	r3, r3, #1
 8005fd6:	b2db      	uxtb	r3, r3
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d053      	beq.n	8006084 <RtcInit+0xbc>
    {
        __HAL_RCC_RTC_ENABLE( );
 8005fdc:	4b2c      	ldr	r3, [pc, #176]	; (8006090 <RtcInit+0xc8>)
 8005fde:	2201      	movs	r2, #1
 8005fe0:	601a      	str	r2, [r3, #0]

        RtcHandle.Instance            = RTC;
 8005fe2:	4b2c      	ldr	r3, [pc, #176]	; (8006094 <RtcInit+0xcc>)
 8005fe4:	4a2c      	ldr	r2, [pc, #176]	; (8006098 <RtcInit+0xd0>)
 8005fe6:	601a      	str	r2, [r3, #0]
        RtcHandle.Init.HourFormat     = RTC_HOURFORMAT_24;
 8005fe8:	4b2a      	ldr	r3, [pc, #168]	; (8006094 <RtcInit+0xcc>)
 8005fea:	2200      	movs	r2, #0
 8005fec:	605a      	str	r2, [r3, #4]
        RtcHandle.Init.AsynchPrediv   = PREDIV_A;  // RTC_ASYNCH_PREDIV;
 8005fee:	4b29      	ldr	r3, [pc, #164]	; (8006094 <RtcInit+0xcc>)
 8005ff0:	221f      	movs	r2, #31
 8005ff2:	609a      	str	r2, [r3, #8]
        RtcHandle.Init.SynchPrediv    = PREDIV_S;  // RTC_SYNCH_PREDIV;
 8005ff4:	4b27      	ldr	r3, [pc, #156]	; (8006094 <RtcInit+0xcc>)
 8005ff6:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8005ffa:	60da      	str	r2, [r3, #12]
        RtcHandle.Init.OutPut         = RTC_OUTPUT_DISABLE;
 8005ffc:	4b25      	ldr	r3, [pc, #148]	; (8006094 <RtcInit+0xcc>)
 8005ffe:	2200      	movs	r2, #0
 8006000:	611a      	str	r2, [r3, #16]
        RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8006002:	4b24      	ldr	r3, [pc, #144]	; (8006094 <RtcInit+0xcc>)
 8006004:	2200      	movs	r2, #0
 8006006:	615a      	str	r2, [r3, #20]
        RtcHandle.Init.OutPutType     = RTC_OUTPUT_TYPE_OPENDRAIN;
 8006008:	4b22      	ldr	r3, [pc, #136]	; (8006094 <RtcInit+0xcc>)
 800600a:	2200      	movs	r2, #0
 800600c:	619a      	str	r2, [r3, #24]
        HAL_RTC_Init( &RtcHandle );
 800600e:	4821      	ldr	r0, [pc, #132]	; (8006094 <RtcInit+0xcc>)
 8006010:	f7fc f91c 	bl	800224c <HAL_RTC_Init>

        date.Year                     = 0;
 8006014:	2300      	movs	r3, #0
 8006016:	75fb      	strb	r3, [r7, #23]
        date.Month                    = RTC_MONTH_JANUARY;
 8006018:	2301      	movs	r3, #1
 800601a:	757b      	strb	r3, [r7, #21]
        date.Date                     = 1;
 800601c:	2301      	movs	r3, #1
 800601e:	75bb      	strb	r3, [r7, #22]
        date.WeekDay                  = RTC_WEEKDAY_MONDAY;
 8006020:	2301      	movs	r3, #1
 8006022:	753b      	strb	r3, [r7, #20]
        HAL_RTC_SetDate( &RtcHandle, &date, RTC_FORMAT_BIN );
 8006024:	f107 0314 	add.w	r3, r7, #20
 8006028:	2200      	movs	r2, #0
 800602a:	4619      	mov	r1, r3
 800602c:	4819      	ldr	r0, [pc, #100]	; (8006094 <RtcInit+0xcc>)
 800602e:	f7fc fa99 	bl	8002564 <HAL_RTC_SetDate>

        /*at 0:0:0*/
        time.Hours                    = 0;
 8006032:	2300      	movs	r3, #0
 8006034:	703b      	strb	r3, [r7, #0]
        time.Minutes                  = 0;
 8006036:	2300      	movs	r3, #0
 8006038:	707b      	strb	r3, [r7, #1]
        time.Seconds                  = 0;
 800603a:	2300      	movs	r3, #0
 800603c:	70bb      	strb	r3, [r7, #2]
        time.SubSeconds               = 0;
 800603e:	2300      	movs	r3, #0
 8006040:	607b      	str	r3, [r7, #4]
        time.TimeFormat               = 0;
 8006042:	2300      	movs	r3, #0
 8006044:	70fb      	strb	r3, [r7, #3]
        time.StoreOperation           = RTC_STOREOPERATION_RESET;
 8006046:	2300      	movs	r3, #0
 8006048:	613b      	str	r3, [r7, #16]
        time.DayLightSaving           = RTC_DAYLIGHTSAVING_NONE;
 800604a:	2300      	movs	r3, #0
 800604c:	60fb      	str	r3, [r7, #12]
        HAL_RTC_SetTime( &RtcHandle, &time, RTC_FORMAT_BIN );
 800604e:	463b      	mov	r3, r7
 8006050:	2200      	movs	r2, #0
 8006052:	4619      	mov	r1, r3
 8006054:	480f      	ldr	r0, [pc, #60]	; (8006094 <RtcInit+0xcc>)
 8006056:	f7fc f974 	bl	8002342 <HAL_RTC_SetTime>

        // Enable Direct Read of the calendar registers (not through Shadow registers)
        HAL_RTCEx_EnableBypassShadow( &RtcHandle );
 800605a:	480e      	ldr	r0, [pc, #56]	; (8006094 <RtcInit+0xcc>)
 800605c:	f7fc fe09 	bl	8002c72 <HAL_RTCEx_EnableBypassShadow>

        HAL_NVIC_SetPriority( RTC_Alarm_IRQn, 1, 0 );
 8006060:	2200      	movs	r2, #0
 8006062:	2101      	movs	r1, #1
 8006064:	2029      	movs	r0, #41	; 0x29
 8006066:	f7fa ffc0 	bl	8000fea <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ( RTC_Alarm_IRQn );
 800606a:	2029      	movs	r0, #41	; 0x29
 800606c:	f7fa ffd9 	bl	8001022 <HAL_NVIC_EnableIRQ>

        // Init alarm.
        HAL_RTC_DeactivateAlarm( &RtcHandle, RTC_ALARM_A );
 8006070:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006074:	4807      	ldr	r0, [pc, #28]	; (8006094 <RtcInit+0xcc>)
 8006076:	f7fc fc99 	bl	80029ac <HAL_RTC_DeactivateAlarm>

        RtcSetTimerContext( );
 800607a:	f000 f80f 	bl	800609c <RtcSetTimerContext>
        RtcInitialized = true;
 800607e:	4b03      	ldr	r3, [pc, #12]	; (800608c <RtcInit+0xc4>)
 8006080:	2201      	movs	r2, #1
 8006082:	701a      	strb	r2, [r3, #0]
    }
}
 8006084:	bf00      	nop
 8006086:	3718      	adds	r7, #24
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}
 800608c:	200001e0 	.word	0x200001e0
 8006090:	424706d8 	.word	0x424706d8
 8006094:	200001e4 	.word	0x200001e4
 8006098:	40002800 	.word	0x40002800

0800609c <RtcSetTimerContext>:
 *
 * \param none
 * \retval timerValue In ticks
 */
uint32_t RtcSetTimerContext( void )
{
 800609c:	b580      	push	{r7, lr}
 800609e:	af00      	add	r7, sp, #0
    RtcTimerContext.Time = ( uint32_t )RtcGetCalendarValue( &RtcTimerContext.CalendarDate, &RtcTimerContext.CalendarTime );
 80060a0:	4905      	ldr	r1, [pc, #20]	; (80060b8 <RtcSetTimerContext+0x1c>)
 80060a2:	4806      	ldr	r0, [pc, #24]	; (80060bc <RtcSetTimerContext+0x20>)
 80060a4:	f000 f9a4 	bl	80063f0 <RtcGetCalendarValue>
 80060a8:	4602      	mov	r2, r0
 80060aa:	460b      	mov	r3, r1
 80060ac:	4b04      	ldr	r3, [pc, #16]	; (80060c0 <RtcSetTimerContext+0x24>)
 80060ae:	601a      	str	r2, [r3, #0]
    return ( uint32_t )RtcTimerContext.Time;
 80060b0:	4b03      	ldr	r3, [pc, #12]	; (80060c0 <RtcSetTimerContext+0x24>)
 80060b2:	681b      	ldr	r3, [r3, #0]
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	20000208 	.word	0x20000208
 80060bc:	2000021c 	.word	0x2000021c
 80060c0:	20000204 	.word	0x20000204

080060c4 <RtcGetTimerContext>:
 *
 * \param none
 * \retval timerValue In ticks
 */
uint32_t RtcGetTimerContext( void )
{
 80060c4:	b480      	push	{r7}
 80060c6:	af00      	add	r7, sp, #0
    return RtcTimerContext.Time;
 80060c8:	4b02      	ldr	r3, [pc, #8]	; (80060d4 <RtcGetTimerContext+0x10>)
 80060ca:	681b      	ldr	r3, [r3, #0]
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bc80      	pop	{r7}
 80060d2:	4770      	bx	lr
 80060d4:	20000204 	.word	0x20000204

080060d8 <RtcGetMinimumTimeout>:
 * \brief returns the wake up time in ticks
 *
 * \retval wake up time in ticks
 */
uint32_t RtcGetMinimumTimeout( void )
{
 80060d8:	b480      	push	{r7}
 80060da:	af00      	add	r7, sp, #0
    return( MIN_ALARM_DELAY );
 80060dc:	2303      	movs	r3, #3
}
 80060de:	4618      	mov	r0, r3
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bc80      	pop	{r7}
 80060e4:	4770      	bx	lr

080060e6 <RtcMs2Tick>:
 *
 * \param[IN] milliseconds Time in milliseconds
 * \retval returns time in timer ticks
 */
uint32_t RtcMs2Tick( uint32_t milliseconds )
{
 80060e6:	b580      	push	{r7, lr}
 80060e8:	b082      	sub	sp, #8
 80060ea:	af00      	add	r7, sp, #0
 80060ec:	6078      	str	r0, [r7, #4]
    return ( uint32_t )( ( ( ( uint64_t )milliseconds ) * CONV_DENOM ) / CONV_NUMER );
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	461a      	mov	r2, r3
 80060f2:	f04f 0300 	mov.w	r3, #0
 80060f6:	f04f 0000 	mov.w	r0, #0
 80060fa:	f04f 0100 	mov.w	r1, #0
 80060fe:	01d9      	lsls	r1, r3, #7
 8006100:	ea41 6152 	orr.w	r1, r1, r2, lsr #25
 8006104:	01d0      	lsls	r0, r2, #7
 8006106:	f04f 027d 	mov.w	r2, #125	; 0x7d
 800610a:	f04f 0300 	mov.w	r3, #0
 800610e:	f7fa f835 	bl	800017c <__aeabi_uldivmod>
 8006112:	4602      	mov	r2, r0
 8006114:	460b      	mov	r3, r1
 8006116:	4613      	mov	r3, r2
}
 8006118:	4618      	mov	r0, r3
 800611a:	3708      	adds	r7, #8
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <RtcTick2Ms>:
 *
 * \param[IN] time in timer ticks
 * \retval returns time in milliseconds
 */
uint32_t RtcTick2Ms( uint32_t tick )
{
 8006120:	b480      	push	{r7}
 8006122:	b085      	sub	sp, #20
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
    uint32_t seconds = tick >> N_PREDIV_S;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	0a9b      	lsrs	r3, r3, #10
 800612c:	60fb      	str	r3, [r7, #12]

    tick = tick & PREDIV_S;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006134:	607b      	str	r3, [r7, #4]
    return ( ( seconds * 1000 ) + ( ( tick * 1000 ) >> N_PREDIV_S ) );
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800613c:	fb02 f203 	mul.w	r2, r2, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006146:	fb01 f303 	mul.w	r3, r1, r3
 800614a:	0a9b      	lsrs	r3, r3, #10
 800614c:	4413      	add	r3, r2
}
 800614e:	4618      	mov	r0, r3
 8006150:	3714      	adds	r7, #20
 8006152:	46bd      	mov	sp, r7
 8006154:	bc80      	pop	{r7}
 8006156:	4770      	bx	lr

08006158 <RtcSetAlarm>:
 * \note The alarm is set at now (read in this function) + timeout
 *
 * \param timeout Duration of the Timer ticks
 */
void RtcSetAlarm( uint32_t timeout )
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b082      	sub	sp, #8
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
    // We don't go in Low Power mode for timeout below MIN_ALARM_DELAY
    if( ( int64_t )MIN_ALARM_DELAY < ( int64_t )( timeout - RtcGetTimerElapsedTime( ) ) )
 8006160:	f000 f92e 	bl	80063c0 <RtcGetTimerElapsedTime>
    else
    {
//        LpmSetStopMode( LPM_RTC_ID, LPM_DISABLE );
    }

    RtcStartAlarm( timeout );
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f000 f81f 	bl	80061a8 <RtcStartAlarm>
}
 800616a:	bf00      	nop
 800616c:	3708      	adds	r7, #8
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
	...

08006174 <RtcStopAlarm>:

void RtcStopAlarm( void )
{
 8006174:	b580      	push	{r7, lr}
 8006176:	af00      	add	r7, sp, #0
    // Disable the Alarm A interrupt
    HAL_RTC_DeactivateAlarm( &RtcHandle, RTC_ALARM_A );
 8006178:	f44f 7180 	mov.w	r1, #256	; 0x100
 800617c:	4808      	ldr	r0, [pc, #32]	; (80061a0 <RtcStopAlarm+0x2c>)
 800617e:	f7fc fc15 	bl	80029ac <HAL_RTC_DeactivateAlarm>

    // Clear RTC Alarm Flag
    __HAL_RTC_ALARM_CLEAR_FLAG( &RtcHandle, RTC_FLAG_ALRAF );
 8006182:	4b07      	ldr	r3, [pc, #28]	; (80061a0 <RtcStopAlarm+0x2c>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68db      	ldr	r3, [r3, #12]
 8006188:	b2da      	uxtb	r2, r3
 800618a:	4b05      	ldr	r3, [pc, #20]	; (80061a0 <RtcStopAlarm+0x2c>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8006192:	60da      	str	r2, [r3, #12]

    // Clear the EXTI's line Flag for RTC Alarm
    __HAL_RTC_ALARM_EXTI_CLEAR_FLAG( );
 8006194:	4b03      	ldr	r3, [pc, #12]	; (80061a4 <RtcStopAlarm+0x30>)
 8006196:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800619a:	615a      	str	r2, [r3, #20]
}
 800619c:	bf00      	nop
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	200001e4 	.word	0x200001e4
 80061a4:	40010400 	.word	0x40010400

080061a8 <RtcStartAlarm>:

void RtcStartAlarm( uint32_t timeout )
{
 80061a8:	b5b0      	push	{r4, r5, r7, lr}
 80061aa:	b08c      	sub	sp, #48	; 0x30
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
    uint16_t rtcAlarmSubSeconds = 0;
 80061b0:	2300      	movs	r3, #0
 80061b2:	85fb      	strh	r3, [r7, #46]	; 0x2e
    uint16_t rtcAlarmSeconds = 0;
 80061b4:	2300      	movs	r3, #0
 80061b6:	85bb      	strh	r3, [r7, #44]	; 0x2c
    uint16_t rtcAlarmMinutes = 0;
 80061b8:	2300      	movs	r3, #0
 80061ba:	857b      	strh	r3, [r7, #42]	; 0x2a
    uint16_t rtcAlarmHours = 0;
 80061bc:	2300      	movs	r3, #0
 80061be:	853b      	strh	r3, [r7, #40]	; 0x28
    uint16_t rtcAlarmDays = 0;
 80061c0:	2300      	movs	r3, #0
 80061c2:	84fb      	strh	r3, [r7, #38]	; 0x26
    RTC_TimeTypeDef time = RtcTimerContext.CalendarTime;
 80061c4:	4b6e      	ldr	r3, [pc, #440]	; (8006380 <RtcStartAlarm+0x1d8>)
 80061c6:	f107 0410 	add.w	r4, r7, #16
 80061ca:	1d1d      	adds	r5, r3, #4
 80061cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061d0:	682b      	ldr	r3, [r5, #0]
 80061d2:	6023      	str	r3, [r4, #0]
    RTC_DateTypeDef date = RtcTimerContext.CalendarDate;
 80061d4:	4b6a      	ldr	r3, [pc, #424]	; (8006380 <RtcStartAlarm+0x1d8>)
 80061d6:	699b      	ldr	r3, [r3, #24]
 80061d8:	60fb      	str	r3, [r7, #12]

    RtcStopAlarm( );
 80061da:	f7ff ffcb 	bl	8006174 <RtcStopAlarm>

    /*reverse counter */
    rtcAlarmSubSeconds =  PREDIV_S - time.SubSeconds;
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 80061e6:	3303      	adds	r3, #3
 80061e8:	85fb      	strh	r3, [r7, #46]	; 0x2e
    rtcAlarmSubSeconds += ( timeout & PREDIV_S );
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061f2:	b29a      	uxth	r2, r3
 80061f4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80061f6:	4413      	add	r3, r2
 80061f8:	85fb      	strh	r3, [r7, #46]	; 0x2e
    // convert timeout  to seconds
    timeout >>= N_PREDIV_S;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	0a9b      	lsrs	r3, r3, #10
 80061fe:	607b      	str	r3, [r7, #4]

    // Convert microsecs to RTC format and add to 'Now'
    rtcAlarmDays =  date.Date;
 8006200:	7bbb      	ldrb	r3, [r7, #14]
 8006202:	84fb      	strh	r3, [r7, #38]	; 0x26
    while( timeout >= TM_SECONDS_IN_1DAY )
 8006204:	e008      	b.n	8006218 <RtcStartAlarm+0x70>
    {
        timeout -= TM_SECONDS_IN_1DAY;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f5a3 33a8 	sub.w	r3, r3, #86016	; 0x15000
 800620c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8006210:	607b      	str	r3, [r7, #4]
        rtcAlarmDays++;
 8006212:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006214:	3301      	adds	r3, #1
 8006216:	84fb      	strh	r3, [r7, #38]	; 0x26
    while( timeout >= TM_SECONDS_IN_1DAY )
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a5a      	ldr	r2, [pc, #360]	; (8006384 <RtcStartAlarm+0x1dc>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d8f2      	bhi.n	8006206 <RtcStartAlarm+0x5e>
    }

    // Calc hours
    rtcAlarmHours = time.Hours;
 8006220:	7c3b      	ldrb	r3, [r7, #16]
 8006222:	853b      	strh	r3, [r7, #40]	; 0x28
    while( timeout >= TM_SECONDS_IN_1HOUR )
 8006224:	e006      	b.n	8006234 <RtcStartAlarm+0x8c>
    {
        timeout -= TM_SECONDS_IN_1HOUR;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 800622c:	607b      	str	r3, [r7, #4]
        rtcAlarmHours++;
 800622e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006230:	3301      	adds	r3, #1
 8006232:	853b      	strh	r3, [r7, #40]	; 0x28
    while( timeout >= TM_SECONDS_IN_1HOUR )
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 800623a:	d2f4      	bcs.n	8006226 <RtcStartAlarm+0x7e>
    }

    // Calc minutes
    rtcAlarmMinutes = time.Minutes;
 800623c:	7c7b      	ldrb	r3, [r7, #17]
 800623e:	857b      	strh	r3, [r7, #42]	; 0x2a
    while( timeout >= TM_SECONDS_IN_1MINUTE )
 8006240:	e005      	b.n	800624e <RtcStartAlarm+0xa6>
    {
        timeout -= TM_SECONDS_IN_1MINUTE;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	3b3c      	subs	r3, #60	; 0x3c
 8006246:	607b      	str	r3, [r7, #4]
        rtcAlarmMinutes++;
 8006248:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800624a:	3301      	adds	r3, #1
 800624c:	857b      	strh	r3, [r7, #42]	; 0x2a
    while( timeout >= TM_SECONDS_IN_1MINUTE )
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2b3b      	cmp	r3, #59	; 0x3b
 8006252:	d8f6      	bhi.n	8006242 <RtcStartAlarm+0x9a>
    }

    // Calc seconds
    rtcAlarmSeconds =  time.Seconds + timeout;
 8006254:	7cbb      	ldrb	r3, [r7, #18]
 8006256:	b29a      	uxth	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	b29b      	uxth	r3, r3
 800625c:	4413      	add	r3, r2
 800625e:	85bb      	strh	r3, [r7, #44]	; 0x2c

    //***** Correct for modulo********
    while( rtcAlarmSubSeconds >= ( PREDIV_S + 1 ) )
 8006260:	e006      	b.n	8006270 <RtcStartAlarm+0xc8>
    {
        rtcAlarmSubSeconds -= ( PREDIV_S + 1 );
 8006262:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006264:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006268:	85fb      	strh	r3, [r7, #46]	; 0x2e
        rtcAlarmSeconds++;
 800626a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800626c:	3301      	adds	r3, #1
 800626e:	85bb      	strh	r3, [r7, #44]	; 0x2c
    while( rtcAlarmSubSeconds >= ( PREDIV_S + 1 ) )
 8006270:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006272:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006276:	d2f4      	bcs.n	8006262 <RtcStartAlarm+0xba>
    }

    while( rtcAlarmSeconds >= TM_SECONDS_IN_1MINUTE )
 8006278:	e005      	b.n	8006286 <RtcStartAlarm+0xde>
    { 
        rtcAlarmSeconds -= TM_SECONDS_IN_1MINUTE;
 800627a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800627c:	3b3c      	subs	r3, #60	; 0x3c
 800627e:	85bb      	strh	r3, [r7, #44]	; 0x2c
        rtcAlarmMinutes++;
 8006280:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006282:	3301      	adds	r3, #1
 8006284:	857b      	strh	r3, [r7, #42]	; 0x2a
    while( rtcAlarmSeconds >= TM_SECONDS_IN_1MINUTE )
 8006286:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006288:	2b3b      	cmp	r3, #59	; 0x3b
 800628a:	d8f6      	bhi.n	800627a <RtcStartAlarm+0xd2>
    }

    while( rtcAlarmMinutes >= TM_MINUTES_IN_1HOUR )
 800628c:	e005      	b.n	800629a <RtcStartAlarm+0xf2>
    {
        rtcAlarmMinutes -= TM_MINUTES_IN_1HOUR;
 800628e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006290:	3b3c      	subs	r3, #60	; 0x3c
 8006292:	857b      	strh	r3, [r7, #42]	; 0x2a
        rtcAlarmHours++;
 8006294:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006296:	3301      	adds	r3, #1
 8006298:	853b      	strh	r3, [r7, #40]	; 0x28
    while( rtcAlarmMinutes >= TM_MINUTES_IN_1HOUR )
 800629a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800629c:	2b3b      	cmp	r3, #59	; 0x3b
 800629e:	d8f6      	bhi.n	800628e <RtcStartAlarm+0xe6>
    }

    while( rtcAlarmHours >= TM_HOURS_IN_1DAY )
 80062a0:	e005      	b.n	80062ae <RtcStartAlarm+0x106>
    {
        rtcAlarmHours -= TM_HOURS_IN_1DAY;
 80062a2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80062a4:	3b18      	subs	r3, #24
 80062a6:	853b      	strh	r3, [r7, #40]	; 0x28
        rtcAlarmDays++;
 80062a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80062aa:	3301      	adds	r3, #1
 80062ac:	84fb      	strh	r3, [r7, #38]	; 0x26
    while( rtcAlarmHours >= TM_HOURS_IN_1DAY )
 80062ae:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80062b0:	2b17      	cmp	r3, #23
 80062b2:	d8f6      	bhi.n	80062a2 <RtcStartAlarm+0xfa>
    }

    if( date.Year % 4 == 0 ) 
 80062b4:	7bfb      	ldrb	r3, [r7, #15]
 80062b6:	f003 0303 	and.w	r3, r3, #3
 80062ba:	b2db      	uxtb	r3, r3
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d113      	bne.n	80062e8 <RtcStartAlarm+0x140>
    {
        if( rtcAlarmDays > DaysInMonthLeapYear[date.Month - 1] )
 80062c0:	7b7b      	ldrb	r3, [r7, #13]
 80062c2:	3b01      	subs	r3, #1
 80062c4:	4a30      	ldr	r2, [pc, #192]	; (8006388 <RtcStartAlarm+0x1e0>)
 80062c6:	5cd3      	ldrb	r3, [r2, r3]
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d91e      	bls.n	800630e <RtcStartAlarm+0x166>
        {
            rtcAlarmDays = rtcAlarmDays % DaysInMonthLeapYear[date.Month - 1];
 80062d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80062d2:	7b7a      	ldrb	r2, [r7, #13]
 80062d4:	3a01      	subs	r2, #1
 80062d6:	492c      	ldr	r1, [pc, #176]	; (8006388 <RtcStartAlarm+0x1e0>)
 80062d8:	5c8a      	ldrb	r2, [r1, r2]
 80062da:	fb93 f1f2 	sdiv	r1, r3, r2
 80062de:	fb02 f201 	mul.w	r2, r2, r1
 80062e2:	1a9b      	subs	r3, r3, r2
 80062e4:	84fb      	strh	r3, [r7, #38]	; 0x26
 80062e6:	e012      	b.n	800630e <RtcStartAlarm+0x166>
        }
    }
    else
    {
        if( rtcAlarmDays > DaysInMonth[date.Month - 1] )
 80062e8:	7b7b      	ldrb	r3, [r7, #13]
 80062ea:	3b01      	subs	r3, #1
 80062ec:	4a27      	ldr	r2, [pc, #156]	; (800638c <RtcStartAlarm+0x1e4>)
 80062ee:	5cd3      	ldrb	r3, [r2, r3]
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d90a      	bls.n	800630e <RtcStartAlarm+0x166>
        {   
            rtcAlarmDays = rtcAlarmDays % DaysInMonth[date.Month - 1];
 80062f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80062fa:	7b7a      	ldrb	r2, [r7, #13]
 80062fc:	3a01      	subs	r2, #1
 80062fe:	4923      	ldr	r1, [pc, #140]	; (800638c <RtcStartAlarm+0x1e4>)
 8006300:	5c8a      	ldrb	r2, [r1, r2]
 8006302:	fb93 f1f2 	sdiv	r1, r3, r2
 8006306:	fb02 f201 	mul.w	r2, r2, r1
 800630a:	1a9b      	subs	r3, r3, r2
 800630c:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }

    /* Set RTC_AlarmStructure with calculated values*/
    RtcAlarm.AlarmTime.SubSeconds     = PREDIV_S - rtcAlarmSubSeconds;
 800630e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006310:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 8006314:	3303      	adds	r3, #3
 8006316:	461a      	mov	r2, r3
 8006318:	4b1d      	ldr	r3, [pc, #116]	; (8006390 <RtcStartAlarm+0x1e8>)
 800631a:	605a      	str	r2, [r3, #4]
    RtcAlarm.AlarmSubSecondMask       = ALARM_SUBSECOND_MASK; 
 800631c:	4b1c      	ldr	r3, [pc, #112]	; (8006390 <RtcStartAlarm+0x1e8>)
 800631e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8006322:	619a      	str	r2, [r3, #24]
    RtcAlarm.AlarmTime.Seconds        = rtcAlarmSeconds;
 8006324:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006326:	b2da      	uxtb	r2, r3
 8006328:	4b19      	ldr	r3, [pc, #100]	; (8006390 <RtcStartAlarm+0x1e8>)
 800632a:	709a      	strb	r2, [r3, #2]
    RtcAlarm.AlarmTime.Minutes        = rtcAlarmMinutes;
 800632c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800632e:	b2da      	uxtb	r2, r3
 8006330:	4b17      	ldr	r3, [pc, #92]	; (8006390 <RtcStartAlarm+0x1e8>)
 8006332:	705a      	strb	r2, [r3, #1]
    RtcAlarm.AlarmTime.Hours          = rtcAlarmHours;
 8006334:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006336:	b2da      	uxtb	r2, r3
 8006338:	4b15      	ldr	r3, [pc, #84]	; (8006390 <RtcStartAlarm+0x1e8>)
 800633a:	701a      	strb	r2, [r3, #0]
    RtcAlarm.AlarmDateWeekDay         = ( uint8_t )rtcAlarmDays;
 800633c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800633e:	b2da      	uxtb	r2, r3
 8006340:	4b13      	ldr	r3, [pc, #76]	; (8006390 <RtcStartAlarm+0x1e8>)
 8006342:	f883 2020 	strb.w	r2, [r3, #32]
    RtcAlarm.AlarmTime.TimeFormat     = time.TimeFormat;
 8006346:	7cfa      	ldrb	r2, [r7, #19]
 8006348:	4b11      	ldr	r3, [pc, #68]	; (8006390 <RtcStartAlarm+0x1e8>)
 800634a:	70da      	strb	r2, [r3, #3]
    RtcAlarm.AlarmDateWeekDaySel      = RTC_ALARMDATEWEEKDAYSEL_DATE; 
 800634c:	4b10      	ldr	r3, [pc, #64]	; (8006390 <RtcStartAlarm+0x1e8>)
 800634e:	2200      	movs	r2, #0
 8006350:	61da      	str	r2, [r3, #28]
    RtcAlarm.AlarmMask                = RTC_ALARMMASK_NONE;
 8006352:	4b0f      	ldr	r3, [pc, #60]	; (8006390 <RtcStartAlarm+0x1e8>)
 8006354:	2200      	movs	r2, #0
 8006356:	615a      	str	r2, [r3, #20]
    RtcAlarm.Alarm                    = RTC_ALARM_A;
 8006358:	4b0d      	ldr	r3, [pc, #52]	; (8006390 <RtcStartAlarm+0x1e8>)
 800635a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800635e:	625a      	str	r2, [r3, #36]	; 0x24
    RtcAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8006360:	4b0b      	ldr	r3, [pc, #44]	; (8006390 <RtcStartAlarm+0x1e8>)
 8006362:	2200      	movs	r2, #0
 8006364:	60da      	str	r2, [r3, #12]
    RtcAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8006366:	4b0a      	ldr	r3, [pc, #40]	; (8006390 <RtcStartAlarm+0x1e8>)
 8006368:	2200      	movs	r2, #0
 800636a:	611a      	str	r2, [r3, #16]

    // Set RTC_Alarm
    HAL_RTC_SetAlarm_IT( &RtcHandle, &RtcAlarm, RTC_FORMAT_BIN );
 800636c:	2200      	movs	r2, #0
 800636e:	4908      	ldr	r1, [pc, #32]	; (8006390 <RtcStartAlarm+0x1e8>)
 8006370:	4808      	ldr	r0, [pc, #32]	; (8006394 <RtcStartAlarm+0x1ec>)
 8006372:	f7fc f9e3 	bl	800273c <HAL_RTC_SetAlarm_IT>
}
 8006376:	bf00      	nop
 8006378:	3730      	adds	r7, #48	; 0x30
 800637a:	46bd      	mov	sp, r7
 800637c:	bdb0      	pop	{r4, r5, r7, pc}
 800637e:	bf00      	nop
 8006380:	20000204 	.word	0x20000204
 8006384:	0001517f 	.word	0x0001517f
 8006388:	080077ec 	.word	0x080077ec
 800638c:	080077e0 	.word	0x080077e0
 8006390:	20000460 	.word	0x20000460
 8006394:	200001e4 	.word	0x200001e4

08006398 <RtcGetTimerValue>:

uint32_t RtcGetTimerValue( void )
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b088      	sub	sp, #32
 800639c:	af00      	add	r7, sp, #0
    RTC_TimeTypeDef time;
    RTC_DateTypeDef date;

    uint32_t calendarValue = ( uint32_t )RtcGetCalendarValue( &date, &time );
 800639e:	f107 0208 	add.w	r2, r7, #8
 80063a2:	1d3b      	adds	r3, r7, #4
 80063a4:	4611      	mov	r1, r2
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 f822 	bl	80063f0 <RtcGetCalendarValue>
 80063ac:	4602      	mov	r2, r0
 80063ae:	460b      	mov	r3, r1
 80063b0:	4613      	mov	r3, r2
 80063b2:	61fb      	str	r3, [r7, #28]

    return( calendarValue );
 80063b4:	69fb      	ldr	r3, [r7, #28]
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3720      	adds	r7, #32
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
	...

080063c0 <RtcGetTimerElapsedTime>:

uint32_t RtcGetTimerElapsedTime( void )
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b088      	sub	sp, #32
 80063c4:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef time;
  RTC_DateTypeDef date;
  
  uint32_t calendarValue = ( uint32_t )RtcGetCalendarValue( &date, &time );
 80063c6:	f107 0208 	add.w	r2, r7, #8
 80063ca:	1d3b      	adds	r3, r7, #4
 80063cc:	4611      	mov	r1, r2
 80063ce:	4618      	mov	r0, r3
 80063d0:	f000 f80e 	bl	80063f0 <RtcGetCalendarValue>
 80063d4:	4602      	mov	r2, r0
 80063d6:	460b      	mov	r3, r1
 80063d8:	4613      	mov	r3, r2
 80063da:	61fb      	str	r3, [r7, #28]

  return( ( uint32_t )( calendarValue - RtcTimerContext.Time ) );
 80063dc:	4b03      	ldr	r3, [pc, #12]	; (80063ec <RtcGetTimerElapsedTime+0x2c>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	69fa      	ldr	r2, [r7, #28]
 80063e2:	1ad3      	subs	r3, r2, r3
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3720      	adds	r7, #32
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}
 80063ec:	20000204 	.word	0x20000204

080063f0 <RtcGetCalendarValue>:

static uint64_t RtcGetCalendarValue( RTC_DateTypeDef* date, RTC_TimeTypeDef* time )
{
 80063f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80063f4:	b088      	sub	sp, #32
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
 80063fa:	6039      	str	r1, [r7, #0]
    uint64_t calendarValue = 0;
 80063fc:	f04f 0200 	mov.w	r2, #0
 8006400:	f04f 0300 	mov.w	r3, #0
 8006404:	e9c7 2306 	strd	r2, r3, [r7, #24]
    uint32_t seconds;

    // Make sure it is correct due to asynchronus nature of RTC
    do
    {
        firstRead = RTC->SSR;
 8006408:	4b3f      	ldr	r3, [pc, #252]	; (8006508 <RtcGetCalendarValue+0x118>)
 800640a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800640c:	617b      	str	r3, [r7, #20]
        HAL_RTC_GetDate( &RtcHandle, date, RTC_FORMAT_BIN );
 800640e:	2200      	movs	r2, #0
 8006410:	6879      	ldr	r1, [r7, #4]
 8006412:	483e      	ldr	r0, [pc, #248]	; (800650c <RtcGetCalendarValue+0x11c>)
 8006414:	f7fc f944 	bl	80026a0 <HAL_RTC_GetDate>
        HAL_RTC_GetTime( &RtcHandle, time, RTC_FORMAT_BIN );
 8006418:	2200      	movs	r2, #0
 800641a:	6839      	ldr	r1, [r7, #0]
 800641c:	483b      	ldr	r0, [pc, #236]	; (800650c <RtcGetCalendarValue+0x11c>)
 800641e:	f7fc f844 	bl	80024aa <HAL_RTC_GetTime>
    }while( firstRead != RTC->SSR );
 8006422:	4b39      	ldr	r3, [pc, #228]	; (8006508 <RtcGetCalendarValue+0x118>)
 8006424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006426:	697a      	ldr	r2, [r7, #20]
 8006428:	429a      	cmp	r2, r3
 800642a:	d1ed      	bne.n	8006408 <RtcGetCalendarValue+0x18>

    // Calculte amount of elapsed days since 01/01/2000
    seconds = DIVC( ( DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR ) * date->Year , 4 );
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	78db      	ldrb	r3, [r3, #3]
 8006430:	461a      	mov	r2, r3
 8006432:	f240 53b5 	movw	r3, #1461	; 0x5b5
 8006436:	fb03 f302 	mul.w	r3, r3, r2
 800643a:	3303      	adds	r3, #3
 800643c:	089b      	lsrs	r3, r3, #2
 800643e:	613b      	str	r3, [r7, #16]

    correction = ( ( date->Year % 4 ) == 0 ) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	78db      	ldrb	r3, [r3, #3]
 8006444:	f003 0303 	and.w	r3, r3, #3
 8006448:	b2db      	uxtb	r3, r3
 800644a:	2b00      	cmp	r3, #0
 800644c:	d101      	bne.n	8006452 <RtcGetCalendarValue+0x62>
 800644e:	4b30      	ldr	r3, [pc, #192]	; (8006510 <RtcGetCalendarValue+0x120>)
 8006450:	e000      	b.n	8006454 <RtcGetCalendarValue+0x64>
 8006452:	4b30      	ldr	r3, [pc, #192]	; (8006514 <RtcGetCalendarValue+0x124>)
 8006454:	60fb      	str	r3, [r7, #12]

    seconds += ( DIVC( ( date->Month-1 ) * ( 30 + 31 ), 2 ) - ( ( ( correction >> ( ( date->Month - 1 ) * 2 ) ) & 0x03 ) ) );
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	785b      	ldrb	r3, [r3, #1]
 800645a:	1e5a      	subs	r2, r3, #1
 800645c:	4613      	mov	r3, r2
 800645e:	011b      	lsls	r3, r3, #4
 8006460:	1a9b      	subs	r3, r3, r2
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	4413      	add	r3, r2
 8006466:	3301      	adds	r3, #1
 8006468:	0fda      	lsrs	r2, r3, #31
 800646a:	4413      	add	r3, r2
 800646c:	105b      	asrs	r3, r3, #1
 800646e:	4619      	mov	r1, r3
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	785b      	ldrb	r3, [r3, #1]
 8006474:	3b01      	subs	r3, #1
 8006476:	005b      	lsls	r3, r3, #1
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	fa22 f303 	lsr.w	r3, r2, r3
 800647e:	f003 0303 	and.w	r3, r3, #3
 8006482:	1acb      	subs	r3, r1, r3
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	4413      	add	r3, r2
 8006488:	613b      	str	r3, [r7, #16]

    seconds += ( date->Date -1 );
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	789b      	ldrb	r3, [r3, #2]
 800648e:	461a      	mov	r2, r3
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	4413      	add	r3, r2
 8006494:	3b01      	subs	r3, #1
 8006496:	613b      	str	r3, [r7, #16]

    // Convert from days to seconds
    seconds *= SECONDS_IN_1DAY;
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	4a1f      	ldr	r2, [pc, #124]	; (8006518 <RtcGetCalendarValue+0x128>)
 800649c:	fb02 f303 	mul.w	r3, r2, r3
 80064a0:	613b      	str	r3, [r7, #16]

    seconds += ( ( uint32_t )time->Seconds + 
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	789b      	ldrb	r3, [r3, #2]
 80064a6:	4618      	mov	r0, r3
                 ( ( uint32_t )time->Minutes * SECONDS_IN_1MINUTE ) +
                 ( ( uint32_t )time->Hours * SECONDS_IN_1HOUR ) ) ;
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	461a      	mov	r2, r3
 80064ae:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80064b2:	fb03 f202 	mul.w	r2, r3, r2
                 ( ( uint32_t )time->Minutes * SECONDS_IN_1MINUTE ) +
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	785b      	ldrb	r3, [r3, #1]
 80064ba:	4619      	mov	r1, r3
 80064bc:	460b      	mov	r3, r1
 80064be:	011b      	lsls	r3, r3, #4
 80064c0:	1a5b      	subs	r3, r3, r1
 80064c2:	009b      	lsls	r3, r3, #2
 80064c4:	4413      	add	r3, r2
 80064c6:	4403      	add	r3, r0
    seconds += ( ( uint32_t )time->Seconds + 
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	4413      	add	r3, r2
 80064cc:	613b      	str	r3, [r7, #16]

    calendarValue = ( ( ( uint64_t )seconds ) << N_PREDIV_S ) + ( PREDIV_S - time->SubSeconds );
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	461a      	mov	r2, r3
 80064d2:	f04f 0300 	mov.w	r3, #0
 80064d6:	0d95      	lsrs	r5, r2, #22
 80064d8:	0294      	lsls	r4, r2, #10
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 80064e2:	3303      	adds	r3, #3
 80064e4:	461a      	mov	r2, r3
 80064e6:	f04f 0300 	mov.w	r3, #0
 80064ea:	eb14 0802 	adds.w	r8, r4, r2
 80064ee:	eb45 0903 	adc.w	r9, r5, r3
 80064f2:	e9c7 8906 	strd	r8, r9, [r7, #24]

    return( calendarValue );
 80064f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 80064fa:	4610      	mov	r0, r2
 80064fc:	4619      	mov	r1, r3
 80064fe:	3720      	adds	r7, #32
 8006500:	46bd      	mov	sp, r7
 8006502:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006506:	bf00      	nop
 8006508:	40002800 	.word	0x40002800
 800650c:	200001e4 	.word	0x200001e4
 8006510:	00445550 	.word	0x00445550
 8006514:	0099aaa0 	.word	0x0099aaa0
 8006518:	00015180 	.word	0x00015180

0800651c <HAL_RTC_AlarmAEventCallback>:
 * \brief  Alarm A callback.
 *
 * \param [IN] hrtc RTC handle
 */
void HAL_RTC_AlarmAEventCallback( RTC_HandleTypeDef *hrtc )
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b082      	sub	sp, #8
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
    TimerIrqHandler( );
 8006524:	f000 faac 	bl	8006a80 <TimerIrqHandler>
}
 8006528:	bf00      	nop
 800652a:	3708      	adds	r7, #8
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <SX1276IoInit>:
    NULL, // void ( *RxBoosted )( uint32_t timeout ) - SX126x Only
    NULL, // void ( *SetRxDutyCycle )( uint32_t rxTime, uint32_t sleepTime ) - SX126x Only
};

void SX1276IoInit( void )
{
 8006530:	b480      	push	{r7}
 8006532:	af00      	add	r7, sp, #0
  // DIO_0
  SX1276.DIO0.port = DIO_0_GPIO_Port;
 8006534:	4b15      	ldr	r3, [pc, #84]	; (800658c <SX1276IoInit+0x5c>)
 8006536:	4a16      	ldr	r2, [pc, #88]	; (8006590 <SX1276IoInit+0x60>)
 8006538:	609a      	str	r2, [r3, #8]
  SX1276.DIO0.pin = DIO_0_Pin;
 800653a:	4b14      	ldr	r3, [pc, #80]	; (800658c <SX1276IoInit+0x5c>)
 800653c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006540:	819a      	strh	r2, [r3, #12]
  // DIO_1
  SX1276.DIO1.port = DIO_1_GPIO_Port;
 8006542:	4b12      	ldr	r3, [pc, #72]	; (800658c <SX1276IoInit+0x5c>)
 8006544:	4a12      	ldr	r2, [pc, #72]	; (8006590 <SX1276IoInit+0x60>)
 8006546:	611a      	str	r2, [r3, #16]
  SX1276.DIO1.pin = DIO_1_Pin;
 8006548:	4b10      	ldr	r3, [pc, #64]	; (800658c <SX1276IoInit+0x5c>)
 800654a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800654e:	829a      	strh	r2, [r3, #20]
  // DIO_2
  SX1276.DIO2.port = DIO_2_GPIO_Port;
 8006550:	4b0e      	ldr	r3, [pc, #56]	; (800658c <SX1276IoInit+0x5c>)
 8006552:	4a10      	ldr	r2, [pc, #64]	; (8006594 <SX1276IoInit+0x64>)
 8006554:	619a      	str	r2, [r3, #24]
  SX1276.DIO2.pin = DIO_2_Pin;
 8006556:	4b0d      	ldr	r3, [pc, #52]	; (800658c <SX1276IoInit+0x5c>)
 8006558:	f44f 7200 	mov.w	r2, #512	; 0x200
 800655c:	839a      	strh	r2, [r3, #28]
  // DIO_3
  SX1276.DIO3.port = DIO_3_GPIO_Port;
 800655e:	4b0b      	ldr	r3, [pc, #44]	; (800658c <SX1276IoInit+0x5c>)
 8006560:	4a0c      	ldr	r2, [pc, #48]	; (8006594 <SX1276IoInit+0x64>)
 8006562:	621a      	str	r2, [r3, #32]
  SX1276.DIO3.pin = DIO_3_Pin;
 8006564:	4b09      	ldr	r3, [pc, #36]	; (800658c <SX1276IoInit+0x5c>)
 8006566:	f44f 7280 	mov.w	r2, #256	; 0x100
 800656a:	849a      	strh	r2, [r3, #36]	; 0x24
  // DIO_4
  SX1276.DIO4.port = DIO_4_GPIO_Port;
 800656c:	4b07      	ldr	r3, [pc, #28]	; (800658c <SX1276IoInit+0x5c>)
 800656e:	4a09      	ldr	r2, [pc, #36]	; (8006594 <SX1276IoInit+0x64>)
 8006570:	629a      	str	r2, [r3, #40]	; 0x28
  SX1276.DIO4.pin = DIO_4_Pin;
 8006572:	4b06      	ldr	r3, [pc, #24]	; (800658c <SX1276IoInit+0x5c>)
 8006574:	2220      	movs	r2, #32
 8006576:	859a      	strh	r2, [r3, #44]	; 0x2c
  // DIO_5
  SX1276.DIO5.port = DIO_5_GPIO_Port;
 8006578:	4b04      	ldr	r3, [pc, #16]	; (800658c <SX1276IoInit+0x5c>)
 800657a:	4a06      	ldr	r2, [pc, #24]	; (8006594 <SX1276IoInit+0x64>)
 800657c:	631a      	str	r2, [r3, #48]	; 0x30
  SX1276.DIO5.pin = DIO_5_Pin;
 800657e:	4b03      	ldr	r3, [pc, #12]	; (800658c <SX1276IoInit+0x5c>)
 8006580:	2240      	movs	r2, #64	; 0x40
 8006582:	869a      	strh	r2, [r3, #52]	; 0x34
}
 8006584:	bf00      	nop
 8006586:	46bd      	mov	sp, r7
 8006588:	bc80      	pop	{r7}
 800658a:	4770      	bx	lr
 800658c:	20000360 	.word	0x20000360
 8006590:	40020000 	.word	0x40020000
 8006594:	40020800 	.word	0x40020800

08006598 <SX1276IoIrqInit>:

void SX1276IoIrqInit( DioIrqHandler **irqHandlers )
{
 8006598:	b480      	push	{r7}
 800659a:	b083      	sub	sp, #12
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  DioIrqCallbacks.dio0 = irqHandlers[0];
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a0d      	ldr	r2, [pc, #52]	; (80065dc <SX1276IoIrqInit+0x44>)
 80065a6:	6013      	str	r3, [r2, #0]
  DioIrqCallbacks.dio1 = irqHandlers[1];
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	4a0b      	ldr	r2, [pc, #44]	; (80065dc <SX1276IoIrqInit+0x44>)
 80065ae:	6053      	str	r3, [r2, #4]
  DioIrqCallbacks.dio2 = irqHandlers[2];
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	4a09      	ldr	r2, [pc, #36]	; (80065dc <SX1276IoIrqInit+0x44>)
 80065b6:	6093      	str	r3, [r2, #8]
  DioIrqCallbacks.dio3 = irqHandlers[3];
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	4a07      	ldr	r2, [pc, #28]	; (80065dc <SX1276IoIrqInit+0x44>)
 80065be:	60d3      	str	r3, [r2, #12]
  DioIrqCallbacks.dio4 = irqHandlers[4];
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	691b      	ldr	r3, [r3, #16]
 80065c4:	4a05      	ldr	r2, [pc, #20]	; (80065dc <SX1276IoIrqInit+0x44>)
 80065c6:	6113      	str	r3, [r2, #16]
  DioIrqCallbacks.dio5 = irqHandlers[5];
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	695b      	ldr	r3, [r3, #20]
 80065cc:	4a03      	ldr	r2, [pc, #12]	; (80065dc <SX1276IoIrqInit+0x44>)
 80065ce:	6153      	str	r3, [r2, #20]
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bc80      	pop	{r7}
 80065d8:	4770      	bx	lr
 80065da:	bf00      	nop
 80065dc:	20000488 	.word	0x20000488

080065e0 <SX1276SetBoardTcxo>:
{
    // No TCXO component available on this board design.
}

void SX1276SetBoardTcxo( uint8_t state )
{
 80065e0:	b480      	push	{r7}
 80065e2:	b083      	sub	sp, #12
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	4603      	mov	r3, r0
 80065e8:	71fb      	strb	r3, [r7, #7]
    // No TCXO component available on this board design.
}
 80065ea:	bf00      	nop
 80065ec:	370c      	adds	r7, #12
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bc80      	pop	{r7}
 80065f2:	4770      	bx	lr

080065f4 <SX1276GetBoardTcxoWakeupTime>:

uint32_t SX1276GetBoardTcxoWakeupTime( void )
{
 80065f4:	b480      	push	{r7}
 80065f6:	af00      	add	r7, sp, #0
    return BOARD_TCXO_WAKEUP_TIME;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bc80      	pop	{r7}
 8006600:	4770      	bx	lr
	...

08006604 <SX1276Reset>:

void SX1276Reset( void )
{
 8006604:	b580      	push	{r7, lr}
 8006606:	af00      	add	r7, sp, #0
    // Enables the TCXO if available on the board design
    SX1276SetBoardTcxo( true );
 8006608:	2001      	movs	r0, #1
 800660a:	f7ff ffe9 	bl	80065e0 <SX1276SetBoardTcxo>

    // Set RESET pin to 0
    HAL_GPIO_WritePin(SX1276.Reset.port, SX1276.Reset.pin, RESET);
 800660e:	4b0c      	ldr	r3, [pc, #48]	; (8006640 <SX1276Reset+0x3c>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a0b      	ldr	r2, [pc, #44]	; (8006640 <SX1276Reset+0x3c>)
 8006614:	8891      	ldrh	r1, [r2, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	4618      	mov	r0, r3
 800661a:	f7fa fef8 	bl	800140e <HAL_GPIO_WritePin>

    // Wait 1 ms
    DelayMs( 1 );
 800661e:	2001      	movs	r0, #1
 8006620:	f7ff fb0e 	bl	8005c40 <DelayMs>

    // Configure RESET as input
    HAL_GPIO_WritePin(SX1276.Reset.port, SX1276.Reset.pin, SET);
 8006624:	4b06      	ldr	r3, [pc, #24]	; (8006640 <SX1276Reset+0x3c>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a05      	ldr	r2, [pc, #20]	; (8006640 <SX1276Reset+0x3c>)
 800662a:	8891      	ldrh	r1, [r2, #4]
 800662c:	2201      	movs	r2, #1
 800662e:	4618      	mov	r0, r3
 8006630:	f7fa feed 	bl	800140e <HAL_GPIO_WritePin>

    // Wait 6 ms
    DelayMs( 6 );
 8006634:	2006      	movs	r0, #6
 8006636:	f7ff fb03 	bl	8005c40 <DelayMs>
}
 800663a:	bf00      	nop
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop
 8006640:	20000360 	.word	0x20000360

08006644 <SX1276SetRfTxPower>:

void SX1276SetRfTxPower( int8_t power )
{
 8006644:	b590      	push	{r4, r7, lr}
 8006646:	b085      	sub	sp, #20
 8006648:	af00      	add	r7, sp, #0
 800664a:	4603      	mov	r3, r0
 800664c:	71fb      	strb	r3, [r7, #7]
    uint8_t paConfig = 0;
 800664e:	2300      	movs	r3, #0
 8006650:	73fb      	strb	r3, [r7, #15]
    uint8_t paDac = 0;
 8006652:	2300      	movs	r3, #0
 8006654:	73bb      	strb	r3, [r7, #14]

    paConfig = SX1276Read( REG_PACONFIG );
 8006656:	2009      	movs	r0, #9
 8006658:	f7fe fb9a 	bl	8004d90 <SX1276Read>
 800665c:	4603      	mov	r3, r0
 800665e:	73fb      	strb	r3, [r7, #15]
    paDac = SX1276Read( REG_PADAC );
 8006660:	204d      	movs	r0, #77	; 0x4d
 8006662:	f7fe fb95 	bl	8004d90 <SX1276Read>
 8006666:	4603      	mov	r3, r0
 8006668:	73bb      	strb	r3, [r7, #14]

    paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | SX1276GetPaSelect( SX1276.Settings.Channel );
 800666a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800666e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006672:	b25c      	sxtb	r4, r3
 8006674:	4b4a      	ldr	r3, [pc, #296]	; (80067a0 <SX1276SetRfTxPower+0x15c>)
 8006676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006678:	4618      	mov	r0, r3
 800667a:	f000 f893 	bl	80067a4 <SX1276GetPaSelect>
 800667e:	4603      	mov	r3, r0
 8006680:	b25b      	sxtb	r3, r3
 8006682:	4323      	orrs	r3, r4
 8006684:	b25b      	sxtb	r3, r3
 8006686:	73fb      	strb	r3, [r7, #15]

    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8006688:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800668c:	2b00      	cmp	r3, #0
 800668e:	da4e      	bge.n	800672e <SX1276SetRfTxPower+0xea>
    {
        if( power > 17 )
 8006690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006694:	2b11      	cmp	r3, #17
 8006696:	dd04      	ble.n	80066a2 <SX1276SetRfTxPower+0x5e>
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 8006698:	7bbb      	ldrb	r3, [r7, #14]
 800669a:	f043 0307 	orr.w	r3, r3, #7
 800669e:	73bb      	strb	r3, [r7, #14]
 80066a0:	e008      	b.n	80066b4 <SX1276SetRfTxPower+0x70>
        }
        else
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 80066a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80066a6:	f023 0307 	bic.w	r3, r3, #7
 80066aa:	b25b      	sxtb	r3, r3
 80066ac:	f043 0304 	orr.w	r3, r3, #4
 80066b0:	b25b      	sxtb	r3, r3
 80066b2:	73bb      	strb	r3, [r7, #14]
        }
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 80066b4:	7bbb      	ldrb	r3, [r7, #14]
 80066b6:	f003 0307 	and.w	r3, r3, #7
 80066ba:	2b07      	cmp	r3, #7
 80066bc:	d11b      	bne.n	80066f6 <SX1276SetRfTxPower+0xb2>
        {
            if( power < 5 )
 80066be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066c2:	2b04      	cmp	r3, #4
 80066c4:	dc01      	bgt.n	80066ca <SX1276SetRfTxPower+0x86>
            {
                power = 5;
 80066c6:	2305      	movs	r3, #5
 80066c8:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 20 )
 80066ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066ce:	2b14      	cmp	r3, #20
 80066d0:	dd01      	ble.n	80066d6 <SX1276SetRfTxPower+0x92>
            {
                power = 20;
 80066d2:	2314      	movs	r3, #20
 80066d4:	71fb      	strb	r3, [r7, #7]
            }
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 80066d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066da:	f023 030f 	bic.w	r3, r3, #15
 80066de:	b25a      	sxtb	r2, r3
 80066e0:	79fb      	ldrb	r3, [r7, #7]
 80066e2:	3b05      	subs	r3, #5
 80066e4:	b2db      	uxtb	r3, r3
 80066e6:	b25b      	sxtb	r3, r3
 80066e8:	f003 030f 	and.w	r3, r3, #15
 80066ec:	b25b      	sxtb	r3, r3
 80066ee:	4313      	orrs	r3, r2
 80066f0:	b25b      	sxtb	r3, r3
 80066f2:	73fb      	strb	r3, [r7, #15]
 80066f4:	e045      	b.n	8006782 <SX1276SetRfTxPower+0x13e>
        }
        else
        {
            if( power < 2 )
 80066f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	dc01      	bgt.n	8006702 <SX1276SetRfTxPower+0xbe>
            {
                power = 2;
 80066fe:	2302      	movs	r3, #2
 8006700:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 17 )
 8006702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006706:	2b11      	cmp	r3, #17
 8006708:	dd01      	ble.n	800670e <SX1276SetRfTxPower+0xca>
            {
                power = 17;
 800670a:	2311      	movs	r3, #17
 800670c:	71fb      	strb	r3, [r7, #7]
            }
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 800670e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006712:	f023 030f 	bic.w	r3, r3, #15
 8006716:	b25a      	sxtb	r2, r3
 8006718:	79fb      	ldrb	r3, [r7, #7]
 800671a:	3b02      	subs	r3, #2
 800671c:	b2db      	uxtb	r3, r3
 800671e:	b25b      	sxtb	r3, r3
 8006720:	f003 030f 	and.w	r3, r3, #15
 8006724:	b25b      	sxtb	r3, r3
 8006726:	4313      	orrs	r3, r2
 8006728:	b25b      	sxtb	r3, r3
 800672a:	73fb      	strb	r3, [r7, #15]
 800672c:	e029      	b.n	8006782 <SX1276SetRfTxPower+0x13e>
        }
    }
    else
    {
        if( power > 0 )
 800672e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006732:	2b00      	cmp	r3, #0
 8006734:	dd12      	ble.n	800675c <SX1276SetRfTxPower+0x118>
        {
            if( power > 15 )
 8006736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800673a:	2b0f      	cmp	r3, #15
 800673c:	dd01      	ble.n	8006742 <SX1276SetRfTxPower+0xfe>
            {
                power = 15;
 800673e:	230f      	movs	r3, #15
 8006740:	71fb      	strb	r3, [r7, #7]
            }
            paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( 7 << 4 ) | ( power );
 8006742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006746:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800674a:	b25b      	sxtb	r3, r3
 800674c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8006750:	b25a      	sxtb	r2, r3
 8006752:	79fb      	ldrb	r3, [r7, #7]
 8006754:	4313      	orrs	r3, r2
 8006756:	b25b      	sxtb	r3, r3
 8006758:	73fb      	strb	r3, [r7, #15]
 800675a:	e012      	b.n	8006782 <SX1276SetRfTxPower+0x13e>
        }
        else
        {
            if( power < -4 )
 800675c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006760:	f113 0f04 	cmn.w	r3, #4
 8006764:	da01      	bge.n	800676a <SX1276SetRfTxPower+0x126>
            {
                power = -4;
 8006766:	23fc      	movs	r3, #252	; 0xfc
 8006768:	71fb      	strb	r3, [r7, #7]
            }
            paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( 0 << 4 ) | ( power + 4 );
 800676a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800676e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006772:	b25a      	sxtb	r2, r3
 8006774:	79fb      	ldrb	r3, [r7, #7]
 8006776:	3304      	adds	r3, #4
 8006778:	b2db      	uxtb	r3, r3
 800677a:	b25b      	sxtb	r3, r3
 800677c:	4313      	orrs	r3, r2
 800677e:	b25b      	sxtb	r3, r3
 8006780:	73fb      	strb	r3, [r7, #15]
        }
    }
    SX1276Write( REG_PACONFIG, paConfig );
 8006782:	7bfb      	ldrb	r3, [r7, #15]
 8006784:	4619      	mov	r1, r3
 8006786:	2009      	movs	r0, #9
 8006788:	f7fe faf2 	bl	8004d70 <SX1276Write>
    SX1276Write( REG_PADAC, paDac );
 800678c:	7bbb      	ldrb	r3, [r7, #14]
 800678e:	4619      	mov	r1, r3
 8006790:	204d      	movs	r0, #77	; 0x4d
 8006792:	f7fe faed 	bl	8004d70 <SX1276Write>
}
 8006796:	bf00      	nop
 8006798:	3714      	adds	r7, #20
 800679a:	46bd      	mov	sp, r7
 800679c:	bd90      	pop	{r4, r7, pc}
 800679e:	bf00      	nop
 80067a0:	20000360 	.word	0x20000360

080067a4 <SX1276GetPaSelect>:

static uint8_t SX1276GetPaSelect( uint32_t channel )
{
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
    if( channel > RF_MID_BAND_THRESH )
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	4a05      	ldr	r2, [pc, #20]	; (80067c4 <SX1276GetPaSelect+0x20>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d901      	bls.n	80067b8 <SX1276GetPaSelect+0x14>
    {
        return RF_PACONFIG_PASELECT_PABOOST;
 80067b4:	2380      	movs	r3, #128	; 0x80
 80067b6:	e000      	b.n	80067ba <SX1276GetPaSelect+0x16>
    }
    else
    {
        return RF_PACONFIG_PASELECT_RFO;
 80067b8:	2300      	movs	r3, #0
    }
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	370c      	adds	r7, #12
 80067be:	46bd      	mov	sp, r7
 80067c0:	bc80      	pop	{r7}
 80067c2:	4770      	bx	lr
 80067c4:	1f4add40 	.word	0x1f4add40

080067c8 <SX1276SetAntSwLowPower>:

void SX1276SetAntSwLowPower( bool status )
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b082      	sub	sp, #8
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	4603      	mov	r3, r0
 80067d0:	71fb      	strb	r3, [r7, #7]
    if( RadioIsActive != status )
 80067d2:	4b0b      	ldr	r3, [pc, #44]	; (8006800 <SX1276SetAntSwLowPower+0x38>)
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	79fa      	ldrb	r2, [r7, #7]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d00d      	beq.n	80067f8 <SX1276SetAntSwLowPower+0x30>
    {
        RadioIsActive = status;
 80067dc:	4a08      	ldr	r2, [pc, #32]	; (8006800 <SX1276SetAntSwLowPower+0x38>)
 80067de:	79fb      	ldrb	r3, [r7, #7]
 80067e0:	7013      	strb	r3, [r2, #0]

        if( status == false )
 80067e2:	79fb      	ldrb	r3, [r7, #7]
 80067e4:	f083 0301 	eor.w	r3, r3, #1
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d002      	beq.n	80067f4 <SX1276SetAntSwLowPower+0x2c>
        {
            SX1276AntSwInit( );
 80067ee:	f000 f809 	bl	8006804 <SX1276AntSwInit>
        else
        {
            SX1276AntSwDeInit( );
        }
    }
}
 80067f2:	e001      	b.n	80067f8 <SX1276SetAntSwLowPower+0x30>
            SX1276AntSwDeInit( );
 80067f4:	f000 f80c 	bl	8006810 <SX1276AntSwDeInit>
}
 80067f8:	bf00      	nop
 80067fa:	3708      	adds	r7, #8
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}
 8006800:	20000220 	.word	0x20000220

08006804 <SX1276AntSwInit>:

void SX1276AntSwInit( void )
{
 8006804:	b480      	push	{r7}
 8006806:	af00      	add	r7, sp, #0
//    GpioInit( &AntSwitch, RADIO_ANT_SWITCH, PIN_OUTPUT, PIN_PUSH_PULL, PIN_PULL_UP, 0 );
}
 8006808:	bf00      	nop
 800680a:	46bd      	mov	sp, r7
 800680c:	bc80      	pop	{r7}
 800680e:	4770      	bx	lr

08006810 <SX1276AntSwDeInit>:

void SX1276AntSwDeInit( void )
{
 8006810:	b480      	push	{r7}
 8006812:	af00      	add	r7, sp, #0
//    GpioInit( &AntSwitch, RADIO_ANT_SWITCH, PIN_OUTPUT, PIN_PUSH_PULL, PIN_NO_PULL, 0 );
}
 8006814:	bf00      	nop
 8006816:	46bd      	mov	sp, r7
 8006818:	bc80      	pop	{r7}
 800681a:	4770      	bx	lr

0800681c <SX1276SetAntSw>:

void SX1276SetAntSw( uint8_t opMode )
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
 8006822:	4603      	mov	r3, r0
 8006824:	71fb      	strb	r3, [r7, #7]
}
 8006826:	bf00      	nop
 8006828:	370c      	adds	r7, #12
 800682a:	46bd      	mov	sp, r7
 800682c:	bc80      	pop	{r7}
 800682e:	4770      	bx	lr

08006830 <SX1276CheckRfFrequency>:

bool SX1276CheckRfFrequency( uint32_t frequency )
{
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
    // Implement check. Currently all frequencies are supported
    return true;
 8006838:	2301      	movs	r3, #1
}
 800683a:	4618      	mov	r0, r3
 800683c:	370c      	adds	r7, #12
 800683e:	46bd      	mov	sp, r7
 8006840:	bc80      	pop	{r7}
 8006842:	4770      	bx	lr

08006844 <SX1276GetDio1PinState>:

uint32_t SX1276GetDio1PinState( void )
{
 8006844:	b580      	push	{r7, lr}
 8006846:	af00      	add	r7, sp, #0
    return GpioRead( &SX1276.DIO1 );
 8006848:	4802      	ldr	r0, [pc, #8]	; (8006854 <SX1276GetDio1PinState+0x10>)
 800684a:	f7f9 fed3 	bl	80005f4 <GpioRead>
 800684e:	4603      	mov	r3, r0
}
 8006850:	4618      	mov	r0, r3
 8006852:	bd80      	pop	{r7, pc}
 8006854:	20000370 	.word	0x20000370

08006858 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	4603      	mov	r3, r0
 8006860:	80fb      	strh	r3, [r7, #6]
  void (*fptr)(void *context) = NULL;
 8006862:	2300      	movs	r3, #0
 8006864:	60fb      	str	r3, [r7, #12]
  switch(GPIO_Pin)
 8006866:	88fb      	ldrh	r3, [r7, #6]
 8006868:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800686c:	d037      	beq.n	80068de <HAL_GPIO_EXTI_Callback+0x86>
 800686e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006872:	dc38      	bgt.n	80068e6 <HAL_GPIO_EXTI_Callback+0x8e>
 8006874:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006878:	d019      	beq.n	80068ae <HAL_GPIO_EXTI_Callback+0x56>
 800687a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800687e:	dc32      	bgt.n	80068e6 <HAL_GPIO_EXTI_Callback+0x8e>
 8006880:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006884:	d017      	beq.n	80068b6 <HAL_GPIO_EXTI_Callback+0x5e>
 8006886:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800688a:	dc2c      	bgt.n	80068e6 <HAL_GPIO_EXTI_Callback+0x8e>
 800688c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006890:	d015      	beq.n	80068be <HAL_GPIO_EXTI_Callback+0x66>
 8006892:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006896:	dc26      	bgt.n	80068e6 <HAL_GPIO_EXTI_Callback+0x8e>
 8006898:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800689c:	d013      	beq.n	80068c6 <HAL_GPIO_EXTI_Callback+0x6e>
 800689e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068a2:	dc20      	bgt.n	80068e6 <HAL_GPIO_EXTI_Callback+0x8e>
 80068a4:	2b20      	cmp	r3, #32
 80068a6:	d012      	beq.n	80068ce <HAL_GPIO_EXTI_Callback+0x76>
 80068a8:	2b40      	cmp	r3, #64	; 0x40
 80068aa:	d014      	beq.n	80068d6 <HAL_GPIO_EXTI_Callback+0x7e>
    case GPIO_PIN_13:
    	ButtonIsNotPushed = false;
      break;
#endif
    default:
      break;
 80068ac:	e01b      	b.n	80068e6 <HAL_GPIO_EXTI_Callback+0x8e>
      fptr = DioIrq[0];
 80068ae:	4b13      	ldr	r3, [pc, #76]	; (80068fc <HAL_GPIO_EXTI_Callback+0xa4>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	60fb      	str	r3, [r7, #12]
      break;
 80068b4:	e018      	b.n	80068e8 <HAL_GPIO_EXTI_Callback+0x90>
      fptr = DioIrq[1];
 80068b6:	4b11      	ldr	r3, [pc, #68]	; (80068fc <HAL_GPIO_EXTI_Callback+0xa4>)
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	60fb      	str	r3, [r7, #12]
      break;
 80068bc:	e014      	b.n	80068e8 <HAL_GPIO_EXTI_Callback+0x90>
      fptr = DioIrq[2];
 80068be:	4b0f      	ldr	r3, [pc, #60]	; (80068fc <HAL_GPIO_EXTI_Callback+0xa4>)
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	60fb      	str	r3, [r7, #12]
      break;
 80068c4:	e010      	b.n	80068e8 <HAL_GPIO_EXTI_Callback+0x90>
      fptr = DioIrq[3];
 80068c6:	4b0d      	ldr	r3, [pc, #52]	; (80068fc <HAL_GPIO_EXTI_Callback+0xa4>)
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	60fb      	str	r3, [r7, #12]
      break;
 80068cc:	e00c      	b.n	80068e8 <HAL_GPIO_EXTI_Callback+0x90>
      fptr = DioIrq[4];
 80068ce:	4b0b      	ldr	r3, [pc, #44]	; (80068fc <HAL_GPIO_EXTI_Callback+0xa4>)
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	60fb      	str	r3, [r7, #12]
      break;
 80068d4:	e008      	b.n	80068e8 <HAL_GPIO_EXTI_Callback+0x90>
      fptr = DioIrq[5];
 80068d6:	4b09      	ldr	r3, [pc, #36]	; (80068fc <HAL_GPIO_EXTI_Callback+0xa4>)
 80068d8:	695b      	ldr	r3, [r3, #20]
 80068da:	60fb      	str	r3, [r7, #12]
      break;
 80068dc:	e004      	b.n	80068e8 <HAL_GPIO_EXTI_Callback+0x90>
    	ButtonIsNotPushed = false;
 80068de:	4b08      	ldr	r3, [pc, #32]	; (8006900 <HAL_GPIO_EXTI_Callback+0xa8>)
 80068e0:	2200      	movs	r2, #0
 80068e2:	701a      	strb	r2, [r3, #0]
      break;
 80068e4:	e000      	b.n	80068e8 <HAL_GPIO_EXTI_Callback+0x90>
      break;
 80068e6:	bf00      	nop
}
  if(fptr != 0)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d002      	beq.n	80068f4 <HAL_GPIO_EXTI_Callback+0x9c>
    fptr(NULL);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2000      	movs	r0, #0
 80068f2:	4798      	blx	r3
}
 80068f4:	bf00      	nop
 80068f6:	3710      	adds	r7, #16
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}
 80068fc:	2000000c 	.word	0x2000000c
 8006900:	20000230 	.word	0x20000230

08006904 <TimerInit>:
 * \retval true (the object is already in the list) or false
 */
static bool TimerExists( TimerEvent_t *obj );

void TimerInit( TimerEvent_t *obj, void ( *callback )( void *context ) )
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
    obj->Timestamp = 0;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	601a      	str	r2, [r3, #0]
    obj->ReloadValue = 0;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	605a      	str	r2, [r3, #4]
    obj->IsStarted = false;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	721a      	strb	r2, [r3, #8]
    obj->IsNext2Expire = false;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	725a      	strb	r2, [r3, #9]
    obj->Callback = callback;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	683a      	ldr	r2, [r7, #0]
 800692a:	60da      	str	r2, [r3, #12]
    obj->Context = NULL;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	611a      	str	r2, [r3, #16]
    obj->Next = NULL;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2200      	movs	r2, #0
 8006936:	615a      	str	r2, [r3, #20]
}
 8006938:	bf00      	nop
 800693a:	370c      	adds	r7, #12
 800693c:	46bd      	mov	sp, r7
 800693e:	bc80      	pop	{r7}
 8006940:	4770      	bx	lr
	...

08006944 <TimerStart>:
{
    obj->Context = context;
}

void TimerStart( TimerEvent_t *obj )
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
    uint32_t elapsedTime = 0;
 800694c:	2300      	movs	r3, #0
 800694e:	60fb      	str	r3, [r7, #12]

    CRITICAL_SECTION_BEGIN( );
 8006950:	f107 0308 	add.w	r3, r7, #8
 8006954:	4618      	mov	r0, r3
 8006956:	f7ff f92f 	bl	8005bb8 <BoardCriticalSectionBegin>

    if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d005      	beq.n	800696c <TimerStart+0x28>
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	f000 f989 	bl	8006c78 <TimerExists>
 8006966:	4603      	mov	r3, r0
 8006968:	2b00      	cmp	r3, #0
 800696a:	d005      	beq.n	8006978 <TimerStart+0x34>
    {
        CRITICAL_SECTION_END( );
 800696c:	f107 0308 	add.w	r3, r7, #8
 8006970:	4618      	mov	r0, r3
 8006972:	f7ff f932 	bl	8005bda <BoardCriticalSectionEnd>
 8006976:	e02f      	b.n	80069d8 <TimerStart+0x94>
        return;
    }

    obj->Timestamp = obj->ReloadValue;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	685a      	ldr	r2, [r3, #4]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	601a      	str	r2, [r3, #0]
    obj->IsStarted = true;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2201      	movs	r2, #1
 8006984:	721a      	strb	r2, [r3, #8]
    obj->IsNext2Expire = false;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	725a      	strb	r2, [r3, #9]

    if( TimerListHead == NULL )
 800698c:	4b14      	ldr	r3, [pc, #80]	; (80069e0 <TimerStart+0x9c>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d105      	bne.n	80069a0 <TimerStart+0x5c>
    {
        RtcSetTimerContext( );
 8006994:	f7ff fb82 	bl	800609c <RtcSetTimerContext>
        // Inserts a timer at time now + obj->Timestamp
        TimerInsertNewHeadTimer( obj );
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f000 f853 	bl	8006a44 <TimerInsertNewHeadTimer>
 800699e:	e016      	b.n	80069ce <TimerStart+0x8a>
    }
    else
    {
        elapsedTime = RtcGetTimerElapsedTime( );
 80069a0:	f7ff fd0e 	bl	80063c0 <RtcGetTimerElapsedTime>
 80069a4:	60f8      	str	r0, [r7, #12]
        obj->Timestamp += elapsedTime;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	441a      	add	r2, r3
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	601a      	str	r2, [r3, #0]

        if( obj->Timestamp < TimerListHead->Timestamp )
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	4b0a      	ldr	r3, [pc, #40]	; (80069e0 <TimerStart+0x9c>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	429a      	cmp	r2, r3
 80069be:	d203      	bcs.n	80069c8 <TimerStart+0x84>
        {
            TimerInsertNewHeadTimer( obj );
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f000 f83f 	bl	8006a44 <TimerInsertNewHeadTimer>
 80069c6:	e002      	b.n	80069ce <TimerStart+0x8a>
        }
        else
        {
            TimerInsertTimer( obj );
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 f80b 	bl	80069e4 <TimerInsertTimer>
        }
    }
    CRITICAL_SECTION_END( );
 80069ce:	f107 0308 	add.w	r3, r7, #8
 80069d2:	4618      	mov	r0, r3
 80069d4:	f7ff f901 	bl	8005bda <BoardCriticalSectionEnd>
}
 80069d8:	3710      	adds	r7, #16
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop
 80069e0:	20000224 	.word	0x20000224

080069e4 <TimerInsertTimer>:

static void TimerInsertTimer( TimerEvent_t *obj )
{
 80069e4:	b480      	push	{r7}
 80069e6:	b085      	sub	sp, #20
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
    TimerEvent_t* cur = TimerListHead;
 80069ec:	4b14      	ldr	r3, [pc, #80]	; (8006a40 <TimerInsertTimer+0x5c>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	60fb      	str	r3, [r7, #12]
    TimerEvent_t* next = TimerListHead->Next;
 80069f2:	4b13      	ldr	r3, [pc, #76]	; (8006a40 <TimerInsertTimer+0x5c>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	695b      	ldr	r3, [r3, #20]
 80069f8:	60bb      	str	r3, [r7, #8]

    while( cur->Next != NULL )
 80069fa:	e012      	b.n	8006a22 <TimerInsertTimer+0x3e>
    {
        if( obj->Timestamp > next->Timestamp )
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d905      	bls.n	8006a14 <TimerInsertTimer+0x30>
        {
            cur = next;
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	60fb      	str	r3, [r7, #12]
            next = next->Next;
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	695b      	ldr	r3, [r3, #20]
 8006a10:	60bb      	str	r3, [r7, #8]
 8006a12:	e006      	b.n	8006a22 <TimerInsertTimer+0x3e>
        }
        else
        {
            cur->Next = obj;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	687a      	ldr	r2, [r7, #4]
 8006a18:	615a      	str	r2, [r3, #20]
            obj->Next = next;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	68ba      	ldr	r2, [r7, #8]
 8006a1e:	615a      	str	r2, [r3, #20]
            return;
 8006a20:	e009      	b.n	8006a36 <TimerInsertTimer+0x52>
    while( cur->Next != NULL )
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	695b      	ldr	r3, [r3, #20]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d1e8      	bne.n	80069fc <TimerInsertTimer+0x18>
        }
    }
    cur->Next = obj;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	615a      	str	r2, [r3, #20]
    obj->Next = NULL;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	615a      	str	r2, [r3, #20]
}
 8006a36:	3714      	adds	r7, #20
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bc80      	pop	{r7}
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	20000224 	.word	0x20000224

08006a44 <TimerInsertNewHeadTimer>:

static void TimerInsertNewHeadTimer( TimerEvent_t *obj )
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
    TimerEvent_t* cur = TimerListHead;
 8006a4c:	4b0b      	ldr	r3, [pc, #44]	; (8006a7c <TimerInsertNewHeadTimer+0x38>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	60fb      	str	r3, [r7, #12]

    if( cur != NULL )
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d002      	beq.n	8006a5e <TimerInsertNewHeadTimer+0x1a>
    {
        cur->IsNext2Expire = false;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	725a      	strb	r2, [r3, #9]
    }

    obj->Next = cur;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	68fa      	ldr	r2, [r7, #12]
 8006a62:	615a      	str	r2, [r3, #20]
    TimerListHead = obj;
 8006a64:	4a05      	ldr	r2, [pc, #20]	; (8006a7c <TimerInsertNewHeadTimer+0x38>)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6013      	str	r3, [r2, #0]
    TimerSetTimeout( TimerListHead );
 8006a6a:	4b04      	ldr	r3, [pc, #16]	; (8006a7c <TimerInsertNewHeadTimer+0x38>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f000 f968 	bl	8006d44 <TimerSetTimeout>
}
 8006a74:	bf00      	nop
 8006a76:	3710      	adds	r7, #16
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	20000224 	.word	0x20000224

08006a80 <TimerIrqHandler>:
{
    return obj->IsStarted;
}

void TimerIrqHandler( void )
{
 8006a80:	b590      	push	{r4, r7, lr}
 8006a82:	b087      	sub	sp, #28
 8006a84:	af00      	add	r7, sp, #0
    TimerEvent_t* cur;
    TimerEvent_t* next;

    uint32_t old =  RtcGetTimerContext( );
 8006a86:	f7ff fb1d 	bl	80060c4 <RtcGetTimerContext>
 8006a8a:	6138      	str	r0, [r7, #16]
    uint32_t now =  RtcSetTimerContext( );
 8006a8c:	f7ff fb06 	bl	800609c <RtcSetTimerContext>
 8006a90:	60f8      	str	r0, [r7, #12]
    uint32_t deltaContext = now - old; // intentional wrap around
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	1ad3      	subs	r3, r2, r3
 8006a98:	60bb      	str	r3, [r7, #8]

    // Update timeStamp based upon new Time Reference
    // because delta context should never exceed 2^32
    if( TimerListHead != NULL )
 8006a9a:	4b39      	ldr	r3, [pc, #228]	; (8006b80 <TimerIrqHandler+0x100>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d01c      	beq.n	8006adc <TimerIrqHandler+0x5c>
    {
        for( cur = TimerListHead; cur->Next != NULL; cur = cur->Next )
 8006aa2:	4b37      	ldr	r3, [pc, #220]	; (8006b80 <TimerIrqHandler+0x100>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	617b      	str	r3, [r7, #20]
 8006aa8:	e014      	b.n	8006ad4 <TimerIrqHandler+0x54>
        {
            next = cur->Next;
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	695b      	ldr	r3, [r3, #20]
 8006aae:	607b      	str	r3, [r7, #4]
            if( next->Timestamp > deltaContext )
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	68ba      	ldr	r2, [r7, #8]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d206      	bcs.n	8006ac8 <TimerIrqHandler+0x48>
            {
                next->Timestamp -= deltaContext;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	1ad2      	subs	r2, r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	601a      	str	r2, [r3, #0]
 8006ac6:	e002      	b.n	8006ace <TimerIrqHandler+0x4e>
            }
            else
            {
                next->Timestamp = 0;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	601a      	str	r2, [r3, #0]
        for( cur = TimerListHead; cur->Next != NULL; cur = cur->Next )
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	695b      	ldr	r3, [r3, #20]
 8006ad2:	617b      	str	r3, [r7, #20]
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	695b      	ldr	r3, [r3, #20]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1e6      	bne.n	8006aaa <TimerIrqHandler+0x2a>
            }
        }
    }

    // Execute immediately the alarm callback
    if ( TimerListHead != NULL )
 8006adc:	4b28      	ldr	r3, [pc, #160]	; (8006b80 <TimerIrqHandler+0x100>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d02c      	beq.n	8006b3e <TimerIrqHandler+0xbe>
    {
        cur = TimerListHead;
 8006ae4:	4b26      	ldr	r3, [pc, #152]	; (8006b80 <TimerIrqHandler+0x100>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	617b      	str	r3, [r7, #20]
        TimerListHead = TimerListHead->Next;
 8006aea:	4b25      	ldr	r3, [pc, #148]	; (8006b80 <TimerIrqHandler+0x100>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	695b      	ldr	r3, [r3, #20]
 8006af0:	4a23      	ldr	r2, [pc, #140]	; (8006b80 <TimerIrqHandler+0x100>)
 8006af2:	6013      	str	r3, [r2, #0]
        cur->IsStarted = false;
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	2200      	movs	r2, #0
 8006af8:	721a      	strb	r2, [r3, #8]
        ExecuteCallBack( cur->Callback, cur->Context );
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	68db      	ldr	r3, [r3, #12]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d100      	bne.n	8006b04 <TimerIrqHandler+0x84>
 8006b02:	e7fe      	b.n	8006b02 <TimerIrqHandler+0x82>
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	697a      	ldr	r2, [r7, #20]
 8006b0a:	6912      	ldr	r2, [r2, #16]
 8006b0c:	4610      	mov	r0, r2
 8006b0e:	4798      	blx	r3
    }

    // Remove all the expired object from the list
    while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < RtcGetTimerElapsedTime( ) ) )
 8006b10:	e015      	b.n	8006b3e <TimerIrqHandler+0xbe>
    {
        cur = TimerListHead;
 8006b12:	4b1b      	ldr	r3, [pc, #108]	; (8006b80 <TimerIrqHandler+0x100>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	617b      	str	r3, [r7, #20]
        TimerListHead = TimerListHead->Next;
 8006b18:	4b19      	ldr	r3, [pc, #100]	; (8006b80 <TimerIrqHandler+0x100>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	695b      	ldr	r3, [r3, #20]
 8006b1e:	4a18      	ldr	r2, [pc, #96]	; (8006b80 <TimerIrqHandler+0x100>)
 8006b20:	6013      	str	r3, [r2, #0]
        cur->IsStarted = false;
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	2200      	movs	r2, #0
 8006b26:	721a      	strb	r2, [r3, #8]
        ExecuteCallBack( cur->Callback, cur->Context );
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d100      	bne.n	8006b32 <TimerIrqHandler+0xb2>
 8006b30:	e7fe      	b.n	8006b30 <TimerIrqHandler+0xb0>
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	697a      	ldr	r2, [r7, #20]
 8006b38:	6912      	ldr	r2, [r2, #16]
 8006b3a:	4610      	mov	r0, r2
 8006b3c:	4798      	blx	r3
    while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < RtcGetTimerElapsedTime( ) ) )
 8006b3e:	4b10      	ldr	r3, [pc, #64]	; (8006b80 <TimerIrqHandler+0x100>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d007      	beq.n	8006b56 <TimerIrqHandler+0xd6>
 8006b46:	4b0e      	ldr	r3, [pc, #56]	; (8006b80 <TimerIrqHandler+0x100>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	681c      	ldr	r4, [r3, #0]
 8006b4c:	f7ff fc38 	bl	80063c0 <RtcGetTimerElapsedTime>
 8006b50:	4603      	mov	r3, r0
 8006b52:	429c      	cmp	r4, r3
 8006b54:	d3dd      	bcc.n	8006b12 <TimerIrqHandler+0x92>
    }

    // Start the next TimerListHead if it exists AND NOT running
    if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 8006b56:	4b0a      	ldr	r3, [pc, #40]	; (8006b80 <TimerIrqHandler+0x100>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00c      	beq.n	8006b78 <TimerIrqHandler+0xf8>
 8006b5e:	4b08      	ldr	r3, [pc, #32]	; (8006b80 <TimerIrqHandler+0x100>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	7a5b      	ldrb	r3, [r3, #9]
 8006b64:	f083 0301 	eor.w	r3, r3, #1
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d004      	beq.n	8006b78 <TimerIrqHandler+0xf8>
    {
        TimerSetTimeout( TimerListHead );
 8006b6e:	4b04      	ldr	r3, [pc, #16]	; (8006b80 <TimerIrqHandler+0x100>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4618      	mov	r0, r3
 8006b74:	f000 f8e6 	bl	8006d44 <TimerSetTimeout>
    }
}
 8006b78:	bf00      	nop
 8006b7a:	371c      	adds	r7, #28
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd90      	pop	{r4, r7, pc}
 8006b80:	20000224 	.word	0x20000224

08006b84 <TimerStop>:

void TimerStop( TimerEvent_t *obj )
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b086      	sub	sp, #24
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
    CRITICAL_SECTION_BEGIN( );
 8006b8c:	f107 030c 	add.w	r3, r7, #12
 8006b90:	4618      	mov	r0, r3
 8006b92:	f7ff f811 	bl	8005bb8 <BoardCriticalSectionBegin>

    TimerEvent_t* prev = TimerListHead;
 8006b96:	4b37      	ldr	r3, [pc, #220]	; (8006c74 <TimerStop+0xf0>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	617b      	str	r3, [r7, #20]
    TimerEvent_t* cur = TimerListHead;
 8006b9c:	4b35      	ldr	r3, [pc, #212]	; (8006c74 <TimerStop+0xf0>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	613b      	str	r3, [r7, #16]

    // List is empty or the obj to stop does not exist
    if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 8006ba2:	4b34      	ldr	r3, [pc, #208]	; (8006c74 <TimerStop+0xf0>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d002      	beq.n	8006bb0 <TimerStop+0x2c>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d105      	bne.n	8006bbc <TimerStop+0x38>
    {
        CRITICAL_SECTION_END( );
 8006bb0:	f107 030c 	add.w	r3, r7, #12
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	f7ff f810 	bl	8005bda <BoardCriticalSectionEnd>
 8006bba:	e057      	b.n	8006c6c <TimerStop+0xe8>
        return;
    }

    obj->IsStarted = false;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	721a      	strb	r2, [r3, #8]

    if( TimerListHead == obj ) // Stop the Head
 8006bc2:	4b2c      	ldr	r3, [pc, #176]	; (8006c74 <TimerStop+0xf0>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d147      	bne.n	8006c5c <TimerStop+0xd8>
    {
        if( TimerListHead->IsNext2Expire == true ) // The head is already running
 8006bcc:	4b29      	ldr	r3, [pc, #164]	; (8006c74 <TimerStop+0xf0>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	7a5b      	ldrb	r3, [r3, #9]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d019      	beq.n	8006c0a <TimerStop+0x86>
        {
            TimerListHead->IsNext2Expire = false;
 8006bd6:	4b27      	ldr	r3, [pc, #156]	; (8006c74 <TimerStop+0xf0>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	725a      	strb	r2, [r3, #9]
            if( TimerListHead->Next != NULL )
 8006bde:	4b25      	ldr	r3, [pc, #148]	; (8006c74 <TimerStop+0xf0>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	695b      	ldr	r3, [r3, #20]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d00a      	beq.n	8006bfe <TimerStop+0x7a>
            {
                TimerListHead = TimerListHead->Next;
 8006be8:	4b22      	ldr	r3, [pc, #136]	; (8006c74 <TimerStop+0xf0>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	695b      	ldr	r3, [r3, #20]
 8006bee:	4a21      	ldr	r2, [pc, #132]	; (8006c74 <TimerStop+0xf0>)
 8006bf0:	6013      	str	r3, [r2, #0]
                TimerSetTimeout( TimerListHead );
 8006bf2:	4b20      	ldr	r3, [pc, #128]	; (8006c74 <TimerStop+0xf0>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f000 f8a4 	bl	8006d44 <TimerSetTimeout>
 8006bfc:	e031      	b.n	8006c62 <TimerStop+0xde>
            }
            else
            {
                RtcStopAlarm( );
 8006bfe:	f7ff fab9 	bl	8006174 <RtcStopAlarm>
                TimerListHead = NULL;
 8006c02:	4b1c      	ldr	r3, [pc, #112]	; (8006c74 <TimerStop+0xf0>)
 8006c04:	2200      	movs	r2, #0
 8006c06:	601a      	str	r2, [r3, #0]
 8006c08:	e02b      	b.n	8006c62 <TimerStop+0xde>
            }
        }
        else // Stop the head before it is started
        {
            if( TimerListHead->Next != NULL )
 8006c0a:	4b1a      	ldr	r3, [pc, #104]	; (8006c74 <TimerStop+0xf0>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	695b      	ldr	r3, [r3, #20]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d005      	beq.n	8006c20 <TimerStop+0x9c>
            {
                TimerListHead = TimerListHead->Next;
 8006c14:	4b17      	ldr	r3, [pc, #92]	; (8006c74 <TimerStop+0xf0>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	695b      	ldr	r3, [r3, #20]
 8006c1a:	4a16      	ldr	r2, [pc, #88]	; (8006c74 <TimerStop+0xf0>)
 8006c1c:	6013      	str	r3, [r2, #0]
 8006c1e:	e020      	b.n	8006c62 <TimerStop+0xde>
            }
            else
            {
                TimerListHead = NULL;
 8006c20:	4b14      	ldr	r3, [pc, #80]	; (8006c74 <TimerStop+0xf0>)
 8006c22:	2200      	movs	r2, #0
 8006c24:	601a      	str	r2, [r3, #0]
 8006c26:	e01c      	b.n	8006c62 <TimerStop+0xde>
    }
    else // Stop an object within the list
    {
        while( cur != NULL )
        {
            if( cur == obj )
 8006c28:	693a      	ldr	r2, [r7, #16]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d110      	bne.n	8006c52 <TimerStop+0xce>
            {
                if( cur->Next != NULL )
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	695b      	ldr	r3, [r3, #20]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d006      	beq.n	8006c46 <TimerStop+0xc2>
                {
                    cur = cur->Next;
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	695b      	ldr	r3, [r3, #20]
 8006c3c:	613b      	str	r3, [r7, #16]
                    prev->Next = cur;
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	693a      	ldr	r2, [r7, #16]
 8006c42:	615a      	str	r2, [r3, #20]
                else
                {
                    cur = NULL;
                    prev->Next = cur;
                }
                break;
 8006c44:	e00d      	b.n	8006c62 <TimerStop+0xde>
                    cur = NULL;
 8006c46:	2300      	movs	r3, #0
 8006c48:	613b      	str	r3, [r7, #16]
                    prev->Next = cur;
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	693a      	ldr	r2, [r7, #16]
 8006c4e:	615a      	str	r2, [r3, #20]
                break;
 8006c50:	e007      	b.n	8006c62 <TimerStop+0xde>
            }
            else
            {
                prev = cur;
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	617b      	str	r3, [r7, #20]
                cur = cur->Next;
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	695b      	ldr	r3, [r3, #20]
 8006c5a:	613b      	str	r3, [r7, #16]
        while( cur != NULL )
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d1e2      	bne.n	8006c28 <TimerStop+0xa4>
            }
        }
    }
    CRITICAL_SECTION_END( );
 8006c62:	f107 030c 	add.w	r3, r7, #12
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7fe ffb7 	bl	8005bda <BoardCriticalSectionEnd>
}
 8006c6c:	3718      	adds	r7, #24
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}
 8006c72:	bf00      	nop
 8006c74:	20000224 	.word	0x20000224

08006c78 <TimerExists>:

static bool TimerExists( TimerEvent_t *obj )
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b085      	sub	sp, #20
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
    TimerEvent_t* cur = TimerListHead;
 8006c80:	4b0a      	ldr	r3, [pc, #40]	; (8006cac <TimerExists+0x34>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	60fb      	str	r3, [r7, #12]

    while( cur != NULL )
 8006c86:	e008      	b.n	8006c9a <TimerExists+0x22>
    {
        if( cur == obj )
 8006c88:	68fa      	ldr	r2, [r7, #12]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d101      	bne.n	8006c94 <TimerExists+0x1c>
        {
            return true;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e006      	b.n	8006ca2 <TimerExists+0x2a>
        }
        cur = cur->Next;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	695b      	ldr	r3, [r3, #20]
 8006c98:	60fb      	str	r3, [r7, #12]
    while( cur != NULL )
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d1f3      	bne.n	8006c88 <TimerExists+0x10>
    }
    return false;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3714      	adds	r7, #20
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bc80      	pop	{r7}
 8006caa:	4770      	bx	lr
 8006cac:	20000224 	.word	0x20000224

08006cb0 <TimerSetValue>:
    TimerStop( obj );
    TimerStart( obj );
}

void TimerSetValue( TimerEvent_t *obj, uint32_t value )
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b084      	sub	sp, #16
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
    uint32_t minValue = 0;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	60bb      	str	r3, [r7, #8]
    uint32_t ticks = RtcMs2Tick( value );
 8006cbe:	6838      	ldr	r0, [r7, #0]
 8006cc0:	f7ff fa11 	bl	80060e6 <RtcMs2Tick>
 8006cc4:	60f8      	str	r0, [r7, #12]

    TimerStop( obj );
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f7ff ff5c 	bl	8006b84 <TimerStop>

    minValue = RtcGetMinimumTimeout( );
 8006ccc:	f7ff fa04 	bl	80060d8 <RtcGetMinimumTimeout>
 8006cd0:	60b8      	str	r0, [r7, #8]

    if( ticks < minValue )
 8006cd2:	68fa      	ldr	r2, [r7, #12]
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d201      	bcs.n	8006cde <TimerSetValue+0x2e>
    {
        ticks = minValue;
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	60fb      	str	r3, [r7, #12]
    }

    obj->Timestamp = ticks;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	601a      	str	r2, [r3, #0]
    obj->ReloadValue = ticks;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	68fa      	ldr	r2, [r7, #12]
 8006ce8:	605a      	str	r2, [r3, #4]
}
 8006cea:	bf00      	nop
 8006cec:	3710      	adds	r7, #16
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}

08006cf2 <TimerGetCurrentTime>:

TimerTime_t TimerGetCurrentTime( void )
{
 8006cf2:	b580      	push	{r7, lr}
 8006cf4:	b082      	sub	sp, #8
 8006cf6:	af00      	add	r7, sp, #0
    uint32_t now = RtcGetTimerValue( );
 8006cf8:	f7ff fb4e 	bl	8006398 <RtcGetTimerValue>
 8006cfc:	6078      	str	r0, [r7, #4]
    return  RtcTick2Ms( now );
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f7ff fa0e 	bl	8006120 <RtcTick2Ms>
 8006d04:	4603      	mov	r3, r0
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3708      	adds	r7, #8
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}

08006d0e <TimerGetElapsedTime>:

TimerTime_t TimerGetElapsedTime( TimerTime_t past )
{
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b084      	sub	sp, #16
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
    if ( past == 0 )
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d101      	bne.n	8006d20 <TimerGetElapsedTime+0x12>
    {
        return 0;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	e00d      	b.n	8006d3c <TimerGetElapsedTime+0x2e>
    }
    uint32_t nowInTicks = RtcGetTimerValue( );
 8006d20:	f7ff fb3a 	bl	8006398 <RtcGetTimerValue>
 8006d24:	60f8      	str	r0, [r7, #12]
    uint32_t pastInTicks = RtcMs2Tick( past );
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f7ff f9dd 	bl	80060e6 <RtcMs2Tick>
 8006d2c:	60b8      	str	r0, [r7, #8]

    // Intentional wrap around. Works Ok if tick duration below 1ms
    return RtcTick2Ms( nowInTicks - pastInTicks );
 8006d2e:	68fa      	ldr	r2, [r7, #12]
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	1ad3      	subs	r3, r2, r3
 8006d34:	4618      	mov	r0, r3
 8006d36:	f7ff f9f3 	bl	8006120 <RtcTick2Ms>
 8006d3a:	4603      	mov	r3, r0
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3710      	adds	r7, #16
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <TimerSetTimeout>:

static void TimerSetTimeout( TimerEvent_t *obj )
{
 8006d44:	b590      	push	{r4, r7, lr}
 8006d46:	b085      	sub	sp, #20
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
    int32_t minTicks= RtcGetMinimumTimeout( );
 8006d4c:	f7ff f9c4 	bl	80060d8 <RtcGetMinimumTimeout>
 8006d50:	4603      	mov	r3, r0
 8006d52:	60fb      	str	r3, [r7, #12]
    obj->IsNext2Expire = true;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2201      	movs	r2, #1
 8006d58:	725a      	strb	r2, [r3, #9]

    // In case deadline too soon
    if( obj->Timestamp  < ( RtcGetTimerElapsedTime( ) + minTicks ) )
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681c      	ldr	r4, [r3, #0]
 8006d5e:	f7ff fb2f 	bl	80063c0 <RtcGetTimerElapsedTime>
 8006d62:	4602      	mov	r2, r0
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	4413      	add	r3, r2
 8006d68:	429c      	cmp	r4, r3
 8006d6a:	d206      	bcs.n	8006d7a <TimerSetTimeout+0x36>
    {
        obj->Timestamp = RtcGetTimerElapsedTime( ) + minTicks;
 8006d6c:	f7ff fb28 	bl	80063c0 <RtcGetTimerElapsedTime>
 8006d70:	4602      	mov	r2, r0
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	441a      	add	r2, r3
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	601a      	str	r2, [r3, #0]
    }
    RtcSetAlarm( obj->Timestamp );
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7ff f9ea 	bl	8006158 <RtcSetAlarm>
}
 8006d84:	bf00      	nop
 8006d86:	3714      	adds	r7, #20
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd90      	pop	{r4, r7, pc}

08006d8c <memcpy1>:
{
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b085      	sub	sp, #20
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	60b9      	str	r1, [r7, #8]
 8006d96:	4613      	mov	r3, r2
 8006d98:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8006d9a:	e007      	b.n	8006dac <memcpy1+0x20>
    {
        *dst++ = *src++;
 8006d9c:	68ba      	ldr	r2, [r7, #8]
 8006d9e:	1c53      	adds	r3, r2, #1
 8006da0:	60bb      	str	r3, [r7, #8]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	1c59      	adds	r1, r3, #1
 8006da6:	60f9      	str	r1, [r7, #12]
 8006da8:	7812      	ldrb	r2, [r2, #0]
 8006daa:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8006dac:	88fb      	ldrh	r3, [r7, #6]
 8006dae:	1e5a      	subs	r2, r3, #1
 8006db0:	80fa      	strh	r2, [r7, #6]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d1f2      	bne.n	8006d9c <memcpy1+0x10>
    }
}
 8006db6:	bf00      	nop
 8006db8:	bf00      	nop
 8006dba:	3714      	adds	r7, #20
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bc80      	pop	{r7}
 8006dc0:	4770      	bx	lr
	...

08006dc4 <__errno>:
 8006dc4:	4b01      	ldr	r3, [pc, #4]	; (8006dcc <__errno+0x8>)
 8006dc6:	6818      	ldr	r0, [r3, #0]
 8006dc8:	4770      	bx	lr
 8006dca:	bf00      	nop
 8006dcc:	20000028 	.word	0x20000028

08006dd0 <__libc_init_array>:
 8006dd0:	b570      	push	{r4, r5, r6, lr}
 8006dd2:	2600      	movs	r6, #0
 8006dd4:	4d0c      	ldr	r5, [pc, #48]	; (8006e08 <__libc_init_array+0x38>)
 8006dd6:	4c0d      	ldr	r4, [pc, #52]	; (8006e0c <__libc_init_array+0x3c>)
 8006dd8:	1b64      	subs	r4, r4, r5
 8006dda:	10a4      	asrs	r4, r4, #2
 8006ddc:	42a6      	cmp	r6, r4
 8006dde:	d109      	bne.n	8006df4 <__libc_init_array+0x24>
 8006de0:	f000 fc5c 	bl	800769c <_init>
 8006de4:	2600      	movs	r6, #0
 8006de6:	4d0a      	ldr	r5, [pc, #40]	; (8006e10 <__libc_init_array+0x40>)
 8006de8:	4c0a      	ldr	r4, [pc, #40]	; (8006e14 <__libc_init_array+0x44>)
 8006dea:	1b64      	subs	r4, r4, r5
 8006dec:	10a4      	asrs	r4, r4, #2
 8006dee:	42a6      	cmp	r6, r4
 8006df0:	d105      	bne.n	8006dfe <__libc_init_array+0x2e>
 8006df2:	bd70      	pop	{r4, r5, r6, pc}
 8006df4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006df8:	4798      	blx	r3
 8006dfa:	3601      	adds	r6, #1
 8006dfc:	e7ee      	b.n	8006ddc <__libc_init_array+0xc>
 8006dfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e02:	4798      	blx	r3
 8006e04:	3601      	adds	r6, #1
 8006e06:	e7f2      	b.n	8006dee <__libc_init_array+0x1e>
 8006e08:	080078a0 	.word	0x080078a0
 8006e0c:	080078a0 	.word	0x080078a0
 8006e10:	080078a0 	.word	0x080078a0
 8006e14:	080078a4 	.word	0x080078a4

08006e18 <memcpy>:
 8006e18:	440a      	add	r2, r1
 8006e1a:	4291      	cmp	r1, r2
 8006e1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e20:	d100      	bne.n	8006e24 <memcpy+0xc>
 8006e22:	4770      	bx	lr
 8006e24:	b510      	push	{r4, lr}
 8006e26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e2a:	4291      	cmp	r1, r2
 8006e2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e30:	d1f9      	bne.n	8006e26 <memcpy+0xe>
 8006e32:	bd10      	pop	{r4, pc}

08006e34 <memset>:
 8006e34:	4603      	mov	r3, r0
 8006e36:	4402      	add	r2, r0
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d100      	bne.n	8006e3e <memset+0xa>
 8006e3c:	4770      	bx	lr
 8006e3e:	f803 1b01 	strb.w	r1, [r3], #1
 8006e42:	e7f9      	b.n	8006e38 <memset+0x4>

08006e44 <siprintf>:
 8006e44:	b40e      	push	{r1, r2, r3}
 8006e46:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e4a:	b500      	push	{lr}
 8006e4c:	b09c      	sub	sp, #112	; 0x70
 8006e4e:	ab1d      	add	r3, sp, #116	; 0x74
 8006e50:	9002      	str	r0, [sp, #8]
 8006e52:	9006      	str	r0, [sp, #24]
 8006e54:	9107      	str	r1, [sp, #28]
 8006e56:	9104      	str	r1, [sp, #16]
 8006e58:	4808      	ldr	r0, [pc, #32]	; (8006e7c <siprintf+0x38>)
 8006e5a:	4909      	ldr	r1, [pc, #36]	; (8006e80 <siprintf+0x3c>)
 8006e5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e60:	9105      	str	r1, [sp, #20]
 8006e62:	6800      	ldr	r0, [r0, #0]
 8006e64:	a902      	add	r1, sp, #8
 8006e66:	9301      	str	r3, [sp, #4]
 8006e68:	f000 f868 	bl	8006f3c <_svfiprintf_r>
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	9b02      	ldr	r3, [sp, #8]
 8006e70:	701a      	strb	r2, [r3, #0]
 8006e72:	b01c      	add	sp, #112	; 0x70
 8006e74:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e78:	b003      	add	sp, #12
 8006e7a:	4770      	bx	lr
 8006e7c:	20000028 	.word	0x20000028
 8006e80:	ffff0208 	.word	0xffff0208

08006e84 <__ssputs_r>:
 8006e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e88:	688e      	ldr	r6, [r1, #8]
 8006e8a:	4682      	mov	sl, r0
 8006e8c:	429e      	cmp	r6, r3
 8006e8e:	460c      	mov	r4, r1
 8006e90:	4690      	mov	r8, r2
 8006e92:	461f      	mov	r7, r3
 8006e94:	d838      	bhi.n	8006f08 <__ssputs_r+0x84>
 8006e96:	898a      	ldrh	r2, [r1, #12]
 8006e98:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006e9c:	d032      	beq.n	8006f04 <__ssputs_r+0x80>
 8006e9e:	6825      	ldr	r5, [r4, #0]
 8006ea0:	6909      	ldr	r1, [r1, #16]
 8006ea2:	3301      	adds	r3, #1
 8006ea4:	eba5 0901 	sub.w	r9, r5, r1
 8006ea8:	6965      	ldr	r5, [r4, #20]
 8006eaa:	444b      	add	r3, r9
 8006eac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006eb0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006eb4:	106d      	asrs	r5, r5, #1
 8006eb6:	429d      	cmp	r5, r3
 8006eb8:	bf38      	it	cc
 8006eba:	461d      	movcc	r5, r3
 8006ebc:	0553      	lsls	r3, r2, #21
 8006ebe:	d531      	bpl.n	8006f24 <__ssputs_r+0xa0>
 8006ec0:	4629      	mov	r1, r5
 8006ec2:	f000 fb45 	bl	8007550 <_malloc_r>
 8006ec6:	4606      	mov	r6, r0
 8006ec8:	b950      	cbnz	r0, 8006ee0 <__ssputs_r+0x5c>
 8006eca:	230c      	movs	r3, #12
 8006ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ed0:	f8ca 3000 	str.w	r3, [sl]
 8006ed4:	89a3      	ldrh	r3, [r4, #12]
 8006ed6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006eda:	81a3      	strh	r3, [r4, #12]
 8006edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ee0:	464a      	mov	r2, r9
 8006ee2:	6921      	ldr	r1, [r4, #16]
 8006ee4:	f7ff ff98 	bl	8006e18 <memcpy>
 8006ee8:	89a3      	ldrh	r3, [r4, #12]
 8006eea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006eee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ef2:	81a3      	strh	r3, [r4, #12]
 8006ef4:	6126      	str	r6, [r4, #16]
 8006ef6:	444e      	add	r6, r9
 8006ef8:	6026      	str	r6, [r4, #0]
 8006efa:	463e      	mov	r6, r7
 8006efc:	6165      	str	r5, [r4, #20]
 8006efe:	eba5 0509 	sub.w	r5, r5, r9
 8006f02:	60a5      	str	r5, [r4, #8]
 8006f04:	42be      	cmp	r6, r7
 8006f06:	d900      	bls.n	8006f0a <__ssputs_r+0x86>
 8006f08:	463e      	mov	r6, r7
 8006f0a:	4632      	mov	r2, r6
 8006f0c:	4641      	mov	r1, r8
 8006f0e:	6820      	ldr	r0, [r4, #0]
 8006f10:	f000 fab8 	bl	8007484 <memmove>
 8006f14:	68a3      	ldr	r3, [r4, #8]
 8006f16:	6822      	ldr	r2, [r4, #0]
 8006f18:	1b9b      	subs	r3, r3, r6
 8006f1a:	4432      	add	r2, r6
 8006f1c:	2000      	movs	r0, #0
 8006f1e:	60a3      	str	r3, [r4, #8]
 8006f20:	6022      	str	r2, [r4, #0]
 8006f22:	e7db      	b.n	8006edc <__ssputs_r+0x58>
 8006f24:	462a      	mov	r2, r5
 8006f26:	f000 fb6d 	bl	8007604 <_realloc_r>
 8006f2a:	4606      	mov	r6, r0
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	d1e1      	bne.n	8006ef4 <__ssputs_r+0x70>
 8006f30:	4650      	mov	r0, sl
 8006f32:	6921      	ldr	r1, [r4, #16]
 8006f34:	f000 fac0 	bl	80074b8 <_free_r>
 8006f38:	e7c7      	b.n	8006eca <__ssputs_r+0x46>
	...

08006f3c <_svfiprintf_r>:
 8006f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f40:	4698      	mov	r8, r3
 8006f42:	898b      	ldrh	r3, [r1, #12]
 8006f44:	4607      	mov	r7, r0
 8006f46:	061b      	lsls	r3, r3, #24
 8006f48:	460d      	mov	r5, r1
 8006f4a:	4614      	mov	r4, r2
 8006f4c:	b09d      	sub	sp, #116	; 0x74
 8006f4e:	d50e      	bpl.n	8006f6e <_svfiprintf_r+0x32>
 8006f50:	690b      	ldr	r3, [r1, #16]
 8006f52:	b963      	cbnz	r3, 8006f6e <_svfiprintf_r+0x32>
 8006f54:	2140      	movs	r1, #64	; 0x40
 8006f56:	f000 fafb 	bl	8007550 <_malloc_r>
 8006f5a:	6028      	str	r0, [r5, #0]
 8006f5c:	6128      	str	r0, [r5, #16]
 8006f5e:	b920      	cbnz	r0, 8006f6a <_svfiprintf_r+0x2e>
 8006f60:	230c      	movs	r3, #12
 8006f62:	603b      	str	r3, [r7, #0]
 8006f64:	f04f 30ff 	mov.w	r0, #4294967295
 8006f68:	e0d1      	b.n	800710e <_svfiprintf_r+0x1d2>
 8006f6a:	2340      	movs	r3, #64	; 0x40
 8006f6c:	616b      	str	r3, [r5, #20]
 8006f6e:	2300      	movs	r3, #0
 8006f70:	9309      	str	r3, [sp, #36]	; 0x24
 8006f72:	2320      	movs	r3, #32
 8006f74:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f78:	2330      	movs	r3, #48	; 0x30
 8006f7a:	f04f 0901 	mov.w	r9, #1
 8006f7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f82:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007128 <_svfiprintf_r+0x1ec>
 8006f86:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006f8a:	4623      	mov	r3, r4
 8006f8c:	469a      	mov	sl, r3
 8006f8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f92:	b10a      	cbz	r2, 8006f98 <_svfiprintf_r+0x5c>
 8006f94:	2a25      	cmp	r2, #37	; 0x25
 8006f96:	d1f9      	bne.n	8006f8c <_svfiprintf_r+0x50>
 8006f98:	ebba 0b04 	subs.w	fp, sl, r4
 8006f9c:	d00b      	beq.n	8006fb6 <_svfiprintf_r+0x7a>
 8006f9e:	465b      	mov	r3, fp
 8006fa0:	4622      	mov	r2, r4
 8006fa2:	4629      	mov	r1, r5
 8006fa4:	4638      	mov	r0, r7
 8006fa6:	f7ff ff6d 	bl	8006e84 <__ssputs_r>
 8006faa:	3001      	adds	r0, #1
 8006fac:	f000 80aa 	beq.w	8007104 <_svfiprintf_r+0x1c8>
 8006fb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fb2:	445a      	add	r2, fp
 8006fb4:	9209      	str	r2, [sp, #36]	; 0x24
 8006fb6:	f89a 3000 	ldrb.w	r3, [sl]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	f000 80a2 	beq.w	8007104 <_svfiprintf_r+0x1c8>
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8006fc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fca:	f10a 0a01 	add.w	sl, sl, #1
 8006fce:	9304      	str	r3, [sp, #16]
 8006fd0:	9307      	str	r3, [sp, #28]
 8006fd2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006fd6:	931a      	str	r3, [sp, #104]	; 0x68
 8006fd8:	4654      	mov	r4, sl
 8006fda:	2205      	movs	r2, #5
 8006fdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fe0:	4851      	ldr	r0, [pc, #324]	; (8007128 <_svfiprintf_r+0x1ec>)
 8006fe2:	f000 fa41 	bl	8007468 <memchr>
 8006fe6:	9a04      	ldr	r2, [sp, #16]
 8006fe8:	b9d8      	cbnz	r0, 8007022 <_svfiprintf_r+0xe6>
 8006fea:	06d0      	lsls	r0, r2, #27
 8006fec:	bf44      	itt	mi
 8006fee:	2320      	movmi	r3, #32
 8006ff0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ff4:	0711      	lsls	r1, r2, #28
 8006ff6:	bf44      	itt	mi
 8006ff8:	232b      	movmi	r3, #43	; 0x2b
 8006ffa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ffe:	f89a 3000 	ldrb.w	r3, [sl]
 8007002:	2b2a      	cmp	r3, #42	; 0x2a
 8007004:	d015      	beq.n	8007032 <_svfiprintf_r+0xf6>
 8007006:	4654      	mov	r4, sl
 8007008:	2000      	movs	r0, #0
 800700a:	f04f 0c0a 	mov.w	ip, #10
 800700e:	9a07      	ldr	r2, [sp, #28]
 8007010:	4621      	mov	r1, r4
 8007012:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007016:	3b30      	subs	r3, #48	; 0x30
 8007018:	2b09      	cmp	r3, #9
 800701a:	d94e      	bls.n	80070ba <_svfiprintf_r+0x17e>
 800701c:	b1b0      	cbz	r0, 800704c <_svfiprintf_r+0x110>
 800701e:	9207      	str	r2, [sp, #28]
 8007020:	e014      	b.n	800704c <_svfiprintf_r+0x110>
 8007022:	eba0 0308 	sub.w	r3, r0, r8
 8007026:	fa09 f303 	lsl.w	r3, r9, r3
 800702a:	4313      	orrs	r3, r2
 800702c:	46a2      	mov	sl, r4
 800702e:	9304      	str	r3, [sp, #16]
 8007030:	e7d2      	b.n	8006fd8 <_svfiprintf_r+0x9c>
 8007032:	9b03      	ldr	r3, [sp, #12]
 8007034:	1d19      	adds	r1, r3, #4
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	9103      	str	r1, [sp, #12]
 800703a:	2b00      	cmp	r3, #0
 800703c:	bfbb      	ittet	lt
 800703e:	425b      	neglt	r3, r3
 8007040:	f042 0202 	orrlt.w	r2, r2, #2
 8007044:	9307      	strge	r3, [sp, #28]
 8007046:	9307      	strlt	r3, [sp, #28]
 8007048:	bfb8      	it	lt
 800704a:	9204      	strlt	r2, [sp, #16]
 800704c:	7823      	ldrb	r3, [r4, #0]
 800704e:	2b2e      	cmp	r3, #46	; 0x2e
 8007050:	d10c      	bne.n	800706c <_svfiprintf_r+0x130>
 8007052:	7863      	ldrb	r3, [r4, #1]
 8007054:	2b2a      	cmp	r3, #42	; 0x2a
 8007056:	d135      	bne.n	80070c4 <_svfiprintf_r+0x188>
 8007058:	9b03      	ldr	r3, [sp, #12]
 800705a:	3402      	adds	r4, #2
 800705c:	1d1a      	adds	r2, r3, #4
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	9203      	str	r2, [sp, #12]
 8007062:	2b00      	cmp	r3, #0
 8007064:	bfb8      	it	lt
 8007066:	f04f 33ff 	movlt.w	r3, #4294967295
 800706a:	9305      	str	r3, [sp, #20]
 800706c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007138 <_svfiprintf_r+0x1fc>
 8007070:	2203      	movs	r2, #3
 8007072:	4650      	mov	r0, sl
 8007074:	7821      	ldrb	r1, [r4, #0]
 8007076:	f000 f9f7 	bl	8007468 <memchr>
 800707a:	b140      	cbz	r0, 800708e <_svfiprintf_r+0x152>
 800707c:	2340      	movs	r3, #64	; 0x40
 800707e:	eba0 000a 	sub.w	r0, r0, sl
 8007082:	fa03 f000 	lsl.w	r0, r3, r0
 8007086:	9b04      	ldr	r3, [sp, #16]
 8007088:	3401      	adds	r4, #1
 800708a:	4303      	orrs	r3, r0
 800708c:	9304      	str	r3, [sp, #16]
 800708e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007092:	2206      	movs	r2, #6
 8007094:	4825      	ldr	r0, [pc, #148]	; (800712c <_svfiprintf_r+0x1f0>)
 8007096:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800709a:	f000 f9e5 	bl	8007468 <memchr>
 800709e:	2800      	cmp	r0, #0
 80070a0:	d038      	beq.n	8007114 <_svfiprintf_r+0x1d8>
 80070a2:	4b23      	ldr	r3, [pc, #140]	; (8007130 <_svfiprintf_r+0x1f4>)
 80070a4:	bb1b      	cbnz	r3, 80070ee <_svfiprintf_r+0x1b2>
 80070a6:	9b03      	ldr	r3, [sp, #12]
 80070a8:	3307      	adds	r3, #7
 80070aa:	f023 0307 	bic.w	r3, r3, #7
 80070ae:	3308      	adds	r3, #8
 80070b0:	9303      	str	r3, [sp, #12]
 80070b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070b4:	4433      	add	r3, r6
 80070b6:	9309      	str	r3, [sp, #36]	; 0x24
 80070b8:	e767      	b.n	8006f8a <_svfiprintf_r+0x4e>
 80070ba:	460c      	mov	r4, r1
 80070bc:	2001      	movs	r0, #1
 80070be:	fb0c 3202 	mla	r2, ip, r2, r3
 80070c2:	e7a5      	b.n	8007010 <_svfiprintf_r+0xd4>
 80070c4:	2300      	movs	r3, #0
 80070c6:	f04f 0c0a 	mov.w	ip, #10
 80070ca:	4619      	mov	r1, r3
 80070cc:	3401      	adds	r4, #1
 80070ce:	9305      	str	r3, [sp, #20]
 80070d0:	4620      	mov	r0, r4
 80070d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070d6:	3a30      	subs	r2, #48	; 0x30
 80070d8:	2a09      	cmp	r2, #9
 80070da:	d903      	bls.n	80070e4 <_svfiprintf_r+0x1a8>
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d0c5      	beq.n	800706c <_svfiprintf_r+0x130>
 80070e0:	9105      	str	r1, [sp, #20]
 80070e2:	e7c3      	b.n	800706c <_svfiprintf_r+0x130>
 80070e4:	4604      	mov	r4, r0
 80070e6:	2301      	movs	r3, #1
 80070e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80070ec:	e7f0      	b.n	80070d0 <_svfiprintf_r+0x194>
 80070ee:	ab03      	add	r3, sp, #12
 80070f0:	9300      	str	r3, [sp, #0]
 80070f2:	462a      	mov	r2, r5
 80070f4:	4638      	mov	r0, r7
 80070f6:	4b0f      	ldr	r3, [pc, #60]	; (8007134 <_svfiprintf_r+0x1f8>)
 80070f8:	a904      	add	r1, sp, #16
 80070fa:	f3af 8000 	nop.w
 80070fe:	1c42      	adds	r2, r0, #1
 8007100:	4606      	mov	r6, r0
 8007102:	d1d6      	bne.n	80070b2 <_svfiprintf_r+0x176>
 8007104:	89ab      	ldrh	r3, [r5, #12]
 8007106:	065b      	lsls	r3, r3, #25
 8007108:	f53f af2c 	bmi.w	8006f64 <_svfiprintf_r+0x28>
 800710c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800710e:	b01d      	add	sp, #116	; 0x74
 8007110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007114:	ab03      	add	r3, sp, #12
 8007116:	9300      	str	r3, [sp, #0]
 8007118:	462a      	mov	r2, r5
 800711a:	4638      	mov	r0, r7
 800711c:	4b05      	ldr	r3, [pc, #20]	; (8007134 <_svfiprintf_r+0x1f8>)
 800711e:	a904      	add	r1, sp, #16
 8007120:	f000 f87c 	bl	800721c <_printf_i>
 8007124:	e7eb      	b.n	80070fe <_svfiprintf_r+0x1c2>
 8007126:	bf00      	nop
 8007128:	08007864 	.word	0x08007864
 800712c:	0800786e 	.word	0x0800786e
 8007130:	00000000 	.word	0x00000000
 8007134:	08006e85 	.word	0x08006e85
 8007138:	0800786a 	.word	0x0800786a

0800713c <_printf_common>:
 800713c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007140:	4616      	mov	r6, r2
 8007142:	4699      	mov	r9, r3
 8007144:	688a      	ldr	r2, [r1, #8]
 8007146:	690b      	ldr	r3, [r1, #16]
 8007148:	4607      	mov	r7, r0
 800714a:	4293      	cmp	r3, r2
 800714c:	bfb8      	it	lt
 800714e:	4613      	movlt	r3, r2
 8007150:	6033      	str	r3, [r6, #0]
 8007152:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007156:	460c      	mov	r4, r1
 8007158:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800715c:	b10a      	cbz	r2, 8007162 <_printf_common+0x26>
 800715e:	3301      	adds	r3, #1
 8007160:	6033      	str	r3, [r6, #0]
 8007162:	6823      	ldr	r3, [r4, #0]
 8007164:	0699      	lsls	r1, r3, #26
 8007166:	bf42      	ittt	mi
 8007168:	6833      	ldrmi	r3, [r6, #0]
 800716a:	3302      	addmi	r3, #2
 800716c:	6033      	strmi	r3, [r6, #0]
 800716e:	6825      	ldr	r5, [r4, #0]
 8007170:	f015 0506 	ands.w	r5, r5, #6
 8007174:	d106      	bne.n	8007184 <_printf_common+0x48>
 8007176:	f104 0a19 	add.w	sl, r4, #25
 800717a:	68e3      	ldr	r3, [r4, #12]
 800717c:	6832      	ldr	r2, [r6, #0]
 800717e:	1a9b      	subs	r3, r3, r2
 8007180:	42ab      	cmp	r3, r5
 8007182:	dc28      	bgt.n	80071d6 <_printf_common+0x9a>
 8007184:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007188:	1e13      	subs	r3, r2, #0
 800718a:	6822      	ldr	r2, [r4, #0]
 800718c:	bf18      	it	ne
 800718e:	2301      	movne	r3, #1
 8007190:	0692      	lsls	r2, r2, #26
 8007192:	d42d      	bmi.n	80071f0 <_printf_common+0xb4>
 8007194:	4649      	mov	r1, r9
 8007196:	4638      	mov	r0, r7
 8007198:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800719c:	47c0      	blx	r8
 800719e:	3001      	adds	r0, #1
 80071a0:	d020      	beq.n	80071e4 <_printf_common+0xa8>
 80071a2:	6823      	ldr	r3, [r4, #0]
 80071a4:	68e5      	ldr	r5, [r4, #12]
 80071a6:	f003 0306 	and.w	r3, r3, #6
 80071aa:	2b04      	cmp	r3, #4
 80071ac:	bf18      	it	ne
 80071ae:	2500      	movne	r5, #0
 80071b0:	6832      	ldr	r2, [r6, #0]
 80071b2:	f04f 0600 	mov.w	r6, #0
 80071b6:	68a3      	ldr	r3, [r4, #8]
 80071b8:	bf08      	it	eq
 80071ba:	1aad      	subeq	r5, r5, r2
 80071bc:	6922      	ldr	r2, [r4, #16]
 80071be:	bf08      	it	eq
 80071c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071c4:	4293      	cmp	r3, r2
 80071c6:	bfc4      	itt	gt
 80071c8:	1a9b      	subgt	r3, r3, r2
 80071ca:	18ed      	addgt	r5, r5, r3
 80071cc:	341a      	adds	r4, #26
 80071ce:	42b5      	cmp	r5, r6
 80071d0:	d11a      	bne.n	8007208 <_printf_common+0xcc>
 80071d2:	2000      	movs	r0, #0
 80071d4:	e008      	b.n	80071e8 <_printf_common+0xac>
 80071d6:	2301      	movs	r3, #1
 80071d8:	4652      	mov	r2, sl
 80071da:	4649      	mov	r1, r9
 80071dc:	4638      	mov	r0, r7
 80071de:	47c0      	blx	r8
 80071e0:	3001      	adds	r0, #1
 80071e2:	d103      	bne.n	80071ec <_printf_common+0xb0>
 80071e4:	f04f 30ff 	mov.w	r0, #4294967295
 80071e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071ec:	3501      	adds	r5, #1
 80071ee:	e7c4      	b.n	800717a <_printf_common+0x3e>
 80071f0:	2030      	movs	r0, #48	; 0x30
 80071f2:	18e1      	adds	r1, r4, r3
 80071f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80071f8:	1c5a      	adds	r2, r3, #1
 80071fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80071fe:	4422      	add	r2, r4
 8007200:	3302      	adds	r3, #2
 8007202:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007206:	e7c5      	b.n	8007194 <_printf_common+0x58>
 8007208:	2301      	movs	r3, #1
 800720a:	4622      	mov	r2, r4
 800720c:	4649      	mov	r1, r9
 800720e:	4638      	mov	r0, r7
 8007210:	47c0      	blx	r8
 8007212:	3001      	adds	r0, #1
 8007214:	d0e6      	beq.n	80071e4 <_printf_common+0xa8>
 8007216:	3601      	adds	r6, #1
 8007218:	e7d9      	b.n	80071ce <_printf_common+0x92>
	...

0800721c <_printf_i>:
 800721c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007220:	460c      	mov	r4, r1
 8007222:	7e27      	ldrb	r7, [r4, #24]
 8007224:	4691      	mov	r9, r2
 8007226:	2f78      	cmp	r7, #120	; 0x78
 8007228:	4680      	mov	r8, r0
 800722a:	469a      	mov	sl, r3
 800722c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800722e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007232:	d807      	bhi.n	8007244 <_printf_i+0x28>
 8007234:	2f62      	cmp	r7, #98	; 0x62
 8007236:	d80a      	bhi.n	800724e <_printf_i+0x32>
 8007238:	2f00      	cmp	r7, #0
 800723a:	f000 80d9 	beq.w	80073f0 <_printf_i+0x1d4>
 800723e:	2f58      	cmp	r7, #88	; 0x58
 8007240:	f000 80a4 	beq.w	800738c <_printf_i+0x170>
 8007244:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007248:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800724c:	e03a      	b.n	80072c4 <_printf_i+0xa8>
 800724e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007252:	2b15      	cmp	r3, #21
 8007254:	d8f6      	bhi.n	8007244 <_printf_i+0x28>
 8007256:	a001      	add	r0, pc, #4	; (adr r0, 800725c <_printf_i+0x40>)
 8007258:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800725c:	080072b5 	.word	0x080072b5
 8007260:	080072c9 	.word	0x080072c9
 8007264:	08007245 	.word	0x08007245
 8007268:	08007245 	.word	0x08007245
 800726c:	08007245 	.word	0x08007245
 8007270:	08007245 	.word	0x08007245
 8007274:	080072c9 	.word	0x080072c9
 8007278:	08007245 	.word	0x08007245
 800727c:	08007245 	.word	0x08007245
 8007280:	08007245 	.word	0x08007245
 8007284:	08007245 	.word	0x08007245
 8007288:	080073d7 	.word	0x080073d7
 800728c:	080072f9 	.word	0x080072f9
 8007290:	080073b9 	.word	0x080073b9
 8007294:	08007245 	.word	0x08007245
 8007298:	08007245 	.word	0x08007245
 800729c:	080073f9 	.word	0x080073f9
 80072a0:	08007245 	.word	0x08007245
 80072a4:	080072f9 	.word	0x080072f9
 80072a8:	08007245 	.word	0x08007245
 80072ac:	08007245 	.word	0x08007245
 80072b0:	080073c1 	.word	0x080073c1
 80072b4:	680b      	ldr	r3, [r1, #0]
 80072b6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80072ba:	1d1a      	adds	r2, r3, #4
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	600a      	str	r2, [r1, #0]
 80072c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80072c4:	2301      	movs	r3, #1
 80072c6:	e0a4      	b.n	8007412 <_printf_i+0x1f6>
 80072c8:	6825      	ldr	r5, [r4, #0]
 80072ca:	6808      	ldr	r0, [r1, #0]
 80072cc:	062e      	lsls	r6, r5, #24
 80072ce:	f100 0304 	add.w	r3, r0, #4
 80072d2:	d50a      	bpl.n	80072ea <_printf_i+0xce>
 80072d4:	6805      	ldr	r5, [r0, #0]
 80072d6:	600b      	str	r3, [r1, #0]
 80072d8:	2d00      	cmp	r5, #0
 80072da:	da03      	bge.n	80072e4 <_printf_i+0xc8>
 80072dc:	232d      	movs	r3, #45	; 0x2d
 80072de:	426d      	negs	r5, r5
 80072e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072e4:	230a      	movs	r3, #10
 80072e6:	485e      	ldr	r0, [pc, #376]	; (8007460 <_printf_i+0x244>)
 80072e8:	e019      	b.n	800731e <_printf_i+0x102>
 80072ea:	f015 0f40 	tst.w	r5, #64	; 0x40
 80072ee:	6805      	ldr	r5, [r0, #0]
 80072f0:	600b      	str	r3, [r1, #0]
 80072f2:	bf18      	it	ne
 80072f4:	b22d      	sxthne	r5, r5
 80072f6:	e7ef      	b.n	80072d8 <_printf_i+0xbc>
 80072f8:	680b      	ldr	r3, [r1, #0]
 80072fa:	6825      	ldr	r5, [r4, #0]
 80072fc:	1d18      	adds	r0, r3, #4
 80072fe:	6008      	str	r0, [r1, #0]
 8007300:	0628      	lsls	r0, r5, #24
 8007302:	d501      	bpl.n	8007308 <_printf_i+0xec>
 8007304:	681d      	ldr	r5, [r3, #0]
 8007306:	e002      	b.n	800730e <_printf_i+0xf2>
 8007308:	0669      	lsls	r1, r5, #25
 800730a:	d5fb      	bpl.n	8007304 <_printf_i+0xe8>
 800730c:	881d      	ldrh	r5, [r3, #0]
 800730e:	2f6f      	cmp	r7, #111	; 0x6f
 8007310:	bf0c      	ite	eq
 8007312:	2308      	moveq	r3, #8
 8007314:	230a      	movne	r3, #10
 8007316:	4852      	ldr	r0, [pc, #328]	; (8007460 <_printf_i+0x244>)
 8007318:	2100      	movs	r1, #0
 800731a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800731e:	6866      	ldr	r6, [r4, #4]
 8007320:	2e00      	cmp	r6, #0
 8007322:	bfa8      	it	ge
 8007324:	6821      	ldrge	r1, [r4, #0]
 8007326:	60a6      	str	r6, [r4, #8]
 8007328:	bfa4      	itt	ge
 800732a:	f021 0104 	bicge.w	r1, r1, #4
 800732e:	6021      	strge	r1, [r4, #0]
 8007330:	b90d      	cbnz	r5, 8007336 <_printf_i+0x11a>
 8007332:	2e00      	cmp	r6, #0
 8007334:	d04d      	beq.n	80073d2 <_printf_i+0x1b6>
 8007336:	4616      	mov	r6, r2
 8007338:	fbb5 f1f3 	udiv	r1, r5, r3
 800733c:	fb03 5711 	mls	r7, r3, r1, r5
 8007340:	5dc7      	ldrb	r7, [r0, r7]
 8007342:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007346:	462f      	mov	r7, r5
 8007348:	42bb      	cmp	r3, r7
 800734a:	460d      	mov	r5, r1
 800734c:	d9f4      	bls.n	8007338 <_printf_i+0x11c>
 800734e:	2b08      	cmp	r3, #8
 8007350:	d10b      	bne.n	800736a <_printf_i+0x14e>
 8007352:	6823      	ldr	r3, [r4, #0]
 8007354:	07df      	lsls	r7, r3, #31
 8007356:	d508      	bpl.n	800736a <_printf_i+0x14e>
 8007358:	6923      	ldr	r3, [r4, #16]
 800735a:	6861      	ldr	r1, [r4, #4]
 800735c:	4299      	cmp	r1, r3
 800735e:	bfde      	ittt	le
 8007360:	2330      	movle	r3, #48	; 0x30
 8007362:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007366:	f106 36ff 	addle.w	r6, r6, #4294967295
 800736a:	1b92      	subs	r2, r2, r6
 800736c:	6122      	str	r2, [r4, #16]
 800736e:	464b      	mov	r3, r9
 8007370:	4621      	mov	r1, r4
 8007372:	4640      	mov	r0, r8
 8007374:	f8cd a000 	str.w	sl, [sp]
 8007378:	aa03      	add	r2, sp, #12
 800737a:	f7ff fedf 	bl	800713c <_printf_common>
 800737e:	3001      	adds	r0, #1
 8007380:	d14c      	bne.n	800741c <_printf_i+0x200>
 8007382:	f04f 30ff 	mov.w	r0, #4294967295
 8007386:	b004      	add	sp, #16
 8007388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800738c:	4834      	ldr	r0, [pc, #208]	; (8007460 <_printf_i+0x244>)
 800738e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007392:	680e      	ldr	r6, [r1, #0]
 8007394:	6823      	ldr	r3, [r4, #0]
 8007396:	f856 5b04 	ldr.w	r5, [r6], #4
 800739a:	061f      	lsls	r7, r3, #24
 800739c:	600e      	str	r6, [r1, #0]
 800739e:	d514      	bpl.n	80073ca <_printf_i+0x1ae>
 80073a0:	07d9      	lsls	r1, r3, #31
 80073a2:	bf44      	itt	mi
 80073a4:	f043 0320 	orrmi.w	r3, r3, #32
 80073a8:	6023      	strmi	r3, [r4, #0]
 80073aa:	b91d      	cbnz	r5, 80073b4 <_printf_i+0x198>
 80073ac:	6823      	ldr	r3, [r4, #0]
 80073ae:	f023 0320 	bic.w	r3, r3, #32
 80073b2:	6023      	str	r3, [r4, #0]
 80073b4:	2310      	movs	r3, #16
 80073b6:	e7af      	b.n	8007318 <_printf_i+0xfc>
 80073b8:	6823      	ldr	r3, [r4, #0]
 80073ba:	f043 0320 	orr.w	r3, r3, #32
 80073be:	6023      	str	r3, [r4, #0]
 80073c0:	2378      	movs	r3, #120	; 0x78
 80073c2:	4828      	ldr	r0, [pc, #160]	; (8007464 <_printf_i+0x248>)
 80073c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80073c8:	e7e3      	b.n	8007392 <_printf_i+0x176>
 80073ca:	065e      	lsls	r6, r3, #25
 80073cc:	bf48      	it	mi
 80073ce:	b2ad      	uxthmi	r5, r5
 80073d0:	e7e6      	b.n	80073a0 <_printf_i+0x184>
 80073d2:	4616      	mov	r6, r2
 80073d4:	e7bb      	b.n	800734e <_printf_i+0x132>
 80073d6:	680b      	ldr	r3, [r1, #0]
 80073d8:	6826      	ldr	r6, [r4, #0]
 80073da:	1d1d      	adds	r5, r3, #4
 80073dc:	6960      	ldr	r0, [r4, #20]
 80073de:	600d      	str	r5, [r1, #0]
 80073e0:	0635      	lsls	r5, r6, #24
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	d501      	bpl.n	80073ea <_printf_i+0x1ce>
 80073e6:	6018      	str	r0, [r3, #0]
 80073e8:	e002      	b.n	80073f0 <_printf_i+0x1d4>
 80073ea:	0671      	lsls	r1, r6, #25
 80073ec:	d5fb      	bpl.n	80073e6 <_printf_i+0x1ca>
 80073ee:	8018      	strh	r0, [r3, #0]
 80073f0:	2300      	movs	r3, #0
 80073f2:	4616      	mov	r6, r2
 80073f4:	6123      	str	r3, [r4, #16]
 80073f6:	e7ba      	b.n	800736e <_printf_i+0x152>
 80073f8:	680b      	ldr	r3, [r1, #0]
 80073fa:	1d1a      	adds	r2, r3, #4
 80073fc:	600a      	str	r2, [r1, #0]
 80073fe:	681e      	ldr	r6, [r3, #0]
 8007400:	2100      	movs	r1, #0
 8007402:	4630      	mov	r0, r6
 8007404:	6862      	ldr	r2, [r4, #4]
 8007406:	f000 f82f 	bl	8007468 <memchr>
 800740a:	b108      	cbz	r0, 8007410 <_printf_i+0x1f4>
 800740c:	1b80      	subs	r0, r0, r6
 800740e:	6060      	str	r0, [r4, #4]
 8007410:	6863      	ldr	r3, [r4, #4]
 8007412:	6123      	str	r3, [r4, #16]
 8007414:	2300      	movs	r3, #0
 8007416:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800741a:	e7a8      	b.n	800736e <_printf_i+0x152>
 800741c:	4632      	mov	r2, r6
 800741e:	4649      	mov	r1, r9
 8007420:	4640      	mov	r0, r8
 8007422:	6923      	ldr	r3, [r4, #16]
 8007424:	47d0      	blx	sl
 8007426:	3001      	adds	r0, #1
 8007428:	d0ab      	beq.n	8007382 <_printf_i+0x166>
 800742a:	6823      	ldr	r3, [r4, #0]
 800742c:	079b      	lsls	r3, r3, #30
 800742e:	d413      	bmi.n	8007458 <_printf_i+0x23c>
 8007430:	68e0      	ldr	r0, [r4, #12]
 8007432:	9b03      	ldr	r3, [sp, #12]
 8007434:	4298      	cmp	r0, r3
 8007436:	bfb8      	it	lt
 8007438:	4618      	movlt	r0, r3
 800743a:	e7a4      	b.n	8007386 <_printf_i+0x16a>
 800743c:	2301      	movs	r3, #1
 800743e:	4632      	mov	r2, r6
 8007440:	4649      	mov	r1, r9
 8007442:	4640      	mov	r0, r8
 8007444:	47d0      	blx	sl
 8007446:	3001      	adds	r0, #1
 8007448:	d09b      	beq.n	8007382 <_printf_i+0x166>
 800744a:	3501      	adds	r5, #1
 800744c:	68e3      	ldr	r3, [r4, #12]
 800744e:	9903      	ldr	r1, [sp, #12]
 8007450:	1a5b      	subs	r3, r3, r1
 8007452:	42ab      	cmp	r3, r5
 8007454:	dcf2      	bgt.n	800743c <_printf_i+0x220>
 8007456:	e7eb      	b.n	8007430 <_printf_i+0x214>
 8007458:	2500      	movs	r5, #0
 800745a:	f104 0619 	add.w	r6, r4, #25
 800745e:	e7f5      	b.n	800744c <_printf_i+0x230>
 8007460:	08007875 	.word	0x08007875
 8007464:	08007886 	.word	0x08007886

08007468 <memchr>:
 8007468:	4603      	mov	r3, r0
 800746a:	b510      	push	{r4, lr}
 800746c:	b2c9      	uxtb	r1, r1
 800746e:	4402      	add	r2, r0
 8007470:	4293      	cmp	r3, r2
 8007472:	4618      	mov	r0, r3
 8007474:	d101      	bne.n	800747a <memchr+0x12>
 8007476:	2000      	movs	r0, #0
 8007478:	e003      	b.n	8007482 <memchr+0x1a>
 800747a:	7804      	ldrb	r4, [r0, #0]
 800747c:	3301      	adds	r3, #1
 800747e:	428c      	cmp	r4, r1
 8007480:	d1f6      	bne.n	8007470 <memchr+0x8>
 8007482:	bd10      	pop	{r4, pc}

08007484 <memmove>:
 8007484:	4288      	cmp	r0, r1
 8007486:	b510      	push	{r4, lr}
 8007488:	eb01 0402 	add.w	r4, r1, r2
 800748c:	d902      	bls.n	8007494 <memmove+0x10>
 800748e:	4284      	cmp	r4, r0
 8007490:	4623      	mov	r3, r4
 8007492:	d807      	bhi.n	80074a4 <memmove+0x20>
 8007494:	1e43      	subs	r3, r0, #1
 8007496:	42a1      	cmp	r1, r4
 8007498:	d008      	beq.n	80074ac <memmove+0x28>
 800749a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800749e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80074a2:	e7f8      	b.n	8007496 <memmove+0x12>
 80074a4:	4601      	mov	r1, r0
 80074a6:	4402      	add	r2, r0
 80074a8:	428a      	cmp	r2, r1
 80074aa:	d100      	bne.n	80074ae <memmove+0x2a>
 80074ac:	bd10      	pop	{r4, pc}
 80074ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80074b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80074b6:	e7f7      	b.n	80074a8 <memmove+0x24>

080074b8 <_free_r>:
 80074b8:	b538      	push	{r3, r4, r5, lr}
 80074ba:	4605      	mov	r5, r0
 80074bc:	2900      	cmp	r1, #0
 80074be:	d043      	beq.n	8007548 <_free_r+0x90>
 80074c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074c4:	1f0c      	subs	r4, r1, #4
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	bfb8      	it	lt
 80074ca:	18e4      	addlt	r4, r4, r3
 80074cc:	f000 f8d0 	bl	8007670 <__malloc_lock>
 80074d0:	4a1e      	ldr	r2, [pc, #120]	; (800754c <_free_r+0x94>)
 80074d2:	6813      	ldr	r3, [r2, #0]
 80074d4:	4610      	mov	r0, r2
 80074d6:	b933      	cbnz	r3, 80074e6 <_free_r+0x2e>
 80074d8:	6063      	str	r3, [r4, #4]
 80074da:	6014      	str	r4, [r2, #0]
 80074dc:	4628      	mov	r0, r5
 80074de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074e2:	f000 b8cb 	b.w	800767c <__malloc_unlock>
 80074e6:	42a3      	cmp	r3, r4
 80074e8:	d90a      	bls.n	8007500 <_free_r+0x48>
 80074ea:	6821      	ldr	r1, [r4, #0]
 80074ec:	1862      	adds	r2, r4, r1
 80074ee:	4293      	cmp	r3, r2
 80074f0:	bf01      	itttt	eq
 80074f2:	681a      	ldreq	r2, [r3, #0]
 80074f4:	685b      	ldreq	r3, [r3, #4]
 80074f6:	1852      	addeq	r2, r2, r1
 80074f8:	6022      	streq	r2, [r4, #0]
 80074fa:	6063      	str	r3, [r4, #4]
 80074fc:	6004      	str	r4, [r0, #0]
 80074fe:	e7ed      	b.n	80074dc <_free_r+0x24>
 8007500:	461a      	mov	r2, r3
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	b10b      	cbz	r3, 800750a <_free_r+0x52>
 8007506:	42a3      	cmp	r3, r4
 8007508:	d9fa      	bls.n	8007500 <_free_r+0x48>
 800750a:	6811      	ldr	r1, [r2, #0]
 800750c:	1850      	adds	r0, r2, r1
 800750e:	42a0      	cmp	r0, r4
 8007510:	d10b      	bne.n	800752a <_free_r+0x72>
 8007512:	6820      	ldr	r0, [r4, #0]
 8007514:	4401      	add	r1, r0
 8007516:	1850      	adds	r0, r2, r1
 8007518:	4283      	cmp	r3, r0
 800751a:	6011      	str	r1, [r2, #0]
 800751c:	d1de      	bne.n	80074dc <_free_r+0x24>
 800751e:	6818      	ldr	r0, [r3, #0]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	4401      	add	r1, r0
 8007524:	6011      	str	r1, [r2, #0]
 8007526:	6053      	str	r3, [r2, #4]
 8007528:	e7d8      	b.n	80074dc <_free_r+0x24>
 800752a:	d902      	bls.n	8007532 <_free_r+0x7a>
 800752c:	230c      	movs	r3, #12
 800752e:	602b      	str	r3, [r5, #0]
 8007530:	e7d4      	b.n	80074dc <_free_r+0x24>
 8007532:	6820      	ldr	r0, [r4, #0]
 8007534:	1821      	adds	r1, r4, r0
 8007536:	428b      	cmp	r3, r1
 8007538:	bf01      	itttt	eq
 800753a:	6819      	ldreq	r1, [r3, #0]
 800753c:	685b      	ldreq	r3, [r3, #4]
 800753e:	1809      	addeq	r1, r1, r0
 8007540:	6021      	streq	r1, [r4, #0]
 8007542:	6063      	str	r3, [r4, #4]
 8007544:	6054      	str	r4, [r2, #4]
 8007546:	e7c9      	b.n	80074dc <_free_r+0x24>
 8007548:	bd38      	pop	{r3, r4, r5, pc}
 800754a:	bf00      	nop
 800754c:	20000228 	.word	0x20000228

08007550 <_malloc_r>:
 8007550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007552:	1ccd      	adds	r5, r1, #3
 8007554:	f025 0503 	bic.w	r5, r5, #3
 8007558:	3508      	adds	r5, #8
 800755a:	2d0c      	cmp	r5, #12
 800755c:	bf38      	it	cc
 800755e:	250c      	movcc	r5, #12
 8007560:	2d00      	cmp	r5, #0
 8007562:	4606      	mov	r6, r0
 8007564:	db01      	blt.n	800756a <_malloc_r+0x1a>
 8007566:	42a9      	cmp	r1, r5
 8007568:	d903      	bls.n	8007572 <_malloc_r+0x22>
 800756a:	230c      	movs	r3, #12
 800756c:	6033      	str	r3, [r6, #0]
 800756e:	2000      	movs	r0, #0
 8007570:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007572:	f000 f87d 	bl	8007670 <__malloc_lock>
 8007576:	4921      	ldr	r1, [pc, #132]	; (80075fc <_malloc_r+0xac>)
 8007578:	680a      	ldr	r2, [r1, #0]
 800757a:	4614      	mov	r4, r2
 800757c:	b99c      	cbnz	r4, 80075a6 <_malloc_r+0x56>
 800757e:	4f20      	ldr	r7, [pc, #128]	; (8007600 <_malloc_r+0xb0>)
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	b923      	cbnz	r3, 800758e <_malloc_r+0x3e>
 8007584:	4621      	mov	r1, r4
 8007586:	4630      	mov	r0, r6
 8007588:	f000 f862 	bl	8007650 <_sbrk_r>
 800758c:	6038      	str	r0, [r7, #0]
 800758e:	4629      	mov	r1, r5
 8007590:	4630      	mov	r0, r6
 8007592:	f000 f85d 	bl	8007650 <_sbrk_r>
 8007596:	1c43      	adds	r3, r0, #1
 8007598:	d123      	bne.n	80075e2 <_malloc_r+0x92>
 800759a:	230c      	movs	r3, #12
 800759c:	4630      	mov	r0, r6
 800759e:	6033      	str	r3, [r6, #0]
 80075a0:	f000 f86c 	bl	800767c <__malloc_unlock>
 80075a4:	e7e3      	b.n	800756e <_malloc_r+0x1e>
 80075a6:	6823      	ldr	r3, [r4, #0]
 80075a8:	1b5b      	subs	r3, r3, r5
 80075aa:	d417      	bmi.n	80075dc <_malloc_r+0x8c>
 80075ac:	2b0b      	cmp	r3, #11
 80075ae:	d903      	bls.n	80075b8 <_malloc_r+0x68>
 80075b0:	6023      	str	r3, [r4, #0]
 80075b2:	441c      	add	r4, r3
 80075b4:	6025      	str	r5, [r4, #0]
 80075b6:	e004      	b.n	80075c2 <_malloc_r+0x72>
 80075b8:	6863      	ldr	r3, [r4, #4]
 80075ba:	42a2      	cmp	r2, r4
 80075bc:	bf0c      	ite	eq
 80075be:	600b      	streq	r3, [r1, #0]
 80075c0:	6053      	strne	r3, [r2, #4]
 80075c2:	4630      	mov	r0, r6
 80075c4:	f000 f85a 	bl	800767c <__malloc_unlock>
 80075c8:	f104 000b 	add.w	r0, r4, #11
 80075cc:	1d23      	adds	r3, r4, #4
 80075ce:	f020 0007 	bic.w	r0, r0, #7
 80075d2:	1ac2      	subs	r2, r0, r3
 80075d4:	d0cc      	beq.n	8007570 <_malloc_r+0x20>
 80075d6:	1a1b      	subs	r3, r3, r0
 80075d8:	50a3      	str	r3, [r4, r2]
 80075da:	e7c9      	b.n	8007570 <_malloc_r+0x20>
 80075dc:	4622      	mov	r2, r4
 80075de:	6864      	ldr	r4, [r4, #4]
 80075e0:	e7cc      	b.n	800757c <_malloc_r+0x2c>
 80075e2:	1cc4      	adds	r4, r0, #3
 80075e4:	f024 0403 	bic.w	r4, r4, #3
 80075e8:	42a0      	cmp	r0, r4
 80075ea:	d0e3      	beq.n	80075b4 <_malloc_r+0x64>
 80075ec:	1a21      	subs	r1, r4, r0
 80075ee:	4630      	mov	r0, r6
 80075f0:	f000 f82e 	bl	8007650 <_sbrk_r>
 80075f4:	3001      	adds	r0, #1
 80075f6:	d1dd      	bne.n	80075b4 <_malloc_r+0x64>
 80075f8:	e7cf      	b.n	800759a <_malloc_r+0x4a>
 80075fa:	bf00      	nop
 80075fc:	20000228 	.word	0x20000228
 8007600:	2000022c 	.word	0x2000022c

08007604 <_realloc_r>:
 8007604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007606:	4607      	mov	r7, r0
 8007608:	4614      	mov	r4, r2
 800760a:	460e      	mov	r6, r1
 800760c:	b921      	cbnz	r1, 8007618 <_realloc_r+0x14>
 800760e:	4611      	mov	r1, r2
 8007610:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007614:	f7ff bf9c 	b.w	8007550 <_malloc_r>
 8007618:	b922      	cbnz	r2, 8007624 <_realloc_r+0x20>
 800761a:	f7ff ff4d 	bl	80074b8 <_free_r>
 800761e:	4625      	mov	r5, r4
 8007620:	4628      	mov	r0, r5
 8007622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007624:	f000 f830 	bl	8007688 <_malloc_usable_size_r>
 8007628:	42a0      	cmp	r0, r4
 800762a:	d20f      	bcs.n	800764c <_realloc_r+0x48>
 800762c:	4621      	mov	r1, r4
 800762e:	4638      	mov	r0, r7
 8007630:	f7ff ff8e 	bl	8007550 <_malloc_r>
 8007634:	4605      	mov	r5, r0
 8007636:	2800      	cmp	r0, #0
 8007638:	d0f2      	beq.n	8007620 <_realloc_r+0x1c>
 800763a:	4631      	mov	r1, r6
 800763c:	4622      	mov	r2, r4
 800763e:	f7ff fbeb 	bl	8006e18 <memcpy>
 8007642:	4631      	mov	r1, r6
 8007644:	4638      	mov	r0, r7
 8007646:	f7ff ff37 	bl	80074b8 <_free_r>
 800764a:	e7e9      	b.n	8007620 <_realloc_r+0x1c>
 800764c:	4635      	mov	r5, r6
 800764e:	e7e7      	b.n	8007620 <_realloc_r+0x1c>

08007650 <_sbrk_r>:
 8007650:	b538      	push	{r3, r4, r5, lr}
 8007652:	2300      	movs	r3, #0
 8007654:	4d05      	ldr	r5, [pc, #20]	; (800766c <_sbrk_r+0x1c>)
 8007656:	4604      	mov	r4, r0
 8007658:	4608      	mov	r0, r1
 800765a:	602b      	str	r3, [r5, #0]
 800765c:	f7f9 fab2 	bl	8000bc4 <_sbrk>
 8007660:	1c43      	adds	r3, r0, #1
 8007662:	d102      	bne.n	800766a <_sbrk_r+0x1a>
 8007664:	682b      	ldr	r3, [r5, #0]
 8007666:	b103      	cbz	r3, 800766a <_sbrk_r+0x1a>
 8007668:	6023      	str	r3, [r4, #0]
 800766a:	bd38      	pop	{r3, r4, r5, pc}
 800766c:	200004a0 	.word	0x200004a0

08007670 <__malloc_lock>:
 8007670:	4801      	ldr	r0, [pc, #4]	; (8007678 <__malloc_lock+0x8>)
 8007672:	f000 b811 	b.w	8007698 <__retarget_lock_acquire_recursive>
 8007676:	bf00      	nop
 8007678:	200004a8 	.word	0x200004a8

0800767c <__malloc_unlock>:
 800767c:	4801      	ldr	r0, [pc, #4]	; (8007684 <__malloc_unlock+0x8>)
 800767e:	f000 b80c 	b.w	800769a <__retarget_lock_release_recursive>
 8007682:	bf00      	nop
 8007684:	200004a8 	.word	0x200004a8

08007688 <_malloc_usable_size_r>:
 8007688:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800768c:	1f18      	subs	r0, r3, #4
 800768e:	2b00      	cmp	r3, #0
 8007690:	bfbc      	itt	lt
 8007692:	580b      	ldrlt	r3, [r1, r0]
 8007694:	18c0      	addlt	r0, r0, r3
 8007696:	4770      	bx	lr

08007698 <__retarget_lock_acquire_recursive>:
 8007698:	4770      	bx	lr

0800769a <__retarget_lock_release_recursive>:
 800769a:	4770      	bx	lr

0800769c <_init>:
 800769c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800769e:	bf00      	nop
 80076a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076a2:	bc08      	pop	{r3}
 80076a4:	469e      	mov	lr, r3
 80076a6:	4770      	bx	lr

080076a8 <_fini>:
 80076a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076aa:	bf00      	nop
 80076ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076ae:	bc08      	pop	{r3}
 80076b0:	469e      	mov	lr, r3
 80076b2:	4770      	bx	lr
