// Seed: 1341770776
module module_0 (
    input supply1 id_0,
    input tri1 id_1
);
  parameter id_3 = 1;
  assign module_1.type_8 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd44
) (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input tri id_3,
    output tri0 id_4,
    output tri1 id_5,
    output tri0 id_6,
    output uwire id_7,
    output uwire id_8,
    output tri0 id_9,
    output tri1 id_10,
    input tri id_11,
    input tri id_12,
    input wire id_13,
    input wire id_14,
    output tri _id_15,
    inout tri id_16,
    output supply1 id_17,
    input wor id_18
);
  logic [id_15 : -1] id_20;
  ;
  module_0 modCall_1 (
      id_0,
      id_13
  );
  assign id_9 = (id_1 ^ -1'b0);
  assign id_4 = 1 !=? 1;
endmodule
