---
BASEADDRPORT: 1
COUNT: 1
DESCRIPTION: HSU_HDMA PCIE FRAMER CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: ''
      NAME: c0_str_mem_sl0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_str_mem_sl0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_str_mem_sl0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_str_mem_sl0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_str_mem_sl1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_str_mem_sl1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_str_mem_sl1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_str_mem_sl1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_gtr_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_gtr_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_gtr_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_gtr_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_cmp_mem_sl0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_cmp_mem_sl0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_cmp_mem_sl0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_cmp_mem_sl0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_cmp_mem_sl1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_cmp_mem_sl1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_cmp_mem_sl1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_cmp_mem_sl1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_iop_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_iop_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_iop_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_iop_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_cpl_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_cpl_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_cpl_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_cpl_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_pwp_cpl_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_pwp_cpl_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_pwp_cpl_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_pwp_cpl_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: pta_cpl_mem_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: pf_vf_lookup_mem_merr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: ''
      NAME: c0_str_mem_sl0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_str_mem_sl0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_str_mem_sl0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_str_mem_sl0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_str_mem_sl1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_str_mem_sl1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_str_mem_sl1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_str_mem_sl1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_gtr_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_gtr_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_gtr_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_gtr_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_cmp_mem_sl0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_cmp_mem_sl0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_cmp_mem_sl0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_cmp_mem_sl0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_cmp_mem_sl1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_cmp_mem_sl1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_cmp_mem_sl1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_cmp_mem_sl1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_iop_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_iop_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_iop_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_iop_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_cpl_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_cpl_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_cpl_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_cpl_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c0_pwp_cpl_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c1_pwp_cpl_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c2_pwp_cpl_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: c3_pwp_cpl_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: pta_cpl_mem_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: pf_vf_lookup_mem_serr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: HSU_HDMA_PCIE_FRAMER_AN
PARENTNAME: HSU_3_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: hsu_hdma_pcie_framer_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: hsu_hdma_pcie_framer_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: hsu_hdma_pcie_framer_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: ''
        NAME: c0_str_mem_sl0_merr
        WIDTH: 1
      - &2
        DESCRIPTION: ''
        NAME: c1_str_mem_sl0_merr
        WIDTH: 1
      - &3
        DESCRIPTION: ''
        NAME: c2_str_mem_sl0_merr
        WIDTH: 1
      - &4
        DESCRIPTION: ''
        NAME: c3_str_mem_sl0_merr
        WIDTH: 1
      - &5
        DESCRIPTION: ''
        NAME: c0_str_mem_sl1_merr
        WIDTH: 1
      - &6
        DESCRIPTION: ''
        NAME: c1_str_mem_sl1_merr
        WIDTH: 1
      - &7
        DESCRIPTION: ''
        NAME: c2_str_mem_sl1_merr
        WIDTH: 1
      - &8
        DESCRIPTION: ''
        NAME: c3_str_mem_sl1_merr
        WIDTH: 1
      - &9
        DESCRIPTION: ''
        NAME: c0_gtr_mem_merr
        WIDTH: 1
      - &10
        DESCRIPTION: ''
        NAME: c1_gtr_mem_merr
        WIDTH: 1
      - &11
        DESCRIPTION: ''
        NAME: c2_gtr_mem_merr
        WIDTH: 1
      - &12
        DESCRIPTION: ''
        NAME: c3_gtr_mem_merr
        WIDTH: 1
      - &13
        DESCRIPTION: ''
        NAME: c0_cmp_mem_sl0_merr
        WIDTH: 1
      - &14
        DESCRIPTION: ''
        NAME: c1_cmp_mem_sl0_merr
        WIDTH: 1
      - &15
        DESCRIPTION: ''
        NAME: c2_cmp_mem_sl0_merr
        WIDTH: 1
      - &16
        DESCRIPTION: ''
        NAME: c3_cmp_mem_sl0_merr
        WIDTH: 1
      - &17
        DESCRIPTION: ''
        NAME: c0_cmp_mem_sl1_merr
        WIDTH: 1
      - &18
        DESCRIPTION: ''
        NAME: c1_cmp_mem_sl1_merr
        WIDTH: 1
      - &19
        DESCRIPTION: ''
        NAME: c2_cmp_mem_sl1_merr
        WIDTH: 1
      - &20
        DESCRIPTION: ''
        NAME: c3_cmp_mem_sl1_merr
        WIDTH: 1
      - &21
        DESCRIPTION: ''
        NAME: c0_iop_mem_merr
        WIDTH: 1
      - &22
        DESCRIPTION: ''
        NAME: c1_iop_mem_merr
        WIDTH: 1
      - &23
        DESCRIPTION: ''
        NAME: c2_iop_mem_merr
        WIDTH: 1
      - &24
        DESCRIPTION: ''
        NAME: c3_iop_mem_merr
        WIDTH: 1
      - &25
        DESCRIPTION: ''
        NAME: c0_cpl_mem_merr
        WIDTH: 1
      - &26
        DESCRIPTION: ''
        NAME: c1_cpl_mem_merr
        WIDTH: 1
      - &27
        DESCRIPTION: ''
        NAME: c2_cpl_mem_merr
        WIDTH: 1
      - &28
        DESCRIPTION: ''
        NAME: c3_cpl_mem_merr
        WIDTH: 1
      - &29
        DESCRIPTION: ''
        NAME: c0_pwp_cpl_mem_merr
        WIDTH: 1
      - &30
        DESCRIPTION: ''
        NAME: c1_pwp_cpl_mem_merr
        WIDTH: 1
      - &31
        DESCRIPTION: ''
        NAME: c2_pwp_cpl_mem_merr
        WIDTH: 1
      - &32
        DESCRIPTION: ''
        NAME: c3_pwp_cpl_mem_merr
        WIDTH: 1
      - &33
        DESCRIPTION: ''
        NAME: pta_cpl_mem_merr
        WIDTH: 1
      - &34
        DESCRIPTION: ''
        NAME: pf_vf_lookup_mem_merr
        WIDTH: 1
    NAME: hsu_hdma_pcie_framer_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
    NAME: hsu_hdma_pcie_framer_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
    NAME: hsu_hdma_pcie_framer_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
    NAME: hsu_hdma_pcie_framer_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
    NAME: hsu_hdma_pcie_framer_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &35
        DESCRIPTION: ''
        NAME: c0_str_mem_sl0_serr
        WIDTH: 1
      - &36
        DESCRIPTION: ''
        NAME: c1_str_mem_sl0_serr
        WIDTH: 1
      - &37
        DESCRIPTION: ''
        NAME: c2_str_mem_sl0_serr
        WIDTH: 1
      - &38
        DESCRIPTION: ''
        NAME: c3_str_mem_sl0_serr
        WIDTH: 1
      - &39
        DESCRIPTION: ''
        NAME: c0_str_mem_sl1_serr
        WIDTH: 1
      - &40
        DESCRIPTION: ''
        NAME: c1_str_mem_sl1_serr
        WIDTH: 1
      - &41
        DESCRIPTION: ''
        NAME: c2_str_mem_sl1_serr
        WIDTH: 1
      - &42
        DESCRIPTION: ''
        NAME: c3_str_mem_sl1_serr
        WIDTH: 1
      - &43
        DESCRIPTION: ''
        NAME: c0_gtr_mem_serr
        WIDTH: 1
      - &44
        DESCRIPTION: ''
        NAME: c1_gtr_mem_serr
        WIDTH: 1
      - &45
        DESCRIPTION: ''
        NAME: c2_gtr_mem_serr
        WIDTH: 1
      - &46
        DESCRIPTION: ''
        NAME: c3_gtr_mem_serr
        WIDTH: 1
      - &47
        DESCRIPTION: ''
        NAME: c0_cmp_mem_sl0_serr
        WIDTH: 1
      - &48
        DESCRIPTION: ''
        NAME: c1_cmp_mem_sl0_serr
        WIDTH: 1
      - &49
        DESCRIPTION: ''
        NAME: c2_cmp_mem_sl0_serr
        WIDTH: 1
      - &50
        DESCRIPTION: ''
        NAME: c3_cmp_mem_sl0_serr
        WIDTH: 1
      - &51
        DESCRIPTION: ''
        NAME: c0_cmp_mem_sl1_serr
        WIDTH: 1
      - &52
        DESCRIPTION: ''
        NAME: c1_cmp_mem_sl1_serr
        WIDTH: 1
      - &53
        DESCRIPTION: ''
        NAME: c2_cmp_mem_sl1_serr
        WIDTH: 1
      - &54
        DESCRIPTION: ''
        NAME: c3_cmp_mem_sl1_serr
        WIDTH: 1
      - &55
        DESCRIPTION: ''
        NAME: c0_iop_mem_serr
        WIDTH: 1
      - &56
        DESCRIPTION: ''
        NAME: c1_iop_mem_serr
        WIDTH: 1
      - &57
        DESCRIPTION: ''
        NAME: c2_iop_mem_serr
        WIDTH: 1
      - &58
        DESCRIPTION: ''
        NAME: c3_iop_mem_serr
        WIDTH: 1
      - &59
        DESCRIPTION: ''
        NAME: c0_cpl_mem_serr
        WIDTH: 1
      - &60
        DESCRIPTION: ''
        NAME: c1_cpl_mem_serr
        WIDTH: 1
      - &61
        DESCRIPTION: ''
        NAME: c2_cpl_mem_serr
        WIDTH: 1
      - &62
        DESCRIPTION: ''
        NAME: c3_cpl_mem_serr
        WIDTH: 1
      - &63
        DESCRIPTION: ''
        NAME: c0_pwp_cpl_mem_serr
        WIDTH: 1
      - &64
        DESCRIPTION: ''
        NAME: c1_pwp_cpl_mem_serr
        WIDTH: 1
      - &65
        DESCRIPTION: ''
        NAME: c2_pwp_cpl_mem_serr
        WIDTH: 1
      - &66
        DESCRIPTION: ''
        NAME: c3_pwp_cpl_mem_serr
        WIDTH: 1
      - &67
        DESCRIPTION: ''
        NAME: pta_cpl_mem_serr
        WIDTH: 1
      - &68
        DESCRIPTION: ''
        NAME: pf_vf_lookup_mem_serr
        WIDTH: 1
    NAME: hsu_hdma_pcie_framer_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
    NAME: hsu_hdma_pcie_framer_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
    NAME: hsu_hdma_pcie_framer_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
    NAME: hsu_hdma_pcie_framer_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
    NAME: hsu_hdma_pcie_framer_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for HSU_HDMA Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: hsu_hdma_pcie_framer_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: hsu_hdma_pcie_framer_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: hsu_hdma_pcie_framer_scratchpad
    WIDTH: 64
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Configure tags used by iCSR requests
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            0 : Tag Values : 255-C0, 254-C1, 253-C2, 252-C3
                                            1 : Tag Values : 31 -C0, 30 -C1, 29 -C2, 28 -C3
                                           
        NAME: cfg
        WIDTH: 1
    NAME: hsu_hdma_pcie_framer_icsr_tag_cfg
  - ATTR: 5
    DESCRIPTION: HSU_HDMA_PCIE_FRAMER mem error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c0_str_mem_sl0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c1_str_mem_sl0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c2_str_mem_sl0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c3_str_mem_sl0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c0_str_mem_sl1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c1_str_mem_sl1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c2_str_mem_sl1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c3_str_mem_sl1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c0_gtr_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c1_gtr_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c2_gtr_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c3_gtr_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c0_cmp_mem_sl0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c1_cmp_mem_sl0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c2_cmp_mem_sl0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c3_cmp_mem_sl0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c0_cmp_mem_sl1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c1_cmp_mem_sl1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c2_cmp_mem_sl1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c3_cmp_mem_sl1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c0_iop_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c1_iop_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c2_iop_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c3_iop_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c0_cpl_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c1_cpl_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c2_cpl_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c3_cpl_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c0_pwp_cpl_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c1_pwp_cpl_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c2_pwp_cpl_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: c3_pwp_cpl_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pta_cpl_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pf_vf_lookup_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: '0=UC, 1=Correctable'
        NAME: err_type
        WIDTH: 1
    NAME: hsu_hdma_pcie_framer_mem_err_inj_cfg
    TEST_ATTR: 0
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Syndrome related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 11
    NAME: hsu_hdma_pcie_framer_sram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Address related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 9
    NAME: hsu_hdma_pcie_framer_sram_log_addr
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                                   First SRAM ECC error detected (1-hot)
                                                   Set when first error is detected
                                                   Reset when corresponding interrupt status bit is cleared
                                                   [0]  - c0_str_mem sl0 uncorr err
                                                   [1]  - c1_str_mem sl0 uncorr err
                                                   [2]  - c2_str_mem sl0 uncorr err
                                                   [3]  - c3_str_mem sl0 uncorr err
                                                   [4]  - c0_str_mem sl1 uncorr err
                                                   [5]  - c1_str_mem sl1 uncorr err
                                                   [6]  - c2_str_mem sl1 uncorr err
                                                   [7]  - c3_str_mem sl1 uncorr err
                                                   [8]  - c0_gtr_mem uncorr err
                                                   [9]  - c1_gtr_mem uncorr err
                                                   [10] - c2_gtr_mem uncorr err
                                                   [11] - c3_gtr_mem uncorr err
                                                   [12] - c0_cmp_mem sl0 uncorr err
                                                   [13] - c1_cmp_mem sl0 uncorr err
                                                   [14] - c2_cmp_mem sl0 uncorr err
                                                   [15] - c3_cmp_mem sl0 uncorr err
                                                   [16] - c0_cmp_mem sl1 uncorr err
                                                   [17] - c1_cmp_mem sl1 uncorr err
                                                   [18] - c2_cmp_mem sl1 uncorr err
                                                   [19] - c3_cmp_mem sl1 uncorr err
                                                   [20] - c0_iop_mem uncorr err
                                                   [21] - c1_iop_mem uncorr err
                                                   [22] - c2_iop_mem uncorr err
                                                   [23] - c3_iop_mem uncorr err
                                                   [24] - c0_cpl_mem uncorr err
                                                   [25] - c1_cpl_mem uncorr err
                                                   [26] - c2_cpl_mem uncorr err
                                                   [27] - c3_cpl_mem uncorr err
                                                   [28] - c0_pwp_cpl_mem uncorr err
                                                   [29] - c1_pwp_cpl_mem uncorr err
                                                   [30] - c2_pwp_cpl_mem uncorr err
                                                   [31] - c3_pwp_cpl_mem uncorr err
                                                   [32] - pf_vf_lookup_mem uncorr err
                                                  
        NAME: val
        WIDTH: 33
    NAME: hsu_hdma_pcie_framer_sram_log_err_0
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                                   [0] - pta_cpl_mem uncorr err
                                                   [1] - c0_str_mem sl0 corr err
                                                   [2] - c1_str_mem sl0 corr err
                                                   [3] - c2_str_mem sl0 corr err
                                                   [4] - c3_str_mem sl0 corr err
                                                   [5] - c0_str_mem sl1 corr err
                                                   [6] - c1_str_mem sl1 corr err
                                                   [7] - c2_str_mem sl1 corr err
                                                   [8] - c3_str_mem sl1 corr err
                                                   [9] - c0_gtr_mem corr err
                                                   [10] - c1_gtr_mem corr err
                                                   [11] - c2_gtr_mem corr err
                                                   [12] - c3_gtr_mem corr err
                                                   [13] - c0_cmp_mem sl0 corr err
                                                   [14] - c1_cmp_mem sl0 corr err
                                                   [15] - c2_cmp_mem sl0 corr err
                                                   [16] - c3_cmp_mem sl0 corr err
                                                   [17] - c0_cmp_mem sl1 corr err
                                                   [18] - c1_cmp_mem sl1 corr err
                                                   [19] - c2_cmp_mem sl1 corr err
                                                   [20] - c3_cmp_mem sl1 corr err
                                                   [21] - c0_iop_mem corr err
                                                   [22] - c1_iop_mem corr err
                                                   [23] - c2_iop_mem corr err
                                                   [24] - c3_iop_mem corr err
                                                   [25] - c0_cpl_mem corr err
                                                   [26] - c1_cpl_mem corr err
                                                   [27] - c2_cpl_mem corr err
                                                   [28] - c3_cpl_mem corr err
                                                   [29] - c0_pwp_cpl_mem corr err
                                                   [30] - c1_pwp_cpl_mem corr err
                                                   [31] - c2_pwp_cpl_mem corr err
                                                   [32] - c3_pwp_cpl_mem corr err
                                                   [33] - pta_cpl_mem corr err
                                                   [34] - pf_vf_lookup_mem corr err
          
                                                  
        NAME: val
        WIDTH: 35
    NAME: hsu_hdma_pcie_framer_sram_log_err_1
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Write Data for TLPs
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "\n                                 "
        NAME: data
        WIDTH: 64
    NAME: hsu_hdma_pcie_framer_icsr_wdata
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Rsp Read Data
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "\n                                 "
        NAME: data
        WIDTH: 64
    NAME: hsu_hdma_pcie_framer_icsr_rdata
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: 64b Address
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           Memory access : Full 64 bit address.
                                           Cfg access    : ECAM Format specifiec in PCIe spec (Table 38 in HSU Spec)
                                           1:0 - rsvd, should be '0
                                           
        NAME: data
        WIDTH: 64
    NAME: hsu_hdma_pcie_framer_icsr_addr
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: TLP Command Register
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            000 : Type 0 Cfg Rd
                                            001 : Type 0 Cfg Wr
                                            010 : Type 1 Cfg Rd
                                            011 : Type 1 Cfg Wr
                                            100 : Mem Rd
                                            101 : Mem Wr
                                            110-111 : Reserved
                                           
        NAME: typ
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            As per PCIe Spec
                                           
        NAME: first_dw_be
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            As per PCIe Spec
                                           
        NAME: last_dw_be
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            1 : Trigger the command
                                            0 : Ignored
                                           
        NAME: trigger
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           Poll until done is asserted.
                                           
        NAME: done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Completion Status as defined in PCIe Spec. 
                                           
        NAME: cpl_st
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Completion payload corrupted. 
                                           
        NAME: ep
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Completion payload corrupted. 
                                           
        NAME: rsvd
        WIDTH: 47
    NAME: hsu_hdma_pcie_framer_icsr_cmd
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: VF Partition amongst 16 PFs lookup table
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Base VF number of this PF.
                                           
        NAME: vf_base
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Number of VFs attached to this PF.
                                           
        NAME: num_vf
        WIDTH: 9
    NAME: hsu_hdma_pcie_framer_vf_partition_lut
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: PF/VF Id lookup table for unified fid
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            PF Id for this unified fid.
                                           
        NAME: pf_id
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            VF Id for this unified fid.
                                           
        NAME: vf_id
        WIDTH: 9
    NAME: hsu_hdma_pcie_framer_pf_vf_lookup
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: 'Local/Remote Ack configuration for STR, for HUE-FMR - Per Controller'
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            00 : Ack generated by honoring the last bit in STR request; last=1-REMOTE, last=0-LOCAL.
                                            01 : Ack always locally generated.
                                            10 : Ack always remotely generated.
                                            11 : Rsvd (Illegal configuration)
                                           
        NAME: mode_bits
        WIDTH: 2
    NAME: hsu_hdma_pcie_framer_str_ack_mode
XASIZE: 0
