// Seed: 3599858492
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    input id_6,
    input id_7,
    input logic id_8
    , id_11,
    output logic id_9,
    input id_10
);
  logic id_12;
  type_21(
      1, id_11, 1, 1, id_10
  ); type_22(
      1, id_1 & id_11
  );
  assign id_2 = 1'd0;
  assign id_1 = 1;
  assign id_5 = 1;
  logic id_13;
  logic id_14;
endmodule
