// Seed: 10857977
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  parameter id_3 = 1'b0 - id_1;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri1 id_2,
    id_10,
    input tri id_3,
    output wand id_4,
    input tri1 id_5,
    output wire id_6,
    output wire id_7,
    output supply1 id_8
);
  assign id_7 = id_3;
  if (1 != id_1) tri id_11 = 1;
  else assign id_10 = -1;
  wire id_12;
  always if (-1) id_0 <= id_10;
  module_0 modCall_1 (
      id_12,
      id_11
  );
  tri id_13;
  nor primCall (id_0, id_2, id_11, id_1, id_12, id_5);
  assign id_0 = 1'b0;
  assign {id_13, 1'b0, -1, id_5, id_2, 1} = id_3;
  wire id_14;
  wire id_15;
  assign id_12 = id_12;
endmodule
