{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 19:36:59 2017 " "Info: Processing started: Mon Nov 06 19:36:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off COADEXP3 -c COADEXP3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP3 -c COADEXP3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74273:inst2\|19 register 74273:inst2\|15 299.04 MHz 3.344 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 299.04 MHz between source register \"74273:inst2\|19\" and destination register \"74273:inst2\|15\" (period= 3.344 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.080 ns + Longest register register " "Info: + Longest register to register delay is 3.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst2\|19 1 REG LCFF_X1_Y5_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 2; REG Node = '74273:inst2\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst2|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.206 ns) 0.641 ns 74283:inst6\|f74283:sub\|104~8 2 COMB LCCOMB_X1_Y5_N12 2 " "Info: 2: + IC(0.435 ns) + CELL(0.206 ns) = 0.641 ns; Loc. = LCCOMB_X1_Y5_N12; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|104~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { 74273:inst2|19 74283:inst6|f74283:sub|104~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 184 400 464 224 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 1.209 ns 74283:inst6\|f74283:sub\|105~130 3 COMB LCCOMB_X1_Y5_N22 2 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.209 ns; Loc. = LCCOMB_X1_Y5_N22; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|105~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 1.788 ns 74283:inst6\|f74283:sub\|106~231 4 COMB LCCOMB_X1_Y5_N28 2 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 1.788 ns; Loc. = LCCOMB_X1_Y5_N28; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|106~231'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 2.376 ns 74283:inst6\|f74283:sub\|107~54 5 COMB LCCOMB_X1_Y5_N26 3 " "Info: 5: + IC(0.382 ns) + CELL(0.206 ns) = 2.376 ns; Loc. = LCCOMB_X1_Y5_N26; Fanout = 3; COMB Node = '74283:inst6\|f74283:sub\|107~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|107~54 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 904 408 472 944 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 2.972 ns 74283:inst\|f74283:sub\|76 6 COMB LCCOMB_X1_Y5_N4 1 " "Info: 6: + IC(0.390 ns) + CELL(0.206 ns) = 2.972 ns; Loc. = LCCOMB_X1_Y5_N4; Fanout = 1; COMB Node = '74283:inst\|f74283:sub\|76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { 74283:inst6|f74283:sub|107~54 74283:inst|f74283:sub|76 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 96 592 656 136 "76" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.080 ns 74273:inst2\|15 7 REG LCFF_X1_Y5_N5 3 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 3.080 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 3; REG Node = '74273:inst2\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74283:inst|f74283:sub|76 74273:inst2|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 36.95 % ) " "Info: Total cell delay = 1.138 ns ( 36.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.942 ns ( 63.05 % ) " "Info: Total interconnect delay = 1.942 ns ( 63.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.080 ns" { 74273:inst2|19 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|107~54 74283:inst|f74283:sub|76 74273:inst2|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.080 ns" { 74273:inst2|19 {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|107~54 {} 74283:inst|f74283:sub|76 {} 74273:inst2|15 {} } { 0.000ns 0.435ns 0.362ns 0.373ns 0.382ns 0.390ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 7 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 2.857 ns 74273:inst2\|15 3 REG LCFF_X1_Y5_N5 3 " "Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 3; REG Node = '74273:inst2\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { CLK~clkctrl 74273:inst2|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.21 % ) " "Info: Total cell delay = 1.806 ns ( 63.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.051 ns ( 36.79 % ) " "Info: Total interconnect delay = 1.051 ns ( 36.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl 74273:inst2|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|15 {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.857 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 7 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 2.857 ns 74273:inst2\|19 3 REG LCFF_X1_Y5_N1 2 " "Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 2; REG Node = '74273:inst2\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.21 % ) " "Info: Total cell delay = 1.806 ns ( 63.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.051 ns ( 36.79 % ) " "Info: Total interconnect delay = 1.051 ns ( 36.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|19 {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl 74273:inst2|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|15 {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|19 {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.080 ns" { 74273:inst2|19 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|107~54 74283:inst|f74283:sub|76 74273:inst2|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.080 ns" { 74273:inst2|19 {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|107~54 {} 74283:inst|f74283:sub|76 {} 74273:inst2|15 {} } { 0.000ns 0.435ns 0.362ns 0.373ns 0.382ns 0.390ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl 74273:inst2|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|15 {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|19 {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74273:inst2\|15 A1 CLK 7.495 ns register " "Info: tsu for register \"74273:inst2\|15\" (data pin = \"A1\", clock pin = \"CLK\") is 7.495 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.392 ns + Longest pin register " "Info: + Longest pin to register delay is 10.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns A1 1 PIN PIN_200 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_200; Fanout = 2; PIN Node = 'A1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 608 360 376 776 "A1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.344 ns) + CELL(0.615 ns) 7.953 ns 74283:inst6\|f74283:sub\|104~8 2 COMB LCCOMB_X1_Y5_N12 2 " "Info: 2: + IC(6.344 ns) + CELL(0.615 ns) = 7.953 ns; Loc. = LCCOMB_X1_Y5_N12; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|104~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.959 ns" { A1 74283:inst6|f74283:sub|104~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 184 400 464 224 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 8.521 ns 74283:inst6\|f74283:sub\|105~130 3 COMB LCCOMB_X1_Y5_N22 2 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 8.521 ns; Loc. = LCCOMB_X1_Y5_N22; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|105~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 9.100 ns 74283:inst6\|f74283:sub\|106~231 4 COMB LCCOMB_X1_Y5_N28 2 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 9.100 ns; Loc. = LCCOMB_X1_Y5_N28; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|106~231'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 9.688 ns 74283:inst6\|f74283:sub\|107~54 5 COMB LCCOMB_X1_Y5_N26 3 " "Info: 5: + IC(0.382 ns) + CELL(0.206 ns) = 9.688 ns; Loc. = LCCOMB_X1_Y5_N26; Fanout = 3; COMB Node = '74283:inst6\|f74283:sub\|107~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|107~54 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 904 408 472 944 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 10.284 ns 74283:inst\|f74283:sub\|76 6 COMB LCCOMB_X1_Y5_N4 1 " "Info: 6: + IC(0.390 ns) + CELL(0.206 ns) = 10.284 ns; Loc. = LCCOMB_X1_Y5_N4; Fanout = 1; COMB Node = '74283:inst\|f74283:sub\|76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { 74283:inst6|f74283:sub|107~54 74283:inst|f74283:sub|76 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 96 592 656 136 "76" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.392 ns 74273:inst2\|15 7 REG LCFF_X1_Y5_N5 3 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 10.392 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 3; REG Node = '74273:inst2\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74283:inst|f74283:sub|76 74273:inst2|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.541 ns ( 24.45 % ) " "Info: Total cell delay = 2.541 ns ( 24.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.851 ns ( 75.55 % ) " "Info: Total interconnect delay = 7.851 ns ( 75.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.392 ns" { A1 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|107~54 74283:inst|f74283:sub|76 74273:inst2|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.392 ns" { A1 {} A1~combout {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|107~54 {} 74283:inst|f74283:sub|76 {} 74273:inst2|15 {} } { 0.000ns 0.000ns 6.344ns 0.362ns 0.373ns 0.382ns 0.390ns 0.000ns } { 0.000ns 0.994ns 0.615ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.857 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 7 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 2.857 ns 74273:inst2\|15 3 REG LCFF_X1_Y5_N5 3 " "Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 3; REG Node = '74273:inst2\|15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { CLK~clkctrl 74273:inst2|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.21 % ) " "Info: Total cell delay = 1.806 ns ( 63.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.051 ns ( 36.79 % ) " "Info: Total interconnect delay = 1.051 ns ( 36.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl 74273:inst2|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|15 {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.392 ns" { A1 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|107~54 74283:inst|f74283:sub|76 74273:inst2|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.392 ns" { A1 {} A1~combout {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|107~54 {} 74283:inst|f74283:sub|76 {} 74273:inst2|15 {} } { 0.000ns 0.000ns 6.344ns 0.362ns 0.373ns 0.382ns 0.390ns 0.000ns } { 0.000ns 0.994ns 0.615ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl 74273:inst2|15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|15 {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK O4 74273:inst2\|19 10.521 ns register " "Info: tco from clock \"CLK\" to destination pin \"O4\" through register \"74273:inst2\|19\" is 10.521 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.857 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 7 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 2.857 ns 74273:inst2\|19 3 REG LCFF_X1_Y5_N1 2 " "Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 2; REG Node = '74273:inst2\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.21 % ) " "Info: Total cell delay = 1.806 ns ( 63.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.051 ns ( 36.79 % ) " "Info: Total interconnect delay = 1.051 ns ( 36.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|19 {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.360 ns + Longest register pin " "Info: + Longest register to pin delay is 7.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst2\|19 1 REG LCFF_X1_Y5_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 2; REG Node = '74273:inst2\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst2|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.206 ns) 0.641 ns 74283:inst6\|f74283:sub\|104~8 2 COMB LCCOMB_X1_Y5_N12 2 " "Info: 2: + IC(0.435 ns) + CELL(0.206 ns) = 0.641 ns; Loc. = LCCOMB_X1_Y5_N12; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|104~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { 74273:inst2|19 74283:inst6|f74283:sub|104~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 184 400 464 224 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 1.209 ns 74283:inst6\|f74283:sub\|105~130 3 COMB LCCOMB_X1_Y5_N22 2 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.209 ns; Loc. = LCCOMB_X1_Y5_N22; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|105~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 1.788 ns 74283:inst6\|f74283:sub\|106~231 4 COMB LCCOMB_X1_Y5_N28 2 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 1.788 ns; Loc. = LCCOMB_X1_Y5_N28; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|106~231'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.624 ns) 2.803 ns 74283:inst6\|f74283:sub\|82 5 COMB LCCOMB_X1_Y5_N14 2 " "Info: 5: + IC(0.391 ns) + CELL(0.624 ns) = 2.803 ns; Loc. = LCCOMB_X1_Y5_N14; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|82 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 816 600 664 856 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(3.276 ns) 7.360 ns O4 6 PIN PIN_56 0 " "Info: 6: + IC(1.281 ns) + CELL(3.276 ns) = 7.360 ns; Loc. = PIN_56; Fanout = 0; PIN Node = 'O4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.557 ns" { 74283:inst6|f74283:sub|82 O4 } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { -104 600 616 72 "O4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.518 ns ( 61.39 % ) " "Info: Total cell delay = 4.518 ns ( 61.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.842 ns ( 38.61 % ) " "Info: Total interconnect delay = 2.842 ns ( 38.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.360 ns" { 74273:inst2|19 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|82 O4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.360 ns" { 74273:inst2|19 {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|82 {} O4 {} } { 0.000ns 0.435ns 0.362ns 0.373ns 0.391ns 1.281ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|19 {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.360 ns" { 74273:inst2|19 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|82 O4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.360 ns" { 74273:inst2|19 {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|82 {} O4 {} } { 0.000ns 0.435ns 0.362ns 0.373ns 0.391ns 1.281ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A1 O4 14.672 ns Longest " "Info: Longest tpd from source pin \"A1\" to destination pin \"O4\" is 14.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns A1 1 PIN PIN_200 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_200; Fanout = 2; PIN Node = 'A1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 608 360 376 776 "A1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.344 ns) + CELL(0.615 ns) 7.953 ns 74283:inst6\|f74283:sub\|104~8 2 COMB LCCOMB_X1_Y5_N12 2 " "Info: 2: + IC(6.344 ns) + CELL(0.615 ns) = 7.953 ns; Loc. = LCCOMB_X1_Y5_N12; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|104~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.959 ns" { A1 74283:inst6|f74283:sub|104~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 184 400 464 224 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 8.521 ns 74283:inst6\|f74283:sub\|105~130 3 COMB LCCOMB_X1_Y5_N22 2 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 8.521 ns; Loc. = LCCOMB_X1_Y5_N22; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|105~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 9.100 ns 74283:inst6\|f74283:sub\|106~231 4 COMB LCCOMB_X1_Y5_N28 2 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 9.100 ns; Loc. = LCCOMB_X1_Y5_N28; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|106~231'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.624 ns) 10.115 ns 74283:inst6\|f74283:sub\|82 5 COMB LCCOMB_X1_Y5_N14 2 " "Info: 5: + IC(0.391 ns) + CELL(0.624 ns) = 10.115 ns; Loc. = LCCOMB_X1_Y5_N14; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|82 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 816 600 664 856 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(3.276 ns) 14.672 ns O4 6 PIN PIN_56 0 " "Info: 6: + IC(1.281 ns) + CELL(3.276 ns) = 14.672 ns; Loc. = PIN_56; Fanout = 0; PIN Node = 'O4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.557 ns" { 74283:inst6|f74283:sub|82 O4 } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { -104 600 616 72 "O4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.921 ns ( 40.36 % ) " "Info: Total cell delay = 5.921 ns ( 40.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.751 ns ( 59.64 % ) " "Info: Total interconnect delay = 8.751 ns ( 59.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.672 ns" { A1 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|82 O4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.672 ns" { A1 {} A1~combout {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|82 {} O4 {} } { 0.000ns 0.000ns 6.344ns 0.362ns 0.373ns 0.391ns 1.281ns } { 0.000ns 0.994ns 0.615ns 0.206ns 0.206ns 0.624ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74273:inst2\|16 A4 CLK -3.831 ns register " "Info: th for register \"74273:inst2\|16\" (data pin = \"A4\", clock pin = \"CLK\") is -3.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.857 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 7 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 2.857 ns 74273:inst2\|16 3 REG LCFF_X1_Y5_N15 2 " "Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 2; REG Node = '74273:inst2\|16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { CLK~clkctrl 74273:inst2|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.21 % ) " "Info: Total cell delay = 1.806 ns ( 63.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.051 ns ( 36.79 % ) " "Info: Total interconnect delay = 1.051 ns ( 36.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl 74273:inst2|16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|16 {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.994 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns A4 1 PIN PIN_46 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_46; Fanout = 2; PIN Node = 'A4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4 } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 608 408 424 776 "A4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.685 ns) + CELL(0.206 ns) 6.886 ns 74283:inst6\|f74283:sub\|82 2 COMB LCCOMB_X1_Y5_N14 2 " "Info: 2: + IC(5.685 ns) + CELL(0.206 ns) = 6.886 ns; Loc. = LCCOMB_X1_Y5_N14; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.891 ns" { A4 74283:inst6|f74283:sub|82 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 816 600 664 856 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.994 ns 74273:inst2\|16 3 REG LCFF_X1_Y5_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.994 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 2; REG Node = '74273:inst2\|16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74283:inst6|f74283:sub|82 74273:inst2|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 18.72 % ) " "Info: Total cell delay = 1.309 ns ( 18.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.685 ns ( 81.28 % ) " "Info: Total interconnect delay = 5.685 ns ( 81.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.994 ns" { A4 74283:inst6|f74283:sub|82 74273:inst2|16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.994 ns" { A4 {} A4~combout {} 74283:inst6|f74283:sub|82 {} 74273:inst2|16 {} } { 0.000ns 0.000ns 5.685ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl 74273:inst2|16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|16 {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.994 ns" { A4 74283:inst6|f74283:sub|82 74273:inst2|16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.994 ns" { A4 {} A4~combout {} 74283:inst6|f74283:sub|82 {} 74273:inst2|16 {} } { 0.000ns 0.000ns 5.685ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 19:36:59 2017 " "Info: Processing ended: Mon Nov 06 19:36:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
