

================================================================
== Vivado HLS Report for 'Block_arrayctor_loop'
================================================================
* Date:           Sat Aug  1 16:45:56 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        stereo_2020
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%rows_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows_V)" [stereo_2020/disparity_map.cpp:45]   --->   Operation 3 'read' 'rows_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%cols_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols_V)" [stereo_2020/disparity_map.cpp:45]   --->   Operation 4 'read' 'cols_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%col_packets = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %cols_V_read, i32 1, i32 31)" [stereo_2020/disparity_map.cpp:45]   --->   Operation 5 'partselect' 'col_packets' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%col_packets_1 = zext i31 %col_packets to i32" [stereo_2020/disparity_map.cpp:45]   --->   Operation 6 'zext' 'col_packets_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (8.51ns)   --->   "%packets = mul i32 %col_packets_1, %rows_V_read" [stereo_2020/disparity_map.cpp:46]   --->   Operation 7 'mul' 'packets' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %packets_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_cast_out = zext i31 %col_packets to i63" [stereo_2020/disparity_map.cpp:45]   --->   Operation 9 'zext' 'tmp_cast_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %packets_out_out, i32 %packets)" [stereo_2020/disparity_map.cpp:46]   --->   Operation 10 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i63 } undef, i32 %col_packets_1, 0" [stereo_2020/disparity_map.cpp:45]   --->   Operation 11 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i63 } %mrv, i63 %tmp_cast_out, 1" [stereo_2020/disparity_map.cpp:45]   --->   Operation 12 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "ret { i32, i63 } %mrv_1" [stereo_2020/disparity_map.cpp:45]   --->   Operation 13 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ rows_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ packets_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rows_V_read   (read         ) [ 000]
cols_V_read   (read         ) [ 000]
col_packets   (partselect   ) [ 001]
col_packets_1 (zext         ) [ 001]
packets       (mul          ) [ 001]
StgValue_8    (specinterface) [ 000]
tmp_cast_out  (zext         ) [ 000]
StgValue_10   (write        ) [ 000]
mrv           (insertvalue  ) [ 000]
mrv_1         (insertvalue  ) [ 000]
StgValue_13   (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="packets_out_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packets_out_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="rows_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="cols_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="StgValue_10_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="1"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_10/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="col_packets_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="31" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="1" slack="0"/>
<pin id="63" dir="0" index="3" bw="6" slack="0"/>
<pin id="64" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="col_packets/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="col_packets_1_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="31" slack="0"/>
<pin id="71" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_packets_1/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="packets_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="31" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="packets/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_cast_out_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="31" slack="1"/>
<pin id="81" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_out/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mrv_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="95" slack="0"/>
<pin id="84" dir="0" index="1" bw="31" slack="1"/>
<pin id="85" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="mrv_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="95" slack="0"/>
<pin id="89" dir="0" index="1" bw="31" slack="0"/>
<pin id="90" dir="1" index="2" bw="95" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="col_packets_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="31" slack="1"/>
<pin id="95" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col_packets "/>
</bind>
</comp>

<comp id="98" class="1005" name="col_packets_1_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_packets_1 "/>
</bind>
</comp>

<comp id="103" class="1005" name="packets_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="packets "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="66"><net_src comp="46" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="59" pin=3"/></net>

<net id="72"><net_src comp="59" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="40" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="82" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="59" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="101"><net_src comp="69" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="106"><net_src comp="73" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: packets_out_out | {2 }
 - Input state : 
	Port: Block_arrayctor.loop : cols_V | {1 }
	Port: Block_arrayctor.loop : rows_V | {1 }
  - Chain level:
	State 1
		col_packets_1 : 1
		packets : 2
	State 2
		mrv_1 : 1
		StgValue_13 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |      packets_fu_73      |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|   read   |  rows_V_read_read_fu_40 |    0    |    0    |    0    |
|          |  cols_V_read_read_fu_46 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_10_write_fu_52 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|    col_packets_fu_59    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |   col_packets_1_fu_69   |    0    |    0    |    0    |
|          |    tmp_cast_out_fu_79   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|insertvalue|        mrv_fu_82        |    0    |    0    |    0    |
|          |       mrv_1_fu_87       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|col_packets_1_reg_98|   32   |
| col_packets_reg_93 |   31   |
|   packets_reg_103  |   32   |
+--------------------+--------+
|        Total       |   95   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |    0   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   95   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   95   |   20   |
+-----------+--------+--------+--------+
