// Seed: 3662592857
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri void id_2,
    input tri id_3,
    input wire id_4,
    input supply0 id_5,
    output tri id_6,
    output wor id_7
);
  logic id_9;
  assign id_9 = -1'b0;
  assign id_9 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri1 id_3,
    output logic id_4,
    output tri1 id_5
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_3,
      id_5
  );
  assign modCall_1.id_4 = 0;
  wire id_7;
  always id_4 <= 1;
  logic id_8;
endmodule
