{"index": 167, "svad": "This property verifies that the signal adr_o is assigned the value 16'hABCD whenever the signal addr_temp equals 16'hABCD and the reset signal hresetn is asserted high. The check is triggered on every positive edge of the clock signal hclk. The property is disabled and not checked when the reset signal hresetn is deasserted low.", "reference_sva": "property p_adr_o_assignment;\n    @(posedge hclk) disable iff (hresetn == 0)\n        (hresetn == 1 && addr_temp == 16'hABCD) |-> (adr_o == 16'hABCD);\nendproperty\nassert_p_adr_o_assignment: assert property (p_adr_o_assignment) else $error(\"Assertion failed: adr_o signal does not match the expected value 16'hABCD when addr_temp is 16'hABCD and hresetn is 1\");", "generated_sva": "property p_adr_check;\n  @(posedge hclk) disable iff (!hresetn)\n  (addr_temp == 16'hABCD) |-> (adr_o == 16'hABCD);\nendproperty\n\na_adr_check: assert property (p_adr_check);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_adr_o_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `addr_temp`, `adr_o`, `hABCD`\n\n* **Clocks & Resets:**\n    * Primary Clock: `hclk` (posedge)\n    * Reset Signal: `hresetn` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(hresetn == 1 && addr_temp == 16'hABCD)`\n    * Response condition: `(adr_o == 16'hABCD)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(hresetn == 1 && addr_temp == 16'hABCD)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `(adr_o == 16'hABCD)`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (hresetn == 0)`\n    * Property is disabled when reset `hresetn` is active high\n\n* **Assertion Structure:**\n    * `@(posedge hclk) (hresetn == 1 && addr_temp == 16'hABCD) |-> (adr_o == 16'hABCD)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_adr_o_assignment;\n    @(posedge hclk) disable iff (hresetn == 0)\n        (hresetn == 1 && addr_temp == 16'hABCD) |-> (adr_o == 16'hABCD);\nendproperty\nassert_p_adr_o_assignment: assert property (p_adr_o_assignment) else $error(\"Assertion failed: adr_o signal does not match the expected value 16'hABCD when addr_temp is 16'hABCD and hresetn is 1\");\n```\n\n**Summary:**\nProperty `p_adr_o_assignment` uses overlapping implication synchronized to `hclk`.", "error_message": null, "generation_time": 14.620076894760132, "verification_time": 0.018573284149169922, "from_cache": false}