// Seed: 3229520419
module module_0 (
    input uwire id_0,
    input uwire id_1
);
  wire id_3, id_4;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    input  logic id_2,
    output logic id_3,
    input  tri0  id_4,
    inout  tri   id_5,
    input  tri0  id_6,
    output logic id_7,
    input  uwire id_8
);
  if (1'b0) localparam id_10 = -1;
  final id_3 <= 1;
  initial id_7 <= -1;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign id_3 = -1;
  final id_3 <= id_2;
  logic id_12, id_13;
  assign id_1 = id_2;
  tri1 id_14 = id_8;
  wire id_15, id_16, id_17;
  logic id_18, id_19, id_20;
  parameter id_21 = -1'b0;
  parameter id_22 = 1;
endmodule
