// Seed: 1859080000
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5,
    output wire id_6,
    input wor id_7,
    input wire id_8,
    input wire id_9
    , id_11
);
  always @(negedge 1 or posedge 1);
  and (id_0, id_11, id_3, id_4);
  module_0(
      id_11, id_11, id_11, id_11
  );
endmodule
