Vicki H. Allan , Reese B. Jones , Randall M. Lee , Stephen J. Allan, Software pipelining, ACM Computing Surveys (CSUR), v.27 n.3, p.367-432, Sept. 1995[doi>10.1145/212094.212131]
C. André, F. Mallet, and M.-A. Peraldi-Frati. 2007. A multiform time approach to real-time system modeling: Application to an automotive system. In Proceedings of the SIES. Lisbon, Portugal.
ARINC653. 2005. Avionics Application Software Standard Interface, volumes 1--3. http://www.arinc.org.
AUTOSAR. 2009. Automotive Open System Architecture, release 4. http://www.autosar.org/.
Anne Benoit , Veronika Rehn-Sonigo , Yves Robert, Multi-criteria scheduling of pipeline workflows, Proceedings of the 2007 IEEE International Conference on Cluster Computing, p.515-524, September 17-20, 2007[doi>10.1109/CLUSTR.2007.4629278]
Pierre-Yves Calland , Alain Darte , Yves Robert, Circuit Retiming Applied to Decomposed Software Pipelining, IEEE Transactions on Parallel and Distributed Systems, v.9 n.1, p.24-35, January 1998[doi>10.1109/71.655240]
T. Carle, D. Potop-Butucaru, Y. Sorel, and D. Lesens. 2012. From dataflow specification to multiprocessor partitioned time-triggered real-time implementation. Technical Report. INRIA. http://hal.inria.fr/hal-00742908
Paul Caspi , Adrian Curic , Aude Maignan , Christos Sofronis , Stavros Tripakis , Peter Niebert, From simulink to SCADE/lustre to TTA: a layered approach for distributed embedded applications, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780754]
Karam S. Chatha , Ranga Vemuri, Hardware-Software partitioning and pipelined scheduling of transformative applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.193-208, June 2002[doi>10.1109/TVLSI.2002.1043323]
Y.-S. Chiu, C.-S. Shih, and S.-H. Hung. 2011. Pipeline schedule synthesis for real-time streaming tasks with inter/intra-instance precedence constraints. In Proceedings of DATE. Grenoble, France.
Petru Eles , Zebo Peng , Paul Pop , Alex Doboli, Scheduling with bus access optimization for distributed embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.5, p.472-491, Oct., 2000[doi>10.1109/92.894152]
G. Fohler, A. Neundorf, K.-E. Årzén, C. Lucarz, M. Mattavelli, V. Noel, C. von Platen, G. Butazzo, E. Bini, and C. Scordino. 2008. EU FP7 ACTORS project. Ch 5: Resource reservation in real-time systems. In D7a: State of the Art Assessment. http://www3.control.lth.se/user/karlerik/Actors/d7a-rev.pdf.
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
F. Gasperoni and U. Schwiegelshohn. 1994. Generating close to optimum loop schedules on parallel processors. Parallel Processing Letters 4, 4, 391--404.
R. Govindarajan , Erik R. Altman , Guang R. Gao, Minimizing register requirements under resource-constrained rate-optimal software pipelining, Proceedings of the 27th annual international symposium on Microarchitecture, p.85-94, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192733]
Thierry Grandpierre , Yves Sorel, From Algorithm and Architecture Specifications to Automatic Generation of Distributed Real-Time Executives: a Seamless Flow of Graphs Transformations, Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, p.123, June 24-26, 2003
John L. Hennessy , David A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
Richard A. Huff, Lifetime-sensitive modulo scheduling, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.258-267, June 21-25, 1993, Albuquerque, New Mexico, USA[doi>10.1145/155090.155115]
W. Kim, D. Yoo, H. Park, and M. Ahn. 2012. SCC based modulo scheduling for coarse-grained reconfigurable processors. In Proceedings of the 2012 International Converence on Field-Programmable Technology (FPT). Seoul, Korea.
M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, USA[doi>10.1145/53990.54022]
C. Leiserson and J. Saxe. 1991. Retiming synchronous circuitry. Algorithmica 6, 1, 5--35.
A. Monot, N. Navet, F. Simonot, and B. Bavoux. 2010. Multicore scheduling in automotive ECUs. In Proceedings of the ERTSS. Toulouse, France.
L. Morel. 2005. Exploitation des structures régulières et des spécifications locales pour le developpement correct de systèmes réactifs de grande taille. Ph.D. Dissertation. Institut National Polytechnique de Grenoble.
Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
Dumitru Potop-Butucaru , Akramul Azim , Sebastian Fischmeister, Semantics-preserving implementation of synchronous specifications over dynamic TDMA distributed architectures, Proceedings of the tenth ACM international conference on Embedded software, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1879021.1879048]
Dumitru Potop-Butucaru , Robert de Simone , Yves Sorel , Jean-Pierre Talpin, Clock-driven distributed real-time implementation of endochronous synchronous programs, Proceedings of the seventh ACM international conference on Embedded software, October 12-16, 2009, Grenoble, France[doi>10.1145/1629335.1629356]
C. Pradalier, J. Hermosillo, C. Koike, C. Braillon, P. Bessière, and C. Laugier. 2005. The CyCab: A car-like robot navigating autonomously and safely among pedestrians. Robotics and Autonomous Systems 50, 1, 51--68.
B. R. Rau. 1996. Iterative modulo scheduling. International Journal of Parallel Programming 24, 1, 3--64.
B. R. Rau , C. D. Glaeser, Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing, Proceedings of the 14th annual workshop on Microprogramming, p.183-198, December 01-01, 1981, Chatham, Massachusetts, USA
B. R. Rau , M. Lee , P. P. Tirumalai , M. S. Schlansker, Register allocation for software pipelined loops, Proceedings of the ACM SIGPLAN 1992 conference on Programming language design and implementation, p.283-299, June 15-19, 1992, San Francisco, California, USA[doi>10.1145/143095.143141]
John M. Rushby, Bus Architectures for Safety-Critical Embedded Systems, Proceedings of the First International Workshop on Embedded Software, p.306-323, October 08-10, 2001
Mikhail Smelyanskiy , Scott A. Mahlke , Edward S. Davidson , Hsien-Hsin S. Lee, Predicate-aware scheduling: a technique for reducing resource constraints, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
J. Wang and C. Eisenbeis. 1993. Decomposed software pipelining. http://hal.inria.fr/inria-00074834
N. J. Warter, D. M. Lavery, and W. W. Hwu. 1993. The benefit of predicated execution for software pipelining. In Proceedings of the HICSS-26 Conference. Houston, Texas.
Hoeseok Yang , Soonhoi Ha, Pipelined data parallel task mapping/scheduling technique for MPSoC, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Han-Saem Yun , Jihong Kim , Soo-Mook Moon, Time optimal software pipelining of loops with control flows, International Journal of Parallel Programming, v.31 n.5, p.339-391, October 2003[doi>10.1023/A:1027387028481]
Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, Register Constrained Modulo Scheduling, IEEE Transactions on Parallel and Distributed Systems, v.15 n.5, p.417-430, May 2004[doi>10.1109/TPDS.2004.1278099]
Wei Zheng , Jike Chong , Claudio Pinello , Sri Kanajan , Alberto Sangiovanni-Vincentelli, Extensible and Scalable Time Triggered Scheduling, Proceedings of the Fifth International Conference on Application of Concurrency to System Design, p.132-141, June 07-09, 2005[doi>10.1109/ACSD.2005.13]
Qingfeng Zhuge , Zili Shao , Edwin H.-M. Sha, Optimal Code Size Reduction for Software-Pipelined Loops on DSP Applications, Proceedings of the 2002 International Conference on Parallel Processing, p.613, August 18-21, 2002
