INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls_pfb.hlsrun_cosim_summary, at Thu Jan  8 19:50:43 2026
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb -config /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg -cmdlineconfig /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'brett' on host 'brett-System-Product-Name' (Linux_x86_64 version 6.17.13-zabbly+) on Thu Jan 08 19:50:44 PST 2026
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/brett/Documents/FX_Correlator/pfb/hls_pfb'
WARNING: [HLS 200-40] Environment variable 'C_INCLUDE_PATH' is set to /usr/include/x86_64-linux-gnu:.
WARNING: [HLS 200-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /usr/include/x86_64-linux-gnu:.
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb 
INFO: [HLS 200-1510] Running: open_project /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5)
INFO: [HLS 200-10] Adding test bench file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=pfb_multichannel_decimator' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying ini 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-B/usr/lib/x86_64-linux-gnu/' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7)
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_pfb_multichannel_decimator.cpp
   Compiling apatb_pfb_multichannel_decimator_util.cpp
   Compiling pfb.cpp_pre.cpp.tb.cpp
   Compiling pfb_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_pfb_multichannel_decimator_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Starting Multichannel PFB + FFT Test...
Processing Block 0...
Processing Block 1...
Processing Block 2...
Processing Block 3...
Processing Block 4...
Processing Block 5...
Processing Block 6...
Processing Block 7...
---------------------------------------------
PASS: All Channels Matched (PFB + FFT).
---------------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1024
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'pfb_multichannel_decimator_fft_syn_fft_config_s_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_s_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_s_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'pfb_multichannel_decimator_fft_syn_fft_config_3_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_3_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_3_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'pfb_multichannel_decimator_fft_syn_fft_config_1_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_1_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_1_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'pfb_multichannel_decimator_fft_syn_fft_config_2_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_2_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_2_core_ip'...
INFO: [Common 17-206] Exiting Vivado at Thu Jan  8 19:51:36 2026...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_pfb_multichannel_decimator_top glbl -Oenable_linking_all_libraries -prj pfb_multichannel_decimator.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s pfb_multichannel_decimator 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_regslice_both
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_fft_syn_fft_config_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fft_syn_fft_config_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft_Block_for_end26_proc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_perform_fft_Block_for_end26_proc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft_Loop_unpack_loop_proc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_perform_fft_Loop_unpack_loop_proc1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft_Block_for_end24_proc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_perform_fft_Block_for_end24_proc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft_Block_for_end_proc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_perform_fft_Block_for_end_proc2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_dout_data_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft_Block_for_end28_proc5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_perform_fft_Block_for_end28_proc5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w8_d2_S
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w8_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_q2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_q2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_fifo_w128_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w128_d1024_A
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w128_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_dout_data_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_sparsemux_9_2_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_sparsemux_9_2_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_i1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_i1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_pfb_multichannel_decimator_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_mul_16s_16s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_mul_16s_16s_31_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_compute_pfb_Pipeline_load_coeffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_compute_pfb_Pipeline_load_coeffs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_fifo_w128_d16_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w128_d16_A
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w128_d16_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_start_for_perform_fft_Loop_repack_loop_proc7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_perform_fft_Loop_repack_loop_proc7_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_perform_fft_Loop_repack_loop_proc7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_compute_pfb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_compute_pfb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bobkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bobkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_fifo_w128_d4096_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w128_d4096_A
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w128_d4096_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_q1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_q1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_start_for_fft_syn_fft_config_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_fft_syn_fft_config_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_fft_syn_fft_config_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_q0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_q0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_fifo_w32_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w32_d256_A
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w32_d256_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_start_for_perform_fft_Block_for_end30_proc6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_perform_fft_Block_for_end30_proc6_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_perform_fft_Block_for_end30_proc6_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_fft_syn_fft_config_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fft_syn_fft_config_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft_Loop_repack_loop_proc7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_perform_fft_Loop_repack_loop_proc7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_fifo_w16_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w16_d2_S
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fifo_w16_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_read_inputs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_read_inputs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_dout_data_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_start_for_fft_syn_fft_config_3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_fft_syn_fft_config_3_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_fft_syn_fft_config_3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_fft_syn_fft_config_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fft_syn_fft_config_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_start_for_perform_fft_Block_for_end28_proc5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_perform_fft_Block_for_end28_proc5_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_perform_fft_Block_for_end28_proc5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_i2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_i2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_write_outputs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_write_outputs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_start_for_fft_syn_fft_config_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_fft_syn_fft_config_2_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_fft_syn_fft_config_2_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_i3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_i3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_start_for_perform_fft_Block_for_end26_proc4_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_perform_fft_Block_for_end26_proc4_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_perform_fft_Block_for_end26_proc4_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft_Block_for_end30_proc6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_perform_fft_Block_for_end30_proc6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_i0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_i0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_control_s_axi
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_control_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_start_for_write_outputs_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_write_outputs_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_write_outputs_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_start_for_perform_fft_Block_for_end24_proc3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_perform_fft_Block_for_end24_proc3_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_perform_fft_Block_for_end24_proc3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_idx2_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx2_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_dout_data_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_data_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_start_for_perform_fft_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_perform_fft_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_perform_fft_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_start_for_fft_syn_fft_config_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_fft_syn_fft_config_1_U0
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_start_for_fft_syn_fft_config_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_perform_fft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_bool_local_coHfu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_bool_local_coHfu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/AESL_axi_s_din_data_q3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_data_q3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_fft_syn_fft_config_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_multichannel_decimator_fft_syn_fft_config_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/ip/xil_defaultlib/pfb_multichannel_decimator_fft_syn_fft_config_s_core_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pfb_multichannel_decimator_fft_syn_fft_config_s_core_ip'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/ip/xil_defaultlib/pfb_multichannel_decimator_fft_syn_fft_config_3_core_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pfb_multichannel_decimator_fft_syn_fft_config_3_core_ip'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/ip/xil_defaultlib/pfb_multichannel_decimator_fft_syn_fft_config_1_core_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pfb_multichannel_decimator_fft_syn_fft_config_1_core_ip'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/ip/xil_defaultlib/pfb_multichannel_decimator_fft_syn_fft_config_2_core_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pfb_multichannel_decimator_fft_syn_fft_config_2_core_ip'
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'xk_3_write' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:629]
ERROR: [VRFC 10-3180] cannot find port 'xk_3_full_n' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:628]
ERROR: [VRFC 10-3180] cannot find port 'xk_3_din' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:627]
ERROR: [VRFC 10-3180] cannot find port 'xk_2_write' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:626]
ERROR: [VRFC 10-3180] cannot find port 'xk_2_full_n' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:625]
ERROR: [VRFC 10-3180] cannot find port 'xk_2_din' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:624]
ERROR: [VRFC 10-3180] cannot find port 'xk_1_write' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:623]
ERROR: [VRFC 10-3180] cannot find port 'xk_1_full_n' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:622]
ERROR: [VRFC 10-3180] cannot find port 'xk_1_din' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:621]
ERROR: [VRFC 10-3180] cannot find port 'xk_0_write' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:620]
ERROR: [VRFC 10-3180] cannot find port 'xk_0_full_n' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:619]
ERROR: [VRFC 10-3180] cannot find port 'xk_0_din' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:618]
ERROR: [VRFC 10-3180] cannot find port 'xn_3_read' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:617]
ERROR: [VRFC 10-3180] cannot find port 'xn_3_empty_n' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:616]
ERROR: [VRFC 10-3180] cannot find port 'xn_3_dout' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:615]
ERROR: [VRFC 10-3180] cannot find port 'xn_2_read' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:614]
ERROR: [VRFC 10-3180] cannot find port 'xn_2_empty_n' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:613]
ERROR: [VRFC 10-3180] cannot find port 'xn_2_dout' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:612]
ERROR: [VRFC 10-3180] cannot find port 'xn_1_read' on this module [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/sim/verilog/pfb_multichannel_decimator_perform_fft.v:611]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: Please check the snapshot name which is created during 'xelab',the current snapshot name "xsim.dir/pfb_multichannel_decimator/xsimk" does not exist 
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 52.73 seconds. CPU system time: 0.81 seconds. Elapsed time: 56.07 seconds; current allocated memory: 20.582 MB.
INFO: [HLS 200-1510] Running: close_project 
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 53.5 seconds. Total CPU system time: 0.87 seconds. Total elapsed time: 56.8 seconds; peak allocated memory: 294.895 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Jan  8 19:51:40 2026...
