; SMT-LIBv2 description generated by Yosys 0.9+932 (git sha1 65f197e2, clang 6.0.0-1ubuntu2 -fPIC -Os)
; yosys-smt2-module static_clock_divider
(declare-sort |static_clock_divider_s| 0)
(declare-fun |static_clock_divider_is| (|static_clock_divider_s|) Bool)
; yosys-smt2-register r_Count 32
; yosys-smt2-wire r_Count 32
(declare-fun |static_clock_divider#0| (|static_clock_divider_s|) (_ BitVec 32)) ; \r_Count
(define-fun |static_clock_divider_n r_Count| ((state |static_clock_divider_s|)) (_ BitVec 32) (|static_clock_divider#0| state))
; yosys-smt2-output o_ENABLE_OUT 1
; yosys-smt2-register o_ENABLE_OUT 1
; yosys-smt2-wire o_ENABLE_OUT 1
(declare-fun |static_clock_divider#1| (|static_clock_divider_s|) (_ BitVec 1)) ; \o_ENABLE_OUT
(define-fun |static_clock_divider_n o_ENABLE_OUT| ((state |static_clock_divider_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider#1| state)) #b1))
; yosys-smt2-input i_RST 1
; yosys-smt2-wire i_RST 1
(declare-fun |static_clock_divider#2| (|static_clock_divider_s|) Bool) ; \i_RST
(define-fun |static_clock_divider_n i_RST| ((state |static_clock_divider_s|)) Bool (|static_clock_divider#2| state))
; yosys-smt2-input i_ENABLE 1
; yosys-smt2-wire i_ENABLE 1
(declare-fun |static_clock_divider#3| (|static_clock_divider_s|) Bool) ; \i_ENABLE
(define-fun |static_clock_divider_n i_ENABLE| ((state |static_clock_divider_s|)) Bool (|static_clock_divider#3| state))
; yosys-smt2-input i_CLK 1
; yosys-smt2-wire i_CLK 1
(declare-fun |static_clock_divider#4| (|static_clock_divider_s|) Bool) ; \i_CLK
(define-fun |static_clock_divider_n i_CLK| ((state |static_clock_divider_s|)) Bool (|static_clock_divider#4| state))
; yosys-smt2-register $past$static_clock_divider.v:98$8$0 32
(declare-fun |static_clock_divider#5| (|static_clock_divider_s|) (_ BitVec 32)) ; $past$static_clock_divider.v:98$8$0
(define-fun |static_clock_divider_n $past$static_clock_divider.v:98$8$0| ((state |static_clock_divider_s|)) (_ BitVec 32) (|static_clock_divider#5| state))
; yosys-smt2-register $formal$static_clock_divider.v:99$18_EN 1
(declare-fun |static_clock_divider#6| (|static_clock_divider_s|) (_ BitVec 1)) ; $formal$static_clock_divider.v:99$18_EN
(define-fun |static_clock_divider_n $formal$static_clock_divider.v:99$18_EN| ((state |static_clock_divider_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider#6| state)) #b1))
; yosys-smt2-register $formal$static_clock_divider.v:99$18_CHECK 1
(declare-fun |static_clock_divider#7| (|static_clock_divider_s|) (_ BitVec 1)) ; $formal$static_clock_divider.v:99$18_CHECK
(define-fun |static_clock_divider_n $formal$static_clock_divider.v:99$18_CHECK| ((state |static_clock_divider_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider#7| state)) #b1))
; yosys-smt2-register $formal$static_clock_divider.v:90$17_CHECK 1
(declare-fun |static_clock_divider#8| (|static_clock_divider_s|) (_ BitVec 1)) ; $formal$static_clock_divider.v:90$17_CHECK
(define-fun |static_clock_divider_n $formal$static_clock_divider.v:90$17_CHECK| ((state |static_clock_divider_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider#8| state)) #b1))
; yosys-smt2-register $formal$static_clock_divider.v:89$16_EN 1
(declare-fun |static_clock_divider#9| (|static_clock_divider_s|) (_ BitVec 1)) ; $formal$static_clock_divider.v:89$16_EN
(define-fun |static_clock_divider_n $formal$static_clock_divider.v:89$16_EN| ((state |static_clock_divider_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider#9| state)) #b1))
; yosys-smt2-register $formal$static_clock_divider.v:89$16_CHECK 1
(declare-fun |static_clock_divider#10| (|static_clock_divider_s|) (_ BitVec 1)) ; $formal$static_clock_divider.v:89$16_CHECK
(define-fun |static_clock_divider_n $formal$static_clock_divider.v:89$16_CHECK| ((state |static_clock_divider_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider#10| state)) #b1))
; yosys-smt2-register $formal$static_clock_divider.v:103$20_CHECK 1
(declare-fun |static_clock_divider#11| (|static_clock_divider_s|) (_ BitVec 1)) ; $formal$static_clock_divider.v:103$20_CHECK
(define-fun |static_clock_divider_n $formal$static_clock_divider.v:103$20_CHECK| ((state |static_clock_divider_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider#11| state)) #b1))
; yosys-smt2-register $formal$static_clock_divider.v:102$19_EN 1
(declare-fun |static_clock_divider#12| (|static_clock_divider_s|) (_ BitVec 1)) ; $formal$static_clock_divider.v:102$19_EN
(define-fun |static_clock_divider_n $formal$static_clock_divider.v:102$19_EN| ((state |static_clock_divider_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider#12| state)) #b1))
; yosys-smt2-register $formal$static_clock_divider.v:102$19_CHECK 1
(declare-fun |static_clock_divider#13| (|static_clock_divider_s|) (_ BitVec 1)) ; $formal$static_clock_divider.v:102$19_CHECK
(define-fun |static_clock_divider_n $formal$static_clock_divider.v:102$19_CHECK| ((state |static_clock_divider_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider#13| state)) #b1))
; yosys-smt2-register $eq$static_clock_divider.v:96$66_Y 1
(declare-fun |static_clock_divider#14| (|static_clock_divider_s|) (_ BitVec 1)) ; $eq$static_clock_divider.v:96$66_Y
(define-fun |static_clock_divider_n $eq$static_clock_divider.v:96$66_Y| ((state |static_clock_divider_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider#14| state)) #b1))
; yosys-smt2-register $eq$static_clock_divider.v:87$59_Y 1
(declare-fun |static_clock_divider#15| (|static_clock_divider_s|) (_ BitVec 1)) ; $eq$static_clock_divider.v:87$59_Y
(define-fun |static_clock_divider_n $eq$static_clock_divider.v:87$59_Y| ((state |static_clock_divider_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider#15| state)) #b1))
; yosys-smt2-register $and$static_clock_divider.v:85$54_Y 1
(declare-fun |static_clock_divider#16| (|static_clock_divider_s|) (_ BitVec 1)) ; $and$static_clock_divider.v:85$54_Y
(define-fun |static_clock_divider_n $and$static_clock_divider.v:85$54_Y| ((state |static_clock_divider_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider#16| state)) #b1))
(define-fun |static_clock_divider#17| ((state |static_clock_divider_s|)) Bool (distinct (ite (|static_clock_divider#4| state) #b1 #b0) (|static_clock_divider#16| state))) ; $0$formal$static_clock_divider.v:84$15_CHECK[0:0]$40
; yosys-smt2-assume 0 static_clock_divider.v:84
(define-fun |static_clock_divider_u 0| ((state |static_clock_divider_s|)) Bool (or (|static_clock_divider#17| state) (not true))) ; $assume$static_clock_divider.v:84$75
(define-fun |static_clock_divider#18| ((state |static_clock_divider_s|)) Bool (|static_clock_divider_is| state)) ; $0$formal$static_clock_divider.v:76$9_EN[0:0]$83
; yosys-smt2-assume 1 static_clock_divider.v:78
(define-fun |static_clock_divider_u 1| ((state |static_clock_divider_s|)) Bool (or (|static_clock_divider#2| state) (not (|static_clock_divider#18| state)))) ; $assume$static_clock_divider.v:78$74
(define-fun |static_clock_divider#19| ((state |static_clock_divider_s|)) (_ BitVec 1) (bvnot (ite (|static_clock_divider#4| state) #b1 #b0))) ; $0$formal$static_clock_divider.v:77$11_CHECK[0:0]$84
; yosys-smt2-assume 2 static_clock_divider.v:77
(define-fun |static_clock_divider_u 2| ((state |static_clock_divider_s|)) Bool (or (= ((_ extract 0 0) (|static_clock_divider#19| state)) #b1) (not (|static_clock_divider#18| state)))) ; $assume$static_clock_divider.v:77$73
(define-fun |static_clock_divider#20| ((state |static_clock_divider_s|)) Bool (not (or  (= ((_ extract 0 0) (|static_clock_divider#0| state)) #b1) (= ((_ extract 1 1) (|static_clock_divider#0| state)) #b1) (= ((_ extract 2 2) (|static_clock_divider#0| state)) #b1) (= ((_ extract 3 3) (|static_clock_divider#0| state)) #b1) (= ((_ extract 4 4) (|static_clock_divider#0| state)) #b1) (= ((_ extract 5 5) (|static_clock_divider#0| state)) #b1) (= ((_ extract 6 6) (|static_clock_divider#0| state)) #b1) (= ((_ extract 7 7) (|static_clock_divider#0| state)) #b1) (= ((_ extract 8 8) (|static_clock_divider#0| state)) #b1) (= ((_ extract 9 9) (|static_clock_divider#0| state)) #b1) (= ((_ extract 10 10) (|static_clock_divider#0| state)) #b1) (= ((_ extract 11 11) (|static_clock_divider#0| state)) #b1) (= ((_ extract 12 12) (|static_clock_divider#0| state)) #b1) (= ((_ extract 13 13) (|static_clock_divider#0| state)) #b1) (= ((_ extract 14 14) (|static_clock_divider#0| state)) #b1) (= ((_ extract 15 15) (|static_clock_divider#0| state)) #b1) (= ((_ extract 16 16) (|static_clock_divider#0| state)) #b1) (= ((_ extract 17 17) (|static_clock_divider#0| state)) #b1) (= ((_ extract 18 18) (|static_clock_divider#0| state)) #b1) (= ((_ extract 19 19) (|static_clock_divider#0| state)) #b1) (= ((_ extract 20 20) (|static_clock_divider#0| state)) #b1) (= ((_ extract 21 21) (|static_clock_divider#0| state)) #b1) (= ((_ extract 22 22) (|static_clock_divider#0| state)) #b1) (= ((_ extract 23 23) (|static_clock_divider#0| state)) #b1) (= ((_ extract 24 24) (|static_clock_divider#0| state)) #b1) (= ((_ extract 25 25) (|static_clock_divider#0| state)) #b1) (= ((_ extract 26 26) (|static_clock_divider#0| state)) #b1) (= ((_ extract 27 27) (|static_clock_divider#0| state)) #b1) (= ((_ extract 28 28) (|static_clock_divider#0| state)) #b1) (= ((_ extract 29 29) (|static_clock_divider#0| state)) #b1) (= ((_ extract 30 30) (|static_clock_divider#0| state)) #b1) (= ((_ extract 31 31) (|static_clock_divider#0| state)) #b1)))) ; $0$formal$static_clock_divider.v:76$9_CHECK[0:0]$82
; yosys-smt2-assume 3 static_clock_divider.v:76
(define-fun |static_clock_divider_u 3| ((state |static_clock_divider_s|)) Bool (or (|static_clock_divider#20| state) (not (|static_clock_divider#18| state)))) ; $assume$static_clock_divider.v:76$72
; yosys-smt2-assert 0 static_clock_divider.v:99
(define-fun |static_clock_divider_a 0| ((state |static_clock_divider_s|)) Bool (or (= ((_ extract 0 0) (|static_clock_divider#7| state)) #b1) (not (= ((_ extract 0 0) (|static_clock_divider#6| state)) #b1)))) ; $assert$static_clock_divider.v:99$78
; yosys-smt2-assert 1 static_clock_divider.v:90
(define-fun |static_clock_divider_a 1| ((state |static_clock_divider_s|)) Bool (or (= ((_ extract 0 0) (|static_clock_divider#8| state)) #b1) (not (= ((_ extract 0 0) (|static_clock_divider#9| state)) #b1)))) ; $assert$static_clock_divider.v:90$77
; yosys-smt2-assert 2 static_clock_divider.v:89
(define-fun |static_clock_divider_a 2| ((state |static_clock_divider_s|)) Bool (or (= ((_ extract 0 0) (|static_clock_divider#10| state)) #b1) (not (= ((_ extract 0 0) (|static_clock_divider#9| state)) #b1)))) ; $assert$static_clock_divider.v:89$76
; yosys-smt2-assert 3 static_clock_divider.v:103
(define-fun |static_clock_divider_a 3| ((state |static_clock_divider_s|)) Bool (or (= ((_ extract 0 0) (|static_clock_divider#11| state)) #b1) (not (= ((_ extract 0 0) (|static_clock_divider#12| state)) #b1)))) ; $assert$static_clock_divider.v:103$80
; yosys-smt2-assert 4 static_clock_divider.v:102
(define-fun |static_clock_divider_a 4| ((state |static_clock_divider_s|)) Bool (or (= ((_ extract 0 0) (|static_clock_divider#13| state)) #b1) (not (= ((_ extract 0 0) (|static_clock_divider#12| state)) #b1)))) ; $assert$static_clock_divider.v:102$79
; yosys-smt2-anyseq static_clock_divider#21 1 $auto$setundef.cc:524:execute$261
(declare-fun |static_clock_divider#21| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$262
; yosys-smt2-anyseq static_clock_divider#22 1 $auto$setundef.cc:524:execute$257
(declare-fun |static_clock_divider#22| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$258
; yosys-smt2-anyseq static_clock_divider#23 1 $auto$setundef.cc:524:execute$255
(declare-fun |static_clock_divider#23| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$256
; yosys-smt2-anyseq static_clock_divider#24 1 $auto$setundef.cc:524:execute$253
(declare-fun |static_clock_divider#24| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$254
(define-fun |static_clock_divider#25| ((state |static_clock_divider_s|)) Bool (distinct (|static_clock_divider#5| state) #b00000000000000000000000000000011)) ; $ne$static_clock_divider.v:98$68_Y
(define-fun |static_clock_divider#26| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#25| state) (|static_clock_divider#24| state) (|static_clock_divider#1| state))) ; $procmux$160_Y
(define-fun |static_clock_divider#27| ((state |static_clock_divider_s|)) Bool (= (|static_clock_divider#14| state) (ite (|static_clock_divider#3| state) #b1 #b0))) ; $eq$static_clock_divider.v:96$65_Y
(define-fun |static_clock_divider#28| ((state |static_clock_divider_s|)) Bool (and (or  (|static_clock_divider#27| state) false) (or  (= ((_ extract 0 0) (|static_clock_divider#14| state)) #b1) false))) ; $logic_and$static_clock_divider.v:96$67_Y
(define-fun |static_clock_divider#29| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#28| state) (|static_clock_divider#26| state) (|static_clock_divider#23| state))) ; $procmux$162_Y
(define-fun |static_clock_divider#30| ((state |static_clock_divider_s|)) Bool (= (|static_clock_divider#15| state) (ite (|static_clock_divider#2| state) #b1 #b0))) ; $eq$static_clock_divider.v:94$62_Y
(define-fun |static_clock_divider#31| ((state |static_clock_divider_s|)) (_ BitVec 1) (bvnot (|static_clock_divider#15| state))) ; $eq$static_clock_divider.v:94$63_Y
(define-fun |static_clock_divider#32| ((state |static_clock_divider_s|)) Bool (and (or  (|static_clock_divider#30| state) false) (or  (= ((_ extract 0 0) (|static_clock_divider#31| state)) #b1) false))) ; $logic_and$static_clock_divider.v:94$64_Y
(define-fun |static_clock_divider#33| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#32| state) (|static_clock_divider#29| state) (|static_clock_divider#22| state))) ; $procmux$164_Y
; yosys-smt2-anyseq static_clock_divider#34 1 $auto$setundef.cc:524:execute$259
(declare-fun |static_clock_divider#34| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$260
(define-fun |static_clock_divider#35| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|static_clock_divider#15| state)) #b1) (|static_clock_divider#34| state) (|static_clock_divider#33| state))) ; $procmux$167_Y
(define-fun |static_clock_divider#36| ((state |static_clock_divider_s|)) Bool (not (or  (= ((_ extract 0 0) (|static_clock_divider#16| state)) #b1) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_not$static_clock_divider.v:85$55_Y
(define-fun |static_clock_divider#37| ((state |static_clock_divider_s|)) Bool (and (or  (|static_clock_divider#36| state) false) (or  (|static_clock_divider#4| state) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_and$static_clock_divider.v:85$57_Y
(define-fun |static_clock_divider#38| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#37| state) (|static_clock_divider#35| state) (|static_clock_divider#21| state))) ; $0$formal$static_clock_divider.v:102$19_CHECK[0:0]$48
(define-fun |static_clock_divider#39| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#25| state) #b0 #b1)) ; $procmux$148_Y
(define-fun |static_clock_divider#40| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#28| state) (|static_clock_divider#39| state) #b0)) ; $procmux$150_Y
(define-fun |static_clock_divider#41| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#32| state) (|static_clock_divider#40| state) #b0)) ; $procmux$152_Y
(define-fun |static_clock_divider#42| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|static_clock_divider#15| state)) #b1) #b0 (|static_clock_divider#41| state))) ; $procmux$155_Y
(define-fun |static_clock_divider#43| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#37| state) (|static_clock_divider#42| state) #b0)) ; $0$formal$static_clock_divider.v:102$19_EN[0:0]$49
; yosys-smt2-anyseq static_clock_divider#44 1 $auto$setundef.cc:524:execute$271
(declare-fun |static_clock_divider#44| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$272
; yosys-smt2-anyseq static_clock_divider#45 1 $auto$setundef.cc:524:execute$267
(declare-fun |static_clock_divider#45| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$268
; yosys-smt2-anyseq static_clock_divider#46 1 $auto$setundef.cc:524:execute$265
(declare-fun |static_clock_divider#46| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$266
; yosys-smt2-anyseq static_clock_divider#47 1 $auto$setundef.cc:524:execute$263
(declare-fun |static_clock_divider#47| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$264
(define-fun |static_clock_divider#48| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#25| state) (|static_clock_divider#47| state) (ite (|static_clock_divider#20| state) #b1 #b0))) ; $procmux$184_Y
(define-fun |static_clock_divider#49| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#28| state) (|static_clock_divider#48| state) (|static_clock_divider#46| state))) ; $procmux$186_Y
(define-fun |static_clock_divider#50| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#32| state) (|static_clock_divider#49| state) (|static_clock_divider#45| state))) ; $procmux$188_Y
; yosys-smt2-anyseq static_clock_divider#51 1 $auto$setundef.cc:524:execute$269
(declare-fun |static_clock_divider#51| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$270
(define-fun |static_clock_divider#52| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|static_clock_divider#15| state)) #b1) (|static_clock_divider#51| state) (|static_clock_divider#50| state))) ; $procmux$191_Y
(define-fun |static_clock_divider#53| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#37| state) (|static_clock_divider#52| state) (|static_clock_divider#44| state))) ; $0$formal$static_clock_divider.v:103$20_CHECK[0:0]$50
; yosys-smt2-anyseq static_clock_divider#54 1 $auto$setundef.cc:524:execute$237
(declare-fun |static_clock_divider#54| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$238
; yosys-smt2-anyseq static_clock_divider#55 1 $auto$setundef.cc:524:execute$235
(declare-fun |static_clock_divider#55| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$236
(define-fun |static_clock_divider#56| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|static_clock_divider#15| state)) #b1) (ite (|static_clock_divider#20| state) #b1 #b0) (|static_clock_divider#55| state))) ; $procmux$109_Y
(define-fun |static_clock_divider#57| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#37| state) (|static_clock_divider#56| state) (|static_clock_divider#54| state))) ; $0$formal$static_clock_divider.v:89$16_CHECK[0:0]$42
(define-fun |static_clock_divider#58| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|static_clock_divider#15| state)) #b1) #b1 #b0)) ; $procmux$104_Y
(define-fun |static_clock_divider#59| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#37| state) (|static_clock_divider#58| state) #b0)) ; $0$formal$static_clock_divider.v:89$16_EN[0:0]$43
; yosys-smt2-anyseq static_clock_divider#60 1 $auto$setundef.cc:524:execute$241
(declare-fun |static_clock_divider#60| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$242
; yosys-smt2-anyseq static_clock_divider#61 1 $auto$setundef.cc:524:execute$239
(declare-fun |static_clock_divider#61| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$240
(define-fun |static_clock_divider#62| ((state |static_clock_divider_s|)) (_ BitVec 1) (bvnot (|static_clock_divider#1| state))) ; $eq$static_clock_divider.v:90$61_Y
(define-fun |static_clock_divider#63| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|static_clock_divider#15| state)) #b1) (|static_clock_divider#62| state) (|static_clock_divider#61| state))) ; $procmux$119_Y
(define-fun |static_clock_divider#64| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#37| state) (|static_clock_divider#63| state) (|static_clock_divider#60| state))) ; $0$formal$static_clock_divider.v:90$17_CHECK[0:0]$44
; yosys-smt2-anyseq static_clock_divider#65 1 $auto$setundef.cc:524:execute$251
(declare-fun |static_clock_divider#65| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$252
; yosys-smt2-anyseq static_clock_divider#66 1 $auto$setundef.cc:524:execute$247
(declare-fun |static_clock_divider#66| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$248
; yosys-smt2-anyseq static_clock_divider#67 1 $auto$setundef.cc:524:execute$245
(declare-fun |static_clock_divider#67| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$246
; yosys-smt2-anyseq static_clock_divider#68 1 $auto$setundef.cc:524:execute$243
(declare-fun |static_clock_divider#68| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$244
(define-fun |static_clock_divider#69| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#25| state) (|static_clock_divider#62| state) (|static_clock_divider#68| state))) ; $procmux$136_Y
(define-fun |static_clock_divider#70| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#28| state) (|static_clock_divider#69| state) (|static_clock_divider#67| state))) ; $procmux$138_Y
(define-fun |static_clock_divider#71| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#32| state) (|static_clock_divider#70| state) (|static_clock_divider#66| state))) ; $procmux$140_Y
; yosys-smt2-anyseq static_clock_divider#72 1 $auto$setundef.cc:524:execute$249
(declare-fun |static_clock_divider#72| (|static_clock_divider_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2318:Anyseq$250
(define-fun |static_clock_divider#73| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|static_clock_divider#15| state)) #b1) (|static_clock_divider#72| state) (|static_clock_divider#71| state))) ; $procmux$143_Y
(define-fun |static_clock_divider#74| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#37| state) (|static_clock_divider#73| state) (|static_clock_divider#65| state))) ; $0$formal$static_clock_divider.v:99$18_CHECK[0:0]$46
(define-fun |static_clock_divider#75| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#25| state) #b1 #b0)) ; $procmux$124_Y
(define-fun |static_clock_divider#76| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#28| state) (|static_clock_divider#75| state) #b0)) ; $procmux$126_Y
(define-fun |static_clock_divider#77| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#32| state) (|static_clock_divider#76| state) #b0)) ; $procmux$128_Y
(define-fun |static_clock_divider#78| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|static_clock_divider#15| state)) #b1) #b0 (|static_clock_divider#77| state))) ; $procmux$131_Y
(define-fun |static_clock_divider#79| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#37| state) (|static_clock_divider#78| state) #b0)) ; $0$formal$static_clock_divider.v:99$18_EN[0:0]$47
(define-fun |static_clock_divider#80| ((state |static_clock_divider_s|)) Bool (= (|static_clock_divider#0| state) #b00000000000000000000000000000011)) ; $eq$static_clock_divider.v:62$28_Y
(define-fun |static_clock_divider#81| ((state |static_clock_divider_s|)) Bool (and (or  (|static_clock_divider#80| state) false) (or  (|static_clock_divider#3| state) false))) ; $logic_and$static_clock_divider.v:62$30_Y
(define-fun |static_clock_divider#82| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#81| state) #b1 #b0)) ; $procmux$196_Y
(define-fun |static_clock_divider#83| ((state |static_clock_divider_s|)) (_ BitVec 1) (ite (|static_clock_divider#2| state) #b0 (|static_clock_divider#82| state))) ; $0\o_ENABLE_OUT[0:0]
(define-fun |static_clock_divider#84| ((state |static_clock_divider_s|)) (_ BitVec 32) (bvadd (|static_clock_divider#0| state) #b00000000000000000000000000000001)) ; $add$static_clock_divider.v:45$25_Y
(define-fun |static_clock_divider#85| ((state |static_clock_divider_s|)) Bool (bvuge (|static_clock_divider#0| state) #b00000000000000000000000000000011)) ; $ge$static_clock_divider.v:42$24_Y
(define-fun |static_clock_divider#86| ((state |static_clock_divider_s|)) (_ BitVec 32) (ite (|static_clock_divider#85| state) #b00000000000000000000000000000000 (|static_clock_divider#84| state))) ; $procmux$203_Y
(define-fun |static_clock_divider#87| ((state |static_clock_divider_s|)) (_ BitVec 32) (ite (|static_clock_divider#3| state) (|static_clock_divider#86| state) #b00000000000000000000000000000000)) ; $procmux$205_Y
(define-fun |static_clock_divider#88| ((state |static_clock_divider_s|)) (_ BitVec 32) (ite (|static_clock_divider#2| state) #b00000000000000000000000000000000 (|static_clock_divider#87| state))) ; $0\r_Count[31:0]
(define-fun |static_clock_divider_a| ((state |static_clock_divider_s|)) Bool (and
  (|static_clock_divider_a 0| state)
  (|static_clock_divider_a 1| state)
  (|static_clock_divider_a 2| state)
  (|static_clock_divider_a 3| state)
  (|static_clock_divider_a 4| state)
))
(define-fun |static_clock_divider_u| ((state |static_clock_divider_s|)) Bool (and
  (|static_clock_divider_u 0| state)
  (|static_clock_divider_u 1| state)
  (|static_clock_divider_u 2| state)
  (|static_clock_divider_u 3| state)
))
(define-fun |static_clock_divider_i| ((state |static_clock_divider_s|)) Bool (and
  (= (= ((_ extract 0 0) (|static_clock_divider#6| state)) #b1) false) ; $formal$static_clock_divider.v:99$18_EN
  (= (= ((_ extract 0 0) (|static_clock_divider#9| state)) #b1) false) ; $formal$static_clock_divider.v:89$16_EN
  (= (= ((_ extract 0 0) (|static_clock_divider#12| state)) #b1) false) ; $formal$static_clock_divider.v:102$19_EN
))
(define-fun |static_clock_divider_h| ((state |static_clock_divider_s|)) Bool true)
(define-fun |static_clock_divider_t| ((state |static_clock_divider_s|) (next_state |static_clock_divider_s|)) Bool (and
  (= (ite (|static_clock_divider#4| state) #b1 #b0) (|static_clock_divider#16| next_state)) ; $procdff$211 $and$static_clock_divider.v:85$54_Y
  (= (ite (|static_clock_divider#2| state) #b1 #b0) (|static_clock_divider#15| next_state)) ; $procdff$213 $eq$static_clock_divider.v:87$59_Y
  (= (ite (|static_clock_divider#3| state) #b1 #b0) (|static_clock_divider#14| next_state)) ; $procdff$216 $eq$static_clock_divider.v:96$66_Y
  (= (|static_clock_divider#38| state) (|static_clock_divider#13| next_state)) ; $procdff$227 $formal$static_clock_divider.v:102$19_CHECK
  (= (|static_clock_divider#43| state) (|static_clock_divider#12| next_state)) ; $procdff$228 $formal$static_clock_divider.v:102$19_EN
  (= (|static_clock_divider#53| state) (|static_clock_divider#11| next_state)) ; $procdff$229 $formal$static_clock_divider.v:103$20_CHECK
  (= (|static_clock_divider#57| state) (|static_clock_divider#10| next_state)) ; $procdff$221 $formal$static_clock_divider.v:89$16_CHECK
  (= (|static_clock_divider#59| state) (|static_clock_divider#9| next_state)) ; $procdff$222 $formal$static_clock_divider.v:89$16_EN
  (= (|static_clock_divider#64| state) (|static_clock_divider#8| next_state)) ; $procdff$223 $formal$static_clock_divider.v:90$17_CHECK
  (= (|static_clock_divider#74| state) (|static_clock_divider#7| next_state)) ; $procdff$225 $formal$static_clock_divider.v:99$18_CHECK
  (= (|static_clock_divider#79| state) (|static_clock_divider#6| next_state)) ; $procdff$226 $formal$static_clock_divider.v:99$18_EN
  (= (|static_clock_divider#0| state) (|static_clock_divider#5| next_state)) ; $procdff$218 $past$static_clock_divider.v:98$8$0
  (= (|static_clock_divider#83| state) (|static_clock_divider#1| next_state)) ; $procdff$231 \o_ENABLE_OUT
  (= (|static_clock_divider#88| state) (|static_clock_divider#0| next_state)) ; $procdff$232 \r_Count
)) ; end of module static_clock_divider
; yosys-smt2-topmod static_clock_divider
; end of yosys output
