Classic Timing Analyzer report for xunhuan
Tue Sep 06 21:55:46 2011
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                             ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 10.297 ns                        ; clr_n                                                                                                            ; x[3]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 19.520 ns                        ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg9  ; w[9]   ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.725 ns                        ; clr_n                                                                                                            ; da[15] ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 13.70 MHz ( period = 73.014 ns ) ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; da[0]  ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                  ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP1C20F324C8       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                             ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 13.70 MHz ( period = 73.014 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 72.216 ns               ;
; N/A                                     ; 13.70 MHz ( period = 73.014 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 72.216 ns               ;
; N/A                                     ; 13.70 MHz ( period = 73.014 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 72.216 ns               ;
; N/A                                     ; 13.70 MHz ( period = 73.014 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 72.216 ns               ;
; N/A                                     ; 13.70 MHz ( period = 73.014 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 72.216 ns               ;
; N/A                                     ; 13.70 MHz ( period = 73.014 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 72.216 ns               ;
; N/A                                     ; 13.70 MHz ( period = 73.014 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 72.216 ns               ;
; N/A                                     ; 13.70 MHz ( period = 73.014 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 72.216 ns               ;
; N/A                                     ; 13.70 MHz ( period = 73.014 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 72.216 ns               ;
; N/A                                     ; 13.70 MHz ( period = 73.014 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 72.216 ns               ;
; N/A                                     ; 13.86 MHz ( period = 72.161 ns )                    ; r_6[12]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.737 ns               ;
; N/A                                     ; 13.88 MHz ( period = 72.041 ns )                    ; r_5[13]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.680 ns               ;
; N/A                                     ; 13.89 MHz ( period = 71.984 ns )                    ; r_6[14]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.560 ns               ;
; N/A                                     ; 13.91 MHz ( period = 71.879 ns )                    ; r_6[13]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.455 ns               ;
; N/A                                     ; 13.91 MHz ( period = 71.878 ns )                    ; r_7[14]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.512 ns               ;
; N/A                                     ; 13.91 MHz ( period = 71.871 ns )                    ; r_5[12]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.510 ns               ;
; N/A                                     ; 13.94 MHz ( period = 71.758 ns )                    ; r_5[15]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.397 ns               ;
; N/A                                     ; 13.95 MHz ( period = 71.698 ns )                    ; r_6[15]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.274 ns               ;
; N/A                                     ; 13.95 MHz ( period = 71.671 ns )                    ; r_7[12]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.305 ns               ;
; N/A                                     ; 13.96 MHz ( period = 71.653 ns )                    ; r_7[15]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.287 ns               ;
; N/A                                     ; 13.97 MHz ( period = 71.604 ns )                    ; r_7[9]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.238 ns               ;
; N/A                                     ; 13.97 MHz ( period = 71.560 ns )                    ; r_5[14]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.199 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.553 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; x[3]  ; clock      ; clock    ; None                        ; None                      ; 70.860 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.553 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; x[3]  ; clock      ; clock    ; None                        ; None                      ; 70.860 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.553 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; x[3]  ; clock      ; clock    ; None                        ; None                      ; 70.860 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.553 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; x[3]  ; clock      ; clock    ; None                        ; None                      ; 70.860 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.553 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[3]  ; clock      ; clock    ; None                        ; None                      ; 70.860 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.553 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[3]  ; clock      ; clock    ; None                        ; None                      ; 70.860 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.553 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[3]  ; clock      ; clock    ; None                        ; None                      ; 70.860 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.553 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[3]  ; clock      ; clock    ; None                        ; None                      ; 70.860 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.553 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[3]  ; clock      ; clock    ; None                        ; None                      ; 70.860 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.553 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; x[3]  ; clock      ; clock    ; None                        ; None                      ; 70.860 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.509 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; x[2]  ; clock      ; clock    ; None                        ; None                      ; 70.816 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.509 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; x[2]  ; clock      ; clock    ; None                        ; None                      ; 70.816 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.509 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; x[2]  ; clock      ; clock    ; None                        ; None                      ; 70.816 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.509 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; x[2]  ; clock      ; clock    ; None                        ; None                      ; 70.816 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.509 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[2]  ; clock      ; clock    ; None                        ; None                      ; 70.816 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.509 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[2]  ; clock      ; clock    ; None                        ; None                      ; 70.816 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.509 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[2]  ; clock      ; clock    ; None                        ; None                      ; 70.816 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.509 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[2]  ; clock      ; clock    ; None                        ; None                      ; 70.816 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.509 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[2]  ; clock      ; clock    ; None                        ; None                      ; 70.816 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.509 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; x[2]  ; clock      ; clock    ; None                        ; None                      ; 70.816 ns               ;
; N/A                                     ; 13.99 MHz ( period = 71.461 ns )                    ; r_7[13]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.095 ns               ;
; N/A                                     ; 14.00 MHz ( period = 71.439 ns )                    ; r_6[7]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.015 ns               ;
; N/A                                     ; 14.00 MHz ( period = 71.417 ns )                    ; r_6[9]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.993 ns               ;
; N/A                                     ; 14.01 MHz ( period = 71.373 ns )                    ; r_7[6]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 71.007 ns               ;
; N/A                                     ; 14.01 MHz ( period = 71.354 ns )                    ; r_7[10]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.988 ns               ;
; N/A                                     ; 14.02 MHz ( period = 71.328 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a10~porta_address_reg0 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.532 ns               ;
; N/A                                     ; 14.02 MHz ( period = 71.328 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a10~porta_address_reg1 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.532 ns               ;
; N/A                                     ; 14.02 MHz ( period = 71.328 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a10~porta_address_reg2 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.532 ns               ;
; N/A                                     ; 14.02 MHz ( period = 71.328 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a10~porta_address_reg3 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.532 ns               ;
; N/A                                     ; 14.02 MHz ( period = 71.328 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a10~porta_address_reg4 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.532 ns               ;
; N/A                                     ; 14.02 MHz ( period = 71.328 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a10~porta_address_reg5 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.532 ns               ;
; N/A                                     ; 14.02 MHz ( period = 71.328 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a10~porta_address_reg6 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.532 ns               ;
; N/A                                     ; 14.02 MHz ( period = 71.328 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a10~porta_address_reg7 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.532 ns               ;
; N/A                                     ; 14.02 MHz ( period = 71.328 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a10~porta_address_reg8 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.532 ns               ;
; N/A                                     ; 14.02 MHz ( period = 71.328 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a10~porta_address_reg9 ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.532 ns               ;
; N/A                                     ; 14.02 MHz ( period = 71.322 ns )                    ; r_6[11]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.898 ns               ;
; N/A                                     ; 14.02 MHz ( period = 71.317 ns )                    ; r_6[8]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.893 ns               ;
; N/A                                     ; 14.03 MHz ( period = 71.291 ns )                    ; r_6[10]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.867 ns               ;
; N/A                                     ; 14.04 MHz ( period = 71.233 ns )                    ; r_7[0]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.770 ns               ;
; N/A                                     ; 14.04 MHz ( period = 71.230 ns )                    ; r_5[10]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.869 ns               ;
; N/A                                     ; 14.04 MHz ( period = 71.203 ns )                    ; r_5[9]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.842 ns               ;
; N/A                                     ; 14.05 MHz ( period = 71.174 ns )                    ; r_7[11]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.808 ns               ;
; N/A                                     ; 14.05 MHz ( period = 71.160 ns )                    ; r_7[8]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.794 ns               ;
; N/A                                     ; 14.06 MHz ( period = 71.127 ns )                    ; r_6[6]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.703 ns               ;
; N/A                                     ; 14.06 MHz ( period = 71.124 ns )                    ; r_6[3]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.700 ns               ;
; N/A                                     ; 14.06 MHz ( period = 71.115 ns )                    ; r_1[13]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.756 ns               ;
; N/A                                     ; 14.06 MHz ( period = 71.104 ns )                    ; r_7[3]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.743 ns               ;
; N/A                                     ; 14.07 MHz ( period = 71.058 ns )                    ; r_5[11]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.697 ns               ;
; N/A                                     ; 14.07 MHz ( period = 71.050 ns )                    ; r_6[5]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.626 ns               ;
; N/A                                     ; 14.08 MHz ( period = 71.044 ns )                    ; r_7[7]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.678 ns               ;
; N/A                                     ; 14.08 MHz ( period = 71.026 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; x[12] ; clock      ; clock    ; None                        ; None                      ; 70.333 ns               ;
; N/A                                     ; 14.08 MHz ( period = 71.026 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; x[12] ; clock      ; clock    ; None                        ; None                      ; 70.333 ns               ;
; N/A                                     ; 14.08 MHz ( period = 71.026 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; x[12] ; clock      ; clock    ; None                        ; None                      ; 70.333 ns               ;
; N/A                                     ; 14.08 MHz ( period = 71.026 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; x[12] ; clock      ; clock    ; None                        ; None                      ; 70.333 ns               ;
; N/A                                     ; 14.08 MHz ( period = 71.026 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[12] ; clock      ; clock    ; None                        ; None                      ; 70.333 ns               ;
; N/A                                     ; 14.08 MHz ( period = 71.026 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[12] ; clock      ; clock    ; None                        ; None                      ; 70.333 ns               ;
; N/A                                     ; 14.08 MHz ( period = 71.026 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[12] ; clock      ; clock    ; None                        ; None                      ; 70.333 ns               ;
; N/A                                     ; 14.08 MHz ( period = 71.026 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[12] ; clock      ; clock    ; None                        ; None                      ; 70.333 ns               ;
; N/A                                     ; 14.08 MHz ( period = 71.026 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[12] ; clock      ; clock    ; None                        ; None                      ; 70.333 ns               ;
; N/A                                     ; 14.08 MHz ( period = 71.026 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; x[12] ; clock      ; clock    ; None                        ; None                      ; 70.333 ns               ;
; N/A                                     ; 14.09 MHz ( period = 70.950 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; x[5]  ; clock      ; clock    ; None                        ; None                      ; 70.257 ns               ;
; N/A                                     ; 14.09 MHz ( period = 70.950 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; x[5]  ; clock      ; clock    ; None                        ; None                      ; 70.257 ns               ;
; N/A                                     ; 14.09 MHz ( period = 70.950 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; x[5]  ; clock      ; clock    ; None                        ; None                      ; 70.257 ns               ;
; N/A                                     ; 14.09 MHz ( period = 70.950 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; x[5]  ; clock      ; clock    ; None                        ; None                      ; 70.257 ns               ;
; N/A                                     ; 14.09 MHz ( period = 70.950 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[5]  ; clock      ; clock    ; None                        ; None                      ; 70.257 ns               ;
; N/A                                     ; 14.09 MHz ( period = 70.950 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[5]  ; clock      ; clock    ; None                        ; None                      ; 70.257 ns               ;
; N/A                                     ; 14.09 MHz ( period = 70.950 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[5]  ; clock      ; clock    ; None                        ; None                      ; 70.257 ns               ;
; N/A                                     ; 14.09 MHz ( period = 70.950 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[5]  ; clock      ; clock    ; None                        ; None                      ; 70.257 ns               ;
; N/A                                     ; 14.09 MHz ( period = 70.950 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[5]  ; clock      ; clock    ; None                        ; None                      ; 70.257 ns               ;
; N/A                                     ; 14.09 MHz ( period = 70.950 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; x[5]  ; clock      ; clock    ; None                        ; None                      ; 70.257 ns               ;
; N/A                                     ; 14.10 MHz ( period = 70.946 ns )                    ; r_1[12]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.587 ns               ;
; N/A                                     ; 14.10 MHz ( period = 70.915 ns )                    ; r_6[0]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.556 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.881 ns )                    ; da[15]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.520 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.872 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; x[14] ; clock      ; clock    ; None                        ; None                      ; 70.179 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.872 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; x[14] ; clock      ; clock    ; None                        ; None                      ; 70.179 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.872 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; x[14] ; clock      ; clock    ; None                        ; None                      ; 70.179 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.872 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; x[14] ; clock      ; clock    ; None                        ; None                      ; 70.179 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.872 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[14] ; clock      ; clock    ; None                        ; None                      ; 70.179 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.872 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[14] ; clock      ; clock    ; None                        ; None                      ; 70.179 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.872 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[14] ; clock      ; clock    ; None                        ; None                      ; 70.179 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.872 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[14] ; clock      ; clock    ; None                        ; None                      ; 70.179 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.872 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[14] ; clock      ; clock    ; None                        ; None                      ; 70.179 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.872 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; x[14] ; clock      ; clock    ; None                        ; None                      ; 70.179 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.869 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; x[6]  ; clock      ; clock    ; None                        ; None                      ; 70.176 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.869 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; x[6]  ; clock      ; clock    ; None                        ; None                      ; 70.176 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.869 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; x[6]  ; clock      ; clock    ; None                        ; None                      ; 70.176 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.869 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; x[6]  ; clock      ; clock    ; None                        ; None                      ; 70.176 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.869 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[6]  ; clock      ; clock    ; None                        ; None                      ; 70.176 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.869 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[6]  ; clock      ; clock    ; None                        ; None                      ; 70.176 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.869 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[6]  ; clock      ; clock    ; None                        ; None                      ; 70.176 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.869 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[6]  ; clock      ; clock    ; None                        ; None                      ; 70.176 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.869 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[6]  ; clock      ; clock    ; None                        ; None                      ; 70.176 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.869 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; x[6]  ; clock      ; clock    ; None                        ; None                      ; 70.176 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.856 ns )                    ; r_7[5]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.495 ns               ;
; N/A                                     ; 14.11 MHz ( period = 70.855 ns )                    ; r_5[0]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.392 ns               ;
; N/A                                     ; 14.12 MHz ( period = 70.832 ns )                    ; r_1[14]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.473 ns               ;
; N/A                                     ; 14.12 MHz ( period = 70.820 ns )                    ; r_6[4]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.396 ns               ;
; N/A                                     ; 14.13 MHz ( period = 70.756 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; x[11] ; clock      ; clock    ; None                        ; None                      ; 70.063 ns               ;
; N/A                                     ; 14.13 MHz ( period = 70.756 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; x[11] ; clock      ; clock    ; None                        ; None                      ; 70.063 ns               ;
; N/A                                     ; 14.13 MHz ( period = 70.756 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; x[11] ; clock      ; clock    ; None                        ; None                      ; 70.063 ns               ;
; N/A                                     ; 14.13 MHz ( period = 70.756 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; x[11] ; clock      ; clock    ; None                        ; None                      ; 70.063 ns               ;
; N/A                                     ; 14.13 MHz ( period = 70.756 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[11] ; clock      ; clock    ; None                        ; None                      ; 70.063 ns               ;
; N/A                                     ; 14.13 MHz ( period = 70.756 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[11] ; clock      ; clock    ; None                        ; None                      ; 70.063 ns               ;
; N/A                                     ; 14.13 MHz ( period = 70.756 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[11] ; clock      ; clock    ; None                        ; None                      ; 70.063 ns               ;
; N/A                                     ; 14.13 MHz ( period = 70.756 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[11] ; clock      ; clock    ; None                        ; None                      ; 70.063 ns               ;
; N/A                                     ; 14.13 MHz ( period = 70.756 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[11] ; clock      ; clock    ; None                        ; None                      ; 70.063 ns               ;
; N/A                                     ; 14.13 MHz ( period = 70.756 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; x[11] ; clock      ; clock    ; None                        ; None                      ; 70.063 ns               ;
; N/A                                     ; 14.14 MHz ( period = 70.740 ns )                    ; r_7[4]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.379 ns               ;
; N/A                                     ; 14.15 MHz ( period = 70.655 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; x[9]  ; clock      ; clock    ; None                        ; None                      ; 69.962 ns               ;
; N/A                                     ; 14.15 MHz ( period = 70.655 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; x[9]  ; clock      ; clock    ; None                        ; None                      ; 69.962 ns               ;
; N/A                                     ; 14.15 MHz ( period = 70.655 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; x[9]  ; clock      ; clock    ; None                        ; None                      ; 69.962 ns               ;
; N/A                                     ; 14.15 MHz ( period = 70.655 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; x[9]  ; clock      ; clock    ; None                        ; None                      ; 69.962 ns               ;
; N/A                                     ; 14.15 MHz ( period = 70.655 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[9]  ; clock      ; clock    ; None                        ; None                      ; 69.962 ns               ;
; N/A                                     ; 14.15 MHz ( period = 70.655 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[9]  ; clock      ; clock    ; None                        ; None                      ; 69.962 ns               ;
; N/A                                     ; 14.15 MHz ( period = 70.655 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[9]  ; clock      ; clock    ; None                        ; None                      ; 69.962 ns               ;
; N/A                                     ; 14.15 MHz ( period = 70.655 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[9]  ; clock      ; clock    ; None                        ; None                      ; 69.962 ns               ;
; N/A                                     ; 14.15 MHz ( period = 70.655 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[9]  ; clock      ; clock    ; None                        ; None                      ; 69.962 ns               ;
; N/A                                     ; 14.15 MHz ( period = 70.655 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; x[9]  ; clock      ; clock    ; None                        ; None                      ; 69.962 ns               ;
; N/A                                     ; 14.16 MHz ( period = 70.645 ns )                    ; da[14]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.284 ns               ;
; N/A                                     ; 14.16 MHz ( period = 70.625 ns )                    ; r_1[15]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.266 ns               ;
; N/A                                     ; 14.17 MHz ( period = 70.591 ns )                    ; r_0[13]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.230 ns               ;
; N/A                                     ; 14.18 MHz ( period = 70.515 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; x[8]  ; clock      ; clock    ; None                        ; None                      ; 69.822 ns               ;
; N/A                                     ; 14.18 MHz ( period = 70.515 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; x[8]  ; clock      ; clock    ; None                        ; None                      ; 69.822 ns               ;
; N/A                                     ; 14.18 MHz ( period = 70.515 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; x[8]  ; clock      ; clock    ; None                        ; None                      ; 69.822 ns               ;
; N/A                                     ; 14.18 MHz ( period = 70.515 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; x[8]  ; clock      ; clock    ; None                        ; None                      ; 69.822 ns               ;
; N/A                                     ; 14.18 MHz ( period = 70.515 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[8]  ; clock      ; clock    ; None                        ; None                      ; 69.822 ns               ;
; N/A                                     ; 14.18 MHz ( period = 70.515 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[8]  ; clock      ; clock    ; None                        ; None                      ; 69.822 ns               ;
; N/A                                     ; 14.18 MHz ( period = 70.515 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[8]  ; clock      ; clock    ; None                        ; None                      ; 69.822 ns               ;
; N/A                                     ; 14.18 MHz ( period = 70.515 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[8]  ; clock      ; clock    ; None                        ; None                      ; 69.822 ns               ;
; N/A                                     ; 14.18 MHz ( period = 70.515 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[8]  ; clock      ; clock    ; None                        ; None                      ; 69.822 ns               ;
; N/A                                     ; 14.18 MHz ( period = 70.515 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; x[8]  ; clock      ; clock    ; None                        ; None                      ; 69.822 ns               ;
; N/A                                     ; 14.20 MHz ( period = 70.420 ns )                    ; r_0[15]                                                                                                          ; da[0] ; clock      ; clock    ; None                        ; None                      ; 70.059 ns               ;
; N/A                                     ; 14.20 MHz ( period = 70.413 ns )                    ; r_6[2]                                                                                                           ; da[0] ; clock      ; clock    ; None                        ; None                      ; 69.989 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.371 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; x[1]  ; clock      ; clock    ; None                        ; None                      ; 69.678 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.371 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; x[1]  ; clock      ; clock    ; None                        ; None                      ; 69.678 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.371 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; x[1]  ; clock      ; clock    ; None                        ; None                      ; 69.678 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.371 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; x[1]  ; clock      ; clock    ; None                        ; None                      ; 69.678 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.371 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[1]  ; clock      ; clock    ; None                        ; None                      ; 69.678 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.371 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[1]  ; clock      ; clock    ; None                        ; None                      ; 69.678 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.371 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[1]  ; clock      ; clock    ; None                        ; None                      ; 69.678 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.371 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[1]  ; clock      ; clock    ; None                        ; None                      ; 69.678 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.371 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[1]  ; clock      ; clock    ; None                        ; None                      ; 69.678 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.371 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; x[1]  ; clock      ; clock    ; None                        ; None                      ; 69.678 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.356 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; x[7]  ; clock      ; clock    ; None                        ; None                      ; 69.663 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.356 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; x[7]  ; clock      ; clock    ; None                        ; None                      ; 69.663 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.356 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; x[7]  ; clock      ; clock    ; None                        ; None                      ; 69.663 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.356 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; x[7]  ; clock      ; clock    ; None                        ; None                      ; 69.663 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.356 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[7]  ; clock      ; clock    ; None                        ; None                      ; 69.663 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.356 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[7]  ; clock      ; clock    ; None                        ; None                      ; 69.663 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.356 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[7]  ; clock      ; clock    ; None                        ; None                      ; 69.663 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.356 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[7]  ; clock      ; clock    ; None                        ; None                      ; 69.663 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.356 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[7]  ; clock      ; clock    ; None                        ; None                      ; 69.663 ns               ;
; N/A                                     ; 14.21 MHz ( period = 70.356 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; x[7]  ; clock      ; clock    ; None                        ; None                      ; 69.663 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.343 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; x[4]  ; clock      ; clock    ; None                        ; None                      ; 69.650 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.343 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; x[4]  ; clock      ; clock    ; None                        ; None                      ; 69.650 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.343 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; x[4]  ; clock      ; clock    ; None                        ; None                      ; 69.650 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.343 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; x[4]  ; clock      ; clock    ; None                        ; None                      ; 69.650 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.343 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[4]  ; clock      ; clock    ; None                        ; None                      ; 69.650 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.343 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[4]  ; clock      ; clock    ; None                        ; None                      ; 69.650 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.343 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[4]  ; clock      ; clock    ; None                        ; None                      ; 69.650 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.343 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[4]  ; clock      ; clock    ; None                        ; None                      ; 69.650 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.343 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[4]  ; clock      ; clock    ; None                        ; None                      ; 69.650 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.343 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; x[4]  ; clock      ; clock    ; None                        ; None                      ; 69.650 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.336 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0 ; x[0]  ; clock      ; clock    ; None                        ; None                      ; 69.643 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.336 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg1 ; x[0]  ; clock      ; clock    ; None                        ; None                      ; 69.643 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.336 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg2 ; x[0]  ; clock      ; clock    ; None                        ; None                      ; 69.643 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.336 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg3 ; x[0]  ; clock      ; clock    ; None                        ; None                      ; 69.643 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.336 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[0]  ; clock      ; clock    ; None                        ; None                      ; 69.643 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.336 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[0]  ; clock      ; clock    ; None                        ; None                      ; 69.643 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.336 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[0]  ; clock      ; clock    ; None                        ; None                      ; 69.643 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.336 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[0]  ; clock      ; clock    ; None                        ; None                      ; 69.643 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.336 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[0]  ; clock      ; clock    ; None                        ; None                      ; 69.643 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.336 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg9 ; x[0]  ; clock      ; clock    ; None                        ; None                      ; 69.643 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.321 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg4 ; x[10] ; clock      ; clock    ; None                        ; None                      ; 69.628 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.321 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg5 ; x[10] ; clock      ; clock    ; None                        ; None                      ; 69.628 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.321 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg6 ; x[10] ; clock      ; clock    ; None                        ; None                      ; 69.628 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.321 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg7 ; x[10] ; clock      ; clock    ; None                        ; None                      ; 69.628 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.321 ns )                    ; altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg8 ; x[10] ; clock      ; clock    ; None                        ; None                      ; 69.628 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                  ;       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From      ; To                                                                                                              ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 10.297 ns  ; clr_n     ; x[5]                                                                                                            ; clock    ;
; N/A                                     ; None                                                ; 10.297 ns  ; clr_n     ; x[3]                                                                                                            ; clock    ;
; N/A                                     ; None                                                ; 10.016 ns  ; clr_n     ; r_4[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 10.016 ns  ; clr_n     ; r_4[8]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 10.016 ns  ; clr_n     ; r_4[9]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 9.967 ns   ; clr_n     ; r_2[4]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 9.961 ns   ; clr_n     ; r_2[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 9.961 ns   ; clr_n     ; r_2[8]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 9.961 ns   ; clr_n     ; r_2[10]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 9.942 ns   ; clr_n     ; r_2[11]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 9.920 ns   ; clr_n     ; x[13]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; 9.843 ns   ; clr_n     ; x[9]                                                                                                            ; clock    ;
; N/A                                     ; None                                                ; 9.498 ns   ; clr_n     ; r_2[5]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 9.498 ns   ; clr_n     ; r_2[9]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 9.495 ns   ; clr_n     ; r_2[2]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 9.495 ns   ; clr_n     ; r_2[3]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 9.417 ns   ; clr_n     ; r_2[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 9.239 ns   ; go        ; pc[0]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; 9.141 ns   ; clr_n     ; r_2[14]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 9.128 ns   ; clr_n     ; x[7]                                                                                                            ; clock    ;
; N/A                                     ; None                                                ; 9.059 ns   ; clr_n     ; x[15]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; 9.005 ns   ; clr_n     ; r_5[1]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 9.005 ns   ; clr_n     ; r_5[3]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.873 ns   ; clr_n     ; r_2[12]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 8.873 ns   ; clr_n     ; r_2[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 8.871 ns   ; clr_n     ; r_2[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.856 ns   ; clr_n     ; r_4[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.778 ns   ; clr_n     ; x[10]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; 8.747 ns   ; clr_n     ; x[1]                                                                                                            ; clock    ;
; N/A                                     ; None                                                ; 8.690 ns   ; clr_n     ; x[4]                                                                                                            ; clock    ;
; N/A                                     ; None                                                ; 8.673 ns   ; clr_n     ; x[14]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; 8.641 ns   ; clr_n     ; x[0]                                                                                                            ; clock    ;
; N/A                                     ; None                                                ; 8.592 ns   ; clr_n     ; x[12]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; 8.592 ns   ; clr_n     ; x[11]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; 8.497 ns   ; clr_n     ; r_2[1]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.439 ns   ; clr_n     ; r_3[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.373 ns   ; clr_n     ; x[6]                                                                                                            ; clock    ;
; N/A                                     ; None                                                ; 8.310 ns   ; go        ; aq_w[14]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 8.310 ns   ; go        ; aq_w[13]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 8.306 ns   ; go        ; aq_w[4]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 8.306 ns   ; go        ; aq_w[5]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 8.304 ns   ; go        ; aq_w[12]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 8.304 ns   ; go        ; aq_w[2]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 8.304 ns   ; go        ; aq_w[0]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 8.233 ns   ; clr_n     ; r_7[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.233 ns   ; clr_n     ; r_7[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.233 ns   ; clr_n     ; r_7[8]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.233 ns   ; clr_n     ; r_7[9]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.224 ns   ; clr_n     ; r_7[12]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 8.224 ns   ; clr_n     ; r_7[14]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 8.141 ns   ; clr_n     ; r_3[10]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 8.141 ns   ; clr_n     ; r_3[11]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 8.137 ns   ; clr_n     ; r_3[1]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.135 ns   ; clr_n     ; r_3[2]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.135 ns   ; clr_n     ; r_3[3]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.135 ns   ; clr_n     ; r_3[4]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.135 ns   ; clr_n     ; r_3[5]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.135 ns   ; clr_n     ; r_3[8]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.022 ns   ; clr_n     ; r_6[11]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 8.014 ns   ; clr_n     ; r_7[1]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.014 ns   ; clr_n     ; r_7[2]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.014 ns   ; clr_n     ; r_7[3]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.014 ns   ; clr_n     ; r_7[4]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.014 ns   ; clr_n     ; r_7[5]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.009 ns   ; clr_n     ; r_6[5]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.009 ns   ; clr_n     ; r_6[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.009 ns   ; clr_n     ; r_6[8]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.009 ns   ; clr_n     ; r_6[9]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 8.009 ns   ; clr_n     ; r_6[10]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 8.004 ns   ; clr_n     ; x[8]                                                                                                            ; clock    ;
; N/A                                     ; None                                                ; 7.995 ns   ; go        ; bq_w[12]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 7.995 ns   ; go        ; bq_w[13]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 7.995 ns   ; go        ; bq_w[14]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 7.995 ns   ; go        ; bq_w[15]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 7.992 ns   ; clr_n     ; r_6[2]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.992 ns   ; clr_n     ; r_6[4]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.992 ns   ; clr_n     ; r_6[12]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.992 ns   ; clr_n     ; r_6[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.992 ns   ; clr_n     ; r_6[14]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.992 ns   ; clr_n     ; r_6[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.986 ns   ; clr_n     ; x[2]                                                                                                            ; clock    ;
; N/A                                     ; None                                                ; 7.982 ns   ; clr_n     ; r_1[10]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.982 ns   ; clr_n     ; r_1[11]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.976 ns   ; go        ; bq_w[2]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.976 ns   ; go        ; bq_w[3]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.976 ns   ; go        ; bq_w[4]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.976 ns   ; go        ; bq_w[5]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.879 ns   ; clr_n     ; outd[12]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 7.777 ns   ; go        ; aq_w[6]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.777 ns   ; go        ; aq_w[8]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.777 ns   ; go        ; aq_w[9]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.777 ns   ; go        ; aq_w[10]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 7.754 ns   ; clr_n     ; r_3[12]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.754 ns   ; clr_n     ; r_3[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.754 ns   ; clr_n     ; r_3[14]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.754 ns   ; clr_n     ; r_3[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.691 ns   ; clr_n     ; r_3[9]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.682 ns   ; clr_n     ; r_4[1]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.682 ns   ; clr_n     ; r_4[2]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.682 ns   ; clr_n     ; r_4[3]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.676 ns   ; clr_n     ; outd[7]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.676 ns   ; clr_n     ; outd[8]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.655 ns   ; clr_n     ; r_6[1]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.655 ns   ; clr_n     ; r_6[3]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.655 ns   ; clr_n     ; r_6[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.618 ns   ; clr_n     ; outd[5]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.618 ns   ; clr_n     ; outd[6]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.611 ns   ; clr_n     ; r_7[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.554 ns   ; clr_n     ; outd[0]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.533 ns   ; clr_n     ; r_1[1]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.533 ns   ; clr_n     ; r_1[2]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.532 ns   ; clr_n     ; r_5[10]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.532 ns   ; clr_n     ; r_5[11]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.509 ns   ; clr_n     ; r_1[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.509 ns   ; clr_n     ; r_1[8]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.509 ns   ; clr_n     ; r_1[9]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.508 ns   ; clr_n     ; r_3[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.508 ns   ; clr_n     ; r_3[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.483 ns   ; clr_n     ; r_7[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.483 ns   ; clr_n     ; r_7[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.477 ns   ; clr_n     ; r_7[10]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.477 ns   ; clr_n     ; r_7[11]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.476 ns   ; go        ; aq_w[3]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.476 ns   ; go        ; aq_w[1]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.476 ns   ; go        ; aq_w[15]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 7.476 ns   ; go        ; aq_w[7]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.476 ns   ; go        ; aq_w[11]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 7.475 ns   ; clr_n     ; da[2]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; 7.461 ns   ; go        ; bq_w[0]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.461 ns   ; go        ; bq_w[6]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.461 ns   ; go        ; bq_w[8]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.461 ns   ; go        ; bq_w[9]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.461 ns   ; go        ; bq_w[10]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 7.425 ns   ; clr_n     ; outd[14]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 7.402 ns   ; clr_n     ; r_0[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.372 ns   ; clr_n     ; r_1[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.357 ns   ; clr_n     ; outd[9]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.357 ns   ; clr_n     ; outd[11]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 7.357 ns   ; clr_n     ; outd[13]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 7.316 ns   ; clr_n     ; r_4[4]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.316 ns   ; clr_n     ; r_4[5]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.316 ns   ; clr_n     ; r_4[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.316 ns   ; clr_n     ; r_4[14]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.316 ns   ; clr_n     ; r_4[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.311 ns   ; clr_n     ; r_5[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.275 ns   ; clr_n     ; r_5[2]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.275 ns   ; clr_n     ; r_5[4]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.247 ns   ; clr_n     ; r_5[5]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.247 ns   ; clr_n     ; r_5[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.247 ns   ; clr_n     ; r_5[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.247 ns   ; clr_n     ; r_5[8]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.247 ns   ; idata[4]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 7.243 ns   ; idata[7]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 7.198 ns   ; clr_n     ; r_1[5]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.192 ns   ; clr_n     ; r_1[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.191 ns   ; clr_n     ; r_5[9]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.178 ns   ; clr_n     ; r_5[12]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.178 ns   ; clr_n     ; r_5[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.178 ns   ; clr_n     ; r_5[14]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.178 ns   ; clr_n     ; r_5[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.174 ns   ; clr_n     ; r_1[12]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.174 ns   ; clr_n     ; r_1[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.174 ns   ; clr_n     ; r_1[14]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.174 ns   ; clr_n     ; r_1[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.171 ns   ; clr_n     ; r_1[3]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.160 ns   ; go        ; bq_w[1]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.160 ns   ; go        ; bq_w[7]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.160 ns   ; go        ; bq_w[11]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; 7.093 ns   ; clr_n     ; r_0[12]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.093 ns   ; clr_n     ; r_0[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.093 ns   ; clr_n     ; r_0[14]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.093 ns   ; clr_n     ; r_0[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.090 ns   ; clr_n     ; outd[1]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.090 ns   ; clr_n     ; outd[2]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.090 ns   ; clr_n     ; outd[3]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.090 ns   ; clr_n     ; outd[4]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 7.079 ns   ; clr_n     ; r_0[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.079 ns   ; clr_n     ; r_0[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.079 ns   ; clr_n     ; r_0[8]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 7.079 ns   ; clr_n     ; r_0[9]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 6.958 ns   ; clr_n     ; r_4[10]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 6.958 ns   ; clr_n     ; r_4[11]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 6.958 ns   ; clr_n     ; r_4[12]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 6.958 ns   ; clr_n     ; r_4[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 6.900 ns   ; clr_n     ; r_0[10]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 6.900 ns   ; clr_n     ; r_0[11]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 6.897 ns   ; idata[2]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 6.834 ns   ; idata[15] ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_datain_reg3 ; clock    ;
; N/A                                     ; None                                                ; 6.790 ns   ; clr_n     ; r_0[1]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 6.790 ns   ; clr_n     ; r_0[2]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 6.790 ns   ; clr_n     ; r_0[3]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 6.790 ns   ; clr_n     ; r_0[4]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 6.790 ns   ; clr_n     ; r_0[5]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 6.782 ns   ; clr_n     ; r_2[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; 6.781 ns   ; idata[1]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 6.738 ns   ; clr_n     ; r_1[4]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; 6.635 ns   ; idata[0]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 6.570 ns   ; idata[12] ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_datain_reg0 ; clock    ;
; N/A                                     ; None                                                ; 6.419 ns   ; clr_n     ; da[0]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; 6.375 ns   ; clr_n     ; r_6[0]                                                                                                          ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;           ;                                                                                                                 ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                             ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 19.520 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg0  ; w[9]      ; clock      ;
; N/A                                     ; None                                                ; 19.520 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg1  ; w[9]      ; clock      ;
; N/A                                     ; None                                                ; 19.520 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg2  ; w[9]      ; clock      ;
; N/A                                     ; None                                                ; 19.520 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg3  ; w[9]      ; clock      ;
; N/A                                     ; None                                                ; 19.520 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg4  ; w[9]      ; clock      ;
; N/A                                     ; None                                                ; 19.520 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg5  ; w[9]      ; clock      ;
; N/A                                     ; None                                                ; 19.520 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg6  ; w[9]      ; clock      ;
; N/A                                     ; None                                                ; 19.520 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg7  ; w[9]      ; clock      ;
; N/A                                     ; None                                                ; 19.520 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg8  ; w[9]      ; clock      ;
; N/A                                     ; None                                                ; 19.520 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg9  ; w[9]      ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg0  ; w[0]      ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg1  ; w[0]      ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg2  ; w[0]      ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg3  ; w[0]      ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg4  ; w[0]      ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg5  ; w[0]      ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg6  ; w[0]      ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg7  ; w[0]      ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg8  ; w[0]      ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg9  ; w[0]      ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg0  ; w[11]     ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg1  ; w[11]     ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg2  ; w[11]     ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg3  ; w[11]     ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg4  ; w[11]     ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg5  ; w[11]     ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg6  ; w[11]     ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg7  ; w[11]     ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg8  ; w[11]     ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg9  ; w[11]     ; clock      ;
; N/A                                     ; None                                                ; 15.233 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg0 ; w[14]     ; clock      ;
; N/A                                     ; None                                                ; 15.233 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg1 ; w[14]     ; clock      ;
; N/A                                     ; None                                                ; 15.233 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg2 ; w[14]     ; clock      ;
; N/A                                     ; None                                                ; 15.233 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg3 ; w[14]     ; clock      ;
; N/A                                     ; None                                                ; 15.233 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg4 ; w[14]     ; clock      ;
; N/A                                     ; None                                                ; 15.233 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg5 ; w[14]     ; clock      ;
; N/A                                     ; None                                                ; 15.233 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg6 ; w[14]     ; clock      ;
; N/A                                     ; None                                                ; 15.233 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg7 ; w[14]     ; clock      ;
; N/A                                     ; None                                                ; 15.233 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg8 ; w[14]     ; clock      ;
; N/A                                     ; None                                                ; 15.233 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg9 ; w[14]     ; clock      ;
; N/A                                     ; None                                                ; 14.569 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg0  ; w[1]      ; clock      ;
; N/A                                     ; None                                                ; 14.569 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg1  ; w[1]      ; clock      ;
; N/A                                     ; None                                                ; 14.569 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg2  ; w[1]      ; clock      ;
; N/A                                     ; None                                                ; 14.569 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg3  ; w[1]      ; clock      ;
; N/A                                     ; None                                                ; 14.569 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg4  ; w[1]      ; clock      ;
; N/A                                     ; None                                                ; 14.569 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg5  ; w[1]      ; clock      ;
; N/A                                     ; None                                                ; 14.569 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg6  ; w[1]      ; clock      ;
; N/A                                     ; None                                                ; 14.569 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg7  ; w[1]      ; clock      ;
; N/A                                     ; None                                                ; 14.569 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg8  ; w[1]      ; clock      ;
; N/A                                     ; None                                                ; 14.569 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg9  ; w[1]      ; clock      ;
; N/A                                     ; None                                                ; 14.425 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg0 ; w[12]     ; clock      ;
; N/A                                     ; None                                                ; 14.425 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg1 ; w[12]     ; clock      ;
; N/A                                     ; None                                                ; 14.425 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg2 ; w[12]     ; clock      ;
; N/A                                     ; None                                                ; 14.425 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg3 ; w[12]     ; clock      ;
; N/A                                     ; None                                                ; 14.425 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg4 ; w[12]     ; clock      ;
; N/A                                     ; None                                                ; 14.425 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg5 ; w[12]     ; clock      ;
; N/A                                     ; None                                                ; 14.425 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg6 ; w[12]     ; clock      ;
; N/A                                     ; None                                                ; 14.425 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg7 ; w[12]     ; clock      ;
; N/A                                     ; None                                                ; 14.425 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg8 ; w[12]     ; clock      ;
; N/A                                     ; None                                                ; 14.425 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg9 ; w[12]     ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg0  ; w[4]      ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg1  ; w[4]      ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg2  ; w[4]      ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg3  ; w[4]      ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg4  ; w[4]      ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg5  ; w[4]      ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg6  ; w[4]      ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg7  ; w[4]      ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg8  ; w[4]      ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg9  ; w[4]      ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg0  ; w[10]     ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg1  ; w[10]     ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg2  ; w[10]     ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg3  ; w[10]     ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg4  ; w[10]     ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg5  ; w[10]     ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg6  ; w[10]     ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg7  ; w[10]     ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg8  ; w[10]     ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg9  ; w[10]     ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg0  ; w[2]      ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg1  ; w[2]      ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg2  ; w[2]      ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg3  ; w[2]      ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg4  ; w[2]      ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg5  ; w[2]      ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg6  ; w[2]      ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg7  ; w[2]      ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg8  ; w[2]      ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg9  ; w[2]      ; clock      ;
; N/A                                     ; None                                                ; 14.009 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg0  ; w[7]      ; clock      ;
; N/A                                     ; None                                                ; 14.009 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg1  ; w[7]      ; clock      ;
; N/A                                     ; None                                                ; 14.009 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg2  ; w[7]      ; clock      ;
; N/A                                     ; None                                                ; 14.009 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg3  ; w[7]      ; clock      ;
; N/A                                     ; None                                                ; 14.009 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg4  ; w[7]      ; clock      ;
; N/A                                     ; None                                                ; 14.009 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg5  ; w[7]      ; clock      ;
; N/A                                     ; None                                                ; 14.009 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg6  ; w[7]      ; clock      ;
; N/A                                     ; None                                                ; 14.009 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg7  ; w[7]      ; clock      ;
; N/A                                     ; None                                                ; 14.009 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg8  ; w[7]      ; clock      ;
; N/A                                     ; None                                                ; 14.009 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg9  ; w[7]      ; clock      ;
; N/A                                     ; None                                                ; 13.822 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg0 ; w[13]     ; clock      ;
; N/A                                     ; None                                                ; 13.822 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg1 ; w[13]     ; clock      ;
; N/A                                     ; None                                                ; 13.822 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg2 ; w[13]     ; clock      ;
; N/A                                     ; None                                                ; 13.822 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg3 ; w[13]     ; clock      ;
; N/A                                     ; None                                                ; 13.822 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg4 ; w[13]     ; clock      ;
; N/A                                     ; None                                                ; 13.822 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg5 ; w[13]     ; clock      ;
; N/A                                     ; None                                                ; 13.822 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg6 ; w[13]     ; clock      ;
; N/A                                     ; None                                                ; 13.822 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg7 ; w[13]     ; clock      ;
; N/A                                     ; None                                                ; 13.822 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg8 ; w[13]     ; clock      ;
; N/A                                     ; None                                                ; 13.822 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg9 ; w[13]     ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg0 ; w[15]     ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg1 ; w[15]     ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg2 ; w[15]     ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg3 ; w[15]     ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg4 ; w[15]     ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg5 ; w[15]     ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg6 ; w[15]     ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg7 ; w[15]     ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg8 ; w[15]     ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_address_reg9 ; w[15]     ; clock      ;
; N/A                                     ; None                                                ; 13.464 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg0  ; w[3]      ; clock      ;
; N/A                                     ; None                                                ; 13.464 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg1  ; w[3]      ; clock      ;
; N/A                                     ; None                                                ; 13.464 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg2  ; w[3]      ; clock      ;
; N/A                                     ; None                                                ; 13.464 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg3  ; w[3]      ; clock      ;
; N/A                                     ; None                                                ; 13.464 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg4  ; w[3]      ; clock      ;
; N/A                                     ; None                                                ; 13.464 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg5  ; w[3]      ; clock      ;
; N/A                                     ; None                                                ; 13.464 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg6  ; w[3]      ; clock      ;
; N/A                                     ; None                                                ; 13.464 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg7  ; w[3]      ; clock      ;
; N/A                                     ; None                                                ; 13.464 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg8  ; w[3]      ; clock      ;
; N/A                                     ; None                                                ; 13.464 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_address_reg9  ; w[3]      ; clock      ;
; N/A                                     ; None                                                ; 13.428 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg0  ; w[5]      ; clock      ;
; N/A                                     ; None                                                ; 13.428 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg1  ; w[5]      ; clock      ;
; N/A                                     ; None                                                ; 13.428 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg2  ; w[5]      ; clock      ;
; N/A                                     ; None                                                ; 13.428 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg3  ; w[5]      ; clock      ;
; N/A                                     ; None                                                ; 13.428 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg4  ; w[5]      ; clock      ;
; N/A                                     ; None                                                ; 13.428 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg5  ; w[5]      ; clock      ;
; N/A                                     ; None                                                ; 13.428 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg6  ; w[5]      ; clock      ;
; N/A                                     ; None                                                ; 13.428 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg7  ; w[5]      ; clock      ;
; N/A                                     ; None                                                ; 13.428 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg8  ; w[5]      ; clock      ;
; N/A                                     ; None                                                ; 13.428 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg9  ; w[5]      ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg0  ; w[6]      ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg1  ; w[6]      ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg2  ; w[6]      ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg3  ; w[6]      ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg4  ; w[6]      ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg5  ; w[6]      ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg6  ; w[6]      ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg7  ; w[6]      ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg8  ; w[6]      ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_address_reg9  ; w[6]      ; clock      ;
; N/A                                     ; None                                                ; 12.637 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg0  ; w[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.637 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg1  ; w[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.637 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg2  ; w[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.637 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg3  ; w[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.637 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg4  ; w[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.637 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg5  ; w[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.637 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg6  ; w[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.637 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg7  ; w[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.637 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg8  ; w[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.637 ns  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg9  ; w[8]      ; clock      ;
; N/A                                     ; None                                                ; 10.039 ns  ; bq_w[3]                                                                                                          ; w2[3]     ; clock      ;
; N/A                                     ; None                                                ; 9.955 ns   ; outd[13]                                                                                                         ; odata[13] ; clock      ;
; N/A                                     ; None                                                ; 9.725 ns   ; outd[14]                                                                                                         ; odata[14] ; clock      ;
; N/A                                     ; None                                                ; 9.279 ns   ; outd[9]                                                                                                          ; odata[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.128 ns   ; outd[10]                                                                                                         ; odata[10] ; clock      ;
; N/A                                     ; None                                                ; 9.065 ns   ; outd[11]                                                                                                         ; odata[11] ; clock      ;
; N/A                                     ; None                                                ; 8.902 ns   ; outd[5]                                                                                                          ; odata[5]  ; clock      ;
; N/A                                     ; None                                                ; 8.714 ns   ; pc[4]                                                                                                            ; opc[4]    ; clock      ;
; N/A                                     ; None                                                ; 8.686 ns   ; pc[5]                                                                                                            ; opc[5]    ; clock      ;
; N/A                                     ; None                                                ; 8.387 ns   ; bq_w[14]                                                                                                         ; w2[14]    ; clock      ;
; N/A                                     ; None                                                ; 8.370 ns   ; aq_w[12]                                                                                                         ; w1[12]    ; clock      ;
; N/A                                     ; None                                                ; 8.357 ns   ; outd[8]                                                                                                          ; odata[8]  ; clock      ;
; N/A                                     ; None                                                ; 8.338 ns   ; aq_w[4]                                                                                                          ; w1[4]     ; clock      ;
; N/A                                     ; None                                                ; 8.323 ns   ; bq_w[13]                                                                                                         ; w2[13]    ; clock      ;
; N/A                                     ; None                                                ; 8.322 ns   ; pc[1]                                                                                                            ; opc[1]    ; clock      ;
; N/A                                     ; None                                                ; 8.315 ns   ; pc[3]                                                                                                            ; opc[3]    ; clock      ;
; N/A                                     ; None                                                ; 8.308 ns   ; bq_w[12]                                                                                                         ; w2[12]    ; clock      ;
; N/A                                     ; None                                                ; 8.306 ns   ; bq_w[15]                                                                                                         ; w2[15]    ; clock      ;
; N/A                                     ; None                                                ; 8.300 ns   ; bq_w[6]                                                                                                          ; w2[6]     ; clock      ;
; N/A                                     ; None                                                ; 8.290 ns   ; pc[2]                                                                                                            ; opc[2]    ; clock      ;
; N/A                                     ; None                                                ; 8.288 ns   ; pc[7]                                                                                                            ; opc[7]    ; clock      ;
; N/A                                     ; None                                                ; 8.267 ns   ; outd[0]                                                                                                          ; odata[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.257 ns   ; aq_w[5]                                                                                                          ; w1[5]     ; clock      ;
; N/A                                     ; None                                                ; 8.245 ns   ; aq_w[8]                                                                                                          ; w1[8]     ; clock      ;
; N/A                                     ; None                                                ; 8.218 ns   ; bq_w[9]                                                                                                          ; w2[9]     ; clock      ;
; N/A                                     ; None                                                ; 8.215 ns   ; outd[2]                                                                                                          ; odata[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.178 ns   ; outd[4]                                                                                                          ; odata[4]  ; clock      ;
; N/A                                     ; None                                                ; 8.144 ns   ; pc[9]                                                                                                            ; opc[9]    ; clock      ;
; N/A                                     ; None                                                ; 8.115 ns   ; outd[15]                                                                                                         ; odata[15] ; clock      ;
; N/A                                     ; None                                                ; 7.887 ns   ; outd[6]                                                                                                          ; odata[6]  ; clock      ;
; N/A                                     ; None                                                ; 7.882 ns   ; bq_w[5]                                                                                                          ; w2[5]     ; clock      ;
; N/A                                     ; None                                                ; 7.867 ns   ; aq_w[13]                                                                                                         ; w1[13]    ; clock      ;
; N/A                                     ; None                                                ; 7.865 ns   ; bq_w[2]                                                                                                          ; w2[2]     ; clock      ;
; N/A                                     ; None                                                ; 7.855 ns   ; aq_w[14]                                                                                                         ; w1[14]    ; clock      ;
; N/A                                     ; None                                                ; 7.848 ns   ; outd[12]                                                                                                         ; odata[12] ; clock      ;
; N/A                                     ; None                                                ; 7.842 ns   ; aq_w[11]                                                                                                         ; w1[11]    ; clock      ;
; N/A                                     ; None                                                ; 7.841 ns   ; aq_w[9]                                                                                                          ; w1[9]     ; clock      ;
; N/A                                     ; None                                                ; 7.835 ns   ; bq_w[10]                                                                                                         ; w2[10]    ; clock      ;
; N/A                                     ; None                                                ; 7.828 ns   ; outd[3]                                                                                                          ; odata[3]  ; clock      ;
; N/A                                     ; None                                                ; 7.826 ns   ; bq_w[11]                                                                                                         ; w2[11]    ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                  ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+-----------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From      ; To                                                                                                              ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -0.725 ns ; clr_n     ; da[15]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -1.264 ns ; clr_n     ; mar[8]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -1.280 ns ; clr_n     ; pc_back[7]                                                                                                      ; clock    ;
; N/A                                     ; None                                                ; -1.280 ns ; clr_n     ; pc_back[8]                                                                                                      ; clock    ;
; N/A                                     ; None                                                ; -1.539 ns ; clr_n     ; mar[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -1.539 ns ; clr_n     ; mar[1]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -1.539 ns ; clr_n     ; mar[2]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -1.539 ns ; clr_n     ; mar[3]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -1.539 ns ; clr_n     ; mar[4]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -1.539 ns ; clr_n     ; mar[5]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -1.539 ns ; clr_n     ; mar[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -1.539 ns ; clr_n     ; mar[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -1.539 ns ; clr_n     ; mar[9]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -1.588 ns ; clr_n     ; ddata[7]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -1.774 ns ; clr_n     ; da[8]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -1.774 ns ; clr_n     ; da[14]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -2.071 ns ; clr_n     ; pc_go[3]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.083 ns ; clr_n     ; ddata[3]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.083 ns ; clr_n     ; ddata[2]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.083 ns ; clr_n     ; ddata[1]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.083 ns ; clr_n     ; ddata[0]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.083 ns ; clr_n     ; ddata[6]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.083 ns ; clr_n     ; ddata[5]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.083 ns ; clr_n     ; ddata[4]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.387 ns ; clr_n     ; pc_go[8]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.387 ns ; clr_n     ; pc_go[9]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.387 ns ; clr_n     ; pc_go[0]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.416 ns ; clr_n     ; pc_go[6]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.416 ns ; clr_n     ; pc_go[7]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.454 ns ; clr_n     ; ddata[10]                                                                                                       ; clock    ;
; N/A                                     ; None                                                ; -2.454 ns ; clr_n     ; ddata[11]                                                                                                       ; clock    ;
; N/A                                     ; None                                                ; -2.454 ns ; clr_n     ; ddata[12]                                                                                                       ; clock    ;
; N/A                                     ; None                                                ; -2.454 ns ; clr_n     ; ddata[13]                                                                                                       ; clock    ;
; N/A                                     ; None                                                ; -2.454 ns ; clr_n     ; ddata[14]                                                                                                       ; clock    ;
; N/A                                     ; None                                                ; -2.454 ns ; clr_n     ; ddata[15]                                                                                                       ; clock    ;
; N/A                                     ; None                                                ; -2.454 ns ; clr_n     ; ddata[9]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.454 ns ; clr_n     ; ddata[8]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.708 ns ; clr_n     ; da[11]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -2.838 ns ; clr_n     ; pc_go[1]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.838 ns ; clr_n     ; pc_go[2]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.838 ns ; clr_n     ; pc_go[4]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -2.838 ns ; clr_n     ; pc_go[5]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -3.309 ns ; clr_n     ; pc_back[5]                                                                                                      ; clock    ;
; N/A                                     ; None                                                ; -3.321 ns ; clr_n     ; pc_back[3]                                                                                                      ; clock    ;
; N/A                                     ; None                                                ; -3.321 ns ; clr_n     ; pc_back[4]                                                                                                      ; clock    ;
; N/A                                     ; None                                                ; -3.349 ns ; clr_n     ; pc_back[9]                                                                                                      ; clock    ;
; N/A                                     ; None                                                ; -3.374 ns ; clr_n     ; pc_back[0]                                                                                                      ; clock    ;
; N/A                                     ; None                                                ; -3.374 ns ; clr_n     ; pc_back[1]                                                                                                      ; clock    ;
; N/A                                     ; None                                                ; -3.374 ns ; clr_n     ; pc_back[6]                                                                                                      ; clock    ;
; N/A                                     ; None                                                ; -3.396 ns ; clr_n     ; pc_back[2]                                                                                                      ; clock    ;
; N/A                                     ; None                                                ; -3.493 ns ; clr_n     ; da[12]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -3.606 ns ; clr_n     ; da[9]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -3.874 ns ; clr_n     ; da[13]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -3.950 ns ; clr_n     ; da[10]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -4.314 ns ; clr_n     ; r_1[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -4.717 ns ; idata[8]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; -4.724 ns ; idata[10] ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; -4.807 ns ; clr_n     ; outd[15]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -4.902 ns ; clr_n     ; da[3]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -4.902 ns ; clr_n     ; da[6]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -4.902 ns ; clr_n     ; da[7]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -4.902 ns ; clr_n     ; da[5]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -5.111 ns ; clr_n     ; r_6[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -5.157 ns ; idata[13] ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_datain_reg1 ; clock    ;
; N/A                                     ; None                                                ; -5.164 ns ; idata[11] ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; -5.168 ns ; idata[9]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; -5.185 ns ; idata[6]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; -5.416 ns ; clr_n     ; da[1]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -5.630 ns ; idata[14] ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_datain_reg2 ; clock    ;
; N/A                                     ; None                                                ; -5.636 ns ; idata[5]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; -5.661 ns ; go        ; pc[4]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -5.664 ns ; go        ; pc[5]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -5.664 ns ; go        ; pc[7]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -5.665 ns ; go        ; pc[3]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -5.666 ns ; go        ; pc[6]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -5.668 ns ; go        ; pc[1]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -5.668 ns ; go        ; pc[2]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -5.686 ns ; clr_n     ; outd[10]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -5.855 ns ; clr_n     ; r_2[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -5.917 ns ; go        ; pc[8]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -5.920 ns ; go        ; pc[9]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -6.172 ns ; clr_n     ; da[4]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -6.223 ns ; idata[3]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; -6.303 ns ; clr_n     ; r_0[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -6.367 ns ; clr_n     ; da[0]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -6.422 ns ; idata[12] ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_datain_reg0 ; clock    ;
; N/A                                     ; None                                                ; -6.431 ns ; clr_n     ; r_5[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -6.487 ns ; idata[0]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; -6.626 ns ; clr_n     ; r_7[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -6.633 ns ; idata[1]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; -6.686 ns ; idata[15] ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a12~porta_datain_reg3 ; clock    ;
; N/A                                     ; None                                                ; -6.686 ns ; clr_n     ; r_1[4]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -6.730 ns ; clr_n     ; r_2[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -6.738 ns ; clr_n     ; r_0[1]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -6.738 ns ; clr_n     ; r_0[2]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -6.738 ns ; clr_n     ; r_0[3]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -6.738 ns ; clr_n     ; r_0[4]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -6.738 ns ; clr_n     ; r_0[5]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -6.749 ns ; idata[2]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; -6.848 ns ; clr_n     ; r_0[10]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -6.848 ns ; clr_n     ; r_0[11]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -6.906 ns ; clr_n     ; r_4[10]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -6.906 ns ; clr_n     ; r_4[11]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -6.906 ns ; clr_n     ; r_4[12]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -6.906 ns ; clr_n     ; r_4[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.027 ns ; clr_n     ; r_0[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.027 ns ; clr_n     ; r_0[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.027 ns ; clr_n     ; r_0[8]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.027 ns ; clr_n     ; r_0[9]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.038 ns ; clr_n     ; outd[1]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.038 ns ; clr_n     ; outd[2]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.038 ns ; clr_n     ; outd[3]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.038 ns ; clr_n     ; outd[4]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.041 ns ; clr_n     ; r_0[12]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.041 ns ; clr_n     ; r_0[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.041 ns ; clr_n     ; r_0[14]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.041 ns ; clr_n     ; r_0[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.095 ns ; idata[7]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; -7.099 ns ; idata[4]  ; altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a4~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; -7.108 ns ; go        ; bq_w[1]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.108 ns ; go        ; bq_w[7]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.108 ns ; go        ; bq_w[11]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -7.119 ns ; clr_n     ; r_1[3]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.122 ns ; clr_n     ; r_1[12]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.122 ns ; clr_n     ; r_1[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.122 ns ; clr_n     ; r_1[14]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.122 ns ; clr_n     ; r_1[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.126 ns ; clr_n     ; r_5[12]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.126 ns ; clr_n     ; r_5[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.126 ns ; clr_n     ; r_5[14]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.126 ns ; clr_n     ; r_5[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.139 ns ; clr_n     ; r_5[9]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.140 ns ; clr_n     ; r_1[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.146 ns ; clr_n     ; r_1[5]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.195 ns ; clr_n     ; r_5[5]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.195 ns ; clr_n     ; r_5[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.195 ns ; clr_n     ; r_5[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.195 ns ; clr_n     ; r_5[8]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.223 ns ; clr_n     ; r_5[2]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.223 ns ; clr_n     ; r_5[4]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.264 ns ; clr_n     ; r_4[4]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.264 ns ; clr_n     ; r_4[5]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.264 ns ; clr_n     ; r_4[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.264 ns ; clr_n     ; r_4[14]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.264 ns ; clr_n     ; r_4[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.305 ns ; clr_n     ; outd[9]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.305 ns ; clr_n     ; outd[11]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -7.305 ns ; clr_n     ; outd[13]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -7.373 ns ; clr_n     ; outd[14]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -7.409 ns ; go        ; bq_w[0]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.409 ns ; go        ; bq_w[6]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.409 ns ; go        ; bq_w[8]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.409 ns ; go        ; bq_w[9]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.409 ns ; go        ; bq_w[10]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -7.423 ns ; clr_n     ; da[2]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -7.424 ns ; go        ; aq_w[3]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.424 ns ; go        ; aq_w[1]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.424 ns ; go        ; aq_w[15]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -7.424 ns ; go        ; aq_w[7]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.424 ns ; go        ; aq_w[11]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -7.425 ns ; clr_n     ; r_7[10]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.425 ns ; clr_n     ; r_7[11]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.431 ns ; clr_n     ; r_7[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.431 ns ; clr_n     ; r_7[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.456 ns ; clr_n     ; r_3[6]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.456 ns ; clr_n     ; r_3[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.457 ns ; clr_n     ; r_1[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.457 ns ; clr_n     ; r_1[8]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.457 ns ; clr_n     ; r_1[9]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.480 ns ; clr_n     ; r_5[10]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.480 ns ; clr_n     ; r_5[11]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.481 ns ; clr_n     ; r_1[1]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.481 ns ; clr_n     ; r_1[2]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.502 ns ; clr_n     ; outd[0]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.566 ns ; clr_n     ; outd[5]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.566 ns ; clr_n     ; outd[6]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.587 ns ; clr_n     ; r_3[0]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.603 ns ; clr_n     ; r_6[1]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.603 ns ; clr_n     ; r_6[3]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.603 ns ; clr_n     ; r_6[7]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.624 ns ; clr_n     ; outd[7]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.624 ns ; clr_n     ; outd[8]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.630 ns ; clr_n     ; r_4[1]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.630 ns ; clr_n     ; r_4[2]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.630 ns ; clr_n     ; r_4[3]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.639 ns ; clr_n     ; r_3[9]                                                                                                          ; clock    ;
; N/A                                     ; None                                                ; -7.702 ns ; clr_n     ; r_3[12]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.702 ns ; clr_n     ; r_3[13]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.702 ns ; clr_n     ; r_3[14]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.702 ns ; clr_n     ; r_3[15]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.725 ns ; go        ; aq_w[6]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.725 ns ; go        ; aq_w[8]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.725 ns ; go        ; aq_w[9]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.725 ns ; go        ; aq_w[10]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -7.810 ns ; go        ; pc[0]                                                                                                           ; clock    ;
; N/A                                     ; None                                                ; -7.827 ns ; clr_n     ; outd[12]                                                                                                        ; clock    ;
; N/A                                     ; None                                                ; -7.924 ns ; go        ; bq_w[2]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.924 ns ; go        ; bq_w[3]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.924 ns ; go        ; bq_w[4]                                                                                                         ; clock    ;
; N/A                                     ; None                                                ; -7.924 ns ; go        ; bq_w[5]                                                                                                         ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;           ;                                                                                                                 ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Tue Sep 06 21:55:42 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off xunhuan -c xunhuan --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 13.7 MHz between source memory "altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0" and destination register "da[0]" (period= 73.014 ns)
    Info: + Longest memory to register delay is 72.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y12; Fanout = 4; MEM Node = 'altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X19_Y12; Fanout = 27; MEM Node = 'altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|q_a[14]'
        Info: 3: + IC(2.674 ns) + CELL(0.114 ns) = 7.096 ns; Loc. = LC_X36_Y8_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_4dc:add_sub_1|_~1'
        Info: 4: + IC(0.458 ns) + CELL(0.292 ns) = 7.846 ns; Loc. = LC_X36_Y8_N1; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[17]~465'
        Info: 5: + IC(0.439 ns) + CELL(0.114 ns) = 8.399 ns; Loc. = LC_X36_Y8_N5; Fanout = 8; COMB Node = 'lpm_divide:Mod0|lpm_divide_k0m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[16]~14963'
        Info: 6: + IC(2.168 ns) + CELL(0.432 ns) = 10.999 ns; Loc. = LC_X52_Y8_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~48COUT1_58'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 11.079 ns; Loc. = LC_X52_Y8_N7; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~46COUT1_60'
        Info: 8: + IC(0.000 ns) + CELL(0.608 ns) = 11.687 ns; Loc. = LC_X52_Y8_N8; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~43'
        Info: 9: + IC(0.464 ns) + CELL(0.292 ns) = 12.443 ns; Loc. = LC_X52_Y8_N2; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[32]~13625'
        Info: 10: + IC(1.126 ns) + CELL(0.432 ns) = 14.001 ns; Loc. = LC_X56_Y8_N1; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~60COUT1_71'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 14.081 ns; Loc. = LC_X56_Y8_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~58COUT1_73'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 14.161 ns; Loc. = LC_X56_Y8_N3; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~56COUT1_75'
        Info: 13: + IC(0.000 ns) + CELL(0.608 ns) = 14.769 ns; Loc. = LC_X56_Y8_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~53'
        Info: 14: + IC(0.340 ns) + CELL(0.114 ns) = 15.223 ns; Loc. = LC_X56_Y8_N5; Fanout = 5; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[51]'
        Info: 15: + IC(0.445 ns) + CELL(0.114 ns) = 15.782 ns; Loc. = LC_X56_Y8_N9; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[48]~13634'
        Info: 16: + IC(1.222 ns) + CELL(0.423 ns) = 17.427 ns; Loc. = LC_X57_Y12_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~72'
        Info: 17: + IC(0.000 ns) + CELL(0.078 ns) = 17.505 ns; Loc. = LC_X57_Y12_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~70'
        Info: 18: + IC(0.000 ns) + CELL(0.178 ns) = 17.683 ns; Loc. = LC_X57_Y12_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~68'
        Info: 19: + IC(0.000 ns) + CELL(0.621 ns) = 18.304 ns; Loc. = LC_X57_Y12_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~63'
        Info: 20: + IC(0.426 ns) + CELL(0.114 ns) = 18.844 ns; Loc. = LC_X57_Y12_N0; Fanout = 6; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[68]'
        Info: 21: + IC(1.240 ns) + CELL(0.114 ns) = 20.198 ns; Loc. = LC_X57_Y11_N3; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[64]~13642'
        Info: 22: + IC(1.220 ns) + CELL(0.423 ns) = 21.841 ns; Loc. = LC_X57_Y13_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~84'
        Info: 23: + IC(0.000 ns) + CELL(0.078 ns) = 21.919 ns; Loc. = LC_X57_Y13_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~82'
        Info: 24: + IC(0.000 ns) + CELL(0.178 ns) = 22.097 ns; Loc. = LC_X57_Y13_N4; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~80'
        Info: 25: + IC(0.000 ns) + CELL(0.621 ns) = 22.718 ns; Loc. = LC_X57_Y13_N7; Fanout = 7; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~73'
        Info: 26: + IC(1.301 ns) + CELL(0.114 ns) = 24.133 ns; Loc. = LC_X57_Y11_N8; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[81]~13704'
        Info: 27: + IC(1.227 ns) + CELL(0.564 ns) = 25.924 ns; Loc. = LC_X56_Y15_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~94'
        Info: 28: + IC(0.000 ns) + CELL(0.078 ns) = 26.002 ns; Loc. = LC_X56_Y15_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~92'
        Info: 29: + IC(0.000 ns) + CELL(0.178 ns) = 26.180 ns; Loc. = LC_X56_Y15_N4; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~90'
        Info: 30: + IC(0.000 ns) + CELL(0.621 ns) = 26.801 ns; Loc. = LC_X56_Y15_N7; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~83'
        Info: 31: + IC(0.723 ns) + CELL(0.114 ns) = 27.638 ns; Loc. = LC_X57_Y15_N6; Fanout = 8; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[102]'
        Info: 32: + IC(1.288 ns) + CELL(0.114 ns) = 29.040 ns; Loc. = LC_X57_Y11_N7; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[98]~13643'
        Info: 33: + IC(1.204 ns) + CELL(0.423 ns) = 30.667 ns; Loc. = LC_X58_Y15_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~104'
        Info: 34: + IC(0.000 ns) + CELL(0.178 ns) = 30.845 ns; Loc. = LC_X58_Y15_N4; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~102'
        Info: 35: + IC(0.000 ns) + CELL(0.621 ns) = 31.466 ns; Loc. = LC_X58_Y15_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~93'
        Info: 36: + IC(0.182 ns) + CELL(0.114 ns) = 31.762 ns; Loc. = LC_X58_Y15_N9; Fanout = 9; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[119]'
        Info: 37: + IC(1.318 ns) + CELL(0.292 ns) = 33.372 ns; Loc. = LC_X57_Y11_N4; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[112]~13662'
        Info: 38: + IC(0.708 ns) + CELL(0.423 ns) = 34.503 ns; Loc. = LC_X58_Y11_N1; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~120'
        Info: 39: + IC(0.000 ns) + CELL(0.078 ns) = 34.581 ns; Loc. = LC_X58_Y11_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~118'
        Info: 40: + IC(0.000 ns) + CELL(0.078 ns) = 34.659 ns; Loc. = LC_X58_Y11_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~116'
        Info: 41: + IC(0.000 ns) + CELL(0.178 ns) = 34.837 ns; Loc. = LC_X58_Y11_N4; Fanout = 5; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~114'
        Info: 42: + IC(0.000 ns) + CELL(0.621 ns) = 35.458 ns; Loc. = LC_X58_Y11_N7; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~107'
        Info: 43: + IC(1.225 ns) + CELL(0.442 ns) = 37.125 ns; Loc. = LC_X59_Y15_N7; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[135]~13693'
        Info: 44: + IC(1.668 ns) + CELL(0.423 ns) = 39.216 ns; Loc. = LC_X59_Y10_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~118'
        Info: 45: + IC(0.000 ns) + CELL(0.178 ns) = 39.394 ns; Loc. = LC_X59_Y10_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~116'
        Info: 46: + IC(0.000 ns) + CELL(0.621 ns) = 40.015 ns; Loc. = LC_X59_Y10_N5; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~113'
        Info: 47: + IC(0.182 ns) + CELL(0.114 ns) = 40.311 ns; Loc. = LC_X59_Y10_N6; Fanout = 11; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[153]'
        Info: 48: + IC(1.232 ns) + CELL(0.114 ns) = 41.657 ns; Loc. = LC_X59_Y11_N1; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[147]~13658'
        Info: 49: + IC(1.203 ns) + CELL(0.423 ns) = 43.283 ns; Loc. = LC_X60_Y10_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~138'
        Info: 50: + IC(0.000 ns) + CELL(0.271 ns) = 43.554 ns; Loc. = LC_X60_Y10_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~136'
        Info: 51: + IC(0.000 ns) + CELL(0.136 ns) = 43.690 ns; Loc. = LC_X60_Y9_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~126'
        Info: 52: + IC(0.000 ns) + CELL(0.621 ns) = 44.311 ns; Loc. = LC_X60_Y9_N5; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~123'
        Info: 53: + IC(0.413 ns) + CELL(0.114 ns) = 44.838 ns; Loc. = LC_X60_Y9_N7; Fanout = 12; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[170]'
        Info: 54: + IC(1.261 ns) + CELL(0.442 ns) = 46.541 ns; Loc. = LC_X59_Y13_N7; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[163]~13664'
        Info: 55: + IC(1.224 ns) + CELL(0.423 ns) = 48.188 ns; Loc. = LC_X60_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~150'
        Info: 56: + IC(0.000 ns) + CELL(0.271 ns) = 48.459 ns; Loc. = LC_X60_Y12_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~148'
        Info: 57: + IC(0.000 ns) + CELL(0.136 ns) = 48.595 ns; Loc. = LC_X60_Y11_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~138'
        Info: 58: + IC(0.000 ns) + CELL(0.621 ns) = 49.216 ns; Loc. = LC_X60_Y11_N6; Fanout = 13; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~133'
        Info: 59: + IC(1.297 ns) + CELL(0.114 ns) = 50.627 ns; Loc. = LC_X59_Y13_N8; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[181]~13712'
        Info: 60: + IC(1.235 ns) + CELL(0.692 ns) = 52.554 ns; Loc. = LC_X60_Y14_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~158'
        Info: 61: + IC(0.000 ns) + CELL(0.136 ns) = 52.690 ns; Loc. = LC_X60_Y13_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~148'
        Info: 62: + IC(0.000 ns) + CELL(0.621 ns) = 53.311 ns; Loc. = LC_X60_Y13_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~143'
        Info: 63: + IC(0.182 ns) + CELL(0.114 ns) = 53.607 ns; Loc. = LC_X60_Y13_N7; Fanout = 14; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[204]'
        Info: 64: + IC(1.617 ns) + CELL(0.114 ns) = 55.338 ns; Loc. = LC_X59_Y16_N3; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[195]~13674'
        Info: 65: + IC(1.206 ns) + CELL(0.423 ns) = 56.967 ns; Loc. = LC_X60_Y17_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~174'
        Info: 66: + IC(0.000 ns) + CELL(0.078 ns) = 57.045 ns; Loc. = LC_X60_Y17_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~172'
        Info: 67: + IC(0.000 ns) + CELL(0.271 ns) = 57.316 ns; Loc. = LC_X60_Y17_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~170'
        Info: 68: + IC(0.000 ns) + CELL(0.136 ns) = 57.452 ns; Loc. = LC_X60_Y16_N4; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~160'
        Info: 69: + IC(0.000 ns) + CELL(0.621 ns) = 58.073 ns; Loc. = LC_X60_Y16_N7; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~153'
        Info: 70: + IC(0.722 ns) + CELL(0.292 ns) = 59.087 ns; Loc. = LC_X59_Y16_N2; Fanout = 15; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|selnose[221]'
        Info: 71: + IC(1.331 ns) + CELL(0.114 ns) = 60.532 ns; Loc. = LC_X59_Y13_N0; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[215]~13661'
        Info: 72: + IC(1.246 ns) + CELL(0.423 ns) = 62.201 ns; Loc. = LC_X58_Y16_N0; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~178'
        Info: 73: + IC(0.000 ns) + CELL(0.078 ns) = 62.279 ns; Loc. = LC_X58_Y16_N1; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~176'
        Info: 74: + IC(0.000 ns) + CELL(0.078 ns) = 62.357 ns; Loc. = LC_X58_Y16_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~174'
        Info: 75: + IC(0.000 ns) + CELL(0.078 ns) = 62.435 ns; Loc. = LC_X58_Y16_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~172'
        Info: 76: + IC(0.000 ns) + CELL(0.178 ns) = 62.613 ns; Loc. = LC_X58_Y16_N4; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~170'
        Info: 77: + IC(0.000 ns) + CELL(0.621 ns) = 63.234 ns; Loc. = LC_X58_Y16_N7; Fanout = 16; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~163'
        Info: 78: + IC(1.255 ns) + CELL(0.114 ns) = 64.603 ns; Loc. = LC_X58_Y17_N1; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[225]~13725'
        Info: 79: + IC(1.237 ns) + CELL(0.718 ns) = 66.558 ns; Loc. = LC_X58_Y13_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~195'
        Info: 80: + IC(0.000 ns) + CELL(0.208 ns) = 66.766 ns; Loc. = LC_X58_Y13_N9; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~185'
        Info: 81: + IC(0.000 ns) + CELL(0.136 ns) = 66.902 ns; Loc. = LC_X58_Y12_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~175'
        Info: 82: + IC(0.000 ns) + CELL(0.621 ns) = 67.523 ns; Loc. = LC_X58_Y12_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~166'
        Info: 83: + IC(2.760 ns) + CELL(0.114 ns) = 70.397 ns; Loc. = LC_X48_Y5_N7; Fanout = 1; COMB Node = 'da~4240'
        Info: 84: + IC(0.444 ns) + CELL(0.292 ns) = 71.133 ns; Loc. = LC_X48_Y5_N1; Fanout = 1; COMB Node = 'da~4241'
        Info: 85: + IC(0.182 ns) + CELL(0.114 ns) = 71.429 ns; Loc. = LC_X48_Y5_N2; Fanout = 1; COMB Node = 'da~4244'
        Info: 86: + IC(0.182 ns) + CELL(0.114 ns) = 71.725 ns; Loc. = LC_X48_Y5_N3; Fanout = 1; COMB Node = 'da~4245'
        Info: 87: + IC(0.182 ns) + CELL(0.309 ns) = 72.216 ns; Loc. = LC_X48_Y5_N4; Fanout = 67; REG Node = 'da[0]'
        Info: Total cell delay = 28.557 ns ( 39.54 % )
        Info: Total interconnect delay = 43.659 ns ( 60.46 % )
    Info: - Smallest clock skew is -0.111 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.011 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 488; CLK Node = 'clock'
            Info: 2: + IC(0.831 ns) + CELL(0.711 ns) = 3.011 ns; Loc. = LC_X48_Y5_N4; Fanout = 67; REG Node = 'da[0]'
            Info: Total cell delay = 2.180 ns ( 72.40 % )
            Info: Total interconnect delay = 0.831 ns ( 27.60 % )
        Info: - Longest clock path from clock "clock" to source memory is 3.122 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 488; CLK Node = 'clock'
            Info: 2: + IC(0.931 ns) + CELL(0.722 ns) = 3.122 ns; Loc. = M4K_X19_Y12; Fanout = 4; MEM Node = 'altsyncram4:dram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a14~porta_address_reg0'
            Info: Total cell delay = 2.191 ns ( 70.18 % )
            Info: Total interconnect delay = 0.931 ns ( 29.82 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "x[5]" (data pin = "clr_n", clock pin = "clock") is 10.297 ns
    Info: + Longest pin to register delay is 13.376 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 69; PIN Node = 'clr_n'
        Info: 2: + IC(1.472 ns) + CELL(0.590 ns) = 3.531 ns; Loc. = LC_X15_Y6_N0; Fanout = 26; COMB Node = 'outd[0]~604'
        Info: 3: + IC(3.006 ns) + CELL(0.442 ns) = 6.979 ns; Loc. = LC_X24_Y16_N9; Fanout = 16; COMB Node = 'x[15]~549'
        Info: 4: + IC(5.530 ns) + CELL(0.867 ns) = 13.376 ns; Loc. = LC_X43_Y28_N5; Fanout = 1; REG Node = 'x[5]'
        Info: Total cell delay = 3.368 ns ( 25.18 % )
        Info: Total interconnect delay = 10.008 ns ( 74.82 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.116 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 488; CLK Node = 'clock'
        Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X43_Y28_N5; Fanout = 1; REG Node = 'x[5]'
        Info: Total cell delay = 2.180 ns ( 69.96 % )
        Info: Total interconnect delay = 0.936 ns ( 30.04 % )
Info: tco from clock "clock" to destination pin "w[9]" through memory "altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg0" is 19.520 ns
    Info: + Longest clock path from clock "clock" to source memory is 3.120 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 488; CLK Node = 'clock'
        Info: 2: + IC(0.929 ns) + CELL(0.722 ns) = 3.120 ns; Loc. = M4K_X19_Y7; Fanout = 4; MEM Node = 'altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg0'
        Info: Total cell delay = 2.191 ns ( 70.22 % )
        Info: Total interconnect delay = 0.929 ns ( 29.78 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Longest memory to pin delay is 15.750 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y7; Fanout = 4; MEM Node = 'altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|ram_block1a8~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X19_Y7; Fanout = 441; MEM Node = 'altsyncram4:iram|altsyncram:altsyncram_component|altsyncram_qoh1:auto_generated|q_a[9]'
        Info: 3: + IC(9.334 ns) + CELL(2.108 ns) = 15.750 ns; Loc. = PIN_E13; Fanout = 0; PIN Node = 'w[9]'
        Info: Total cell delay = 6.416 ns ( 40.74 % )
        Info: Total interconnect delay = 9.334 ns ( 59.26 % )
Info: th for register "da[15]" (data pin = "clr_n", clock pin = "clock") is -0.725 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.111 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 488; CLK Node = 'clock'
        Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X33_Y12_N9; Fanout = 32; REG Node = 'da[15]'
        Info: Total cell delay = 2.180 ns ( 70.07 % )
        Info: Total interconnect delay = 0.931 ns ( 29.93 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 3.851 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 69; PIN Node = 'clr_n'
        Info: 2: + IC(1.515 ns) + CELL(0.867 ns) = 3.851 ns; Loc. = LC_X33_Y12_N9; Fanout = 32; REG Node = 'da[15]'
        Info: Total cell delay = 2.336 ns ( 60.66 % )
        Info: Total interconnect delay = 1.515 ns ( 39.34 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 169 megabytes of memory during processing
    Info: Processing ended: Tue Sep 06 21:55:48 2011
    Info: Elapsed time: 00:00:06


