<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Digital Clock Manager - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="digital-clock-managers"><a class="header" href="#digital-clock-managers">Digital Clock Managers</a></h1>
<h2 id="tile-dcm"><a class="header" href="#tile-dcm">Tile DCM</a></h2>
<p>Cells: 4</p>
<h3 id="bel-dcm0"><a class="header" href="#bel-dcm0">Bel DCM0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 DCM bel DCM0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CKINT0</td><td>input</td><td>TCELL0:IMUX.CLK0</td></tr>
<tr><td>CKINT1</td><td>input</td><td>TCELL0:IMUX.CLK1</td></tr>
<tr><td>CKINT2</td><td>input</td><td>TCELL0:IMUX.CLK2</td></tr>
<tr><td>CKINT3</td><td>input</td><td>TCELL0:IMUX.CLK3</td></tr>
<tr><td>CLK0</td><td>output</td><td>TCELL2:OUT.BEST0.TMIN</td></tr>
<tr><td>CLK180</td><td>output</td><td>TCELL2:OUT.BEST1.TMIN</td></tr>
<tr><td>CLK270</td><td>output</td><td>TCELL1:OUT.BEST0.TMIN</td></tr>
<tr><td>CLK2X</td><td>output</td><td>TCELL1:OUT.BEST2.TMIN</td></tr>
<tr><td>CLK2X180</td><td>output</td><td>TCELL1:OUT.BEST1.TMIN</td></tr>
<tr><td>CLK90</td><td>output</td><td>TCELL2:OUT.BEST2.TMIN</td></tr>
<tr><td>CLKDV</td><td>output</td><td>TCELL0:OUT.BEST0.TMIN</td></tr>
<tr><td>CLKFB_TEST</td><td>output</td><td>TCELL2:TEST0</td></tr>
<tr><td>CLKFX</td><td>output</td><td>TCELL3:OUT.BEST1.TMIN</td></tr>
<tr><td>CLKFX180</td><td>output</td><td>TCELL3:OUT.BEST2.TMIN</td></tr>
<tr><td>CLKIN_TEST</td><td>output</td><td>TCELL3:TEST0</td></tr>
<tr><td>CLK_IN0</td><td>input</td><td>TCELL0:IMUX.CLK0</td></tr>
<tr><td>CONCUR</td><td>output</td><td>TCELL3:OUT.BEST0.TMIN</td></tr>
<tr><td>CTLGO</td><td>input</td><td>TCELL0:IMUX.IMUX7</td></tr>
<tr><td>CTLMODE</td><td>input</td><td>TCELL0:IMUX.CE0</td></tr>
<tr><td>CTLOSC1</td><td>input</td><td>TCELL0:IMUX.IMUX5</td></tr>
<tr><td>CTLOSC2</td><td>input</td><td>TCELL0:IMUX.IMUX6</td></tr>
<tr><td>CTLSEL0</td><td>input</td><td>TCELL0:IMUX.IMUX0</td></tr>
<tr><td>CTLSEL1</td><td>input</td><td>TCELL0:IMUX.IMUX1</td></tr>
<tr><td>CTLSEL2</td><td>input</td><td>TCELL0:IMUX.IMUX2</td></tr>
<tr><td>DADDR0</td><td>input</td><td>TCELL3:IMUX.IMUX0</td></tr>
<tr><td>DADDR1</td><td>input</td><td>TCELL3:IMUX.IMUX1</td></tr>
<tr><td>DADDR2</td><td>input</td><td>TCELL3:IMUX.IMUX2</td></tr>
<tr><td>DADDR3</td><td>input</td><td>TCELL3:IMUX.IMUX3</td></tr>
<tr><td>DADDR4</td><td>input</td><td>TCELL3:IMUX.IMUX4</td></tr>
<tr><td>DADDR5</td><td>input</td><td>TCELL3:IMUX.IMUX5</td></tr>
<tr><td>DADDR6</td><td>input</td><td>TCELL3:IMUX.IMUX6</td></tr>
<tr><td>DCLK</td><td>input</td><td>TCELL2:IMUX.CLK0</td></tr>
<tr><td>DEN</td><td>input</td><td>TCELL2:IMUX.CE1</td></tr>
<tr><td>DI0</td><td>input</td><td>TCELL2:IMUX.IMUX0</td></tr>
<tr><td>DI1</td><td>input</td><td>TCELL2:IMUX.IMUX1</td></tr>
<tr><td>DI10</td><td>input</td><td>TCELL1:IMUX.IMUX2</td></tr>
<tr><td>DI11</td><td>input</td><td>TCELL1:IMUX.IMUX3</td></tr>
<tr><td>DI12</td><td>input</td><td>TCELL1:IMUX.IMUX4</td></tr>
<tr><td>DI13</td><td>input</td><td>TCELL1:IMUX.IMUX5</td></tr>
<tr><td>DI14</td><td>input</td><td>TCELL1:IMUX.IMUX6</td></tr>
<tr><td>DI15</td><td>input</td><td>TCELL1:IMUX.IMUX7</td></tr>
<tr><td>DI2</td><td>input</td><td>TCELL2:IMUX.IMUX2</td></tr>
<tr><td>DI3</td><td>input</td><td>TCELL2:IMUX.IMUX3</td></tr>
<tr><td>DI4</td><td>input</td><td>TCELL2:IMUX.IMUX4</td></tr>
<tr><td>DI5</td><td>input</td><td>TCELL2:IMUX.IMUX5</td></tr>
<tr><td>DI6</td><td>input</td><td>TCELL2:IMUX.IMUX6</td></tr>
<tr><td>DI7</td><td>input</td><td>TCELL2:IMUX.IMUX7</td></tr>
<tr><td>DI8</td><td>input</td><td>TCELL1:IMUX.IMUX0</td></tr>
<tr><td>DI9</td><td>input</td><td>TCELL1:IMUX.IMUX1</td></tr>
<tr><td>DO0</td><td>output</td><td>TCELL3:OUT.BEST4.TMIN</td></tr>
<tr><td>DO1</td><td>output</td><td>TCELL3:OUT.BEST5.TMIN</td></tr>
<tr><td>DO10</td><td>output</td><td>TCELL1:OUT.BEST6.TMIN</td></tr>
<tr><td>DO11</td><td>output</td><td>TCELL1:OUT.BEST7.TMIN</td></tr>
<tr><td>DO12</td><td>output</td><td>TCELL0:OUT.BEST4.TMIN</td></tr>
<tr><td>DO13</td><td>output</td><td>TCELL0:OUT.BEST5.TMIN</td></tr>
<tr><td>DO14</td><td>output</td><td>TCELL0:OUT.BEST6.TMIN</td></tr>
<tr><td>DO15</td><td>output</td><td>TCELL0:OUT.BEST7.TMIN</td></tr>
<tr><td>DO2</td><td>output</td><td>TCELL3:OUT.BEST6.TMIN</td></tr>
<tr><td>DO3</td><td>output</td><td>TCELL3:OUT.BEST7.TMIN</td></tr>
<tr><td>DO4</td><td>output</td><td>TCELL2:OUT.BEST4.TMIN</td></tr>
<tr><td>DO5</td><td>output</td><td>TCELL2:OUT.BEST5.TMIN</td></tr>
<tr><td>DO6</td><td>output</td><td>TCELL2:OUT.BEST6.TMIN</td></tr>
<tr><td>DO7</td><td>output</td><td>TCELL2:OUT.BEST7.TMIN</td></tr>
<tr><td>DO8</td><td>output</td><td>TCELL1:OUT.BEST4.TMIN</td></tr>
<tr><td>DO9</td><td>output</td><td>TCELL1:OUT.BEST5.TMIN</td></tr>
<tr><td>DRDY</td><td>output</td><td>TCELL3:OUT.SEC2.TMIN</td></tr>
<tr><td>DWE</td><td>input</td><td>TCELL2:IMUX.CE0</td></tr>
<tr><td>FREEZE_DFS</td><td>input</td><td>TCELL1:IMUX.SR1</td></tr>
<tr><td>FREEZE_DLL</td><td>input</td><td>TCELL1:IMUX.SR0</td></tr>
<tr><td>LOCKED</td><td>output</td><td>TCELL3:OUT.SEC0.TMIN</td></tr>
<tr><td>PSCLK</td><td>input</td><td>TCELL2:IMUX.CLK1</td></tr>
<tr><td>PSDONE</td><td>output</td><td>TCELL3:OUT.SEC1.TMIN</td></tr>
<tr><td>PSEN</td><td>input</td><td>TCELL0:IMUX.IMUX4</td></tr>
<tr><td>PSINCDEC</td><td>input</td><td>TCELL0:IMUX.IMUX3</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX.SR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 DCM bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX.CLK0</td><td>DCM0.CKINT0, DCM0.CLK_IN0</td></tr>
<tr><td>TCELL0:IMUX.CLK1</td><td>DCM0.CKINT1</td></tr>
<tr><td>TCELL0:IMUX.CLK2</td><td>DCM0.CKINT2</td></tr>
<tr><td>TCELL0:IMUX.CLK3</td><td>DCM0.CKINT3</td></tr>
<tr><td>TCELL0:IMUX.CE0</td><td>DCM0.CTLMODE</td></tr>
<tr><td>TCELL0:IMUX.IMUX0</td><td>DCM0.CTLSEL0</td></tr>
<tr><td>TCELL0:IMUX.IMUX1</td><td>DCM0.CTLSEL1</td></tr>
<tr><td>TCELL0:IMUX.IMUX2</td><td>DCM0.CTLSEL2</td></tr>
<tr><td>TCELL0:IMUX.IMUX3</td><td>DCM0.PSINCDEC</td></tr>
<tr><td>TCELL0:IMUX.IMUX4</td><td>DCM0.PSEN</td></tr>
<tr><td>TCELL0:IMUX.IMUX5</td><td>DCM0.CTLOSC1</td></tr>
<tr><td>TCELL0:IMUX.IMUX6</td><td>DCM0.CTLOSC2</td></tr>
<tr><td>TCELL0:IMUX.IMUX7</td><td>DCM0.CTLGO</td></tr>
<tr><td>TCELL0:OUT.BEST0.TMIN</td><td>DCM0.CLKDV</td></tr>
<tr><td>TCELL0:OUT.BEST4.TMIN</td><td>DCM0.DO12</td></tr>
<tr><td>TCELL0:OUT.BEST5.TMIN</td><td>DCM0.DO13</td></tr>
<tr><td>TCELL0:OUT.BEST6.TMIN</td><td>DCM0.DO14</td></tr>
<tr><td>TCELL0:OUT.BEST7.TMIN</td><td>DCM0.DO15</td></tr>
<tr><td>TCELL1:IMUX.SR0</td><td>DCM0.FREEZE_DLL</td></tr>
<tr><td>TCELL1:IMUX.SR1</td><td>DCM0.FREEZE_DFS</td></tr>
<tr><td>TCELL1:IMUX.IMUX0</td><td>DCM0.DI8</td></tr>
<tr><td>TCELL1:IMUX.IMUX1</td><td>DCM0.DI9</td></tr>
<tr><td>TCELL1:IMUX.IMUX2</td><td>DCM0.DI10</td></tr>
<tr><td>TCELL1:IMUX.IMUX3</td><td>DCM0.DI11</td></tr>
<tr><td>TCELL1:IMUX.IMUX4</td><td>DCM0.DI12</td></tr>
<tr><td>TCELL1:IMUX.IMUX5</td><td>DCM0.DI13</td></tr>
<tr><td>TCELL1:IMUX.IMUX6</td><td>DCM0.DI14</td></tr>
<tr><td>TCELL1:IMUX.IMUX7</td><td>DCM0.DI15</td></tr>
<tr><td>TCELL1:OUT.BEST0.TMIN</td><td>DCM0.CLK270</td></tr>
<tr><td>TCELL1:OUT.BEST1.TMIN</td><td>DCM0.CLK2X180</td></tr>
<tr><td>TCELL1:OUT.BEST2.TMIN</td><td>DCM0.CLK2X</td></tr>
<tr><td>TCELL1:OUT.BEST4.TMIN</td><td>DCM0.DO8</td></tr>
<tr><td>TCELL1:OUT.BEST5.TMIN</td><td>DCM0.DO9</td></tr>
<tr><td>TCELL1:OUT.BEST6.TMIN</td><td>DCM0.DO10</td></tr>
<tr><td>TCELL1:OUT.BEST7.TMIN</td><td>DCM0.DO11</td></tr>
<tr><td>TCELL2:IMUX.CLK0</td><td>DCM0.DCLK</td></tr>
<tr><td>TCELL2:IMUX.CLK1</td><td>DCM0.PSCLK</td></tr>
<tr><td>TCELL2:IMUX.CE0</td><td>DCM0.DWE</td></tr>
<tr><td>TCELL2:IMUX.CE1</td><td>DCM0.DEN</td></tr>
<tr><td>TCELL2:IMUX.IMUX0</td><td>DCM0.DI0</td></tr>
<tr><td>TCELL2:IMUX.IMUX1</td><td>DCM0.DI1</td></tr>
<tr><td>TCELL2:IMUX.IMUX2</td><td>DCM0.DI2</td></tr>
<tr><td>TCELL2:IMUX.IMUX3</td><td>DCM0.DI3</td></tr>
<tr><td>TCELL2:IMUX.IMUX4</td><td>DCM0.DI4</td></tr>
<tr><td>TCELL2:IMUX.IMUX5</td><td>DCM0.DI5</td></tr>
<tr><td>TCELL2:IMUX.IMUX6</td><td>DCM0.DI6</td></tr>
<tr><td>TCELL2:IMUX.IMUX7</td><td>DCM0.DI7</td></tr>
<tr><td>TCELL2:OUT.BEST0.TMIN</td><td>DCM0.CLK0</td></tr>
<tr><td>TCELL2:OUT.BEST1.TMIN</td><td>DCM0.CLK180</td></tr>
<tr><td>TCELL2:OUT.BEST2.TMIN</td><td>DCM0.CLK90</td></tr>
<tr><td>TCELL2:OUT.BEST4.TMIN</td><td>DCM0.DO4</td></tr>
<tr><td>TCELL2:OUT.BEST5.TMIN</td><td>DCM0.DO5</td></tr>
<tr><td>TCELL2:OUT.BEST6.TMIN</td><td>DCM0.DO6</td></tr>
<tr><td>TCELL2:OUT.BEST7.TMIN</td><td>DCM0.DO7</td></tr>
<tr><td>TCELL2:TEST0</td><td>DCM0.CLKFB_TEST</td></tr>
<tr><td>TCELL3:IMUX.SR0</td><td>DCM0.RST</td></tr>
<tr><td>TCELL3:IMUX.IMUX0</td><td>DCM0.DADDR0</td></tr>
<tr><td>TCELL3:IMUX.IMUX1</td><td>DCM0.DADDR1</td></tr>
<tr><td>TCELL3:IMUX.IMUX2</td><td>DCM0.DADDR2</td></tr>
<tr><td>TCELL3:IMUX.IMUX3</td><td>DCM0.DADDR3</td></tr>
<tr><td>TCELL3:IMUX.IMUX4</td><td>DCM0.DADDR4</td></tr>
<tr><td>TCELL3:IMUX.IMUX5</td><td>DCM0.DADDR5</td></tr>
<tr><td>TCELL3:IMUX.IMUX6</td><td>DCM0.DADDR6</td></tr>
<tr><td>TCELL3:OUT.BEST0.TMIN</td><td>DCM0.CONCUR</td></tr>
<tr><td>TCELL3:OUT.BEST1.TMIN</td><td>DCM0.CLKFX</td></tr>
<tr><td>TCELL3:OUT.BEST2.TMIN</td><td>DCM0.CLKFX180</td></tr>
<tr><td>TCELL3:OUT.BEST4.TMIN</td><td>DCM0.DO0</td></tr>
<tr><td>TCELL3:OUT.BEST5.TMIN</td><td>DCM0.DO1</td></tr>
<tr><td>TCELL3:OUT.BEST6.TMIN</td><td>DCM0.DO2</td></tr>
<tr><td>TCELL3:OUT.BEST7.TMIN</td><td>DCM0.DO3</td></tr>
<tr><td>TCELL3:OUT.SEC0.TMIN</td><td>DCM0.LOCKED</td></tr>
<tr><td>TCELL3:OUT.SEC1.TMIN</td><td>DCM0.PSDONE</td></tr>
<tr><td>TCELL3:OUT.SEC2.TMIN</td><td>DCM0.DRDY</td></tr>
<tr><td>TCELL3:TEST0</td><td>DCM0.CLKIN_TEST</td></tr>
</tbody>
</table></div>
<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 DCM bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
<th>21</th>
</tr>
</thead>
<tbody>
<tr><td>78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.78">
<a href="#tile-virtex4-DCM-DCM0:DRP53_MASK">DCM0:DRP53_MASK</a>
</td>
<td title="0.20.78">
<a href="#tile-virtex4-DCM-DCM0:DRP43_MASK">DCM0:DRP43_MASK</a>
</td>
<td>-</td>
</tr>
<tr><td>77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.77">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT3">DCM0:MUX.BUSOUT3[3]</a>
</td>
</tr>
<tr><td>76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.76">
<a href="#tile-virtex4-DCM-DCM0:DLL_CONTROL_CLOCK_SPEED">DCM0:DLL_CONTROL_CLOCK_SPEED[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[15]</a>
</td>
<td title="0.20.76">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[15]</a>
</td>
<td title="0.21.76">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT3">DCM0:MUX.BUSOUT3[4]</a>
</td>
</tr>
<tr><td>75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.75">
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[14]</a>
<a href="#tile-virtex4-DCM-DCM0:STARTUP_WAIT">DCM0:STARTUP_WAIT</a>
</td>
<td title="0.20.75">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[14]</a>
</td>
<td title="0.21.75">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT3">DCM0:MUX.BUSOUT3[2]</a>
</td>
</tr>
<tr><td>74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.74">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_DETECTOR_AUTO_RESET">DCM0:DLL_PHASE_DETECTOR_AUTO_RESET</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[13]</a>
</td>
<td title="0.20.74">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[13]</a>
</td>
<td title="0.21.74">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT2">DCM0:MUX.BUSOUT2[7]</a>
</td>
</tr>
<tr><td>73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.73">
<a href="#tile-virtex4-DCM-DCM0:CLKFB_ENABLE">DCM0:CLKFB_ENABLE</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[12]</a>
</td>
<td title="0.20.73">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[12]</a>
</td>
<td title="0.21.73">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT2">DCM0:MUX.BUSOUT2[6]</a>
</td>
</tr>
<tr><td>72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.72">
<a href="#tile-virtex4-DCM-DCM0:DFS_FINE_SEL">DCM0:DFS_FINE_SEL[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[11]</a>
</td>
<td title="0.20.72">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[11]</a>
</td>
<td title="0.21.72">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT2">DCM0:MUX.BUSOUT2[5]</a>
</td>
</tr>
<tr><td>71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.71">
<a href="#tile-virtex4-DCM-DCM0:DFS_COARSE_SEL">DCM0:DFS_COARSE_SEL[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[10]</a>
</td>
<td title="0.20.71">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[10]</a>
</td>
<td title="0.21.71">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT2">DCM0:MUX.BUSOUT2[1]</a>
</td>
</tr>
<tr><td>70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.70">
<a href="#tile-virtex4-DCM-DCM0:DFS_EARLY_LOCK">DCM0:DFS_EARLY_LOCK</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[9]</a>
</td>
<td title="0.20.70">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[9]</a>
</td>
<td title="0.21.70">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT2">DCM0:MUX.BUSOUT2[3]</a>
</td>
</tr>
<tr><td>69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.69">
<a href="#tile-virtex4-DCM-DCM0:DFS_ENABLE">DCM0:DFS_ENABLE</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[8]</a>
</td>
<td title="0.20.69">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[8]</a>
</td>
<td title="0.21.69">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT2">DCM0:MUX.BUSOUT2[4]</a>
</td>
</tr>
<tr><td>68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.68">
<a href="#tile-virtex4-DCM-DCM0:DFS_HARDSYNC">DCM0:DFS_HARDSYNC[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[7]</a>
</td>
<td title="0.20.68">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[7]</a>
</td>
<td title="0.21.68">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT2">DCM0:MUX.BUSOUT2[2]</a>
</td>
</tr>
<tr><td>67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.67">
<a href="#tile-virtex4-DCM-DCM0:DFS_HARDSYNC">DCM0:DFS_HARDSYNC[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[6]</a>
</td>
<td title="0.20.67">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[6]</a>
</td>
<td title="0.21.67">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT1">DCM0:MUX.BUSOUT1[7]</a>
</td>
</tr>
<tr><td>66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.66">
<a href="#tile-virtex4-DCM-DCM0:DCM_CLKDV_CLKFX_ALIGNMENT">DCM0:DCM_CLKDV_CLKFX_ALIGNMENT</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[5]</a>
</td>
<td title="0.20.66">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[5]</a>
</td>
<td title="0.21.66">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT1">DCM0:MUX.BUSOUT1[6]</a>
</td>
</tr>
<tr><td>65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.65">
<a href="#tile-virtex4-DCM-DCM0:DLL_CTL_SEL_CLKIN_DIV2">DCM0:DLL_CTL_SEL_CLKIN_DIV2</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[4]</a>
</td>
<td title="0.20.65">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[4]</a>
</td>
<td title="0.21.65">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT1">DCM0:MUX.BUSOUT1[5]</a>
</td>
</tr>
<tr><td>64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.64">
<a href="#tile-virtex4-DCM-DCM0:DFS_OSCILLATOR_MODE">DCM0:DFS_OSCILLATOR_MODE[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[3]</a>
</td>
<td title="0.20.64">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[3]</a>
</td>
<td title="0.21.64">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT1">DCM0:MUX.BUSOUT1[1]</a>
</td>
</tr>
<tr><td>63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.63">
<a href="#tile-virtex4-DCM-DCM0:DFS_OSCILLATOR_MODE">DCM0:DFS_OSCILLATOR_MODE[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[2]</a>
</td>
<td title="0.20.63">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[2]</a>
</td>
<td title="0.21.63">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT1">DCM0:MUX.BUSOUT1[3]</a>
</td>
</tr>
<tr><td>62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.62">
<a href="#tile-virtex4-DCM-DCM0:DFS_TP_SEL">DCM0:DFS_TP_SEL[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[1]</a>
</td>
<td title="0.20.62">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[1]</a>
</td>
<td title="0.21.62">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT1">DCM0:MUX.BUSOUT1[4]</a>
</td>
</tr>
<tr><td>61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.18.61">
<a href="#tile-virtex4-DCM-DCM0:INV.CTLOSC1">~DCM0:INV.CTLOSC1</a>
</td>
<td title="0.19.61">
<a href="#tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53[0]</a>
</td>
<td title="0.20.61">
<a href="#tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43[0]</a>
</td>
<td title="0.21.61">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT1">DCM0:MUX.BUSOUT1[2]</a>
</td>
</tr>
<tr><td>60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.18.60">
<a href="#tile-virtex4-DCM-DCM0:INV.CTLGO">~DCM0:INV.CTLGO</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.60">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT0">DCM0:MUX.BUSOUT0[7]</a>
</td>
</tr>
<tr><td>59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.59">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT0">DCM0:MUX.BUSOUT0[6]</a>
</td>
</tr>
<tr><td>58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.18.58">
<a href="#tile-virtex4-DCM-DCM0:INV.CTLSEL1">~DCM0:INV.CTLSEL1</a>
</td>
<td title="0.19.58">
<a href="#tile-virtex4-DCM-DCM0:DRP52_MASK">DCM0:DRP52_MASK</a>
</td>
<td title="0.20.58">
<a href="#tile-virtex4-DCM-DCM0:DRP42_MASK">DCM0:DRP42_MASK</a>
</td>
<td title="0.21.58">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT0">DCM0:MUX.BUSOUT0[5]</a>
</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.18.57">
<a href="#tile-virtex4-DCM-DCM0:INV.PSINCDEC">~DCM0:INV.PSINCDEC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.57">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT0">DCM0:MUX.BUSOUT0[1]</a>
</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.56">
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[15]</a>
</td>
<td title="0.20.56">
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[15]</a>
</td>
<td title="0.21.56">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT0">DCM0:MUX.BUSOUT0[3]</a>
</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.55">
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[14]</a>
</td>
<td title="0.20.55">
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[14]</a>
</td>
<td title="0.21.55">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT0">DCM0:MUX.BUSOUT0[4]</a>
</td>
</tr>
<tr><td>54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.54">
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[13]</a>
</td>
<td title="0.20.54">
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[13]</a>
</td>
<td title="0.21.54">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT0">DCM0:MUX.BUSOUT0[2]</a>
</td>
</tr>
<tr><td>53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.53">
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[12]</a>
</td>
<td title="0.20.53">
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[12]</a>
</td>
<td>-</td>
</tr>
<tr><td>52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.52">
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[11]</a>
</td>
<td title="0.20.52">
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[11]</a>
</td>
<td>-</td>
</tr>
<tr><td>51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.51">
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[10]</a>
</td>
<td title="0.20.51">
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[10]</a>
</td>
<td>-</td>
</tr>
<tr><td>50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.50">
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[9]</a>
</td>
<td title="0.20.50">
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[9]</a>
</td>
<td>-</td>
</tr>
<tr><td>49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.49">
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[8]</a>
</td>
<td title="0.20.49">
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[8]</a>
</td>
<td title="0.21.49">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.MGT3">DCM0:ENABLE.MGT3</a>
</td>
</tr>
<tr><td>48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.48">
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[7]</a>
</td>
<td title="0.20.48">
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[7]</a>
</td>
<td title="0.21.48">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.MGT2">DCM0:ENABLE.MGT2</a>
</td>
</tr>
<tr><td>47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.47">
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[6]</a>
</td>
<td title="0.20.47">
<a href="#tile-virtex4-DCM-DCM0:CLKIN_IOB">DCM0:CLKIN_IOB</a>
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[6]</a>
</td>
<td title="0.21.47">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.MGT1">DCM0:ENABLE.MGT1</a>
</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.46">
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[5]</a>
</td>
<td title="0.20.46">
<a href="#tile-virtex4-DCM-DCM0:CLKFB_IOB">DCM0:CLKFB_IOB</a>
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[5]</a>
</td>
<td title="0.21.46">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.MGT0">DCM0:ENABLE.MGT0</a>
</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.45">
<a href="#tile-virtex4-DCM-DCM0:CLKFX_DIVIDE">DCM0:CLKFX_DIVIDE[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[4]</a>
</td>
<td title="0.20.45">
<a href="#tile-virtex4-DCM-DCM0:DESKEW_ADJUST">DCM0:DESKEW_ADJUST[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[4]</a>
</td>
<td title="0.21.45">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB15">DCM0:ENABLE.GIOB15</a>
</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.44">
<a href="#tile-virtex4-DCM-DCM0:CLKFX_DIVIDE">DCM0:CLKFX_DIVIDE[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[3]</a>
</td>
<td title="0.20.44">
<a href="#tile-virtex4-DCM-DCM0:DESKEW_ADJUST">DCM0:DESKEW_ADJUST[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[3]</a>
</td>
<td title="0.21.44">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB14">DCM0:ENABLE.GIOB14</a>
</td>
</tr>
<tr><td>43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.43">
<a href="#tile-virtex4-DCM-DCM0:CLKFX_DIVIDE">DCM0:CLKFX_DIVIDE[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[2]</a>
</td>
<td title="0.20.43">
<a href="#tile-virtex4-DCM-DCM0:DESKEW_ADJUST">DCM0:DESKEW_ADJUST[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[2]</a>
</td>
<td title="0.21.43">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB13">DCM0:ENABLE.GIOB13</a>
</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.42">
<a href="#tile-virtex4-DCM-DCM0:CLKFX_DIVIDE">DCM0:CLKFX_DIVIDE[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[1]</a>
</td>
<td title="0.20.42">
<a href="#tile-virtex4-DCM-DCM0:DESKEW_ADJUST">DCM0:DESKEW_ADJUST[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[1]</a>
</td>
<td title="0.21.42">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB12">DCM0:ENABLE.GIOB12</a>
</td>
</tr>
<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.41">
<a href="#tile-virtex4-DCM-DCM0:CLKFX_DIVIDE">DCM0:CLKFX_DIVIDE[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52[0]</a>
</td>
<td title="0.20.41">
<a href="#tile-virtex4-DCM-DCM0:DESKEW_ADJUST">DCM0:DESKEW_ADJUST[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42[0]</a>
</td>
<td title="0.21.41">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB11">DCM0:ENABLE.GIOB11</a>
</td>
</tr>
<tr><td>40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.40">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB10">DCM0:ENABLE.GIOB10</a>
</td>
</tr>
<tr><td>39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.39">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB9">DCM0:ENABLE.GIOB9</a>
</td>
</tr>
<tr><td>38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.38">
<a href="#tile-virtex4-DCM-DCM0:DRP51_MASK">DCM0:DRP51_MASK</a>
</td>
<td title="0.20.38">
<a href="#tile-virtex4-DCM-DCM0:DRP41_MASK">DCM0:DRP41_MASK</a>
</td>
<td title="0.21.38">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB8">DCM0:ENABLE.GIOB8</a>
</td>
</tr>
<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.37">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB7">DCM0:ENABLE.GIOB7</a>
</td>
</tr>
<tr><td>36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.36">
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[15]</a>
</td>
<td title="0.20.36">
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[15]</a>
</td>
<td title="0.21.36">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB6">DCM0:ENABLE.GIOB6</a>
</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.35">
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[14]</a>
</td>
<td title="0.20.35">
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[14]</a>
</td>
<td title="0.21.35">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB5">DCM0:ENABLE.GIOB5</a>
</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.34">
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[13]</a>
</td>
<td title="0.20.34">
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[13]</a>
</td>
<td title="0.21.34">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB4">DCM0:ENABLE.GIOB4</a>
</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.33">
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[12]</a>
</td>
<td title="0.20.33">
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[12]</a>
</td>
<td title="0.21.33">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB3">DCM0:ENABLE.GIOB3</a>
</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.32">
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[11]</a>
</td>
<td title="0.20.32">
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[11]</a>
</td>
<td title="0.21.32">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB2">DCM0:ENABLE.GIOB2</a>
</td>
</tr>
<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.31">
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[10]</a>
<a href="#tile-virtex4-DCM-DCM0:ENABLE.CONCUR">DCM0:ENABLE.CONCUR</a>
</td>
<td title="0.20.31">
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[10]</a>
</td>
<td title="0.21.31">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB1">DCM0:ENABLE.GIOB1</a>
</td>
</tr>
<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.30">
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[9]</a>
<a href="#tile-virtex4-DCM-DCM0:ENABLE.CLKFX">DCM0:ENABLE.CLKFX</a>
</td>
<td title="0.20.30">
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[9]</a>
</td>
<td title="0.21.30">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.GIOB0">DCM0:ENABLE.GIOB0</a>
</td>
</tr>
<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.29">
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[8]</a>
<a href="#tile-virtex4-DCM-DCM0:ENABLE.CLKFX180">DCM0:ENABLE.CLKFX180</a>
</td>
<td title="0.20.29">
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[8]</a>
</td>
<td title="0.21.29">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.HCLK7">DCM0:ENABLE.HCLK7</a>
</td>
</tr>
<tr><td>28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.28">
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[7]</a>
</td>
<td title="0.20.28">
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[7]</a>
</td>
<td title="0.21.28">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.HCLK6">DCM0:ENABLE.HCLK6</a>
</td>
</tr>
<tr><td>27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.27">
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[6]</a>
</td>
<td title="0.20.27">
<a href="#tile-virtex4-DCM-DCM0:DCM_EXT_FB_EN">DCM0:DCM_EXT_FB_EN</a>
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[6]</a>
</td>
<td title="0.21.27">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.HCLK5">DCM0:ENABLE.HCLK5</a>
</td>
</tr>
<tr><td>26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.26">
<a href="#tile-virtex4-DCM-DCM0:DFS_TRACKMODE">DCM0:DFS_TRACKMODE</a>
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[5]</a>
</td>
<td title="0.20.26">
<a href="#tile-virtex4-DCM-DCM0:DFS_FREQUENCY_MODE">DCM0:DFS_FREQUENCY_MODE[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[5]</a>
</td>
<td title="0.21.26">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.HCLK4">DCM0:ENABLE.HCLK4</a>
</td>
</tr>
<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.25">
<a href="#tile-virtex4-DCM-DCM0:CLKIN_ENABLE">DCM0:CLKIN_ENABLE</a>
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[4]</a>
</td>
<td title="0.20.25">
<a href="#tile-virtex4-DCM-DCM0:DFS_NON_STOP">DCM0:DFS_NON_STOP</a>
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[4]</a>
</td>
<td title="0.21.25">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.HCLK3">DCM0:ENABLE.HCLK3</a>
</td>
</tr>
<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.24">
<a href="#tile-virtex4-DCM-DCM0:CLKIN_DIVIDE_BY_2">DCM0:CLKIN_DIVIDE_BY_2</a>
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[3]</a>
</td>
<td title="0.20.24">
<a href="#tile-virtex4-DCM-DCM0:DFS_SKIP_FINE">DCM0:DFS_SKIP_FINE</a>
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[3]</a>
</td>
<td title="0.21.24">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.HCLK2">DCM0:ENABLE.HCLK2</a>
</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.23">
<a href="#tile-virtex4-DCM-DCM0:DFS_EN_RELRST">~DCM0:DFS_EN_RELRST</a>
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[2]</a>
</td>
<td title="0.20.23">
<a href="#tile-virtex4-DCM-DCM0:DFS_FEEDBACK">DCM0:DFS_FEEDBACK</a>
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[2]</a>
</td>
<td title="0.21.23">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.HCLK1">DCM0:ENABLE.HCLK1</a>
</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.18.22">
<a href="#tile-virtex4-DCM-DCM0:INV.PSEN">~DCM0:INV.PSEN</a>
</td>
<td title="0.19.22">
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[1]</a>
</td>
<td title="0.20.22">
<a href="#tile-virtex4-DCM-DCM0:CLK_FEEDBACK">DCM0:CLK_FEEDBACK[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[1]</a>
</td>
<td title="0.21.22">
<a href="#tile-virtex4-DCM-DCM0:ENABLE.HCLK0">DCM0:ENABLE.HCLK0</a>
</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.18.21">
<a href="#tile-virtex4-DCM-DCM0:INV.CTLOSC2">~DCM0:INV.CTLOSC2</a>
</td>
<td title="0.19.21">
<a href="#tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51[0]</a>
</td>
<td title="0.20.21">
<a href="#tile-virtex4-DCM-DCM0:CLK_FEEDBACK">DCM0:CLK_FEEDBACK[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41[0]</a>
</td>
<td title="0.21.21">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKFB">DCM0:MUX.CLKFB[9]</a>
</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.20">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKFB">DCM0:MUX.CLKFB[3]</a>
</td>
</tr>
<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.18.19">
<a href="#tile-virtex4-DCM-DCM0:INV.CTLSEL0">~DCM0:INV.CTLSEL0</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.19">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKFB">DCM0:MUX.CLKFB[2]</a>
</td>
</tr>
<tr><td>18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.18.18">
<a href="#tile-virtex4-DCM-DCM0:INV.CTLSEL2">~DCM0:INV.CTLSEL2</a>
</td>
<td title="0.19.18">
<a href="#tile-virtex4-DCM-DCM0:DRP50_MASK">DCM0:DRP50_MASK</a>
</td>
<td title="0.20.18">
<a href="#tile-virtex4-DCM-DCM0:DRP40_MASK">DCM0:DRP40_MASK</a>
</td>
<td title="0.21.18">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKFB">DCM0:MUX.CLKFB[1]</a>
</td>
</tr>
<tr><td>17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.17">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKFB">DCM0:MUX.CLKFB[0]</a>
</td>
</tr>
<tr><td>16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.16">
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[15]</a>
</td>
<td title="0.20.16">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[15]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[15]</a>
</td>
<td title="0.21.16">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKFB">DCM0:MUX.CLKFB[8]</a>
</td>
</tr>
<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.15">
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[14]</a>
</td>
<td title="0.20.15">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[14]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[14]</a>
</td>
<td title="0.21.15">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKFB">DCM0:MUX.CLKFB[7]</a>
</td>
</tr>
<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.14">
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[13]</a>
</td>
<td title="0.20.14">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[13]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[13]</a>
</td>
<td title="0.21.14">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKFB">DCM0:MUX.CLKFB[10]</a>
</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.13">
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[12]</a>
</td>
<td title="0.20.13">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[12]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[12]</a>
</td>
<td title="0.21.13">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKFB">DCM0:MUX.CLKFB[6]</a>
</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.12">
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[11]</a>
</td>
<td title="0.20.12">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[11]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[11]</a>
</td>
<td title="0.21.12">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKFB">DCM0:MUX.CLKFB[5]</a>
</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.11">
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[10]</a>
</td>
<td title="0.20.11">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[10]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[10]</a>
</td>
<td title="0.21.11">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKFB">DCM0:MUX.CLKFB[4]</a>
</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.10">
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[9]</a>
</td>
<td title="0.20.10">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[9]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[9]</a>
</td>
<td title="0.21.10">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKIN">DCM0:MUX.CLKIN[9]</a>
</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.9">
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[8]</a>
</td>
<td title="0.20.9">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[8]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[8]</a>
</td>
<td title="0.21.9">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKIN">DCM0:MUX.CLKIN[3]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.8">
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[7]</a>
</td>
<td title="0.20.8">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[7]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[7]</a>
</td>
<td title="0.21.8">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKIN">DCM0:MUX.CLKIN[2]</a>
</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.7">
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[6]</a>
</td>
<td title="0.20.7">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[6]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[6]</a>
</td>
<td title="0.21.7">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKIN">DCM0:MUX.CLKIN[1]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.6">
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[5]</a>
</td>
<td title="0.20.6">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[5]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[5]</a>
</td>
<td title="0.21.6">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKIN">DCM0:MUX.CLKIN[0]</a>
</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.5">
<a href="#tile-virtex4-DCM-DCM0:CLKFX_MULTIPLY">DCM0:CLKFX_MULTIPLY[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[4]</a>
</td>
<td title="0.20.5">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[4]</a>
</td>
<td title="0.21.5">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKIN">DCM0:MUX.CLKIN[8]</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.4">
<a href="#tile-virtex4-DCM-DCM0:CLKFX_MULTIPLY">DCM0:CLKFX_MULTIPLY[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[3]</a>
</td>
<td title="0.20.4">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[3]</a>
</td>
<td title="0.21.4">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKIN">DCM0:MUX.CLKIN[7]</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.3">
<a href="#tile-virtex4-DCM-DCM0:CLKFX_MULTIPLY">DCM0:CLKFX_MULTIPLY[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[2]</a>
</td>
<td title="0.20.3">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[2]</a>
</td>
<td title="0.21.3">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKIN">DCM0:MUX.CLKIN[10]</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.2">
<a href="#tile-virtex4-DCM-DCM0:CLKFX_MULTIPLY">DCM0:CLKFX_MULTIPLY[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKIN">DCM0:MUX.CLKIN[6]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.1">
<a href="#tile-virtex4-DCM-DCM0:CLKFX_MULTIPLY">DCM0:CLKFX_MULTIPLY[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50[0]</a>
</td>
<td title="0.20.1">
<a href="#tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40[0]</a>
</td>
<td title="0.21.1">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKIN">DCM0:MUX.CLKIN[5]</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.0">
<a href="#tile-virtex4-DCM-DCM0:MUX.CLKIN">DCM0:MUX.CLKIN[4]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex4 DCM bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
<th>21</th>
</tr>
</thead>
<tbody>
<tr><td>78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.78">
<a href="#tile-virtex4-DCM-DCM0:DRP57_MASK">DCM0:DRP57_MASK</a>
</td>
<td title="1.20.78">
<a href="#tile-virtex4-DCM-DCM0:DRP47_MASK">DCM0:DRP47_MASK</a>
</td>
<td>-</td>
</tr>
<tr><td>77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.76">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_HFC">DCM0:DLL_PHASE_SHIFT_HFC[7]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[15]</a>
</td>
<td title="1.20.76">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[15]</a>
</td>
<td>-</td>
</tr>
<tr><td>75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.75">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_HFC">DCM0:DLL_PHASE_SHIFT_HFC[6]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[14]</a>
</td>
<td title="1.20.75">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[14]</a>
</td>
<td>-</td>
</tr>
<tr><td>74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.74">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_HFC">DCM0:DLL_PHASE_SHIFT_HFC[5]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[13]</a>
</td>
<td title="1.20.74">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[13]</a>
</td>
<td>-</td>
</tr>
<tr><td>73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.73">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_HFC">DCM0:DLL_PHASE_SHIFT_HFC[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[12]</a>
</td>
<td title="1.20.73">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[12]</a>
</td>
<td>-</td>
</tr>
<tr><td>72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.72">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_HFC">DCM0:DLL_PHASE_SHIFT_HFC[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[11]</a>
</td>
<td title="1.20.72">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[11]</a>
</td>
<td>-</td>
</tr>
<tr><td>71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.71">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_HFC">DCM0:DLL_PHASE_SHIFT_HFC[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[10]</a>
</td>
<td title="1.20.71">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[10]</a>
</td>
<td title="1.21.71">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT13">DCM0:MUX.BUSOUT13[5]</a>
</td>
</tr>
<tr><td>70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.70">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_HFC">DCM0:DLL_PHASE_SHIFT_HFC[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[9]</a>
</td>
<td title="1.20.70">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[9]</a>
</td>
<td title="1.21.70">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT13">DCM0:MUX.BUSOUT13[1]</a>
</td>
</tr>
<tr><td>69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.69">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_HFC">DCM0:DLL_PHASE_SHIFT_HFC[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[8]</a>
</td>
<td title="1.20.69">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[8]</a>
</td>
<td title="1.21.69">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT13">DCM0:MUX.BUSOUT13[3]</a>
</td>
</tr>
<tr><td>68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.68">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_LFC">DCM0:DLL_PHASE_SHIFT_LFC[7]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[7]</a>
</td>
<td title="1.20.68">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[7]</a>
</td>
<td title="1.21.68">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT13">DCM0:MUX.BUSOUT13[4]</a>
</td>
</tr>
<tr><td>67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.67">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_LFC">DCM0:DLL_PHASE_SHIFT_LFC[6]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[6]</a>
</td>
<td title="1.20.67">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[6]</a>
</td>
<td title="1.21.67">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT13">DCM0:MUX.BUSOUT13[2]</a>
</td>
</tr>
<tr><td>66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.66">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_LFC">DCM0:DLL_PHASE_SHIFT_LFC[5]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[5]</a>
</td>
<td title="1.20.66">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[5]</a>
</td>
<td title="1.21.66">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT12">DCM0:MUX.BUSOUT12[7]</a>
</td>
</tr>
<tr><td>65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.65">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_LFC">DCM0:DLL_PHASE_SHIFT_LFC[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[4]</a>
</td>
<td title="1.20.65">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[4]</a>
</td>
<td title="1.21.65">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT12">DCM0:MUX.BUSOUT12[6]</a>
</td>
</tr>
<tr><td>64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.64">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_LFC">DCM0:DLL_PHASE_SHIFT_LFC[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[3]</a>
</td>
<td title="1.20.64">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[3]</a>
</td>
<td title="1.21.64">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT12">DCM0:MUX.BUSOUT12[5]</a>
</td>
</tr>
<tr><td>63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.63">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_LFC">DCM0:DLL_PHASE_SHIFT_LFC[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[2]</a>
</td>
<td title="1.20.63">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[2]</a>
</td>
<td title="1.21.63">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT12">DCM0:MUX.BUSOUT12[1]</a>
</td>
</tr>
<tr><td>62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.62">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_LFC">DCM0:DLL_PHASE_SHIFT_LFC[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[1]</a>
</td>
<td title="1.20.62">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[1]</a>
</td>
<td title="1.21.62">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT12">DCM0:MUX.BUSOUT12[3]</a>
</td>
</tr>
<tr><td>61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.18.61">
<a href="#tile-virtex4-DCM-DCM0:INV.DI13">~DCM0:INV.DI13</a>
</td>
<td title="1.19.61">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_LFC">DCM0:DLL_PHASE_SHIFT_LFC[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57[0]</a>
</td>
<td title="1.20.61">
<a href="#tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47[0]</a>
</td>
<td title="1.21.61">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT12">DCM0:MUX.BUSOUT12[4]</a>
</td>
</tr>
<tr><td>60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.18.60">
<a href="#tile-virtex4-DCM-DCM0:INV.DI15">~DCM0:INV.DI15</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.21.60">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT12">DCM0:MUX.BUSOUT12[2]</a>
</td>
</tr>
<tr><td>59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.59">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT11">DCM0:MUX.BUSOUT11[7]</a>
</td>
</tr>
<tr><td>58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.18.58">
<a href="#tile-virtex4-DCM-DCM0:INV.DI9">~DCM0:INV.DI9</a>
</td>
<td title="1.19.58">
<a href="#tile-virtex4-DCM-DCM0:DRP56_MASK">DCM0:DRP56_MASK</a>
</td>
<td title="1.20.58">
<a href="#tile-virtex4-DCM-DCM0:DRP46_MASK">DCM0:DRP46_MASK</a>
</td>
<td title="1.21.58">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT11">DCM0:MUX.BUSOUT11[6]</a>
</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.18.57">
<a href="#tile-virtex4-DCM-DCM0:INV.DI11">~DCM0:INV.DI11</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.21.57">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT11">DCM0:MUX.BUSOUT11[5]</a>
</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.56">
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[15]</a>
</td>
<td title="1.20.56">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[15]</a>
</td>
<td title="1.21.56">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT11">DCM0:MUX.BUSOUT11[1]</a>
</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.55">
<a href="#tile-virtex4-DCM-DCM0:DCM_UNUSED_TAPS_POWERDOWN">DCM0:DCM_UNUSED_TAPS_POWERDOWN</a>
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[14]</a>
</td>
<td title="1.20.55">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[14]</a>
</td>
<td title="1.21.55">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT11">DCM0:MUX.BUSOUT11[3]</a>
</td>
</tr>
<tr><td>54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.54">
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[13]</a>
</td>
<td title="1.20.54">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[13]</a>
</td>
<td title="1.21.54">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT11">DCM0:MUX.BUSOUT11[4]</a>
</td>
</tr>
<tr><td>53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.53">
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[12]</a>
</td>
<td title="1.20.53">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[12]</a>
</td>
<td title="1.21.53">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT11">DCM0:MUX.BUSOUT11[2]</a>
</td>
</tr>
<tr><td>52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.52">
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[11]</a>
</td>
<td title="1.20.52">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[11]</a>
</td>
<td title="1.21.52">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT10">DCM0:MUX.BUSOUT10[7]</a>
</td>
</tr>
<tr><td>51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.51">
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[10]</a>
</td>
<td title="1.20.51">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[10]</a>
</td>
<td title="1.21.51">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT10">DCM0:MUX.BUSOUT10[6]</a>
</td>
</tr>
<tr><td>50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.50">
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[9]</a>
<a href="#tile-virtex4-DCM-DCM0:UNK_ALWAYS_SET">DCM0:UNK_ALWAYS_SET</a>
</td>
<td title="1.20.50">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[9]</a>
</td>
<td title="1.21.50">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT10">DCM0:MUX.BUSOUT10[5]</a>
</td>
</tr>
<tr><td>49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.49">
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[8]</a>
</td>
<td title="1.20.49">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[8]</a>
</td>
<td title="1.21.49">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT10">DCM0:MUX.BUSOUT10[1]</a>
</td>
</tr>
<tr><td>48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.48">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_LOCK_BY1">DCM0:DLL_PHASE_SHIFT_LOCK_BY1</a>
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[7]</a>
</td>
<td title="1.20.48">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[7]</a>
</td>
<td title="1.21.48">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT10">DCM0:MUX.BUSOUT10[3]</a>
</td>
</tr>
<tr><td>47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.47">
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[6]</a>
</td>
<td title="1.20.47">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[6]</a>
</td>
<td title="1.21.47">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT10">DCM0:MUX.BUSOUT10[4]</a>
</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.46">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_CALIBRATION">DCM0:DLL_PHASE_SHIFT_CALIBRATION[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[5]</a>
</td>
<td title="1.20.46">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[5]</a>
</td>
<td title="1.21.46">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT10">DCM0:MUX.BUSOUT10[2]</a>
</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.45">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_CALIBRATION">DCM0:DLL_PHASE_SHIFT_CALIBRATION[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[4]</a>
</td>
<td title="1.20.45">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[4]</a>
</td>
<td title="1.21.45">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT9">DCM0:MUX.BUSOUT9[7]</a>
</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.44">
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[3]</a>
<a href="#tile-virtex4-DCM-DCM0:PS_ENABLE">DCM0:PS_ENABLE</a>
</td>
<td title="1.20.44">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[3]</a>
</td>
<td title="1.21.44">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT9">DCM0:MUX.BUSOUT9[6]</a>
</td>
</tr>
<tr><td>43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.43">
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[2]</a>
<a href="#tile-virtex4-DCM-DCM0:PS_MODE">DCM0:PS_MODE[0]</a>
</td>
<td title="1.20.43">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[2]</a>
</td>
<td title="1.21.43">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT9">DCM0:MUX.BUSOUT9[5]</a>
</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.42">
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[1]</a>
<a href="#tile-virtex4-DCM-DCM0:PS_CENTERED">DCM0:PS_CENTERED</a>
</td>
<td title="1.20.42">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[1]</a>
</td>
<td title="1.21.42">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT9">DCM0:MUX.BUSOUT9[1]</a>
</td>
</tr>
<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.41">
<a href="#tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56[0]</a>
<a href="#tile-virtex4-DCM-DCM0:PS_DIRECT">DCM0:PS_DIRECT</a>
</td>
<td title="1.20.41">
<a href="#tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46[0]</a>
</td>
<td title="1.21.41">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT9">DCM0:MUX.BUSOUT9[3]</a>
</td>
</tr>
<tr><td>40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.40">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT9">DCM0:MUX.BUSOUT9[4]</a>
</td>
</tr>
<tr><td>39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.39">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT9">DCM0:MUX.BUSOUT9[2]</a>
</td>
</tr>
<tr><td>38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.38">
<a href="#tile-virtex4-DCM-DCM0:DRP55_MASK">DCM0:DRP55_MASK</a>
</td>
<td title="1.20.38">
<a href="#tile-virtex4-DCM-DCM0:DRP45_MASK">DCM0:DRP45_MASK</a>
</td>
<td title="1.21.38">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT8">DCM0:MUX.BUSOUT8[7]</a>
</td>
</tr>
<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.37">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT8">DCM0:MUX.BUSOUT8[6]</a>
</td>
</tr>
<tr><td>36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.36">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[15]</a>
</td>
<td title="1.20.36">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[15]</a>
</td>
<td title="1.21.36">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT8">DCM0:MUX.BUSOUT8[5]</a>
</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.35">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[14]</a>
</td>
<td title="1.20.35">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[14]</a>
</td>
<td title="1.21.35">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT8">DCM0:MUX.BUSOUT8[1]</a>
</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.34">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[13]</a>
</td>
<td title="1.20.34">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[13]</a>
</td>
<td title="1.21.34">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT8">DCM0:MUX.BUSOUT8[3]</a>
</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.33">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[12]</a>
</td>
<td title="1.20.33">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[12]</a>
</td>
<td title="1.21.33">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT8">DCM0:MUX.BUSOUT8[4]</a>
</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.32">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[11]</a>
</td>
<td title="1.20.32">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[11]</a>
</td>
<td title="1.21.32">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT8">DCM0:MUX.BUSOUT8[2]</a>
</td>
</tr>
<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.31">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[10]</a>
<a href="#tile-virtex4-DCM-DCM0:PHASE_SHIFT_NEGATIVE">DCM0:PHASE_SHIFT_NEGATIVE</a>
</td>
<td title="1.20.31">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[10]</a>
</td>
<td title="1.21.31">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT7">DCM0:MUX.BUSOUT7[7]</a>
</td>
</tr>
<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.30">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[9]</a>
<a href="#tile-virtex4-DCM-DCM0:PHASE_SHIFT">DCM0:PHASE_SHIFT[9]</a>
</td>
<td title="1.20.30">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[9]</a>
</td>
<td title="1.21.30">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT7">DCM0:MUX.BUSOUT7[6]</a>
</td>
</tr>
<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.29">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[8]</a>
<a href="#tile-virtex4-DCM-DCM0:PHASE_SHIFT">DCM0:PHASE_SHIFT[8]</a>
</td>
<td title="1.20.29">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[8]</a>
</td>
<td title="1.21.29">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT7">DCM0:MUX.BUSOUT7[5]</a>
</td>
</tr>
<tr><td>28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.28">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[7]</a>
<a href="#tile-virtex4-DCM-DCM0:PHASE_SHIFT">DCM0:PHASE_SHIFT[7]</a>
</td>
<td title="1.20.28">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[7]</a>
</td>
<td title="1.21.28">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT7">DCM0:MUX.BUSOUT7[1]</a>
</td>
</tr>
<tr><td>27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.27">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[6]</a>
<a href="#tile-virtex4-DCM-DCM0:PHASE_SHIFT">DCM0:PHASE_SHIFT[6]</a>
</td>
<td title="1.20.27">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[6]</a>
</td>
<td title="1.21.27">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT7">DCM0:MUX.BUSOUT7[3]</a>
</td>
</tr>
<tr><td>26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.26">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[5]</a>
<a href="#tile-virtex4-DCM-DCM0:PHASE_SHIFT">DCM0:PHASE_SHIFT[5]</a>
</td>
<td title="1.20.26">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[5]</a>
</td>
<td title="1.21.26">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT7">DCM0:MUX.BUSOUT7[4]</a>
</td>
</tr>
<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.25">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[4]</a>
<a href="#tile-virtex4-DCM-DCM0:PHASE_SHIFT">DCM0:PHASE_SHIFT[4]</a>
</td>
<td title="1.20.25">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[4]</a>
</td>
<td title="1.21.25">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT7">DCM0:MUX.BUSOUT7[2]</a>
</td>
</tr>
<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.24">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[3]</a>
<a href="#tile-virtex4-DCM-DCM0:PHASE_SHIFT">DCM0:PHASE_SHIFT[3]</a>
</td>
<td title="1.20.24">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[3]</a>
</td>
<td title="1.21.24">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT6">DCM0:MUX.BUSOUT6[7]</a>
</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.23">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[2]</a>
<a href="#tile-virtex4-DCM-DCM0:PHASE_SHIFT">DCM0:PHASE_SHIFT[2]</a>
</td>
<td title="1.20.23">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[2]</a>
</td>
<td title="1.21.23">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT6">DCM0:MUX.BUSOUT6[6]</a>
</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.18.22">
<a href="#tile-virtex4-DCM-DCM0:INV.DI12">~DCM0:INV.DI12</a>
</td>
<td title="1.19.22">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[1]</a>
<a href="#tile-virtex4-DCM-DCM0:PHASE_SHIFT">DCM0:PHASE_SHIFT[1]</a>
</td>
<td title="1.20.22">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[1]</a>
</td>
<td title="1.21.22">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT6">DCM0:MUX.BUSOUT6[5]</a>
</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.18.21">
<a href="#tile-virtex4-DCM-DCM0:INV.DI14">~DCM0:INV.DI14</a>
</td>
<td title="1.19.21">
<a href="#tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55[0]</a>
<a href="#tile-virtex4-DCM-DCM0:PHASE_SHIFT">DCM0:PHASE_SHIFT[0]</a>
</td>
<td title="1.20.21">
<a href="#tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45[0]</a>
</td>
<td title="1.21.21">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT6">DCM0:MUX.BUSOUT6[1]</a>
</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.20">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT6">DCM0:MUX.BUSOUT6[3]</a>
</td>
</tr>
<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.18.19">
<a href="#tile-virtex4-DCM-DCM0:INV.DI8">~DCM0:INV.DI8</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.21.19">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT6">DCM0:MUX.BUSOUT6[4]</a>
</td>
</tr>
<tr><td>18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.18.18">
<a href="#tile-virtex4-DCM-DCM0:INV.DI10">~DCM0:INV.DI10</a>
</td>
<td title="1.19.18">
<a href="#tile-virtex4-DCM-DCM0:DRP54_MASK">DCM0:DRP54_MASK</a>
</td>
<td title="1.20.18">
<a href="#tile-virtex4-DCM-DCM0:DRP44_MASK">DCM0:DRP44_MASK</a>
</td>
<td title="1.21.18">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT6">DCM0:MUX.BUSOUT6[2]</a>
</td>
</tr>
<tr><td>17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.17">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT5">DCM0:MUX.BUSOUT5[7]</a>
</td>
</tr>
<tr><td>16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.16">
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[15]</a>
</td>
<td title="1.20.16">
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[15]</a>
</td>
<td title="1.21.16">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT5">DCM0:MUX.BUSOUT5[6]</a>
</td>
</tr>
<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.15">
<a href="#tile-virtex4-DCM-DCM0:DFS_COIN_WINDOW">DCM0:DFS_COIN_WINDOW[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[14]</a>
</td>
<td title="1.20.15">
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[14]</a>
</td>
<td title="1.21.15">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT5">DCM0:MUX.BUSOUT5[5]</a>
</td>
</tr>
<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.14">
<a href="#tile-virtex4-DCM-DCM0:DFS_COIN_WINDOW">DCM0:DFS_COIN_WINDOW[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[13]</a>
</td>
<td title="1.20.14">
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[13]</a>
</td>
<td title="1.21.14">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT5">DCM0:MUX.BUSOUT5[1]</a>
</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.13">
<a href="#tile-virtex4-DCM-DCM0:DFS_EXTEND_HALT_TIME">DCM0:DFS_EXTEND_HALT_TIME</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[12]</a>
</td>
<td title="1.20.13">
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[12]</a>
</td>
<td title="1.21.13">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT5">DCM0:MUX.BUSOUT5[3]</a>
</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.12">
<a href="#tile-virtex4-DCM-DCM0:DFS_EXTEND_RUN_TIME">DCM0:DFS_EXTEND_RUN_TIME</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[11]</a>
</td>
<td title="1.20.12">
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[11]</a>
</td>
<td title="1.21.12">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT5">DCM0:MUX.BUSOUT5[4]</a>
</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.11">
<a href="#tile-virtex4-DCM-DCM0:DFS_EXTEND_FLUSH_TIME">DCM0:DFS_EXTEND_FLUSH_TIME</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[10]</a>
</td>
<td title="1.20.11">
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[10]</a>
</td>
<td title="1.21.11">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT5">DCM0:MUX.BUSOUT5[2]</a>
</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.10">
<a href="#tile-virtex4-DCM-DCM0:DFS_AVE_FREQ_GAIN">DCM0:DFS_AVE_FREQ_GAIN[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[9]</a>
</td>
<td title="1.20.10">
<a href="#tile-virtex4-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH">DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[9]</a>
</td>
<td title="1.21.10">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT4">DCM0:MUX.BUSOUT4[7]</a>
</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.9">
<a href="#tile-virtex4-DCM-DCM0:DFS_AVE_FREQ_GAIN">DCM0:DFS_AVE_FREQ_GAIN[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[8]</a>
</td>
<td title="1.20.9">
<a href="#tile-virtex4-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH">DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[8]</a>
</td>
<td title="1.21.9">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT4">DCM0:MUX.BUSOUT4[6]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.8">
<a href="#tile-virtex4-DCM-DCM0:DFS_AVE_FREQ_GAIN">DCM0:DFS_AVE_FREQ_GAIN[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[7]</a>
</td>
<td title="1.20.8">
<a href="#tile-virtex4-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH">DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[7]</a>
</td>
<td title="1.21.8">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT4">DCM0:MUX.BUSOUT4[5]</a>
</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.7">
<a href="#tile-virtex4-DCM-DCM0:DFS_AVE_FREQ_ADJ_INTERVAL">DCM0:DFS_AVE_FREQ_ADJ_INTERVAL[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[6]</a>
</td>
<td title="1.20.7">
<a href="#tile-virtex4-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH">DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[6]</a>
</td>
<td title="1.21.7">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT4">DCM0:MUX.BUSOUT4[1]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.6">
<a href="#tile-virtex4-DCM-DCM0:DFS_AVE_FREQ_ADJ_INTERVAL">DCM0:DFS_AVE_FREQ_ADJ_INTERVAL[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[5]</a>
</td>
<td title="1.20.6">
<a href="#tile-virtex4-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH">DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[5]</a>
</td>
<td title="1.21.6">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT4">DCM0:MUX.BUSOUT4[3]</a>
</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.5">
<a href="#tile-virtex4-DCM-DCM0:DFS_AVE_FREQ_ADJ_INTERVAL">DCM0:DFS_AVE_FREQ_ADJ_INTERVAL[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[4]</a>
</td>
<td title="1.20.5">
<a href="#tile-virtex4-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW">DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[4]</a>
</td>
<td title="1.21.5">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT4">DCM0:MUX.BUSOUT4[4]</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.4">
<a href="#tile-virtex4-DCM-DCM0:DFS_AVE_FREQ_ADJ_INTERVAL">DCM0:DFS_AVE_FREQ_ADJ_INTERVAL[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[3]</a>
</td>
<td title="1.20.4">
<a href="#tile-virtex4-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW">DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[3]</a>
</td>
<td title="1.21.4">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT4">DCM0:MUX.BUSOUT4[2]</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.3">
<a href="#tile-virtex4-DCM-DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL">DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[2]</a>
</td>
<td title="1.20.3">
<a href="#tile-virtex4-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW">DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[2]</a>
</td>
<td title="1.21.3">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT3">DCM0:MUX.BUSOUT3[7]</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.2">
<a href="#tile-virtex4-DCM-DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL">DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[1]</a>
</td>
<td title="1.20.2">
<a href="#tile-virtex4-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW">DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[1]</a>
</td>
<td title="1.21.2">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT3">DCM0:MUX.BUSOUT3[6]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.19.1">
<a href="#tile-virtex4-DCM-DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL">DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54[0]</a>
</td>
<td title="1.20.1">
<a href="#tile-virtex4-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW">DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44[0]</a>
</td>
<td title="1.21.1">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT3">DCM0:MUX.BUSOUT3[5]</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.0">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT3">DCM0:MUX.BUSOUT3[1]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex4 DCM bittile 2</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
<th>21</th>
</tr>
</thead>
<tbody>
<tr><td>78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.78">
<a href="#tile-virtex4-DCM-DCM0:DRP5B_MASK">DCM0:DRP5B_MASK</a>
</td>
<td title="2.20.78">
<a href="#tile-virtex4-DCM-DCM0:DRP4B_MASK">DCM0:DRP4B_MASK</a>
</td>
<td>-</td>
</tr>
<tr><td>77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.76">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MAXTAP">DCM0:DLL_DESKEW_MAXTAP[7]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[15]</a>
</td>
<td title="2.20.76">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[15]</a>
</td>
<td>-</td>
</tr>
<tr><td>75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.75">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MAXTAP">DCM0:DLL_DESKEW_MAXTAP[6]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[14]</a>
</td>
<td title="2.20.75">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[14]</a>
</td>
<td>-</td>
</tr>
<tr><td>74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.74">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MAXTAP">DCM0:DLL_DESKEW_MAXTAP[5]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[13]</a>
</td>
<td title="2.20.74">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[13]</a>
</td>
<td>-</td>
</tr>
<tr><td>73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.73">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MAXTAP">DCM0:DLL_DESKEW_MAXTAP[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[12]</a>
</td>
<td title="2.20.73">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[12]</a>
</td>
<td>-</td>
</tr>
<tr><td>72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.72">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MAXTAP">DCM0:DLL_DESKEW_MAXTAP[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[11]</a>
</td>
<td title="2.20.72">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[11]</a>
</td>
<td>-</td>
</tr>
<tr><td>71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.71">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MAXTAP">DCM0:DLL_DESKEW_MAXTAP[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[10]</a>
</td>
<td title="2.20.71">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[10]</a>
</td>
<td>-</td>
</tr>
<tr><td>70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.70">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MAXTAP">DCM0:DLL_DESKEW_MAXTAP[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[9]</a>
</td>
<td title="2.20.70">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[9]</a>
</td>
<td>-</td>
</tr>
<tr><td>69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.69">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MAXTAP">DCM0:DLL_DESKEW_MAXTAP[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[8]</a>
</td>
<td title="2.20.69">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[8]</a>
</td>
<td>-</td>
</tr>
<tr><td>68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.68">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MINTAP">DCM0:DLL_DESKEW_MINTAP[7]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[7]</a>
</td>
<td title="2.20.68">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[7]</a>
</td>
<td>-</td>
</tr>
<tr><td>67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.67">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MINTAP">DCM0:DLL_DESKEW_MINTAP[6]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[6]</a>
</td>
<td title="2.20.67">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[6]</a>
</td>
<td>-</td>
</tr>
<tr><td>66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.66">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MINTAP">DCM0:DLL_DESKEW_MINTAP[5]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[5]</a>
</td>
<td title="2.20.66">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[5]</a>
</td>
<td>-</td>
</tr>
<tr><td>65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.65">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MINTAP">DCM0:DLL_DESKEW_MINTAP[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[4]</a>
</td>
<td title="2.20.65">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[4]</a>
</td>
<td>-</td>
</tr>
<tr><td>64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.64">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MINTAP">DCM0:DLL_DESKEW_MINTAP[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[3]</a>
</td>
<td title="2.20.64">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[3]</a>
</td>
<td>-</td>
</tr>
<tr><td>63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.63">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MINTAP">DCM0:DLL_DESKEW_MINTAP[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[2]</a>
</td>
<td title="2.20.63">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[2]</a>
</td>
<td>-</td>
</tr>
<tr><td>62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.62">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MINTAP">DCM0:DLL_DESKEW_MINTAP[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[1]</a>
</td>
<td title="2.20.62">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.18.61">
<a href="#tile-virtex4-DCM-DCM0:INV.DI5">~DCM0:INV.DI5</a>
</td>
<td title="2.19.61">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_MINTAP">DCM0:DLL_DESKEW_MINTAP[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B[0]</a>
</td>
<td title="2.20.61">
<a href="#tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.18.60">
<a href="#tile-virtex4-DCM-DCM0:INV.DI7">~DCM0:INV.DI7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.18.58">
<a href="#tile-virtex4-DCM-DCM0:INV.DI1">~DCM0:INV.DI1</a>
</td>
<td title="2.19.58">
<a href="#tile-virtex4-DCM-DCM0:DRP5A_MASK">DCM0:DRP5A_MASK</a>
</td>
<td title="2.20.58">
<a href="#tile-virtex4-DCM-DCM0:DRP4A_MASK">DCM0:DRP4A_MASK</a>
</td>
<td>-</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.18.57">
<a href="#tile-virtex4-DCM-DCM0:INV.DI3">~DCM0:INV.DI3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.56">
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[15]</a>
</td>
<td title="2.20.56">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[15]</a>
</td>
<td>-</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.55">
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[14]</a>
</td>
<td title="2.20.55">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[14]</a>
</td>
<td>-</td>
</tr>
<tr><td>54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.54">
<a href="#tile-virtex4-DCM-DCM0:DCM_VREG_PHASE_MARGIN">DCM0:DCM_VREG_PHASE_MARGIN[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[13]</a>
</td>
<td title="2.20.54">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[13]</a>
</td>
<td>-</td>
</tr>
<tr><td>53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.53">
<a href="#tile-virtex4-DCM-DCM0:DCM_VREG_PHASE_MARGIN">DCM0:DCM_VREG_PHASE_MARGIN[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[12]</a>
</td>
<td title="2.20.53">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[12]</a>
</td>
<td>-</td>
</tr>
<tr><td>52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.52">
<a href="#tile-virtex4-DCM-DCM0:DCM_VREG_PHASE_MARGIN">DCM0:DCM_VREG_PHASE_MARGIN[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[11]</a>
</td>
<td title="2.20.52">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[11]</a>
</td>
<td>-</td>
</tr>
<tr><td>51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.51">
<a href="#tile-virtex4-DCM-DCM0:DCM_VBG_PD">DCM0:DCM_VBG_PD[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[10]</a>
</td>
<td title="2.20.51">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[10]</a>
</td>
<td>-</td>
</tr>
<tr><td>50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.50">
<a href="#tile-virtex4-DCM-DCM0:DCM_VBG_PD">DCM0:DCM_VBG_PD[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[9]</a>
</td>
<td title="2.20.50">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[9]</a>
</td>
<td>-</td>
</tr>
<tr><td>49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.49">
<a href="#tile-virtex4-DCM-DCM0:DCM_VBG_SEL">DCM0:DCM_VBG_SEL[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[8]</a>
</td>
<td title="2.20.49">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[8]</a>
</td>
<td>-</td>
</tr>
<tr><td>48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.48">
<a href="#tile-virtex4-DCM-DCM0:DCM_VBG_SEL">DCM0:DCM_VBG_SEL[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[7]</a>
</td>
<td title="2.20.48">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[7]</a>
</td>
<td>-</td>
</tr>
<tr><td>47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.47">
<a href="#tile-virtex4-DCM-DCM0:DCM_VBG_SEL">DCM0:DCM_VBG_SEL[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[6]</a>
</td>
<td title="2.20.47">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[6]</a>
</td>
<td title="2.21.47">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT20">DCM0:MUX.BUSOUT20[1]</a>
</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.46">
<a href="#tile-virtex4-DCM-DCM0:DCM_VBG_SEL">DCM0:DCM_VBG_SEL[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[5]</a>
</td>
<td title="2.20.46">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[5]</a>
</td>
<td title="2.21.46">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT20">DCM0:MUX.BUSOUT20[3]</a>
</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.45">
<a href="#tile-virtex4-DCM-DCM0:DCM_VREG_ENABLE">DCM0:DCM_VREG_ENABLE</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[4]</a>
</td>
<td title="2.20.45">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[4]</a>
</td>
<td title="2.21.45">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT20">DCM0:MUX.BUSOUT20[4]</a>
</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.44">
<a href="#tile-virtex4-DCM-DCM0:DCM_VREF_SOURCE">DCM0:DCM_VREF_SOURCE[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[3]</a>
</td>
<td title="2.20.44">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[3]</a>
</td>
<td title="2.21.44">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT20">DCM0:MUX.BUSOUT20[2]</a>
</td>
</tr>
<tr><td>43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.43">
<a href="#tile-virtex4-DCM-DCM0:DCM_VREF_SOURCE">DCM0:DCM_VREF_SOURCE[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[2]</a>
</td>
<td title="2.20.43">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[2]</a>
</td>
<td title="2.21.43">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT19">DCM0:MUX.BUSOUT19[7]</a>
</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.42">
<a href="#tile-virtex4-DCM-DCM0:DCM_VREF_SOURCE">DCM0:DCM_VREF_SOURCE[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[1]</a>
</td>
<td title="2.20.42">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[1]</a>
</td>
<td title="2.21.42">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT19">DCM0:MUX.BUSOUT19[6]</a>
</td>
</tr>
<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.41">
<a href="#tile-virtex4-DCM-DCM0:DCM_PERFORMANCE_MODE">DCM0:DCM_PERFORMANCE_MODE[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A[0]</a>
</td>
<td title="2.20.41">
<a href="#tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A[0]</a>
</td>
<td title="2.21.41">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT19">DCM0:MUX.BUSOUT19[5]</a>
</td>
</tr>
<tr><td>40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.21.40">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT19">DCM0:MUX.BUSOUT19[1]</a>
</td>
</tr>
<tr><td>39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.21.39">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT19">DCM0:MUX.BUSOUT19[3]</a>
</td>
</tr>
<tr><td>38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.38">
<a href="#tile-virtex4-DCM-DCM0:DRP59_MASK">DCM0:DRP59_MASK</a>
</td>
<td title="2.20.38">
<a href="#tile-virtex4-DCM-DCM0:DRP49_MASK">DCM0:DRP49_MASK</a>
</td>
<td title="2.21.38">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT19">DCM0:MUX.BUSOUT19[4]</a>
</td>
</tr>
<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.21.37">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT19">DCM0:MUX.BUSOUT19[2]</a>
</td>
</tr>
<tr><td>36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.36">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[15]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[15]</a>
</td>
<td title="2.20.36">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[15]</a>
</td>
<td title="2.21.36">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT18">DCM0:MUX.BUSOUT18[7]</a>
</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.35">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[14]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[14]</a>
</td>
<td title="2.20.35">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[14]</a>
</td>
<td title="2.21.35">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT18">DCM0:MUX.BUSOUT18[6]</a>
</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.34">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[13]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[13]</a>
</td>
<td title="2.20.34">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[13]</a>
</td>
<td title="2.21.34">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT18">DCM0:MUX.BUSOUT18[5]</a>
</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.33">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[12]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[12]</a>
</td>
<td title="2.20.33">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[12]</a>
</td>
<td title="2.21.33">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT18">DCM0:MUX.BUSOUT18[1]</a>
</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.32">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[11]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[11]</a>
</td>
<td title="2.20.32">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[11]</a>
</td>
<td title="2.21.32">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT18">DCM0:MUX.BUSOUT18[3]</a>
</td>
</tr>
<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.31">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[10]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[10]</a>
</td>
<td title="2.20.31">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[10]</a>
</td>
<td title="2.21.31">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT18">DCM0:MUX.BUSOUT18[4]</a>
</td>
</tr>
<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.30">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[9]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[9]</a>
</td>
<td title="2.20.30">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[9]</a>
</td>
<td title="2.21.30">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT18">DCM0:MUX.BUSOUT18[2]</a>
</td>
</tr>
<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.29">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[8]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[8]</a>
</td>
<td title="2.20.29">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[8]</a>
</td>
<td title="2.21.29">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT17">DCM0:MUX.BUSOUT17[7]</a>
</td>
</tr>
<tr><td>28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.28">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[7]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[7]</a>
</td>
<td title="2.20.28">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[7]</a>
</td>
<td title="2.21.28">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT17">DCM0:MUX.BUSOUT17[6]</a>
</td>
</tr>
<tr><td>27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.27">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[6]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[6]</a>
</td>
<td title="2.20.27">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[6]</a>
</td>
<td title="2.21.27">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT17">DCM0:MUX.BUSOUT17[5]</a>
</td>
</tr>
<tr><td>26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.26">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[5]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[5]</a>
</td>
<td title="2.20.26">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[5]</a>
</td>
<td title="2.21.26">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT17">DCM0:MUX.BUSOUT17[1]</a>
</td>
</tr>
<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.25">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[4]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[4]</a>
</td>
<td title="2.20.25">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[4]</a>
</td>
<td title="2.21.25">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT17">DCM0:MUX.BUSOUT17[3]</a>
</td>
</tr>
<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.24">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[3]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[3]</a>
</td>
<td title="2.20.24">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[3]</a>
</td>
<td title="2.21.24">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT17">DCM0:MUX.BUSOUT17[4]</a>
</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.23">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[2]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[2]</a>
</td>
<td title="2.20.23">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[2]</a>
</td>
<td title="2.21.23">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT17">DCM0:MUX.BUSOUT17[2]</a>
</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.18.22">
<a href="#tile-virtex4-DCM-DCM0:INV.DI4">~DCM0:INV.DI4</a>
</td>
<td title="2.19.22">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[1]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[1]</a>
</td>
<td title="2.20.22">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[1]</a>
</td>
<td title="2.21.22">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT16">DCM0:MUX.BUSOUT16[7]</a>
</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.18.21">
<a href="#tile-virtex4-DCM-DCM0:INV.DI6">~DCM0:INV.DI6</a>
</td>
<td title="2.19.21">
<a href="#tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59[0]</a>
<a href="#tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF[0]</a>
</td>
<td title="2.20.21">
<a href="#tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49[0]</a>
</td>
<td title="2.21.21">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT16">DCM0:MUX.BUSOUT16[6]</a>
</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.21.20">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT16">DCM0:MUX.BUSOUT16[5]</a>
</td>
</tr>
<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.18.19">
<a href="#tile-virtex4-DCM-DCM0:INV.DI0">~DCM0:INV.DI0</a>
</td>
<td>-</td>
<td>-</td>
<td title="2.21.19">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT16">DCM0:MUX.BUSOUT16[1]</a>
</td>
</tr>
<tr><td>18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.18.18">
<a href="#tile-virtex4-DCM-DCM0:INV.DI2">~DCM0:INV.DI2</a>
</td>
<td title="2.19.18">
<a href="#tile-virtex4-DCM-DCM0:DRP58_MASK">DCM0:DRP58_MASK</a>
</td>
<td title="2.20.18">
<a href="#tile-virtex4-DCM-DCM0:DRP48_MASK">DCM0:DRP48_MASK</a>
</td>
<td title="2.21.18">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT16">DCM0:MUX.BUSOUT16[3]</a>
</td>
</tr>
<tr><td>17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.21.17">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT16">DCM0:MUX.BUSOUT16[4]</a>
</td>
</tr>
<tr><td>16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.16">
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[15]</a>
</td>
<td title="2.20.16">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[15]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[15]</a>
</td>
<td title="2.21.16">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT16">DCM0:MUX.BUSOUT16[2]</a>
</td>
</tr>
<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.15">
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[14]</a>
</td>
<td title="2.20.15">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[14]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[14]</a>
</td>
<td title="2.21.15">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT15">DCM0:MUX.BUSOUT15[7]</a>
</td>
</tr>
<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.14">
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[13]</a>
</td>
<td title="2.20.14">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[13]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[13]</a>
</td>
<td title="2.21.14">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT15">DCM0:MUX.BUSOUT15[6]</a>
</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.13">
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[12]</a>
</td>
<td title="2.20.13">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[12]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[12]</a>
</td>
<td title="2.21.13">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT15">DCM0:MUX.BUSOUT15[5]</a>
</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.12">
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[11]</a>
</td>
<td title="2.20.12">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[11]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[11]</a>
</td>
<td title="2.21.12">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT15">DCM0:MUX.BUSOUT15[1]</a>
</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.11">
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[10]</a>
</td>
<td title="2.20.11">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[10]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[10]</a>
</td>
<td title="2.21.11">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT15">DCM0:MUX.BUSOUT15[3]</a>
</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.10">
<a href="#tile-virtex4-DCM-DCM0:DCM_LOCK_HIGH">~DCM0:DCM_LOCK_HIGH</a>
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[9]</a>
</td>
<td title="2.20.10">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[9]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[9]</a>
</td>
<td title="2.21.10">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT15">DCM0:MUX.BUSOUT15[4]</a>
</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.9">
<a href="#tile-virtex4-DCM-DCM0:DLL_PHASE_DETECTOR_MODE">DCM0:DLL_PHASE_DETECTOR_MODE[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[8]</a>
</td>
<td title="2.20.9">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[8]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[8]</a>
</td>
<td title="2.21.9">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT15">DCM0:MUX.BUSOUT15[2]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.8">
<a href="#tile-virtex4-DCM-DCM0:DLL_FREQUENCY_MODE">DCM0:DLL_FREQUENCY_MODE[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[7]</a>
</td>
<td title="2.20.8">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[7]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[7]</a>
</td>
<td title="2.21.8">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT14">DCM0:MUX.BUSOUT14[7]</a>
</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.7">
<a href="#tile-virtex4-DCM-DCM0:DLL_FREQUENCY_MODE">DCM0:DLL_FREQUENCY_MODE[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[6]</a>
</td>
<td title="2.20.7">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[6]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[6]</a>
</td>
<td title="2.21.7">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT14">DCM0:MUX.BUSOUT14[6]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.6">
<a href="#tile-virtex4-DCM-DCM0:DLL_ZD2_EN">DCM0:DLL_ZD2_EN</a>
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[5]</a>
</td>
<td title="2.20.6">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[5]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[5]</a>
</td>
<td title="2.21.6">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT14">DCM0:MUX.BUSOUT14[5]</a>
</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.5">
<a href="#tile-virtex4-DCM-DCM0:CLKFB_FEEDBACK">DCM0:CLKFB_FEEDBACK</a>
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[4]</a>
</td>
<td title="2.20.5">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[4]</a>
</td>
<td title="2.21.5">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT14">DCM0:MUX.BUSOUT14[1]</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.4">
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[3]</a>
</td>
<td title="2.20.4">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[3]</a>
</td>
<td title="2.21.4">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT14">DCM0:MUX.BUSOUT14[3]</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.3">
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[2]</a>
</td>
<td title="2.20.3">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[2]</a>
</td>
<td title="2.21.3">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT14">DCM0:MUX.BUSOUT14[4]</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.2">
<a href="#tile-virtex4-DCM-DCM0:DLL_DESKEW_LOCK_BY1">DCM0:DLL_DESKEW_LOCK_BY1</a>
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[1]</a>
</td>
<td title="2.20.2">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[1]</a>
</td>
<td title="2.21.2">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT14">DCM0:MUX.BUSOUT14[2]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.19.1">
<a href="#tile-virtex4-DCM-DCM0:DLL_PERIOD_LOCK_BY1">DCM0:DLL_PERIOD_LOCK_BY1</a>
<a href="#tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58[0]</a>
</td>
<td title="2.20.1">
<a href="#tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48[0]</a>
</td>
<td title="2.21.1">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT13">DCM0:MUX.BUSOUT13[7]</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="2.21.0">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT13">DCM0:MUX.BUSOUT13[6]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex4 DCM bittile 3</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
<th>21</th>
</tr>
</thead>
<tbody>
<tr><td>78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.78">
<a href="#tile-virtex4-DCM-DCM0:DRP5F_MASK">DCM0:DRP5F_MASK</a>
</td>
<td title="3.20.78">
<a href="#tile-virtex4-DCM-DCM0:DRP4F_MASK">DCM0:DRP4F_MASK</a>
</td>
<td>-</td>
</tr>
<tr><td>77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.76">
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[15]</a>
</td>
<td title="3.20.76">
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[15]</a>
</td>
<td>-</td>
</tr>
<tr><td>75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.75">
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[14]</a>
</td>
<td title="3.20.75">
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[14]</a>
</td>
<td>-</td>
</tr>
<tr><td>74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.74">
<a href="#tile-virtex4-DCM-DCM0:BGM_DIVIDE">DCM0:BGM_DIVIDE[5]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[13]</a>
</td>
<td title="3.20.74">
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[13]</a>
</td>
<td>-</td>
</tr>
<tr><td>73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.73">
<a href="#tile-virtex4-DCM-DCM0:BGM_DIVIDE">DCM0:BGM_DIVIDE[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[12]</a>
</td>
<td title="3.20.73">
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[12]</a>
</td>
<td>-</td>
</tr>
<tr><td>72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.72">
<a href="#tile-virtex4-DCM-DCM0:BGM_DIVIDE">DCM0:BGM_DIVIDE[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[11]</a>
</td>
<td title="3.20.72">
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[11]</a>
</td>
<td>-</td>
</tr>
<tr><td>71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.71">
<a href="#tile-virtex4-DCM-DCM0:BGM_DIVIDE">DCM0:BGM_DIVIDE[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[10]</a>
</td>
<td title="3.20.71">
<a href="#tile-virtex4-DCM-DCM0:DLL_PD_DLY_SEL">DCM0:DLL_PD_DLY_SEL[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[10]</a>
</td>
<td>-</td>
</tr>
<tr><td>70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.70">
<a href="#tile-virtex4-DCM-DCM0:BGM_DIVIDE">DCM0:BGM_DIVIDE[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[9]</a>
</td>
<td title="3.20.70">
<a href="#tile-virtex4-DCM-DCM0:DLL_PD_DLY_SEL">DCM0:DLL_PD_DLY_SEL[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[9]</a>
</td>
<td>-</td>
</tr>
<tr><td>69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.69">
<a href="#tile-virtex4-DCM-DCM0:BGM_DIVIDE">DCM0:BGM_DIVIDE[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[8]</a>
</td>
<td title="3.20.69">
<a href="#tile-virtex4-DCM-DCM0:DLL_PD_DLY_SEL">DCM0:DLL_PD_DLY_SEL[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[8]</a>
</td>
<td>-</td>
</tr>
<tr><td>68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.68">
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[7]</a>
</td>
<td title="3.20.68">
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[7]</a>
<a href="#tile-virtex4-DCM-DCM0:PMCD_SYNC">DCM0:PMCD_SYNC</a>
</td>
<td>-</td>
</tr>
<tr><td>67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.67">
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[6]</a>
</td>
<td title="3.20.67">
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[6]</a>
</td>
<td>-</td>
</tr>
<tr><td>66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.66">
<a href="#tile-virtex4-DCM-DCM0:BGM_MULTIPLY">DCM0:BGM_MULTIPLY[5]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[5]</a>
</td>
<td title="3.20.66">
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[5]</a>
</td>
<td>-</td>
</tr>
<tr><td>65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.65">
<a href="#tile-virtex4-DCM-DCM0:BGM_MULTIPLY">DCM0:BGM_MULTIPLY[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[4]</a>
</td>
<td title="3.20.65">
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[4]</a>
</td>
<td>-</td>
</tr>
<tr><td>64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.64">
<a href="#tile-virtex4-DCM-DCM0:BGM_MULTIPLY">DCM0:BGM_MULTIPLY[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[3]</a>
</td>
<td title="3.20.64">
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[3]</a>
</td>
<td>-</td>
</tr>
<tr><td>63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.63">
<a href="#tile-virtex4-DCM-DCM0:BGM_MULTIPLY">DCM0:BGM_MULTIPLY[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[2]</a>
</td>
<td title="3.20.63">
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[2]</a>
</td>
<td>-</td>
</tr>
<tr><td>62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.62">
<a href="#tile-virtex4-DCM-DCM0:BGM_MULTIPLY">DCM0:BGM_MULTIPLY[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[1]</a>
</td>
<td title="3.20.62">
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.18.61">
<a href="#tile-virtex4-DCM-DCM0:INV.DADDR5">~DCM0:INV.DADDR5</a>
</td>
<td title="3.19.61">
<a href="#tile-virtex4-DCM-DCM0:BGM_MULTIPLY">DCM0:BGM_MULTIPLY[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F[0]</a>
</td>
<td title="3.20.61">
<a href="#tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.18.58">
<a href="#tile-virtex4-DCM-DCM0:INV.DADDR1">~DCM0:INV.DADDR1</a>
</td>
<td title="3.19.58">
<a href="#tile-virtex4-DCM-DCM0:DRP5E_MASK">DCM0:DRP5E_MASK</a>
</td>
<td title="3.20.58">
<a href="#tile-virtex4-DCM-DCM0:DRP4E_MASK">DCM0:DRP4E_MASK</a>
</td>
<td>-</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.18.57">
<a href="#tile-virtex4-DCM-DCM0:INV.DADDR3">~DCM0:INV.DADDR3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.56">
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[15]</a>
</td>
<td title="3.20.56">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[15]</a>
<a href="#tile-virtex4-DCM-DCM0:DUTY_CYCLE_CORRECTION">DCM0:DUTY_CYCLE_CORRECTION[3]</a>
</td>
<td>-</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.55">
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[14]</a>
</td>
<td title="3.20.55">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[14]</a>
<a href="#tile-virtex4-DCM-DCM0:DUTY_CYCLE_CORRECTION">DCM0:DUTY_CYCLE_CORRECTION[2]</a>
</td>
<td>-</td>
</tr>
<tr><td>54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.54">
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[13]</a>
</td>
<td title="3.20.54">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[13]</a>
<a href="#tile-virtex4-DCM-DCM0:DUTY_CYCLE_CORRECTION">DCM0:DUTY_CYCLE_CORRECTION[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.53">
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[12]</a>
</td>
<td title="3.20.53">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[12]</a>
<a href="#tile-virtex4-DCM-DCM0:DUTY_CYCLE_CORRECTION">DCM0:DUTY_CYCLE_CORRECTION[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.52">
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[11]</a>
</td>
<td title="3.20.52">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[11]</a>
</td>
<td>-</td>
</tr>
<tr><td>51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.51">
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[10]</a>
</td>
<td title="3.20.51">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[10]</a>
</td>
<td>-</td>
</tr>
<tr><td>50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.50">
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[9]</a>
</td>
<td title="3.20.50">
<a href="#tile-virtex4-DCM-DCM0:DLL_TEST_MUX_SEL">DCM0:DLL_TEST_MUX_SEL[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[9]</a>
</td>
<td>-</td>
</tr>
<tr><td>49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.49">
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[8]</a>
</td>
<td title="3.20.49">
<a href="#tile-virtex4-DCM-DCM0:DLL_TEST_MUX_SEL">DCM0:DLL_TEST_MUX_SEL[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[8]</a>
</td>
<td>-</td>
</tr>
<tr><td>48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.48">
<a href="#tile-virtex4-DCM-DCM0:DLL_SETTLE_TIME">DCM0:DLL_SETTLE_TIME[7]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[7]</a>
</td>
<td title="3.20.48">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[7]</a>
</td>
<td>-</td>
</tr>
<tr><td>47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.47">
<a href="#tile-virtex4-DCM-DCM0:DLL_SETTLE_TIME">DCM0:DLL_SETTLE_TIME[6]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[6]</a>
</td>
<td title="3.20.47">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[6]</a>
<a href="#tile-virtex4-DCM-DCM0:ENABLE.CLKDV">DCM0:ENABLE.CLKDV</a>
</td>
<td title="3.21.47">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT23">DCM0:MUX.BUSOUT23[0]</a>
</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.46">
<a href="#tile-virtex4-DCM-DCM0:DLL_SETTLE_TIME">DCM0:DLL_SETTLE_TIME[5]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[5]</a>
</td>
<td title="3.20.46">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[5]</a>
<a href="#tile-virtex4-DCM-DCM0:ENABLE.CLK2X180">DCM0:ENABLE.CLK2X180</a>
</td>
<td title="3.21.46">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT22">DCM0:MUX.BUSOUT22[0]</a>
</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.45">
<a href="#tile-virtex4-DCM-DCM0:DLL_SETTLE_TIME">DCM0:DLL_SETTLE_TIME[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[4]</a>
</td>
<td title="3.20.45">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[4]</a>
<a href="#tile-virtex4-DCM-DCM0:ENABLE.CLK2X">DCM0:ENABLE.CLK2X</a>
</td>
<td title="3.21.45">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT21">DCM0:MUX.BUSOUT21[0]</a>
</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.44">
<a href="#tile-virtex4-DCM-DCM0:DLL_SETTLE_TIME">DCM0:DLL_SETTLE_TIME[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[3]</a>
</td>
<td title="3.20.44">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[3]</a>
<a href="#tile-virtex4-DCM-DCM0:ENABLE.CLK270">DCM0:ENABLE.CLK270</a>
</td>
<td title="3.21.44">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT20">DCM0:MUX.BUSOUT20[0]</a>
</td>
</tr>
<tr><td>43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.43">
<a href="#tile-virtex4-DCM-DCM0:DLL_SETTLE_TIME">DCM0:DLL_SETTLE_TIME[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[2]</a>
</td>
<td title="3.20.43">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[2]</a>
<a href="#tile-virtex4-DCM-DCM0:ENABLE.CLK180">DCM0:ENABLE.CLK180</a>
</td>
<td title="3.21.43">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT19">DCM0:MUX.BUSOUT19[0]</a>
</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.42">
<a href="#tile-virtex4-DCM-DCM0:DLL_SETTLE_TIME">DCM0:DLL_SETTLE_TIME[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[1]</a>
</td>
<td title="3.20.42">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[1]</a>
<a href="#tile-virtex4-DCM-DCM0:ENABLE.CLK90">DCM0:ENABLE.CLK90</a>
</td>
<td title="3.21.42">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT18">DCM0:MUX.BUSOUT18[0]</a>
</td>
</tr>
<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.41">
<a href="#tile-virtex4-DCM-DCM0:DLL_SETTLE_TIME">DCM0:DLL_SETTLE_TIME[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E[0]</a>
</td>
<td title="3.20.41">
<a href="#tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E[0]</a>
<a href="#tile-virtex4-DCM-DCM0:ENABLE.CLK0">DCM0:ENABLE.CLK0</a>
</td>
<td title="3.21.41">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT17">DCM0:MUX.BUSOUT17[0]</a>
</td>
</tr>
<tr><td>40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.21.40">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT16">DCM0:MUX.BUSOUT16[0]</a>
</td>
</tr>
<tr><td>39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.21.39">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT15">DCM0:MUX.BUSOUT15[0]</a>
</td>
</tr>
<tr><td>38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.38">
<a href="#tile-virtex4-DCM-DCM0:DRP5D_MASK">DCM0:DRP5D_MASK</a>
</td>
<td title="3.20.38">
<a href="#tile-virtex4-DCM-DCM0:DRP4D_MASK">DCM0:DRP4D_MASK</a>
</td>
<td title="3.21.38">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT14">DCM0:MUX.BUSOUT14[0]</a>
</td>
</tr>
<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.21.37">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT13">DCM0:MUX.BUSOUT13[0]</a>
</td>
</tr>
<tr><td>36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.36">
<a href="#tile-virtex4-DCM-DCM0:DLL_DEAD_TIME">DCM0:DLL_DEAD_TIME[7]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[15]</a>
</td>
<td title="3.20.36">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_COUNT_FALL">DCM0:CLKDV_COUNT_FALL[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[15]</a>
</td>
<td title="3.21.36">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT12">DCM0:MUX.BUSOUT12[0]</a>
</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.35">
<a href="#tile-virtex4-DCM-DCM0:DLL_DEAD_TIME">DCM0:DLL_DEAD_TIME[6]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[14]</a>
</td>
<td title="3.20.35">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_COUNT_FALL">DCM0:CLKDV_COUNT_FALL[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[14]</a>
</td>
<td title="3.21.35">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT11">DCM0:MUX.BUSOUT11[0]</a>
</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.34">
<a href="#tile-virtex4-DCM-DCM0:DLL_DEAD_TIME">DCM0:DLL_DEAD_TIME[5]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[13]</a>
</td>
<td title="3.20.34">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_COUNT_FALL">DCM0:CLKDV_COUNT_FALL[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[13]</a>
</td>
<td title="3.21.34">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT10">DCM0:MUX.BUSOUT10[0]</a>
</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.33">
<a href="#tile-virtex4-DCM-DCM0:DLL_DEAD_TIME">DCM0:DLL_DEAD_TIME[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[12]</a>
</td>
<td title="3.20.33">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_COUNT_FALL">DCM0:CLKDV_COUNT_FALL[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[12]</a>
</td>
<td title="3.21.33">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT9">DCM0:MUX.BUSOUT9[0]</a>
</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.32">
<a href="#tile-virtex4-DCM-DCM0:DLL_DEAD_TIME">DCM0:DLL_DEAD_TIME[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[11]</a>
</td>
<td title="3.20.32">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_COUNT_FALL_2">DCM0:CLKDV_COUNT_FALL_2[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[11]</a>
</td>
<td title="3.21.32">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT8">DCM0:MUX.BUSOUT8[0]</a>
</td>
</tr>
<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.31">
<a href="#tile-virtex4-DCM-DCM0:DLL_DEAD_TIME">DCM0:DLL_DEAD_TIME[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[10]</a>
</td>
<td title="3.20.31">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_COUNT_FALL_2">DCM0:CLKDV_COUNT_FALL_2[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[10]</a>
</td>
<td title="3.21.31">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT7">DCM0:MUX.BUSOUT7[0]</a>
</td>
</tr>
<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.30">
<a href="#tile-virtex4-DCM-DCM0:DLL_DEAD_TIME">DCM0:DLL_DEAD_TIME[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[9]</a>
</td>
<td title="3.20.30">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_COUNT_FALL_2">DCM0:CLKDV_COUNT_FALL_2[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[9]</a>
</td>
<td title="3.21.30">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT6">DCM0:MUX.BUSOUT6[0]</a>
</td>
</tr>
<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.29">
<a href="#tile-virtex4-DCM-DCM0:DLL_DEAD_TIME">DCM0:DLL_DEAD_TIME[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[8]</a>
</td>
<td title="3.20.29">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_COUNT_FALL_2">DCM0:CLKDV_COUNT_FALL_2[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[8]</a>
</td>
<td title="3.21.29">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT5">DCM0:MUX.BUSOUT5[0]</a>
</td>
</tr>
<tr><td>28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.28">
<a href="#tile-virtex4-DCM-DCM0:DLL_LIVE_TIME">DCM0:DLL_LIVE_TIME[7]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[7]</a>
</td>
<td title="3.20.28">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_COUNT_MAX">DCM0:CLKDV_COUNT_MAX[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[7]</a>
</td>
<td title="3.21.28">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT4">DCM0:MUX.BUSOUT4[0]</a>
</td>
</tr>
<tr><td>27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.27">
<a href="#tile-virtex4-DCM-DCM0:DLL_LIVE_TIME">DCM0:DLL_LIVE_TIME[6]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[6]</a>
</td>
<td title="3.20.27">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_COUNT_MAX">DCM0:CLKDV_COUNT_MAX[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[6]</a>
</td>
<td title="3.21.27">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT3">DCM0:MUX.BUSOUT3[0]</a>
</td>
</tr>
<tr><td>26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.26">
<a href="#tile-virtex4-DCM-DCM0:DLL_LIVE_TIME">DCM0:DLL_LIVE_TIME[5]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[5]</a>
</td>
<td title="3.20.26">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_COUNT_MAX">DCM0:CLKDV_COUNT_MAX[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[5]</a>
</td>
<td title="3.21.26">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT2">DCM0:MUX.BUSOUT2[0]</a>
</td>
</tr>
<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.25">
<a href="#tile-virtex4-DCM-DCM0:DLL_LIVE_TIME">DCM0:DLL_LIVE_TIME[4]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[4]</a>
</td>
<td title="3.20.25">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_COUNT_MAX">DCM0:CLKDV_COUNT_MAX[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[4]</a>
</td>
<td title="3.21.25">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT1">DCM0:MUX.BUSOUT1[0]</a>
</td>
</tr>
<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.24">
<a href="#tile-virtex4-DCM-DCM0:DLL_LIVE_TIME">DCM0:DLL_LIVE_TIME[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[3]</a>
</td>
<td title="3.20.24">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_PHASE_RISE">DCM0:CLKDV_PHASE_RISE[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[3]</a>
</td>
<td title="3.21.24">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT0">DCM0:MUX.BUSOUT0[0]</a>
</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.23">
<a href="#tile-virtex4-DCM-DCM0:DLL_LIVE_TIME">DCM0:DLL_LIVE_TIME[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[2]</a>
</td>
<td title="3.20.23">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_PHASE_RISE">DCM0:CLKDV_PHASE_RISE[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[2]</a>
</td>
<td title="3.21.23">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT23">DCM0:MUX.BUSOUT23[7]</a>
</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.18.22">
<a href="#tile-virtex4-DCM-DCM0:INV.DADDR4">~DCM0:INV.DADDR4</a>
</td>
<td title="3.19.22">
<a href="#tile-virtex4-DCM-DCM0:DLL_LIVE_TIME">DCM0:DLL_LIVE_TIME[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[1]</a>
</td>
<td title="3.20.22">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_PHASE_FALL">DCM0:CLKDV_PHASE_FALL[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[1]</a>
</td>
<td title="3.21.22">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT23">DCM0:MUX.BUSOUT23[6]</a>
</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.18.21">
<a href="#tile-virtex4-DCM-DCM0:INV.DADDR6">~DCM0:INV.DADDR6</a>
</td>
<td title="3.19.21">
<a href="#tile-virtex4-DCM-DCM0:DLL_LIVE_TIME">DCM0:DLL_LIVE_TIME[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D[0]</a>
</td>
<td title="3.20.21">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_PHASE_FALL">DCM0:CLKDV_PHASE_FALL[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D[0]</a>
</td>
<td title="3.21.21">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT23">DCM0:MUX.BUSOUT23[5]</a>
</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.21.20">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT23">DCM0:MUX.BUSOUT23[1]</a>
</td>
</tr>
<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.18.19">
<a href="#tile-virtex4-DCM-DCM0:INV.DADDR0">~DCM0:INV.DADDR0</a>
</td>
<td>-</td>
<td>-</td>
<td title="3.21.19">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT23">DCM0:MUX.BUSOUT23[3]</a>
</td>
</tr>
<tr><td>18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.18.18">
<a href="#tile-virtex4-DCM-DCM0:INV.DADDR2">~DCM0:INV.DADDR2</a>
</td>
<td title="3.19.18">
<a href="#tile-virtex4-DCM-DCM0:DRP5C_MASK">DCM0:DRP5C_MASK</a>
</td>
<td title="3.20.18">
<a href="#tile-virtex4-DCM-DCM0:DRP4C_MASK">DCM0:DRP4C_MASK</a>
</td>
<td title="3.21.18">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT23">DCM0:MUX.BUSOUT23[4]</a>
</td>
</tr>
<tr><td>17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.21.17">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT23">DCM0:MUX.BUSOUT23[2]</a>
</td>
</tr>
<tr><td>16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.16">
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[15]</a>
</td>
<td title="3.20.16">
<a href="#tile-virtex4-DCM-DCM0:CLKDV_MODE">DCM0:CLKDV_MODE[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[15]</a>
</td>
<td title="3.21.16">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT22">DCM0:MUX.BUSOUT22[7]</a>
</td>
</tr>
<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.15">
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[14]</a>
</td>
<td title="3.20.15">
<a href="#tile-virtex4-DCM-DCM0:BGM_CONFIG_REF_SEL">DCM0:BGM_CONFIG_REF_SEL[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[14]</a>
</td>
<td title="3.21.15">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT22">DCM0:MUX.BUSOUT22[6]</a>
</td>
</tr>
<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.14">
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[13]</a>
</td>
<td title="3.20.14">
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[13]</a>
</td>
<td title="3.21.14">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT22">DCM0:MUX.BUSOUT22[5]</a>
</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.13">
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[12]</a>
</td>
<td title="3.20.13">
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[12]</a>
</td>
<td title="3.21.13">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT22">DCM0:MUX.BUSOUT22[1]</a>
</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.12">
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[11]</a>
</td>
<td title="3.20.12">
<a href="#tile-virtex4-DCM-DCM0:BGM_LDLY">DCM0:BGM_LDLY[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[11]</a>
</td>
<td title="3.21.12">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT22">DCM0:MUX.BUSOUT22[3]</a>
</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.11">
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[10]</a>
</td>
<td title="3.20.11">
<a href="#tile-virtex4-DCM-DCM0:BGM_LDLY">DCM0:BGM_LDLY[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[10]</a>
</td>
<td title="3.21.11">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT22">DCM0:MUX.BUSOUT22[4]</a>
</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.10">
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[9]</a>
</td>
<td title="3.20.10">
<a href="#tile-virtex4-DCM-DCM0:BGM_LDLY">DCM0:BGM_LDLY[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[9]</a>
</td>
<td title="3.21.10">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT22">DCM0:MUX.BUSOUT22[2]</a>
</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.9">
<a href="#tile-virtex4-DCM-DCM0:BGM_SAMPLE_LEN">DCM0:BGM_SAMPLE_LEN[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[8]</a>
</td>
<td title="3.20.9">
<a href="#tile-virtex4-DCM-DCM0:BGM_SDLY">DCM0:BGM_SDLY[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[8]</a>
</td>
<td title="3.21.9">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT21">DCM0:MUX.BUSOUT21[7]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.8">
<a href="#tile-virtex4-DCM-DCM0:BGM_SAMPLE_LEN">DCM0:BGM_SAMPLE_LEN[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[7]</a>
</td>
<td title="3.20.8">
<a href="#tile-virtex4-DCM-DCM0:BGM_SDLY">DCM0:BGM_SDLY[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[7]</a>
</td>
<td title="3.21.8">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT21">DCM0:MUX.BUSOUT21[6]</a>
</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.7">
<a href="#tile-virtex4-DCM-DCM0:BGM_SAMPLE_LEN">DCM0:BGM_SAMPLE_LEN[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[6]</a>
</td>
<td title="3.20.7">
<a href="#tile-virtex4-DCM-DCM0:BGM_SDLY">DCM0:BGM_SDLY[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[6]</a>
</td>
<td title="3.21.7">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT21">DCM0:MUX.BUSOUT21[5]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.6">
<a href="#tile-virtex4-DCM-DCM0:BGM_VADJ">DCM0:BGM_VADJ[3]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[5]</a>
</td>
<td title="3.20.6">
<a href="#tile-virtex4-DCM-DCM0:BGM_VLDLY">DCM0:BGM_VLDLY[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[5]</a>
</td>
<td title="3.21.6">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT21">DCM0:MUX.BUSOUT21[1]</a>
</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.5">
<a href="#tile-virtex4-DCM-DCM0:BGM_VADJ">DCM0:BGM_VADJ[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[4]</a>
</td>
<td title="3.20.5">
<a href="#tile-virtex4-DCM-DCM0:BGM_VLDLY">DCM0:BGM_VLDLY[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[4]</a>
</td>
<td title="3.21.5">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT21">DCM0:MUX.BUSOUT21[3]</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.4">
<a href="#tile-virtex4-DCM-DCM0:BGM_VADJ">DCM0:BGM_VADJ[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[3]</a>
</td>
<td title="3.20.4">
<a href="#tile-virtex4-DCM-DCM0:BGM_VLDLY">DCM0:BGM_VLDLY[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[3]</a>
</td>
<td title="3.21.4">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT21">DCM0:MUX.BUSOUT21[4]</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.3">
<a href="#tile-virtex4-DCM-DCM0:BGM_VADJ">DCM0:BGM_VADJ[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[2]</a>
</td>
<td title="3.20.3">
<a href="#tile-virtex4-DCM-DCM0:BGM_VSDLY">DCM0:BGM_VSDLY[2]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[2]</a>
</td>
<td title="3.21.3">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT21">DCM0:MUX.BUSOUT21[2]</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.2">
<a href="#tile-virtex4-DCM-DCM0:BGM_MODE">DCM0:BGM_MODE[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[1]</a>
</td>
<td title="3.20.2">
<a href="#tile-virtex4-DCM-DCM0:BGM_VSDLY">DCM0:BGM_VSDLY[1]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[1]</a>
</td>
<td title="3.21.2">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT20">DCM0:MUX.BUSOUT20[7]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.19.1">
<a href="#tile-virtex4-DCM-DCM0:BGM_MODE">DCM0:BGM_MODE[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C[0]</a>
</td>
<td title="3.20.1">
<a href="#tile-virtex4-DCM-DCM0:BGM_VSDLY">DCM0:BGM_VSDLY[0]</a>
<a href="#tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C[0]</a>
</td>
<td title="3.21.1">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT20">DCM0:MUX.BUSOUT20[6]</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="3.21.0">
<a href="#tile-virtex4-DCM-DCM0:MUX.BUSOUT20">DCM0:MUX.BUSOUT20[5]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:BGM_CONFIG_REF_SEL">DCM0:BGM_CONFIG_REF_SEL</th>
<th>3.20.15</th>
</tr>
</thead>
<tbody>
<tr><td>DCLK</td>
<td>0</td>
</tr>
<tr><td>CLKIN</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:BGM_DIVIDE">DCM0:BGM_DIVIDE</th>
<th>3.19.74</th>
<th>3.19.73</th>
<th>3.19.72</th>
<th>3.19.71</th>
<th>3.19.70</th>
<th>3.19.69</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:BGM_MULTIPLY">DCM0:BGM_MULTIPLY</th>
<th>3.19.66</th>
<th>3.19.65</th>
<th>3.19.64</th>
<th>3.19.63</th>
<th>3.19.62</th>
<th>3.19.61</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:BGM_LDLY">DCM0:BGM_LDLY</th>
<th>3.20.12</th>
<th>3.20.11</th>
<th>3.20.10</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:BGM_SAMPLE_LEN">DCM0:BGM_SAMPLE_LEN</th>
<th>3.19.9</th>
<th>3.19.8</th>
<th>3.19.7</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:BGM_SDLY">DCM0:BGM_SDLY</th>
<th>3.20.9</th>
<th>3.20.8</th>
<th>3.20.7</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:BGM_VLDLY">DCM0:BGM_VLDLY</th>
<th>3.20.6</th>
<th>3.20.5</th>
<th>3.20.4</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:BGM_VSDLY">DCM0:BGM_VSDLY</th>
<th>3.20.3</th>
<th>3.20.2</th>
<th>3.20.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DCM_VREG_PHASE_MARGIN">DCM0:DCM_VREG_PHASE_MARGIN</th>
<th>2.19.54</th>
<th>2.19.53</th>
<th>2.19.52</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL">DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL</th>
<th>1.19.3</th>
<th>1.19.2</th>
<th>1.19.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_PD_DLY_SEL">DCM0:DLL_PD_DLY_SEL</th>
<th>3.20.71</th>
<th>3.20.70</th>
<th>3.20.69</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:BGM_MODE">DCM0:BGM_MODE</th>
<th>3.19.2</th>
<th>3.19.1</th>
</tr>
</thead>
<tbody>
<tr><td>BG_SNAPSHOT</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>ABS_FREQ_SNAPSHOT</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>ABS_FREQ_REF</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:BGM_VADJ">DCM0:BGM_VADJ</th>
<th>3.19.6</th>
<th>3.19.5</th>
<th>3.19.4</th>
<th>3.19.3</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:CLKDV_COUNT_FALL">DCM0:CLKDV_COUNT_FALL</th>
<th>3.20.36</th>
<th>3.20.35</th>
<th>3.20.34</th>
<th>3.20.33</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:CLKDV_COUNT_FALL_2">DCM0:CLKDV_COUNT_FALL_2</th>
<th>3.20.32</th>
<th>3.20.31</th>
<th>3.20.30</th>
<th>3.20.29</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:CLKDV_COUNT_MAX">DCM0:CLKDV_COUNT_MAX</th>
<th>3.20.28</th>
<th>3.20.27</th>
<th>3.20.26</th>
<th>3.20.25</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DCM_VBG_SEL">DCM0:DCM_VBG_SEL</th>
<th>2.19.49</th>
<th>2.19.48</th>
<th>2.19.47</th>
<th>2.19.46</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_AVE_FREQ_ADJ_INTERVAL">DCM0:DFS_AVE_FREQ_ADJ_INTERVAL</th>
<th>1.19.7</th>
<th>1.19.6</th>
<th>1.19.5</th>
<th>1.19.4</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DUTY_CYCLE_CORRECTION">DCM0:DUTY_CYCLE_CORRECTION</th>
<th>3.20.56</th>
<th>3.20.55</th>
<th>3.20.54</th>
<th>3.20.53</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:CLKDV_MODE">DCM0:CLKDV_MODE</th>
<th>3.20.16</th>
</tr>
</thead>
<tbody>
<tr><td>HALF</td>
<td>0</td>
</tr>
<tr><td>INT</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:CLKDV_PHASE_FALL">DCM0:CLKDV_PHASE_FALL</th>
<th>3.20.22</th>
<th>3.20.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:CLKDV_PHASE_RISE">DCM0:CLKDV_PHASE_RISE</th>
<th>3.20.24</th>
<th>3.20.23</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DCM_VBG_PD">DCM0:DCM_VBG_PD</th>
<th>2.19.51</th>
<th>2.19.50</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_COIN_WINDOW">DCM0:DFS_COIN_WINDOW</th>
<th>1.19.15</th>
<th>1.19.14</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_HARDSYNC">DCM0:DFS_HARDSYNC</th>
<th>0.19.68</th>
<th>0.19.67</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_TEST_MUX_SEL">DCM0:DLL_TEST_MUX_SEL</th>
<th>3.20.50</th>
<th>3.20.49</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:CLKFB_ENABLE">DCM0:CLKFB_ENABLE</th>
<th>0.19.73</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:CLKFB_FEEDBACK">DCM0:CLKFB_FEEDBACK</th>
<th>2.19.5</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:CLKFB_IOB">DCM0:CLKFB_IOB</th>
<th>0.20.46</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:CLKIN_DIVIDE_BY_2">DCM0:CLKIN_DIVIDE_BY_2</th>
<th>0.19.24</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:CLKIN_ENABLE">DCM0:CLKIN_ENABLE</th>
<th>0.19.25</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:CLKIN_IOB">DCM0:CLKIN_IOB</th>
<th>0.20.47</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DCM_CLKDV_CLKFX_ALIGNMENT">DCM0:DCM_CLKDV_CLKFX_ALIGNMENT</th>
<th>0.19.66</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DCM_EXT_FB_EN">DCM0:DCM_EXT_FB_EN</th>
<th>0.20.27</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DCM_UNUSED_TAPS_POWERDOWN">DCM0:DCM_UNUSED_TAPS_POWERDOWN</th>
<th>1.19.55</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DCM_VREG_ENABLE">DCM0:DCM_VREG_ENABLE</th>
<th>2.19.45</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_EARLY_LOCK">DCM0:DFS_EARLY_LOCK</th>
<th>0.19.70</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_ENABLE">DCM0:DFS_ENABLE</th>
<th>0.19.69</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_EXTEND_FLUSH_TIME">DCM0:DFS_EXTEND_FLUSH_TIME</th>
<th>1.19.11</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_EXTEND_HALT_TIME">DCM0:DFS_EXTEND_HALT_TIME</th>
<th>1.19.13</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_EXTEND_RUN_TIME">DCM0:DFS_EXTEND_RUN_TIME</th>
<th>1.19.12</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_FEEDBACK">DCM0:DFS_FEEDBACK</th>
<th>0.20.23</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_NON_STOP">DCM0:DFS_NON_STOP</th>
<th>0.20.25</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_SKIP_FINE">DCM0:DFS_SKIP_FINE</th>
<th>0.20.24</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_TRACKMODE">DCM0:DFS_TRACKMODE</th>
<th>0.19.26</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_CTL_SEL_CLKIN_DIV2">DCM0:DLL_CTL_SEL_CLKIN_DIV2</th>
<th>0.19.65</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_DESKEW_LOCK_BY1">DCM0:DLL_DESKEW_LOCK_BY1</th>
<th>2.19.2</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_PERIOD_LOCK_BY1">DCM0:DLL_PERIOD_LOCK_BY1</th>
<th>2.19.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_PHASE_DETECTOR_AUTO_RESET">DCM0:DLL_PHASE_DETECTOR_AUTO_RESET</th>
<th>0.19.74</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_LOCK_BY1">DCM0:DLL_PHASE_SHIFT_LOCK_BY1</th>
<th>1.19.48</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_ZD2_EN">DCM0:DLL_ZD2_EN</th>
<th>2.19.6</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP40_MASK">DCM0:DRP40_MASK</th>
<th>0.20.18</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP41_MASK">DCM0:DRP41_MASK</th>
<th>0.20.38</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP42_MASK">DCM0:DRP42_MASK</th>
<th>0.20.58</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP43_MASK">DCM0:DRP43_MASK</th>
<th>0.20.78</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP44_MASK">DCM0:DRP44_MASK</th>
<th>1.20.18</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP45_MASK">DCM0:DRP45_MASK</th>
<th>1.20.38</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP46_MASK">DCM0:DRP46_MASK</th>
<th>1.20.58</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP47_MASK">DCM0:DRP47_MASK</th>
<th>1.20.78</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP48_MASK">DCM0:DRP48_MASK</th>
<th>2.20.18</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP49_MASK">DCM0:DRP49_MASK</th>
<th>2.20.38</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP4A_MASK">DCM0:DRP4A_MASK</th>
<th>2.20.58</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP4B_MASK">DCM0:DRP4B_MASK</th>
<th>2.20.78</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP4C_MASK">DCM0:DRP4C_MASK</th>
<th>3.20.18</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP4D_MASK">DCM0:DRP4D_MASK</th>
<th>3.20.38</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP4E_MASK">DCM0:DRP4E_MASK</th>
<th>3.20.58</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP4F_MASK">DCM0:DRP4F_MASK</th>
<th>3.20.78</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP50_MASK">DCM0:DRP50_MASK</th>
<th>0.19.18</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP51_MASK">DCM0:DRP51_MASK</th>
<th>0.19.38</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP52_MASK">DCM0:DRP52_MASK</th>
<th>0.19.58</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP53_MASK">DCM0:DRP53_MASK</th>
<th>0.19.78</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP54_MASK">DCM0:DRP54_MASK</th>
<th>1.19.18</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP55_MASK">DCM0:DRP55_MASK</th>
<th>1.19.38</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP56_MASK">DCM0:DRP56_MASK</th>
<th>1.19.58</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP57_MASK">DCM0:DRP57_MASK</th>
<th>1.19.78</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP58_MASK">DCM0:DRP58_MASK</th>
<th>2.19.18</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP59_MASK">DCM0:DRP59_MASK</th>
<th>2.19.38</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP5A_MASK">DCM0:DRP5A_MASK</th>
<th>2.19.58</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP5B_MASK">DCM0:DRP5B_MASK</th>
<th>2.19.78</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP5C_MASK">DCM0:DRP5C_MASK</th>
<th>3.19.18</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP5D_MASK">DCM0:DRP5D_MASK</th>
<th>3.19.38</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP5E_MASK">DCM0:DRP5E_MASK</th>
<th>3.19.58</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP5F_MASK">DCM0:DRP5F_MASK</th>
<th>3.19.78</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.CLK0">DCM0:ENABLE.CLK0</th>
<th>3.20.41</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.CLK180">DCM0:ENABLE.CLK180</th>
<th>3.20.43</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.CLK270">DCM0:ENABLE.CLK270</th>
<th>3.20.44</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.CLK2X">DCM0:ENABLE.CLK2X</th>
<th>3.20.45</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.CLK2X180">DCM0:ENABLE.CLK2X180</th>
<th>3.20.46</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.CLK90">DCM0:ENABLE.CLK90</th>
<th>3.20.42</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.CLKDV">DCM0:ENABLE.CLKDV</th>
<th>3.20.47</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.CLKFX">DCM0:ENABLE.CLKFX</th>
<th>0.19.30</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.CLKFX180">DCM0:ENABLE.CLKFX180</th>
<th>0.19.29</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.CONCUR">DCM0:ENABLE.CONCUR</th>
<th>0.19.31</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB0">DCM0:ENABLE.GIOB0</th>
<th>0.21.30</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB1">DCM0:ENABLE.GIOB1</th>
<th>0.21.31</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB10">DCM0:ENABLE.GIOB10</th>
<th>0.21.40</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB11">DCM0:ENABLE.GIOB11</th>
<th>0.21.41</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB12">DCM0:ENABLE.GIOB12</th>
<th>0.21.42</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB13">DCM0:ENABLE.GIOB13</th>
<th>0.21.43</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB14">DCM0:ENABLE.GIOB14</th>
<th>0.21.44</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB15">DCM0:ENABLE.GIOB15</th>
<th>0.21.45</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB2">DCM0:ENABLE.GIOB2</th>
<th>0.21.32</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB3">DCM0:ENABLE.GIOB3</th>
<th>0.21.33</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB4">DCM0:ENABLE.GIOB4</th>
<th>0.21.34</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB5">DCM0:ENABLE.GIOB5</th>
<th>0.21.35</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB6">DCM0:ENABLE.GIOB6</th>
<th>0.21.36</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB7">DCM0:ENABLE.GIOB7</th>
<th>0.21.37</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB8">DCM0:ENABLE.GIOB8</th>
<th>0.21.38</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.GIOB9">DCM0:ENABLE.GIOB9</th>
<th>0.21.39</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.HCLK0">DCM0:ENABLE.HCLK0</th>
<th>0.21.22</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.HCLK1">DCM0:ENABLE.HCLK1</th>
<th>0.21.23</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.HCLK2">DCM0:ENABLE.HCLK2</th>
<th>0.21.24</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.HCLK3">DCM0:ENABLE.HCLK3</th>
<th>0.21.25</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.HCLK4">DCM0:ENABLE.HCLK4</th>
<th>0.21.26</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.HCLK5">DCM0:ENABLE.HCLK5</th>
<th>0.21.27</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.HCLK6">DCM0:ENABLE.HCLK6</th>
<th>0.21.28</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.HCLK7">DCM0:ENABLE.HCLK7</th>
<th>0.21.29</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.MGT0">DCM0:ENABLE.MGT0</th>
<th>0.21.46</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.MGT1">DCM0:ENABLE.MGT1</th>
<th>0.21.47</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.MGT2">DCM0:ENABLE.MGT2</th>
<th>0.21.48</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:ENABLE.MGT3">DCM0:ENABLE.MGT3</th>
<th>0.21.49</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:PHASE_SHIFT_NEGATIVE">DCM0:PHASE_SHIFT_NEGATIVE</th>
<th>1.19.31</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:PMCD_SYNC">DCM0:PMCD_SYNC</th>
<th>3.20.68</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:PS_CENTERED">DCM0:PS_CENTERED</th>
<th>1.19.42</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:PS_DIRECT">DCM0:PS_DIRECT</th>
<th>1.19.41</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:PS_ENABLE">DCM0:PS_ENABLE</th>
<th>1.19.44</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:STARTUP_WAIT">DCM0:STARTUP_WAIT</th>
<th>0.19.75</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:UNK_ALWAYS_SET">DCM0:UNK_ALWAYS_SET</th>
<th>1.19.50</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:CLKFX_DIVIDE">DCM0:CLKFX_DIVIDE</th>
<th>0.19.45</th>
<th>0.19.44</th>
<th>0.19.43</th>
<th>0.19.42</th>
<th>0.19.41</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:CLKFX_MULTIPLY">DCM0:CLKFX_MULTIPLY</th>
<th>0.19.5</th>
<th>0.19.4</th>
<th>0.19.3</th>
<th>0.19.2</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH">DCM0:DCM_PULSE_WIDTH_CORRECTION_HIGH</th>
<th>1.20.10</th>
<th>1.20.9</th>
<th>1.20.8</th>
<th>1.20.7</th>
<th>1.20.6</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW">DCM0:DCM_PULSE_WIDTH_CORRECTION_LOW</th>
<th>1.20.5</th>
<th>1.20.4</th>
<th>1.20.3</th>
<th>1.20.2</th>
<th>1.20.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DESKEW_ADJUST">DCM0:DESKEW_ADJUST</th>
<th>0.20.45</th>
<th>0.20.44</th>
<th>0.20.43</th>
<th>0.20.42</th>
<th>0.20.41</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:CLK_FEEDBACK">DCM0:CLK_FEEDBACK</th>
<th>0.20.22</th>
<th>0.20.21</th>
</tr>
</thead>
<tbody>
<tr><td>1X</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2X</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:DCM_LOCK_HIGH">DCM0:DCM_LOCK_HIGH</th>
<th>2.19.10</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_EN_RELRST">DCM0:DFS_EN_RELRST</th>
<th>0.19.23</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.CTLGO">DCM0:INV.CTLGO</th>
<th>0.18.60</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.CTLOSC1">DCM0:INV.CTLOSC1</th>
<th>0.18.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.CTLOSC2">DCM0:INV.CTLOSC2</th>
<th>0.18.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.CTLSEL0">DCM0:INV.CTLSEL0</th>
<th>0.18.19</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.CTLSEL1">DCM0:INV.CTLSEL1</th>
<th>0.18.58</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.CTLSEL2">DCM0:INV.CTLSEL2</th>
<th>0.18.18</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DADDR0">DCM0:INV.DADDR0</th>
<th>3.18.19</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DADDR1">DCM0:INV.DADDR1</th>
<th>3.18.58</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DADDR2">DCM0:INV.DADDR2</th>
<th>3.18.18</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DADDR3">DCM0:INV.DADDR3</th>
<th>3.18.57</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DADDR4">DCM0:INV.DADDR4</th>
<th>3.18.22</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DADDR5">DCM0:INV.DADDR5</th>
<th>3.18.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DADDR6">DCM0:INV.DADDR6</th>
<th>3.18.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI0">DCM0:INV.DI0</th>
<th>2.18.19</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI1">DCM0:INV.DI1</th>
<th>2.18.58</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI10">DCM0:INV.DI10</th>
<th>1.18.18</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI11">DCM0:INV.DI11</th>
<th>1.18.57</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI12">DCM0:INV.DI12</th>
<th>1.18.22</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI13">DCM0:INV.DI13</th>
<th>1.18.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI14">DCM0:INV.DI14</th>
<th>1.18.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI15">DCM0:INV.DI15</th>
<th>1.18.60</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI2">DCM0:INV.DI2</th>
<th>2.18.18</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI3">DCM0:INV.DI3</th>
<th>2.18.57</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI4">DCM0:INV.DI4</th>
<th>2.18.22</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI5">DCM0:INV.DI5</th>
<th>2.18.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI6">DCM0:INV.DI6</th>
<th>2.18.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI7">DCM0:INV.DI7</th>
<th>2.18.60</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI8">DCM0:INV.DI8</th>
<th>1.18.19</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.DI9">DCM0:INV.DI9</th>
<th>1.18.58</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.PSEN">DCM0:INV.PSEN</th>
<th>0.18.22</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:INV.PSINCDEC">DCM0:INV.PSINCDEC</th>
<th>0.18.57</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:DCM_PERFORMANCE_MODE">DCM0:DCM_PERFORMANCE_MODE</th>
<th>2.19.41</th>
</tr>
</thead>
<tbody>
<tr><td>MAX_RANGE</td>
<td>0</td>
</tr>
<tr><td>MAX_SPEED</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:DCM_VREF_SOURCE">DCM0:DCM_VREF_SOURCE</th>
<th>2.19.44</th>
<th>2.19.43</th>
<th>2.19.42</th>
</tr>
</thead>
<tbody>
<tr><td>VDD_VBG</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>BGM_SNAP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>BGM_ABS_SNAP</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>BGM_ABS_REF</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_AVE_FREQ_GAIN">DCM0:DFS_AVE_FREQ_GAIN</th>
<th>1.19.10</th>
<th>1.19.9</th>
<th>1.19.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.25</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.125</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>4.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>8.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_COARSE_SEL">DCM0:DFS_COARSE_SEL</th>
<th>0.19.71</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_FINE_SEL">DCM0:DFS_FINE_SEL</th>
<th>0.19.72</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_TP_SEL">DCM0:DFS_TP_SEL</th>
<th>0.19.62</th>
</tr>
</thead>
<tbody>
<tr><td>LEVEL</td>
<td>0</td>
</tr>
<tr><td>LEGACY</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_FREQUENCY_MODE">DCM0:DFS_FREQUENCY_MODE</th>
<th>0.20.26</th>
</tr>
</thead>
<tbody>
<tr><td>LOW</td>
<td>0</td>
</tr>
<tr><td>HIGH</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_OSCILLATOR_MODE">DCM0:DFS_OSCILLATOR_MODE</th>
<th>0.19.64</th>
<th>0.19.63</th>
</tr>
</thead>
<tbody>
<tr><td>PHASE_FREQ_LOCK</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>FREQ_LOCK</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>AVE_FREQ_LOCK</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:DFS_SPARE">DCM0:DFS_SPARE</th>
<th>0.20.16</th>
<th>0.20.15</th>
<th>0.20.14</th>
<th>0.20.13</th>
<th>0.20.12</th>
<th>0.20.11</th>
<th>0.20.10</th>
<th>0.20.9</th>
<th>0.20.8</th>
<th>0.20.7</th>
<th>0.20.6</th>
<th>0.20.5</th>
<th>0.20.4</th>
<th>0.20.3</th>
<th>0.20.2</th>
<th>0.20.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_SPARE">DCM0:DLL_SPARE</th>
<th>2.20.16</th>
<th>2.20.15</th>
<th>2.20.14</th>
<th>2.20.13</th>
<th>2.20.12</th>
<th>2.20.11</th>
<th>2.20.10</th>
<th>2.20.9</th>
<th>2.20.8</th>
<th>2.20.7</th>
<th>2.20.6</th>
<th>2.20.5</th>
<th>2.20.4</th>
<th>2.20.3</th>
<th>2.20.2</th>
<th>2.20.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP40">DCM0:DRP40</th>
<th>0.20.16</th>
<th>0.20.15</th>
<th>0.20.14</th>
<th>0.20.13</th>
<th>0.20.12</th>
<th>0.20.11</th>
<th>0.20.10</th>
<th>0.20.9</th>
<th>0.20.8</th>
<th>0.20.7</th>
<th>0.20.6</th>
<th>0.20.5</th>
<th>0.20.4</th>
<th>0.20.3</th>
<th>0.20.2</th>
<th>0.20.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP41">DCM0:DRP41</th>
<th>0.20.36</th>
<th>0.20.35</th>
<th>0.20.34</th>
<th>0.20.33</th>
<th>0.20.32</th>
<th>0.20.31</th>
<th>0.20.30</th>
<th>0.20.29</th>
<th>0.20.28</th>
<th>0.20.27</th>
<th>0.20.26</th>
<th>0.20.25</th>
<th>0.20.24</th>
<th>0.20.23</th>
<th>0.20.22</th>
<th>0.20.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP42">DCM0:DRP42</th>
<th>0.20.56</th>
<th>0.20.55</th>
<th>0.20.54</th>
<th>0.20.53</th>
<th>0.20.52</th>
<th>0.20.51</th>
<th>0.20.50</th>
<th>0.20.49</th>
<th>0.20.48</th>
<th>0.20.47</th>
<th>0.20.46</th>
<th>0.20.45</th>
<th>0.20.44</th>
<th>0.20.43</th>
<th>0.20.42</th>
<th>0.20.41</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP43">DCM0:DRP43</th>
<th>0.20.76</th>
<th>0.20.75</th>
<th>0.20.74</th>
<th>0.20.73</th>
<th>0.20.72</th>
<th>0.20.71</th>
<th>0.20.70</th>
<th>0.20.69</th>
<th>0.20.68</th>
<th>0.20.67</th>
<th>0.20.66</th>
<th>0.20.65</th>
<th>0.20.64</th>
<th>0.20.63</th>
<th>0.20.62</th>
<th>0.20.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP44">DCM0:DRP44</th>
<th>1.20.16</th>
<th>1.20.15</th>
<th>1.20.14</th>
<th>1.20.13</th>
<th>1.20.12</th>
<th>1.20.11</th>
<th>1.20.10</th>
<th>1.20.9</th>
<th>1.20.8</th>
<th>1.20.7</th>
<th>1.20.6</th>
<th>1.20.5</th>
<th>1.20.4</th>
<th>1.20.3</th>
<th>1.20.2</th>
<th>1.20.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP45">DCM0:DRP45</th>
<th>1.20.36</th>
<th>1.20.35</th>
<th>1.20.34</th>
<th>1.20.33</th>
<th>1.20.32</th>
<th>1.20.31</th>
<th>1.20.30</th>
<th>1.20.29</th>
<th>1.20.28</th>
<th>1.20.27</th>
<th>1.20.26</th>
<th>1.20.25</th>
<th>1.20.24</th>
<th>1.20.23</th>
<th>1.20.22</th>
<th>1.20.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP46">DCM0:DRP46</th>
<th>1.20.56</th>
<th>1.20.55</th>
<th>1.20.54</th>
<th>1.20.53</th>
<th>1.20.52</th>
<th>1.20.51</th>
<th>1.20.50</th>
<th>1.20.49</th>
<th>1.20.48</th>
<th>1.20.47</th>
<th>1.20.46</th>
<th>1.20.45</th>
<th>1.20.44</th>
<th>1.20.43</th>
<th>1.20.42</th>
<th>1.20.41</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP47">DCM0:DRP47</th>
<th>1.20.76</th>
<th>1.20.75</th>
<th>1.20.74</th>
<th>1.20.73</th>
<th>1.20.72</th>
<th>1.20.71</th>
<th>1.20.70</th>
<th>1.20.69</th>
<th>1.20.68</th>
<th>1.20.67</th>
<th>1.20.66</th>
<th>1.20.65</th>
<th>1.20.64</th>
<th>1.20.63</th>
<th>1.20.62</th>
<th>1.20.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP48">DCM0:DRP48</th>
<th>2.20.16</th>
<th>2.20.15</th>
<th>2.20.14</th>
<th>2.20.13</th>
<th>2.20.12</th>
<th>2.20.11</th>
<th>2.20.10</th>
<th>2.20.9</th>
<th>2.20.8</th>
<th>2.20.7</th>
<th>2.20.6</th>
<th>2.20.5</th>
<th>2.20.4</th>
<th>2.20.3</th>
<th>2.20.2</th>
<th>2.20.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP49">DCM0:DRP49</th>
<th>2.20.36</th>
<th>2.20.35</th>
<th>2.20.34</th>
<th>2.20.33</th>
<th>2.20.32</th>
<th>2.20.31</th>
<th>2.20.30</th>
<th>2.20.29</th>
<th>2.20.28</th>
<th>2.20.27</th>
<th>2.20.26</th>
<th>2.20.25</th>
<th>2.20.24</th>
<th>2.20.23</th>
<th>2.20.22</th>
<th>2.20.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP4A">DCM0:DRP4A</th>
<th>2.20.56</th>
<th>2.20.55</th>
<th>2.20.54</th>
<th>2.20.53</th>
<th>2.20.52</th>
<th>2.20.51</th>
<th>2.20.50</th>
<th>2.20.49</th>
<th>2.20.48</th>
<th>2.20.47</th>
<th>2.20.46</th>
<th>2.20.45</th>
<th>2.20.44</th>
<th>2.20.43</th>
<th>2.20.42</th>
<th>2.20.41</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP4B">DCM0:DRP4B</th>
<th>2.20.76</th>
<th>2.20.75</th>
<th>2.20.74</th>
<th>2.20.73</th>
<th>2.20.72</th>
<th>2.20.71</th>
<th>2.20.70</th>
<th>2.20.69</th>
<th>2.20.68</th>
<th>2.20.67</th>
<th>2.20.66</th>
<th>2.20.65</th>
<th>2.20.64</th>
<th>2.20.63</th>
<th>2.20.62</th>
<th>2.20.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP4C">DCM0:DRP4C</th>
<th>3.20.16</th>
<th>3.20.15</th>
<th>3.20.14</th>
<th>3.20.13</th>
<th>3.20.12</th>
<th>3.20.11</th>
<th>3.20.10</th>
<th>3.20.9</th>
<th>3.20.8</th>
<th>3.20.7</th>
<th>3.20.6</th>
<th>3.20.5</th>
<th>3.20.4</th>
<th>3.20.3</th>
<th>3.20.2</th>
<th>3.20.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP4D">DCM0:DRP4D</th>
<th>3.20.36</th>
<th>3.20.35</th>
<th>3.20.34</th>
<th>3.20.33</th>
<th>3.20.32</th>
<th>3.20.31</th>
<th>3.20.30</th>
<th>3.20.29</th>
<th>3.20.28</th>
<th>3.20.27</th>
<th>3.20.26</th>
<th>3.20.25</th>
<th>3.20.24</th>
<th>3.20.23</th>
<th>3.20.22</th>
<th>3.20.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP4E">DCM0:DRP4E</th>
<th>3.20.56</th>
<th>3.20.55</th>
<th>3.20.54</th>
<th>3.20.53</th>
<th>3.20.52</th>
<th>3.20.51</th>
<th>3.20.50</th>
<th>3.20.49</th>
<th>3.20.48</th>
<th>3.20.47</th>
<th>3.20.46</th>
<th>3.20.45</th>
<th>3.20.44</th>
<th>3.20.43</th>
<th>3.20.42</th>
<th>3.20.41</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP4F">DCM0:DRP4F</th>
<th>3.20.76</th>
<th>3.20.75</th>
<th>3.20.74</th>
<th>3.20.73</th>
<th>3.20.72</th>
<th>3.20.71</th>
<th>3.20.70</th>
<th>3.20.69</th>
<th>3.20.68</th>
<th>3.20.67</th>
<th>3.20.66</th>
<th>3.20.65</th>
<th>3.20.64</th>
<th>3.20.63</th>
<th>3.20.62</th>
<th>3.20.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP50">DCM0:DRP50</th>
<th>0.19.16</th>
<th>0.19.15</th>
<th>0.19.14</th>
<th>0.19.13</th>
<th>0.19.12</th>
<th>0.19.11</th>
<th>0.19.10</th>
<th>0.19.9</th>
<th>0.19.8</th>
<th>0.19.7</th>
<th>0.19.6</th>
<th>0.19.5</th>
<th>0.19.4</th>
<th>0.19.3</th>
<th>0.19.2</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP51">DCM0:DRP51</th>
<th>0.19.36</th>
<th>0.19.35</th>
<th>0.19.34</th>
<th>0.19.33</th>
<th>0.19.32</th>
<th>0.19.31</th>
<th>0.19.30</th>
<th>0.19.29</th>
<th>0.19.28</th>
<th>0.19.27</th>
<th>0.19.26</th>
<th>0.19.25</th>
<th>0.19.24</th>
<th>0.19.23</th>
<th>0.19.22</th>
<th>0.19.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP52">DCM0:DRP52</th>
<th>0.19.56</th>
<th>0.19.55</th>
<th>0.19.54</th>
<th>0.19.53</th>
<th>0.19.52</th>
<th>0.19.51</th>
<th>0.19.50</th>
<th>0.19.49</th>
<th>0.19.48</th>
<th>0.19.47</th>
<th>0.19.46</th>
<th>0.19.45</th>
<th>0.19.44</th>
<th>0.19.43</th>
<th>0.19.42</th>
<th>0.19.41</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP53">DCM0:DRP53</th>
<th>0.19.76</th>
<th>0.19.75</th>
<th>0.19.74</th>
<th>0.19.73</th>
<th>0.19.72</th>
<th>0.19.71</th>
<th>0.19.70</th>
<th>0.19.69</th>
<th>0.19.68</th>
<th>0.19.67</th>
<th>0.19.66</th>
<th>0.19.65</th>
<th>0.19.64</th>
<th>0.19.63</th>
<th>0.19.62</th>
<th>0.19.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP54">DCM0:DRP54</th>
<th>1.19.16</th>
<th>1.19.15</th>
<th>1.19.14</th>
<th>1.19.13</th>
<th>1.19.12</th>
<th>1.19.11</th>
<th>1.19.10</th>
<th>1.19.9</th>
<th>1.19.8</th>
<th>1.19.7</th>
<th>1.19.6</th>
<th>1.19.5</th>
<th>1.19.4</th>
<th>1.19.3</th>
<th>1.19.2</th>
<th>1.19.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP55">DCM0:DRP55</th>
<th>1.19.36</th>
<th>1.19.35</th>
<th>1.19.34</th>
<th>1.19.33</th>
<th>1.19.32</th>
<th>1.19.31</th>
<th>1.19.30</th>
<th>1.19.29</th>
<th>1.19.28</th>
<th>1.19.27</th>
<th>1.19.26</th>
<th>1.19.25</th>
<th>1.19.24</th>
<th>1.19.23</th>
<th>1.19.22</th>
<th>1.19.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP56">DCM0:DRP56</th>
<th>1.19.56</th>
<th>1.19.55</th>
<th>1.19.54</th>
<th>1.19.53</th>
<th>1.19.52</th>
<th>1.19.51</th>
<th>1.19.50</th>
<th>1.19.49</th>
<th>1.19.48</th>
<th>1.19.47</th>
<th>1.19.46</th>
<th>1.19.45</th>
<th>1.19.44</th>
<th>1.19.43</th>
<th>1.19.42</th>
<th>1.19.41</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP57">DCM0:DRP57</th>
<th>1.19.76</th>
<th>1.19.75</th>
<th>1.19.74</th>
<th>1.19.73</th>
<th>1.19.72</th>
<th>1.19.71</th>
<th>1.19.70</th>
<th>1.19.69</th>
<th>1.19.68</th>
<th>1.19.67</th>
<th>1.19.66</th>
<th>1.19.65</th>
<th>1.19.64</th>
<th>1.19.63</th>
<th>1.19.62</th>
<th>1.19.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP58">DCM0:DRP58</th>
<th>2.19.16</th>
<th>2.19.15</th>
<th>2.19.14</th>
<th>2.19.13</th>
<th>2.19.12</th>
<th>2.19.11</th>
<th>2.19.10</th>
<th>2.19.9</th>
<th>2.19.8</th>
<th>2.19.7</th>
<th>2.19.6</th>
<th>2.19.5</th>
<th>2.19.4</th>
<th>2.19.3</th>
<th>2.19.2</th>
<th>2.19.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP59">DCM0:DRP59</th>
<th>2.19.36</th>
<th>2.19.35</th>
<th>2.19.34</th>
<th>2.19.33</th>
<th>2.19.32</th>
<th>2.19.31</th>
<th>2.19.30</th>
<th>2.19.29</th>
<th>2.19.28</th>
<th>2.19.27</th>
<th>2.19.26</th>
<th>2.19.25</th>
<th>2.19.24</th>
<th>2.19.23</th>
<th>2.19.22</th>
<th>2.19.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP5A">DCM0:DRP5A</th>
<th>2.19.56</th>
<th>2.19.55</th>
<th>2.19.54</th>
<th>2.19.53</th>
<th>2.19.52</th>
<th>2.19.51</th>
<th>2.19.50</th>
<th>2.19.49</th>
<th>2.19.48</th>
<th>2.19.47</th>
<th>2.19.46</th>
<th>2.19.45</th>
<th>2.19.44</th>
<th>2.19.43</th>
<th>2.19.42</th>
<th>2.19.41</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP5B">DCM0:DRP5B</th>
<th>2.19.76</th>
<th>2.19.75</th>
<th>2.19.74</th>
<th>2.19.73</th>
<th>2.19.72</th>
<th>2.19.71</th>
<th>2.19.70</th>
<th>2.19.69</th>
<th>2.19.68</th>
<th>2.19.67</th>
<th>2.19.66</th>
<th>2.19.65</th>
<th>2.19.64</th>
<th>2.19.63</th>
<th>2.19.62</th>
<th>2.19.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP5C">DCM0:DRP5C</th>
<th>3.19.16</th>
<th>3.19.15</th>
<th>3.19.14</th>
<th>3.19.13</th>
<th>3.19.12</th>
<th>3.19.11</th>
<th>3.19.10</th>
<th>3.19.9</th>
<th>3.19.8</th>
<th>3.19.7</th>
<th>3.19.6</th>
<th>3.19.5</th>
<th>3.19.4</th>
<th>3.19.3</th>
<th>3.19.2</th>
<th>3.19.1</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP5D">DCM0:DRP5D</th>
<th>3.19.36</th>
<th>3.19.35</th>
<th>3.19.34</th>
<th>3.19.33</th>
<th>3.19.32</th>
<th>3.19.31</th>
<th>3.19.30</th>
<th>3.19.29</th>
<th>3.19.28</th>
<th>3.19.27</th>
<th>3.19.26</th>
<th>3.19.25</th>
<th>3.19.24</th>
<th>3.19.23</th>
<th>3.19.22</th>
<th>3.19.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP5E">DCM0:DRP5E</th>
<th>3.19.56</th>
<th>3.19.55</th>
<th>3.19.54</th>
<th>3.19.53</th>
<th>3.19.52</th>
<th>3.19.51</th>
<th>3.19.50</th>
<th>3.19.49</th>
<th>3.19.48</th>
<th>3.19.47</th>
<th>3.19.46</th>
<th>3.19.45</th>
<th>3.19.44</th>
<th>3.19.43</th>
<th>3.19.42</th>
<th>3.19.41</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DRP5F">DCM0:DRP5F</th>
<th>3.19.76</th>
<th>3.19.75</th>
<th>3.19.74</th>
<th>3.19.73</th>
<th>3.19.72</th>
<th>3.19.71</th>
<th>3.19.70</th>
<th>3.19.69</th>
<th>3.19.68</th>
<th>3.19.67</th>
<th>3.19.66</th>
<th>3.19.65</th>
<th>3.19.64</th>
<th>3.19.63</th>
<th>3.19.62</th>
<th>3.19.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:FACTORY_JF">DCM0:FACTORY_JF</th>
<th>2.19.36</th>
<th>2.19.35</th>
<th>2.19.34</th>
<th>2.19.33</th>
<th>2.19.32</th>
<th>2.19.31</th>
<th>2.19.30</th>
<th>2.19.29</th>
<th>2.19.28</th>
<th>2.19.27</th>
<th>2.19.26</th>
<th>2.19.25</th>
<th>2.19.24</th>
<th>2.19.23</th>
<th>2.19.22</th>
<th>2.19.21</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_CONTROL_CLOCK_SPEED">DCM0:DLL_CONTROL_CLOCK_SPEED</th>
<th>0.19.76</th>
</tr>
</thead>
<tbody>
<tr><td>HALF</td>
<td>0</td>
</tr>
<tr><td>QUARTER</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_DEAD_TIME">DCM0:DLL_DEAD_TIME</th>
<th>3.19.36</th>
<th>3.19.35</th>
<th>3.19.34</th>
<th>3.19.33</th>
<th>3.19.32</th>
<th>3.19.31</th>
<th>3.19.30</th>
<th>3.19.29</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_DESKEW_MAXTAP">DCM0:DLL_DESKEW_MAXTAP</th>
<th>2.19.76</th>
<th>2.19.75</th>
<th>2.19.74</th>
<th>2.19.73</th>
<th>2.19.72</th>
<th>2.19.71</th>
<th>2.19.70</th>
<th>2.19.69</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_DESKEW_MINTAP">DCM0:DLL_DESKEW_MINTAP</th>
<th>2.19.68</th>
<th>2.19.67</th>
<th>2.19.66</th>
<th>2.19.65</th>
<th>2.19.64</th>
<th>2.19.63</th>
<th>2.19.62</th>
<th>2.19.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_LIVE_TIME">DCM0:DLL_LIVE_TIME</th>
<th>3.19.28</th>
<th>3.19.27</th>
<th>3.19.26</th>
<th>3.19.25</th>
<th>3.19.24</th>
<th>3.19.23</th>
<th>3.19.22</th>
<th>3.19.21</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_HFC">DCM0:DLL_PHASE_SHIFT_HFC</th>
<th>1.19.76</th>
<th>1.19.75</th>
<th>1.19.74</th>
<th>1.19.73</th>
<th>1.19.72</th>
<th>1.19.71</th>
<th>1.19.70</th>
<th>1.19.69</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_LFC">DCM0:DLL_PHASE_SHIFT_LFC</th>
<th>1.19.68</th>
<th>1.19.67</th>
<th>1.19.66</th>
<th>1.19.65</th>
<th>1.19.64</th>
<th>1.19.63</th>
<th>1.19.62</th>
<th>1.19.61</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_SETTLE_TIME">DCM0:DLL_SETTLE_TIME</th>
<th>3.19.48</th>
<th>3.19.47</th>
<th>3.19.46</th>
<th>3.19.45</th>
<th>3.19.44</th>
<th>3.19.43</th>
<th>3.19.42</th>
<th>3.19.41</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_FREQUENCY_MODE">DCM0:DLL_FREQUENCY_MODE</th>
<th>2.19.8</th>
<th>2.19.7</th>
</tr>
</thead>
<tbody>
<tr><td>LOW</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HIGH_SER</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HIGH</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_PHASE_DETECTOR_MODE">DCM0:DLL_PHASE_DETECTOR_MODE</th>
<th>2.19.9</th>
</tr>
</thead>
<tbody>
<tr><td>LEVEL</td>
<td>0</td>
</tr>
<tr><td>ENHANCED</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:DLL_PHASE_SHIFT_CALIBRATION">DCM0:DLL_PHASE_SHIFT_CALIBRATION</th>
<th>1.19.45</th>
<th>1.19.46</th>
</tr>
</thead>
<tbody>
<tr><td>AUTO_DPS</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MASK</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CONFIG</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>AUTO_ZD2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT0">DCM0:MUX.BUSOUT0</th>
<th>0.21.60</th>
<th>0.21.59</th>
<th>0.21.58</th>
<th>0.21.55</th>
<th>0.21.56</th>
<th>0.21.54</th>
<th>0.21.57</th>
<th>3.21.24</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT1">DCM0:MUX.BUSOUT1</th>
<th>0.21.67</th>
<th>0.21.66</th>
<th>0.21.65</th>
<th>0.21.62</th>
<th>0.21.63</th>
<th>0.21.61</th>
<th>0.21.64</th>
<th>3.21.25</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT10">DCM0:MUX.BUSOUT10</th>
<th>1.21.52</th>
<th>1.21.51</th>
<th>1.21.50</th>
<th>1.21.47</th>
<th>1.21.48</th>
<th>1.21.46</th>
<th>1.21.49</th>
<th>3.21.34</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT11">DCM0:MUX.BUSOUT11</th>
<th>1.21.59</th>
<th>1.21.58</th>
<th>1.21.57</th>
<th>1.21.54</th>
<th>1.21.55</th>
<th>1.21.53</th>
<th>1.21.56</th>
<th>3.21.35</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT12">DCM0:MUX.BUSOUT12</th>
<th>1.21.66</th>
<th>1.21.65</th>
<th>1.21.64</th>
<th>1.21.61</th>
<th>1.21.62</th>
<th>1.21.60</th>
<th>1.21.63</th>
<th>3.21.36</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT13">DCM0:MUX.BUSOUT13</th>
<th>2.21.1</th>
<th>2.21.0</th>
<th>1.21.71</th>
<th>1.21.68</th>
<th>1.21.69</th>
<th>1.21.67</th>
<th>1.21.70</th>
<th>3.21.37</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT14">DCM0:MUX.BUSOUT14</th>
<th>2.21.8</th>
<th>2.21.7</th>
<th>2.21.6</th>
<th>2.21.3</th>
<th>2.21.4</th>
<th>2.21.2</th>
<th>2.21.5</th>
<th>3.21.38</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT15">DCM0:MUX.BUSOUT15</th>
<th>2.21.15</th>
<th>2.21.14</th>
<th>2.21.13</th>
<th>2.21.10</th>
<th>2.21.11</th>
<th>2.21.9</th>
<th>2.21.12</th>
<th>3.21.39</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT16">DCM0:MUX.BUSOUT16</th>
<th>2.21.22</th>
<th>2.21.21</th>
<th>2.21.20</th>
<th>2.21.17</th>
<th>2.21.18</th>
<th>2.21.16</th>
<th>2.21.19</th>
<th>3.21.40</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT17">DCM0:MUX.BUSOUT17</th>
<th>2.21.29</th>
<th>2.21.28</th>
<th>2.21.27</th>
<th>2.21.24</th>
<th>2.21.25</th>
<th>2.21.23</th>
<th>2.21.26</th>
<th>3.21.41</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT18">DCM0:MUX.BUSOUT18</th>
<th>2.21.36</th>
<th>2.21.35</th>
<th>2.21.34</th>
<th>2.21.31</th>
<th>2.21.32</th>
<th>2.21.30</th>
<th>2.21.33</th>
<th>3.21.42</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT19">DCM0:MUX.BUSOUT19</th>
<th>2.21.43</th>
<th>2.21.42</th>
<th>2.21.41</th>
<th>2.21.38</th>
<th>2.21.39</th>
<th>2.21.37</th>
<th>2.21.40</th>
<th>3.21.43</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT2">DCM0:MUX.BUSOUT2</th>
<th>0.21.74</th>
<th>0.21.73</th>
<th>0.21.72</th>
<th>0.21.69</th>
<th>0.21.70</th>
<th>0.21.68</th>
<th>0.21.71</th>
<th>3.21.26</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT20">DCM0:MUX.BUSOUT20</th>
<th>3.21.2</th>
<th>3.21.1</th>
<th>3.21.0</th>
<th>2.21.45</th>
<th>2.21.46</th>
<th>2.21.44</th>
<th>2.21.47</th>
<th>3.21.44</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT21">DCM0:MUX.BUSOUT21</th>
<th>3.21.9</th>
<th>3.21.8</th>
<th>3.21.7</th>
<th>3.21.4</th>
<th>3.21.5</th>
<th>3.21.3</th>
<th>3.21.6</th>
<th>3.21.45</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT22">DCM0:MUX.BUSOUT22</th>
<th>3.21.16</th>
<th>3.21.15</th>
<th>3.21.14</th>
<th>3.21.11</th>
<th>3.21.12</th>
<th>3.21.10</th>
<th>3.21.13</th>
<th>3.21.46</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT23">DCM0:MUX.BUSOUT23</th>
<th>3.21.23</th>
<th>3.21.22</th>
<th>3.21.21</th>
<th>3.21.18</th>
<th>3.21.19</th>
<th>3.21.17</th>
<th>3.21.20</th>
<th>3.21.47</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT3">DCM0:MUX.BUSOUT3</th>
<th>1.21.3</th>
<th>1.21.2</th>
<th>1.21.1</th>
<th>0.21.76</th>
<th>0.21.77</th>
<th>0.21.75</th>
<th>1.21.0</th>
<th>3.21.27</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT4">DCM0:MUX.BUSOUT4</th>
<th>1.21.10</th>
<th>1.21.9</th>
<th>1.21.8</th>
<th>1.21.5</th>
<th>1.21.6</th>
<th>1.21.4</th>
<th>1.21.7</th>
<th>3.21.28</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT5">DCM0:MUX.BUSOUT5</th>
<th>1.21.17</th>
<th>1.21.16</th>
<th>1.21.15</th>
<th>1.21.12</th>
<th>1.21.13</th>
<th>1.21.11</th>
<th>1.21.14</th>
<th>3.21.29</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT6">DCM0:MUX.BUSOUT6</th>
<th>1.21.24</th>
<th>1.21.23</th>
<th>1.21.22</th>
<th>1.21.19</th>
<th>1.21.20</th>
<th>1.21.18</th>
<th>1.21.21</th>
<th>3.21.30</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT7">DCM0:MUX.BUSOUT7</th>
<th>1.21.31</th>
<th>1.21.30</th>
<th>1.21.29</th>
<th>1.21.26</th>
<th>1.21.27</th>
<th>1.21.25</th>
<th>1.21.28</th>
<th>3.21.31</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT8">DCM0:MUX.BUSOUT8</th>
<th>1.21.38</th>
<th>1.21.37</th>
<th>1.21.36</th>
<th>1.21.33</th>
<th>1.21.34</th>
<th>1.21.32</th>
<th>1.21.35</th>
<th>3.21.32</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.BUSOUT9">DCM0:MUX.BUSOUT9</th>
<th>1.21.45</th>
<th>1.21.44</th>
<th>1.21.43</th>
<th>1.21.40</th>
<th>1.21.41</th>
<th>1.21.39</th>
<th>1.21.42</th>
<th>3.21.33</th>
</tr>
</thead>
<tbody>
<tr><td>PASS</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>CLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>CONCUR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CLKFX180</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CLKFX</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CLK90</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>CLK180</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CLK_IN0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LOCKED</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CLKDV</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>CLK270</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CLK2X</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CLK2X180</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.CLKFB">DCM0:MUX.CLKFB</th>
<th>0.21.14</th>
<th>0.21.21</th>
<th>0.21.16</th>
<th>0.21.15</th>
<th>0.21.13</th>
<th>0.21.12</th>
<th>0.21.11</th>
<th>0.21.20</th>
<th>0.21.19</th>
<th>0.21.18</th>
<th>0.21.17</th>
</tr>
<tr><th id="tile-virtex4-DCM-DCM0:MUX.CLKIN">DCM0:MUX.CLKIN</th>
<th>0.21.3</th>
<th>0.21.10</th>
<th>0.21.5</th>
<th>0.21.4</th>
<th>0.21.2</th>
<th>0.21.1</th>
<th>0.21.0</th>
<th>0.21.9</th>
<th>0.21.8</th>
<th>0.21.7</th>
<th>0.21.6</th>
</tr>
</thead>
<tbody>
<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HCLK6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HCLK7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GIOB0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>GIOB1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GIOB2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GIOB3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GIOB4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GIOB5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GIOB6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GIOB7</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>GIOB8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GIOB9</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GIOB10</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CKINT3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>CKINT2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>CKINT1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CKINT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MGT3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MGT2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>MGT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>BUSOUT1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>BUSOUT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GIOB15</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GIOB14</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>GIOB13</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GIOB12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GIOB11</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MGT1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:PHASE_SHIFT">DCM0:PHASE_SHIFT</th>
<th>1.19.30</th>
<th>1.19.29</th>
<th>1.19.28</th>
<th>1.19.27</th>
<th>1.19.26</th>
<th>1.19.25</th>
<th>1.19.24</th>
<th>1.19.23</th>
<th>1.19.22</th>
<th>1.19.21</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-DCM-DCM0:PS_MODE">DCM0:PS_MODE</th>
<th>1.19.43</th>
</tr>
</thead>
<tbody>
<tr><td>CLKFB</td>
<td>0</td>
</tr>
<tr><td>CLKIN</td>
<td>1</td>
</tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex4/center.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../virtex4/ccm.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex4/center.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../virtex4/ccm.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
