# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:52 on Oct 08,2025
# vlog -reportprogress 300 tb_up_counter.v 
# -- Compiling module d_ff
# -- Compiling module up_counter
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 00:00:52 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 00:00:52 on Oct 08,2025
# Loading work.top
# Loading work.up_counter
# Loading work.d_ff
# ** Note: $finish    : tb_up_counter.v(14)
#    Time: 215 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_up_counter.v line 14
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:01 on Oct 08,2025
# vlog -reportprogress 300 tb_up_counter.v 
# -- Compiling module d_ff
# -- Compiling module up_counter
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 00:08:01 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:08:07 on Oct 08,2025, Elapsed time: 0:07:15
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 00:08:07 on Oct 08,2025
# Loading work.top
# Loading work.up_counter
# Loading work.d_ff
# ** Note: $finish    : tb_up_counter.v(16)
#    Time: 900 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_up_counter.v line 16
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:32 on Oct 08,2025
# vlog -reportprogress 300 tb_up_counter.v 
# -- Compiling module d_ff
# -- Compiling module up_counter
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 00:10:32 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:10:46 on Oct 08,2025, Elapsed time: 0:02:39
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 00:10:46 on Oct 08,2025
# Loading work.top
# Loading work.up_counter
# Loading work.d_ff
# ** Note: $finish    : tb_up_counter.v(16)
#    Time: 1100 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_up_counter.v line 16
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:57 on Oct 08,2025
# vlog -reportprogress 300 tb_up_counter.v 
# -- Compiling module d_ff
# -- Compiling module up_counter
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 00:11:57 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:12:01 on Oct 08,2025, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 00:12:01 on Oct 08,2025
# Loading work.top
# Loading work.up_counter
# Loading work.d_ff
# ** Note: $finish    : tb_up_counter.v(17)
#    Time: 1100 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_up_counter.v line 17
# WARNING: No extended dataflow license exists
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:34 on Oct 08,2025
# vlog -reportprogress 300 tb_up_counter.v 
# -- Compiling module d_ff
# -- Compiling module up_counter
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 00:20:34 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:20:38 on Oct 08,2025, Elapsed time: 0:08:37
# Errors: 4, Warnings: 2
# vsim top 
# Start time: 00:20:38 on Oct 08,2025
# Loading work.top
# Loading work.up_counter
# Loading work.d_ff
# ** Note: $finish    : tb_up_counter.v(19)
#    Time: 500 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_up_counter.v line 19
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:30 on Oct 08,2025
# vlog -reportprogress 300 tb_up_counter.v 
# -- Compiling module d_ff
# -- Compiling module up_counter
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 00:21:30 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:21:33 on Oct 08,2025, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 00:21:33 on Oct 08,2025
# Loading work.top
# Loading work.up_counter
# Loading work.d_ff
# ** Note: $finish    : tb_up_counter.v(19)
#    Time: 500 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_up_counter.v line 19
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:59 on Oct 08,2025
# vlog -reportprogress 300 tb_up_counter.v 
# -- Compiling module d_ff
# -- Compiling module up_counter
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 00:21:59 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:22:03 on Oct 08,2025, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 00:22:03 on Oct 08,2025
# Loading work.top
# Loading work.up_counter
# Loading work.d_ff
# ** Note: $finish    : tb_up_counter.v(19)
#    Time: 500 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_up_counter.v line 19
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:31 on Oct 08,2025
# vlog -reportprogress 300 tb_up_counter.v 
# -- Compiling module d_ff
# -- Compiling module up_counter
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 00:22:31 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:22:36 on Oct 08,2025, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 00:22:36 on Oct 08,2025
# Loading work.top
# Loading work.up_counter
# Loading work.d_ff
# ** Note: $finish    : tb_up_counter.v(19)
#    Time: 700 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_up_counter.v line 19
# End time: 00:23:30 on Oct 08,2025, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
