
*** Running vivado
    with args -log HDMI_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_Top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/katayama/study/hdmi/for_manabe/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1467.035 ; gain = 8.000 ; free physical = 121638 ; free virtual = 129643
Command: synth_design -top HDMI_Top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29946 
WARNING: [Synth 8-976] start_v_0 has already been declared [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:41]
WARNING: [Synth 8-2654] second declaration of start_v_0 ignored [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:41]
INFO: [Synth 8-994] start_v_0 is declared here [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1580.988 ; gain = 93.500 ; free physical = 121515 ; free virtual = 129521
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_Top' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:1]
	Parameter H_ACTIVE_PIXEL bound to: 11'b01010000000 
	Parameter H_FRONT_PORCH bound to: 11'b00000010000 
	Parameter H_SYNC_WIDTH bound to: 11'b00001100000 
	Parameter H_BACK_PORCH bound to: 11'b00000110000 
	Parameter H_TOTAL bound to: 11'b01100100000 
	Parameter H_WIDTH bound to: 11'b00000001011 
	Parameter V_ACTIVE_LINE bound to: 11'b00111100000 
	Parameter V_FRONT_PORCH bound to: 11'b00000001010 
	Parameter V_SYNC_WIDTH bound to: 11'b00000000010 
	Parameter V_BACK_PORCH bound to: 11'b00000100001 
	Parameter V_TOTAL bound to: 11'b01000001101 
	Parameter V_WIDTH bound to: 11'b00000001010 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:146]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:146]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:146]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:146]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:146]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:146]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:146]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:146]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:146]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:148]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:146]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'xorshift128plus' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/xorshift128plus.v:15]
	Parameter INITIAL_STATE_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter INITIAL_STATE_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter BIT_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xorshift128plus' (1#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/project/xorshift128plus.v:15]
INFO: [Synth 8-6157] synthesizing module 'simple_lsd' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter TAU bound to: 16 - type: integer 
	Parameter RHO bound to: 655 - type: integer 
	Parameter MIN_LEN bound to: 64 - type: integer 
	Parameter RAM_SIZE bound to: 4096 - type: integer 
	Parameter ANGLE_BITW bound to: 8 - type: integer 
	Parameter START_VCNT bound to: 0 - type: integer 
	Parameter ATAN_LATENCY bound to: 5 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter ADDR_BITW bound to: 12 - type: integer 
	Parameter COUNT_BITW bound to: 19 - type: integer 
	Parameter DIST_BITW bound to: 20 - type: integer 
	Parameter WORD_SIZE bound to: 77 - type: integer 
	Parameter EXPAND bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'gaussian' [/home/users/manabe/2019/auto_drive/lsd/hdl/gaussian.v:14]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter PATCH_SIZE bound to: 3 - type: integer 
	Parameter V_BITW bound to: 9 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter PATCH_PIXS bound to: 9 - type: integer 
	Parameter PATCH_BITW bound to: 72 - type: integer 
	Parameter CENTER bound to: 1 - type: integer 
	Parameter SUM_BITW bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_patch' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter PATCH_HEIGHT bound to: 3 - type: integer 
	Parameter PATCH_WIDTH bound to: 3 - type: integer 
	Parameter CENTER_V bound to: 1 - type: integer 
	Parameter CENTER_H bound to: 1 - type: integer 
	Parameter PADDING bound to: 1 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter PATCH_BITW bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter LATENCY bound to: 797 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 797 - type: integer 
	Parameter INITIAL_SIZE bound to: 796 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 8 - type: integer 
	Parameter RAM_SIZE bound to: 797 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc' (2#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc' (3#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay' (4#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
INFO: [Synth 8-6157] synthesizing module 'coord_adjuster' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter LATENCY bound to: 802 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter EQUIV_LATENCY bound to: 801 - type: integer 
	Parameter V_LATENCY bound to: 1 - type: integer 
	Parameter H_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coord_adjuster' (5#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
WARNING: [Synth 8-5856] 3D RAM patch_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'stream_patch' (6#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
WARNING: [Synth 8-689] width (9) of port connection 'out_vcnt' does not match port width (10) of module 'stream_patch' [/home/users/manabe/2019/auto_drive/lsd/hdl/gaussian.v:57]
INFO: [Synth 8-6157] synthesizing module 'tree_adder' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/tree_adder.v:14]
	Parameter IN_NUM bound to: 9 - type: integer 
	Parameter BIT_WIDTH bound to: 12 - type: integer 
	Parameter ADD_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tree_adder' (7#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/tree_adder.v:14]
INFO: [Synth 8-6157] synthesizing module 'coord_adjuster__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter LATENCY bound to: 4 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter EQUIV_LATENCY bound to: 3 - type: integer 
	Parameter V_LATENCY bound to: 0 - type: integer 
	Parameter H_LATENCY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coord_adjuster__parameterized0' (7#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
WARNING: [Synth 8-689] width (9) of port connection 'out_vcnt' does not match port width (10) of module 'coord_adjuster__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/gaussian.v:110]
INFO: [Synth 8-6155] done synthesizing module 'gaussian' (8#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/gaussian.v:14]
WARNING: [Synth 8-689] width (10) of port connection 'in_vcnt' does not match port width (9) of module 'gaussian' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:72]
WARNING: [Synth 8-689] width (10) of port connection 'out_vcnt' does not match port width (9) of module 'gaussian' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:73]
INFO: [Synth 8-6157] synthesizing module 'stream_patch__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter PATCH_HEIGHT bound to: 2 - type: integer 
	Parameter PATCH_WIDTH bound to: 2 - type: integer 
	Parameter CENTER_V bound to: 0 - type: integer 
	Parameter CENTER_H bound to: 0 - type: integer 
	Parameter PADDING bound to: 1 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter PATCH_BITW bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter LATENCY bound to: 798 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 798 - type: integer 
	Parameter INITIAL_SIZE bound to: 797 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 8 - type: integer 
	Parameter RAM_SIZE bound to: 798 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc__parameterized0' (8#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc__parameterized0' (8#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (8#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
WARNING: [Synth 8-5856] 3D RAM patch_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'stream_patch__parameterized0' (8#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 1 - type: integer 
	Parameter LATENCY bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 1 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
	Parameter INITIAL_SIZE bound to: 3 - type: integer 
	Parameter ADDR_BITW bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 1 - type: integer 
	Parameter RAM_SIZE bound to: 4 - type: integer 
	Parameter ADDR_BITW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc__parameterized1' (8#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc__parameterized1' (8#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized1' (8#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
INFO: [Synth 8-6157] synthesizing module 'arctan_calc' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/arctan_calc.v:17]
INFO: [Synth 8-6155] done synthesizing module 'arctan_calc' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/arctan_calc.v:17]
INFO: [Synth 8-6157] synthesizing module 'coord_adjuster__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter LATENCY bound to: 6 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter EQUIV_LATENCY bound to: 5 - type: integer 
	Parameter V_LATENCY bound to: 0 - type: integer 
	Parameter H_LATENCY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coord_adjuster__parameterized1' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
INFO: [Synth 8-6157] synthesizing module 'stream_patch__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
	Parameter BIT_WIDTH bound to: 9 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter PATCH_HEIGHT bound to: 3 - type: integer 
	Parameter PATCH_WIDTH bound to: 4 - type: integer 
	Parameter CENTER_V bound to: 1 - type: integer 
	Parameter CENTER_H bound to: 1 - type: integer 
	Parameter PADDING bound to: 0 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter PATCH_BITW bound to: 108 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized2' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 9 - type: integer 
	Parameter LATENCY bound to: 796 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc__parameterized2' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 9 - type: integer 
	Parameter FIFO_SIZE bound to: 796 - type: integer 
	Parameter INITIAL_SIZE bound to: 795 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc__parameterized2' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 9 - type: integer 
	Parameter RAM_SIZE bound to: 796 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc__parameterized2' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc__parameterized2' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized2' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
INFO: [Synth 8-6157] synthesizing module 'coord_adjuster__parameterized2' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter LATENCY bound to: 803 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter EQUIV_LATENCY bound to: 802 - type: integer 
	Parameter V_LATENCY bound to: 1 - type: integer 
	Parameter H_LATENCY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coord_adjuster__parameterized2' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
WARNING: [Synth 8-5856] 3D RAM patch_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'stream_patch__parameterized1' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized3' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 13 - type: integer 
	Parameter LATENCY bound to: 797 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc__parameterized3' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 13 - type: integer 
	Parameter FIFO_SIZE bound to: 797 - type: integer 
	Parameter INITIAL_SIZE bound to: 796 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc__parameterized3' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 13 - type: integer 
	Parameter RAM_SIZE bound to: 797 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc__parameterized3' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc__parameterized3' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized3' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
WARNING: [Synth 8-689] width (32) of port connection 'in_data' does not match port width (13) of module 'delay__parameterized3' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:358]
INFO: [Synth 8-6157] synthesizing module 'ram_sc' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_sc.v:15]
	Parameter WORD_SIZE bound to: 77 - type: integer 
	Parameter RAM_SIZE bound to: 4096 - type: integer 
	Parameter ADDR_BITW bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_sc' (10#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_sc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'simple_lsd' (11#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'out_start_v' does not match port width (10) of module 'simple_lsd' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:78]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/synth_1/.Xil/Vivado-29908-cuckoo/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (12#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/synth_1/.Xil/Vivado-29908-cuckoo/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Timing' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/HDMI_timing.v:1]
	Parameter H_ACTIVE_PIXEL bound to: 11'b01010000000 
	Parameter H_FRONT_PORCH bound to: 11'b00000010000 
	Parameter H_SYNC_WIDTH bound to: 11'b00001100000 
	Parameter H_BACK_PORCH bound to: 11'b00000110000 
	Parameter H_TOTAL bound to: 11'b01100100000 
	Parameter H_WIDTH bound to: 11'b00000001011 
	Parameter V_ACTIVE_LINE bound to: 11'b00111100000 
	Parameter V_FRONT_PORCH bound to: 11'b00000001010 
	Parameter V_SYNC_WIDTH bound to: 11'b00000000010 
	Parameter V_BACK_PORCH bound to: 11'b00000100001 
	Parameter V_TOTAL bound to: 11'b01000001101 
	Parameter V_WIDTH bound to: 11'b00000001010 
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Timing' (13#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/project/HDMI_timing.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'h_cnt' does not match port width (11) of module 'HDMI_Timing' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:124]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/synth_1/.Xil/Vivado-29908-cuckoo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (14#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/synth_1/.Xil/Vivado-29908-cuckoo/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'instance_name' of module 'clk_wiz_0' requires 5 connections, but only 4 given [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:129]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Top' (15#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:1]
WARNING: [Synth 8-3331] design simple_lsd has unconnected port in_vcnt[9]
WARNING: [Synth 8-3331] design HDMI_Top has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1630.457 ; gain = 142.969 ; free physical = 121512 ; free virtual = 129519
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1630.457 ; gain = 142.969 ; free physical = 121517 ; free virtual = 129524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1630.457 ; gain = 142.969 ; free physical = 121517 ; free virtual = 129524
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi_1'
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi_1'
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'led4_b'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'led4_g'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'led4_r'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'led5_b'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'led5_g'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'led5_r'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_cec'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_clk_n'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_clk_p'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_n[0]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_p[0]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_n[1]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_p[1]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_n[2]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_p[2]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_hpd'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_scl'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_sda'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_cec'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_hpdn'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_scl'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_sda'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:185]
WARNING: [Vivado 12-507] No nets matched 'instance_name/inst/clk_in1_clk_wiz_0'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:191]
Finished Parsing XDC File [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/HDMI_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HDMI_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HDMI_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.527 ; gain = 0.000 ; free physical = 121180 ; free virtual = 129186
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.527 ; gain = 0.000 ; free physical = 121180 ; free virtual = 129186
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2022.527 ; gain = 0.000 ; free physical = 121180 ; free virtual = 129186
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2022.527 ; gain = 1.000 ; free physical = 121180 ; free virtual = 129186
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2022.527 ; gain = 535.039 ; free physical = 121320 ; free virtual = 129326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2022.527 ; gain = 535.039 ; free physical = 121320 ; free virtual = 129326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_d_n[0]. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_d_n[0]. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_d_n[1]. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_d_n[1]. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_d_n[2]. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_d_n[2]. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_d_p[0]. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_d_p[0]. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_d_p[1]. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_d_p[1]. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_d_p[2]. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_d_p[2]. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for rgb2dvi_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2022.527 ; gain = 535.039 ; free physical = 121322 ; free virtual = 129329
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:403]
INFO: [Synth 8-5544] ROM "ram_wr_en0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:436]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:436]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2022.527 ; gain = 535.039 ; free physical = 121312 ; free virtual = 129320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 13    
	   3 Input     11 Bit       Adders := 22    
	   3 Input     10 Bit       Adders := 20    
	   2 Input     10 Bit       Adders := 47    
	   5 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 48    
	   3 Input      8 Bit       Adders := 34    
	   2 Input      2 Bit       Adders := 18    
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   4 Input     64 Bit         XORs := 1     
+---Registers : 
	               77 Bit    Registers := 6     
	               64 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 73    
	                9 Bit    Registers := 60    
	                8 Bit    Registers := 70    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 72    
+---Multipliers : 
	                 6x32  Multipliers := 2     
+---RAMs : 
	             308K Bit         RAMs := 2     
	              10K Bit         RAMs := 2     
	               6K Bit         RAMs := 10    
	                4 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 6     
	   2 Input     60 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 14    
	   2 Input     13 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 28    
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 151   
	   3 Input      8 Bit        Muxes := 36    
	   2 Input      6 Bit        Muxes := 22    
	   2 Input      2 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HDMI_Top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module xorshift128plus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   4 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
Module coord_adjuster 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module ram_dc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module fifo_dc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module stream_patch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 18    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 8     
Module tree_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 8     
+---Registers : 
	               12 Bit    Registers := 11    
Module coord_adjuster__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module gaussian 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
Module ram_dc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module fifo_dc__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module stream_patch__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module ram_dc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                4 Bit         RAMs := 1     
Module fifo_dc__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module arctan_calc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Multipliers : 
	                 6x32  Multipliers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 11    
Module coord_adjuster__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module coord_adjuster__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module ram_dc__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module fifo_dc__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module stream_patch__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 24    
Module ram_dc__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module fifo_dc__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module ram_sc 
Detailed RTL Component Info : 
+---Registers : 
	               77 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	             308K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 1     
Module simple_lsd 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 17    
	   2 Input      8 Bit       Adders := 19    
+---Registers : 
	               77 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 2     
	   2 Input     60 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 10    
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 54    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module HDMI_Timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_en_buf_reg' into 'stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_en_buf_reg' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'ca_0/out_vcnt_reg' and it is trimmed from '10' to '9' bits. [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'stp_0/out_vcnt_reg' and it is trimmed from '10' to '9' bits. [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:126]
DSP Report: Generating DSP s3_addr3, operation Mode is: A*B2.
DSP Report: register s2_y_reg is absorbed into DSP s3_addr3.
DSP Report: operator s3_addr3 is absorbed into DSP s3_addr3.
INFO: [Synth 8-4471] merging register 'stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_en_buf_reg' into 'stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_en_buf_reg' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:52]
INFO: [Synth 8-4471] merging register 'gy_reg[8:0]' into 'gy_reg[8:0]' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:96]
INFO: [Synth 8-4471] merging register 'gx_reg[8:0]' into 'gx_reg[8:0]' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:94]
INFO: [Synth 8-4471] merging register 'gy_reg[8:0]' into 'gy_reg[8:0]' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:96]
INFO: [Synth 8-4471] merging register 'gx_reg[8:0]' into 'gx_reg[8:0]' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:94]
DSP Report: Generating DSP calc_dist24_return0, operation Mode is: A*B.
DSP Report: operator calc_dist24_return0 is absorbed into DSP calc_dist24_return0.
DSP Report: Generating DSP calc_dist24_return, operation Mode is: C+A*B.
DSP Report: operator calc_dist24_return is absorbed into DSP calc_dist24_return.
DSP Report: operator calc_dist24_return0 is absorbed into DSP calc_dist24_return.
DSP Report: Generating DSP calc_dist23_return0, operation Mode is: A*B.
DSP Report: operator calc_dist23_return0 is absorbed into DSP calc_dist23_return0.
DSP Report: Generating DSP calc_dist23_return, operation Mode is: C+A*B.
DSP Report: operator calc_dist23_return is absorbed into DSP calc_dist23_return.
DSP Report: operator calc_dist23_return0 is absorbed into DSP calc_dist23_return.
DSP Report: Generating DSP calc_dist22_return0, operation Mode is: A*B.
DSP Report: operator calc_dist22_return0 is absorbed into DSP calc_dist22_return0.
DSP Report: Generating DSP calc_dist22_return, operation Mode is: C+A*B.
DSP Report: operator calc_dist22_return is absorbed into DSP calc_dist22_return.
DSP Report: operator calc_dist22_return0 is absorbed into DSP calc_dist22_return.
DSP Report: Generating DSP calc_dist21_return0, operation Mode is: A*B.
DSP Report: operator calc_dist21_return0 is absorbed into DSP calc_dist21_return0.
DSP Report: Generating DSP calc_dist21_return, operation Mode is: C+A*B.
DSP Report: operator calc_dist21_return is absorbed into DSP calc_dist21_return.
DSP Report: operator calc_dist21_return0 is absorbed into DSP calc_dist21_return.
DSP Report: Generating DSP calc_dist20_return0, operation Mode is: A*B.
DSP Report: operator calc_dist20_return0 is absorbed into DSP calc_dist20_return0.
DSP Report: operator calc_dist20_return0 is absorbed into DSP calc_dist20_return0.
DSP Report: Generating DSP calc_dist20_return, operation Mode is: C+A*B.
DSP Report: operator calc_dist20_return is absorbed into DSP calc_dist20_return.
DSP Report: operator calc_dist20_return0 is absorbed into DSP calc_dist20_return.
DSP Report: Generating DSP calc_dist2_return0, operation Mode is: A*B.
DSP Report: operator calc_dist2_return0 is absorbed into DSP calc_dist2_return0.
DSP Report: operator calc_dist2_return0 is absorbed into DSP calc_dist2_return0.
DSP Report: Generating DSP calc_dist2_return, operation Mode is: C+A*B.
DSP Report: operator calc_dist2_return is absorbed into DSP calc_dist2_return.
DSP Report: operator calc_dist2_return0 is absorbed into DSP calc_dist2_return.
INFO: [Synth 8-4471] merging register 's2_y_reg[5:0]' into 's2_y_reg[5:0]' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/arctan_calc.v:47]
DSP Report: Generating DSP s3_addr3, operation Mode is: A*B2.
DSP Report: register s2_y_reg is absorbed into DSP s3_addr3.
DSP Report: operator s3_addr3 is absorbed into DSP s3_addr3.
DSP Report: Generating DSP calc_dist24_return0, operation Mode is: A*B.
DSP Report: operator calc_dist24_return0 is absorbed into DSP calc_dist24_return0.
DSP Report: Generating DSP calc_dist24_return, operation Mode is: C+A*B.
DSP Report: operator calc_dist24_return is absorbed into DSP calc_dist24_return.
DSP Report: operator calc_dist24_return0 is absorbed into DSP calc_dist24_return.
DSP Report: Generating DSP calc_dist23_return0, operation Mode is: A*B.
DSP Report: operator calc_dist23_return0 is absorbed into DSP calc_dist23_return0.
DSP Report: Generating DSP calc_dist23_return, operation Mode is: C+A*B.
DSP Report: operator calc_dist23_return is absorbed into DSP calc_dist23_return.
DSP Report: operator calc_dist23_return0 is absorbed into DSP calc_dist23_return.
DSP Report: Generating DSP calc_dist22_return0, operation Mode is: A*B.
DSP Report: operator calc_dist22_return0 is absorbed into DSP calc_dist22_return0.
DSP Report: Generating DSP calc_dist22_return, operation Mode is: C+A*B.
DSP Report: operator calc_dist22_return is absorbed into DSP calc_dist22_return.
DSP Report: operator calc_dist22_return0 is absorbed into DSP calc_dist22_return.
DSP Report: Generating DSP calc_dist21_return0, operation Mode is: A*B.
DSP Report: operator calc_dist21_return0 is absorbed into DSP calc_dist21_return0.
DSP Report: Generating DSP calc_dist21_return, operation Mode is: C+A*B.
DSP Report: operator calc_dist21_return is absorbed into DSP calc_dist21_return.
DSP Report: operator calc_dist21_return0 is absorbed into DSP calc_dist21_return.
DSP Report: Generating DSP calc_dist20_return0, operation Mode is: A*B.
DSP Report: operator calc_dist20_return0 is absorbed into DSP calc_dist20_return0.
DSP Report: operator calc_dist20_return0 is absorbed into DSP calc_dist20_return0.
DSP Report: Generating DSP calc_dist20_return, operation Mode is: C+A*B.
DSP Report: operator calc_dist20_return is absorbed into DSP calc_dist20_return.
DSP Report: operator calc_dist20_return0 is absorbed into DSP calc_dist20_return.
DSP Report: Generating DSP calc_dist2_return0, operation Mode is: A*B.
DSP Report: operator calc_dist2_return0 is absorbed into DSP calc_dist2_return0.
DSP Report: operator calc_dist2_return0 is absorbed into DSP calc_dist2_return0.
DSP Report: Generating DSP calc_dist2_return, operation Mode is: C+A*B.
DSP Report: operator calc_dist2_return is absorbed into DSP calc_dist2_return.
DSP Report: operator calc_dist2_return0 is absorbed into DSP calc_dist2_return.
INFO: [Synth 8-5546] ROM "HDMI_Timing_0/v_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design simple_lsd has unconnected port in_vcnt[9]
WARNING: [Synth 8-3331] design HDMI_Top has unconnected port rst
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM delay_use_fifo.fifo_0/ram_0/memory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 9 RAM instances of RAM memory_reg to conserve power
INFO: [Synth 8-3333] propagating constant 1 across sequential element (simple_lsd:/gau_0/\stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_en_buf_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (simple_lsd:/gau_0/\tad_0/itg_add_d[0].add_p[4].sum_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (simple_lsd:/stp_0/\stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_en_buf_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (simple_lsd:/\dly_norm/delay_use_fifo.fifo_0/rd_en_buf_reg )
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][0]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[53]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][1]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][2]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[51]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][3]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[50]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][4]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[49]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][5]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][6]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][7]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][8]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[45]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[0].patch_reg[2][0][8]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[1].out_patch_reg[81]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[0].patch_reg[2][0][0]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[1].out_patch_reg[89]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[0].patch_reg[2][0][1]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[1].out_patch_reg[88]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[0].patch_reg[2][0][2]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[1].out_patch_reg[87]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[0].patch_reg[2][0][3]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[1].out_patch_reg[86]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[0].patch_reg[2][0][4]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[1].out_patch_reg[85]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[0].patch_reg[2][0][5]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[1].out_patch_reg[84]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[0].patch_reg[2][0][6]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[1].out_patch_reg[83]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[0].patch_reg[2][0][7]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[1].out_patch_reg[82]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[3].out_patch_reg[99]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[2].patch_reg[2][2][8]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[3].out_patch_reg[107]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[2].patch_reg[2][2][0]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[3].out_patch_reg[106]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[2].patch_reg[2][2][1]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[3].out_patch_reg[105]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[2].patch_reg[2][2][2]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[3].out_patch_reg[104]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[2].patch_reg[2][2][3]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[3].out_patch_reg[103]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[2].patch_reg[2][2][4]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[3].out_patch_reg[102]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[2].patch_reg[2][2][5]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[3].out_patch_reg[101]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[2].patch_reg[2][2][6]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[3].out_patch_reg[100]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[2].patch_reg[2][2][7]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[1].patch_reg[2][1][8]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[2].out_patch_reg[90]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[1].patch_reg[2][1][0]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[2].out_patch_reg[98]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[1].patch_reg[2][1][1]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[2].out_patch_reg[97]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[1].patch_reg[2][1][2]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[2].out_patch_reg[96]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[1].patch_reg[2][1][3]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[2].out_patch_reg[95]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[1].patch_reg[2][1][4]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[2].out_patch_reg[94]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[1].patch_reg[2][1][5]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[2].out_patch_reg[93]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[1].patch_reg[2][1][6]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[2].out_patch_reg[92]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[2].stp_patch_h[1].patch_reg[2][1][7]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[2].stp_pad_h[2].out_patch_reg[91]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[63]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (simple_lsd:/stp_1/\stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_en_buf_reg )
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[54]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][8]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][0]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[62]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][1]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[61]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][2]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[60]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][3]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[59]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][4]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[58]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][5]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[57]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][6]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[56]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][7]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[55]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (simple_lsd:/dly_0/\delay_use_fifo.fifo_0/rd_en_buf_reg )
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][0]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[35]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][1]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[34]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][2]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[33]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][3]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[32]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][4]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[31]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][5]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[30]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][6]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[29]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][7]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[28]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[71]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][0]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][0]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[26]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[70]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][1]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][1]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[25]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[69]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][2]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][2]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[24]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[68]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][3]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][3]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[23]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][4]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[22]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[66]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][5]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][5]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[21]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[65]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][6]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][6]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[20]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[64]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][7]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][7]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[19]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[67]' (FD) to 'simple_lsd:/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][4]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][0]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[17]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][1]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[16]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][2]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[15]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][3]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[14]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][4]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[13]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][5]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[12]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][6]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[11]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][7]' (FD) to 'simple_lsd:/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[10]'
INFO: [Synth 8-3886] merging instance 'simple_lsd:/gx2_reg[1]' (FD) to 'simple_lsd:/gy2_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (simple_lsd:/\gy2_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2022.527 ; gain = 535.039 ; free physical = 121242 ; free virtual = 129255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|arctan_calc | s3_addr_reg | 2048x5        | Block RAM      | 
|arctan_calc | s3_addr_reg | 2048x5        | Block RAM      | 
+------------+-------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_dc:                 | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc:                 | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized0: | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized2: | memory_reg | 1 K x 9(NO_CHANGE)     | W |   | 1 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized2: | memory_reg | 1 K x 9(NO_CHANGE)     | W |   | 1 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized3: | memory_reg | 1 K x 13(NO_CHANGE)    | W |   | 1 K x 13(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_sc:                 | memory_reg | 4 K x 77(READ_FIRST)   | W |   | 4 K x 77(WRITE_FIRST)  |   | R | Port A and B     | 0      | 9      | 
|ram_dc:                 | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc:                 | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized0: | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized2: | memory_reg | 1 K x 9(NO_CHANGE)     | W |   | 1 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized2: | memory_reg | 1 K x 9(NO_CHANGE)     | W |   | 1 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized3: | memory_reg | 1 K x 13(NO_CHANGE)    | W |   | 1 K x 13(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_sc:                 | memory_reg | 4 K x 77(READ_FIRST)   | W |   | 4 K x 77(WRITE_FIRST)  |   | R | Port A and B     | 0      | 9      | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                      | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------------+-----------+----------------------+----------------+
|simple_lsd: | dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg | Implied   | 4 x 1                | RAM16X1D x 1   | 
|simple_lsd: | dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg | Implied   | 4 x 1                | RAM16X1D x 1   | 
+------------+-------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|arctan_calc | A*B2        | 12     | 6      | -      | -      | 18     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | C+A*B       | 11     | 11     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simple_lsd  | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | C+A*B       | 11     | 11     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simple_lsd  | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | C+A*B       | 11     | 11     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simple_lsd  | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | C+A*B       | 11     | 11     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simple_lsd  | A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | C+A*B       | 11     | 11     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simple_lsd  | A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | C+A*B       | 11     | 11     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|arctan_calc | A*B2        | 12     | 6      | -      | -      | 18     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | C+A*B       | 11     | 11     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simple_lsd  | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | C+A*B       | 11     | 11     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simple_lsd  | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | C+A*B       | 11     | 11     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simple_lsd  | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | C+A*B       | 11     | 11     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simple_lsd  | A*B         | 20     | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | C+A*B       | 11     | 11     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simple_lsd  | A*B         | 20     | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simple_lsd  | C+A*B       | 11     | 11     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance lsd_0/atan_0/i_0/s3_addr_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/dly_0/delay_use_fifo.fifo_0i_0/delay_use_fifo.fifo_0/ram_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/i_1/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/i_1/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/i_1/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/i_1/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/i_1/memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/i_1/memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/i_1/memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/i_1/memory_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/i_1/memory_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/atan_0/i_0/s3_addr_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/dly_0/delay_use_fifo.fifo_0i_0/delay_use_fifo.fifo_0/ram_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/i_1/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/i_1/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/i_1/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/i_1/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/i_1/memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/i_1/memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/i_1/memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/i_1/memory_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/i_1/memory_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_out1' to pin 'instance_name/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_out2' to pin 'instance_name/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 2022.527 ; gain = 535.039 ; free physical = 121091 ; free virtual = 129103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2155.199 ; gain = 667.711 ; free physical = 121014 ; free virtual = 129026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_dc:                 | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc:                 | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized0: | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized2: | memory_reg | 1 K x 9(NO_CHANGE)     | W |   | 1 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized2: | memory_reg | 1 K x 9(NO_CHANGE)     | W |   | 1 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized3: | memory_reg | 1 K x 13(NO_CHANGE)    | W |   | 1 K x 13(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_sc:                 | memory_reg | 4 K x 77(READ_FIRST)   | W |   | 4 K x 77(WRITE_FIRST)  |   | R | Port A and B     | 0      | 9      | 
|ram_dc:                 | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc:                 | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized0: | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized2: | memory_reg | 1 K x 9(NO_CHANGE)     | W |   | 1 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized2: | memory_reg | 1 K x 9(NO_CHANGE)     | W |   | 1 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized3: | memory_reg | 1 K x 13(NO_CHANGE)    | W |   | 1 K x 13(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_sc:                 | memory_reg | 4 K x 77(READ_FIRST)   | W |   | 4 K x 77(WRITE_FIRST)  |   | R | Port A and B     | 0      | 9      | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-------------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                      | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------------+-----------+----------------------+----------------+
|simple_lsd: | dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg | Implied   | 4 x 1                | RAM16X1D x 1   | 
|simple_lsd: | dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg | Implied   | 4 x 1                | RAM16X1D x 1   | 
+------------+-------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'lsd_1/atan_0/s1_y_reg[0]' (FD) to 'lsd_1/gy2_reg[0]'
INFO: [Synth 8-3886] merging instance 'lsd_1/atan_0/s1_x_reg[0]' (FD) to 'lsd_1/gx2_reg[0]'
INFO: [Synth 8-3886] merging instance 'lsd_0/atan_0/s1_y_reg[0]' (FD) to 'lsd_0/gy2_reg[0]'
INFO: [Synth 8-3886] merging instance 'lsd_0/atan_0/s1_x_reg[0]' (FD) to 'lsd_0/gx2_reg[0]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/ca_0/out_hcnt_reg[6]' (FD) to 'lsd_0/gau_0/stp_0/ca_0/out_hcnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/ca_0/out_hcnt_reg[8]' (FD) to 'lsd_0/gau_0/stp_0/ca_0/out_hcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/ca_0/out_hcnt_reg[9]' (FD) to 'lsd_0/gau_0/stp_0/ca_0/out_hcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/ca_0/out_hcnt_reg[7]' (FD) to 'lsd_0/gau_0/stp_0/ca_0/out_hcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/ca_0/out_hcnt_reg[2]' (FD) to 'lsd_0/gau_0/stp_0/ca_0/out_hcnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/ca_0/out_hcnt_reg[0]' (FD) to 'lsd_0/gau_0/stp_0/ca_0/out_hcnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/ca_0/out_hcnt_reg[1]' (FD) to 'lsd_0/gau_0/stp_0/ca_0/out_hcnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/ca_0/out_hcnt_reg[3]' (FD) to 'lsd_0/gau_0/stp_0/ca_0/out_hcnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/ca_0/out_hcnt_reg[4]' (FD) to 'lsd_0/gau_0/stp_0/ca_0/out_hcnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/ca_0/out_hcnt_reg[5]' (FD) to 'lsd_0/gau_0/stp_0/ca_0/out_hcnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/out_hcnt_reg[6]' (FD) to 'lsd_0/gau_0/stp_0/out_hcnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/out_hcnt_reg[8]' (FD) to 'lsd_0/gau_0/stp_0/out_hcnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/out_hcnt_reg[9]' (FD) to 'lsd_0/gau_0/stp_0/out_hcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/out_hcnt_reg[7]' (FD) to 'lsd_0/gau_0/stp_0/out_hcnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/out_hcnt_reg[2]' (FD) to 'lsd_0/gau_0/stp_0/out_hcnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/out_hcnt_reg[0]' (FD) to 'lsd_0/gau_0/stp_0/out_hcnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'lsd_1/gau_0/stp_0/out_hcnt_reg[1]' (FD) to 'lsd_0/gau_0/stp_0/out_hcnt_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/memory_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_0/ram_0/memory_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/memory_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lsd_1/ram_0/memory_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2185.215 ; gain = 697.727 ; free physical = 121008 ; free virtual = 129021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \lsd_1/ram_wr_en_reg_n_0  is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \lsd_0/ram_wr_en_reg_n_0  is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 2185.219 ; gain = 697.730 ; free physical = 121009 ; free virtual = 129021
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 2185.219 ; gain = 697.730 ; free physical = 121009 ; free virtual = 129021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 2185.219 ; gain = 697.730 ; free physical = 121008 ; free virtual = 129021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 2185.219 ; gain = 697.730 ; free physical = 121008 ; free virtual = 129021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 2185.219 ; gain = 697.730 ; free physical = 121008 ; free virtual = 129021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 2185.219 ; gain = 697.730 ; free physical = 121008 ; free virtual = 129021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|HDMI_Top    | lsd_0/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|HDMI_Top    | lsd_0/atan_0/s4_swap_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|HDMI_Top    | lsd_0/atan_0/s4_x_neg_reg                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|HDMI_Top    | lsd_0/atan_0/s4_y_neg_reg                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|HDMI_Top    | lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[45] | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|HDMI_Top    | lsd_0/stp_1/stp_pad_v[2].stp_pad_h[2].out_patch_reg[90] | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|HDMI_Top    | lsd_1/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|HDMI_Top    | lsd_1/atan_0/s4_swap_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|HDMI_Top    | lsd_1/atan_0/s4_x_neg_reg                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|HDMI_Top    | lsd_1/atan_0/s4_y_neg_reg                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|HDMI_Top    | lsd_1/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[45] | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|HDMI_Top    | lsd_1/stp_1/stp_pad_v[2].stp_pad_h[2].out_patch_reg[90] | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|HDMI_Top    | lsd_0/stp_1/out_hcnt_reg[0]                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |rgb2dvi_0     |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_wiz_0  |     1|
|2     |rgb2dvi_0  |     1|
|3     |CARRY4     |   498|
|4     |DSP48E1    |     2|
|5     |DSP48E1_1  |    12|
|6     |DSP48E1_2  |    12|
|7     |LUT1       |   116|
|8     |LUT2       |   753|
|9     |LUT3       |   735|
|10    |LUT4       |  1283|
|11    |LUT5       |   666|
|12    |LUT6       |  1703|
|13    |MUXF7      |    20|
|14    |RAM16X1D   |     2|
|15    |RAMB18E1_2 |    12|
|16    |RAMB18E1_3 |     1|
|17    |RAMB36E1   |    18|
|18    |SRL16E     |    43|
|19    |FDRE       |  2206|
|20    |FDSE       |    84|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------+----------------------------------+------+
|      |Instance                          |Module                            |Cells |
+------+----------------------------------+----------------------------------+------+
|1     |top                               |                                  |  8177|
|2     |  HDMI_Timing_0                   |HDMI_Timing                       |   160|
|3     |  lsd_0                           |simple_lsd                        |  4052|
|4     |    atan_0                        |arctan_calc_8                     |   166|
|5     |    cda_0                         |coord_adjuster__parameterized1_9  |    61|
|6     |    dly_0                         |delay__parameterized3_10          |   125|
|7     |      \delay_use_fifo.fifo_0      |fifo_dc__parameterized3_39        |   125|
|8     |        ram_0                     |ram_dc__parameterized3_40         |    73|
|9     |    dly_norm                      |delay__parameterized1_11          |    31|
|10    |      \delay_use_fifo.fifo_0      |fifo_dc__parameterized1_37        |    31|
|11    |        ram_0                     |ram_dc__parameterized1_38         |    23|
|12    |    gau_0                         |gaussian_12                       |   735|
|13    |      ca_0                        |coord_adjuster__parameterized0_27 |    55|
|14    |      stp_0                       |stream_patch_28                   |   484|
|15    |        ca_0                      |coord_adjuster_30                 |   202|
|16    |        \stp_delay_v[1].dly_0     |delay_31                          |    53|
|17    |          \delay_use_fifo.fifo_0  |fifo_dc_35                        |    53|
|18    |            ram_0                 |ram_dc_36                         |     1|
|19    |        \stp_delay_v[2].dly_0     |delay_32                          |    53|
|20    |          \delay_use_fifo.fifo_0  |fifo_dc_33                        |    53|
|21    |            ram_0                 |ram_dc_34                         |     1|
|22    |      tad_0                       |tree_adder_29                     |   192|
|23    |    ram_0                         |ram_sc_13                         |   508|
|24    |    stp_0                         |stream_patch__parameterized0_14   |   291|
|25    |      ca_0                        |coord_adjuster_23                 |    80|
|26    |      \stp_delay_v[1].dly_0       |delay__parameterized0_24          |    53|
|27    |        \delay_use_fifo.fifo_0    |fifo_dc__parameterized0_25        |    53|
|28    |          ram_0                   |ram_dc__parameterized0_26         |     1|
|29    |    stp_1                         |stream_patch__parameterized1_15   |  1083|
|30    |      ca_0                        |coord_adjuster__parameterized2_16 |    32|
|31    |      \stp_delay_v[1].dly_0       |delay__parameterized2_17          |    49|
|32    |        \delay_use_fifo.fifo_0    |fifo_dc__parameterized2_21        |    49|
|33    |          ram_0                   |ram_dc__parameterized2_22         |     1|
|34    |      \stp_delay_v[2].dly_0       |delay__parameterized2_18          |    49|
|35    |        \delay_use_fifo.fifo_0    |fifo_dc__parameterized2_19        |    49|
|36    |          ram_0                   |ram_dc__parameterized2_20         |     1|
|37    |  lsd_1                           |simple_lsd_0                      |  3723|
|38    |    atan_0                        |arctan_calc                       |   155|
|39    |    cda_0                         |coord_adjuster__parameterized1    |    35|
|40    |    dly_0                         |delay__parameterized3             |   127|
|41    |      \delay_use_fifo.fifo_0      |fifo_dc__parameterized3           |   127|
|42    |        ram_0                     |ram_dc__parameterized3            |    75|
|43    |    dly_norm                      |delay__parameterized1             |    31|
|44    |      \delay_use_fifo.fifo_0      |fifo_dc__parameterized1           |    31|
|45    |        ram_0                     |ram_dc__parameterized1            |    23|
|46    |    gau_0                         |gaussian                          |   641|
|47    |      ca_0                        |coord_adjuster__parameterized0    |    26|
|48    |      stp_0                       |stream_patch                      |   419|
|49    |        ca_0                      |coord_adjuster_4                  |   162|
|50    |        \stp_delay_v[1].dly_0     |delay                             |    53|
|51    |          \delay_use_fifo.fifo_0  |fifo_dc_6                         |    53|
|52    |            ram_0                 |ram_dc_7                          |     1|
|53    |        \stp_delay_v[2].dly_0     |delay_5                           |    53|
|54    |          \delay_use_fifo.fifo_0  |fifo_dc                           |    53|
|55    |            ram_0                 |ram_dc                            |     1|
|56    |      tad_0                       |tree_adder                        |   192|
|57    |    ram_0                         |ram_sc                            |   509|
|58    |    stp_0                         |stream_patch__parameterized0      |   252|
|59    |      ca_0                        |coord_adjuster                    |    56|
|60    |      \stp_delay_v[1].dly_0       |delay__parameterized0             |    61|
|61    |        \delay_use_fifo.fifo_0    |fifo_dc__parameterized0           |    61|
|62    |          ram_0                   |ram_dc__parameterized0            |     9|
|63    |    stp_1                         |stream_patch__parameterized1      |   878|
|64    |      ca_0                        |coord_adjuster__parameterized2    |    22|
|65    |      \stp_delay_v[1].dly_0       |delay__parameterized2             |    49|
|66    |        \delay_use_fifo.fifo_0    |fifo_dc__parameterized2_2         |    49|
|67    |          ram_0                   |ram_dc__parameterized2_3          |     1|
|68    |      \stp_delay_v[2].dly_0       |delay__parameterized2_1           |    49|
|69    |        \delay_use_fifo.fifo_0    |fifo_dc__parameterized2           |    49|
|70    |          ram_0                   |ram_dc__parameterized2            |     1|
|71    |  xors_0                          |xorshift128plus                   |   229|
+------+----------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 2185.219 ; gain = 697.730 ; free physical = 121008 ; free virtual = 129021
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2185.219 ; gain = 305.660 ; free physical = 121071 ; free virtual = 129083
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 2185.223 ; gain = 697.730 ; free physical = 121081 ; free virtual = 129094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 577 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.234 ; gain = 0.000 ; free physical = 121015 ; free virtual = 129027
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
271 Infos, 149 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2217.234 ; gain = 741.199 ; free physical = 121152 ; free virtual = 129164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.234 ; gain = 0.000 ; free physical = 121152 ; free virtual = 129164
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/synth_1/HDMI_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_Top_utilization_synth.rpt -pb HDMI_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 17:15:40 2019...
