// Seed: 1998626375
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    output wor id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    output wand id_8,
    output wand id_9,
    output tri id_10
);
  supply1 id_12;
  assign id_12 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd61,
    parameter id_6 = 32'd81
) (
    input wor id_0,
    input tri1 id_1
    , id_8,
    output uwire id_2,
    output tri1 id_3,
    input wor _id_4,
    input supply1 id_5,
    input wor _id_6
);
  logic [id_4 : id_6] id_9;
  logic id_10;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0,
      id_2,
      id_1,
      id_5,
      id_5,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
