View VCD file in the browser

## GitHub

`https://drom.io/vcd/?github=<user>/<repo>/<brunch>/<filename>.vcd`

#### Icarus
* https://drom.io/vcd/?github=dpretet/vcd/master/test1.vcd
* https://drom.io/vcd/?github=ombhilare999/riscv-core/master/src/rv32_soc_TB.vcd
* https://drom.io/vcd/?github=b06902044/computer_architecture/main/CPU.vcd

#### Verilator
* https://drom.io/vcd/?github=wavedrom/vcd-samples/trunk/swerv1.vcd
* https://drom.io/vcd/?github=bigBrain1901/nPOWER-ISA-5-STAGE-PIPELINED-CPU/master/post_compile_files/vlt_dump.vcd

#### GHDL
* https://drom.io/vcd/?github=AdoobII/idea_21s/main/vhdl/idea.vcd
* https://drom.io/vcd/?github=yne/vcd/master/plasma.vcd
* https://drom.io/vcd/?github=yne/vcd/master/sample.vcd

#### VCS
* https://drom.io/vcd/?github=sathyapriyanka/APB_UVC_UVM/5401170f6c74453c83f24df06ce9228c198f6d20/Apb_slave_uvm_new.vcd
* https://drom.io/vcd/?github=Akashay-Singla/RISC-V/main/Pipeline/datapath_log.vcd

#### QuestaSim
https://drom.io/vcd/?github=mr-gaurav/Sequence-Counter/main/test.vcd

#### ModelSim
* https://drom.io/vcd/?github=Mohammad-Heydariii/Digital-Systems-Lab-Course/main/Lab_project4/modelsim_files/clkdiv2n_tb.vcd
* https://drom.io/vcd/?github=sh619/Songyu_Huang-Chisel/main/MU0_final_version/simulation/qsim/CPU_Design.msim.vcd

#### Altera Quartus
https://drom.io/vcd/?github=PedroTLemos/ProjetoInfraHard/master/mipsHardware.vcd 

#### SystemC
https://drom.io/vcd/?github=jroslindo/Mips-Systemc/main/REGISTRADORES_32_bits/wave_registradores.vcd 

#### Xcelium (xmsim)
https://drom.io/vcd/?github=hwiiiii/RISCV64-Simple-CPU/main/sim/cpu.vcd 

#### treadle
https://drom.io/vcd/?github=chipsalliance/treadle/master/src/test/resources/GCD.vcd

#### Aldec
https://drom.io/vcd/?github=SVeilleux9/FPGA-GPIO-Extender/main/Firmware/aldec/SPI_Write/SPI_Write.vcd (tgcd: 31000)

#### MyHDL
* https://drom.io/vcd/?github=aibtw/myHdl_Projects/main/SimpleMemory/Simple_Memory.vcd
* https://drom.io/vcd/?github=DarthSkipper/myHDL_Sigmoid/master/out/testbench/sigmoid_tb.vcd ⛔

#### ncsim
https://drom.io/vcd/?github=amiteee78/RTL_design/master/ffdiv_32bit/ffdiv_32bit_prop_binom/run_cad/ffdiv_32bit_tb.vcd

#### xilinx_isim
* https://drom.io/vcd/?github=mukul54/qrs-peak-fpga/master/utkarsh/utkarsh.sim/sim_1/behav/xsim/test.vcd ⛔
* https://drom.io/vcd/?github=DanieleParravicini/regex_coprocessor/master/scripts/sim/test2x2_regex22_string1.vcd
* https://drom.io/vcd/?github=pabloec1729/Hashes-generator/master/RTL/velocidad/test.vcd

### Vivado
* https://drom.io/vcd//?github=saharmalmir/Eth2Ser/master/UART2ETH.runs/impl_1/iladata.vcd
* https://drom.io/vcd/?github=BradMcDanel/multiplication-free-dnn/master/verilog/iladata.vcd ⛔

### Gist

`https://drom.io/vcd/?gist=<user>/<hash>/raw/<hash>/<filename>.vcd`

https://drom.io/vcd/?gist=drom/3b5f2ba5e2f60a91f9a8e765727858fe/raw/f79178d9e573d0957c065880b942882710a1660d/test1.vcd (Icarus)

https://drom.io/vcd/?gist=carlosedp/00380f29bbd7aadc3523ffd162230d0e/raw/d732be78edb558ba91df5b3b1475288279df96fd/Blinky.vcd (Treadle)

## Bitbucket

`https://drom.io/vcd//?bitbucket=<user>/<repo>/raw/<hash>/<filename>.vcd`

http://drom.io/vcd/?bitbucket=alex_drom/vcd-samples/raw/36cf049c82f70f82249682d20444903627b9536e/test1.vcd (Icarus)

## GitLab

:construction: Does not work Yet :construction:

`Cross-Origin Request Blocked`

`https://drom.io/vcd//?gitlab=<user>/<repo>/<brunch>/<filename>.vcd`

https://drom.io/vcd//?gitlab=drom/vcd-samples/raw/main/swerv1.vcd (Verilator)

### Snippets

https://gitlab.com/-/snippets/2162111/raw/main/test1.vcd


# WaveQL fetch support

Second query source is an url of signal list file.

`https://drom.io/vcd//?<host>=<path>.vcd&<host>=<path>.waveql`

https://drom.io/vcd/?github=wavedrom/vcd-samples/trunk/swerv1.vcd&gist=drom/a641b8321d3d4b6d07e1a3bde302bb34/raw/3246a0ccf470d0c20835d009be53c6acbb23403e/swerv_ifu_axi.waveql

https://drom.io/vcd/?github=dpretet/vcd/master/test4.vcd&github=wavedrom/vcd-samples/trunk/wave1.waveql
