package SpinalHDL.riscv

import spinal.core._
import collection.mutable
/*
what is static Pipeline
*/

//Todo about the PipelineDataInfo?
private class PipelineDataInfo{
  var firstOutputStageId = Int.MaxValue
  var lastOutputStageId = -1
  var firstInputStageId = Int.MaxValue
  var lastInputStageId = -1

  def addOutputStageId(id:Int) = {
    firstOutputStageId = Math.min(firstOutputStageId, id)
    lastOutputStageId = Math.max(lastOutputStageId, id)
  }

  def addInputStageId(id: Int) = {
    firstInputStageId = Math.min(firstInputStageId, id)
    lastInputStageId = Math.max(lastInputStageId, id)
  }

  def isUsedAsInput = lastInputStageId >= 0
}


trait StaticPipeline extends Pipeline {
  private var pipelineRegsMap:Map[Stage, PipelineRegs] = null

  def pipelineRegs:Map[Stage,PipelineRegs] = {
    assert(pipelineRegsMap != null)
    pipelineRegsMap
  }
  /*
  定义了取值和退休的阶段
  */
  override def fetchStage: Stage = stages.head
  override def retirementStage: Stage = stages.last

  override protected def init(): Unit = {
    pipelineRegsMap = stages.init
      .map(stage => {
        val regs = new PipelineRegs(stage)
        regs.setName(s"pipelineRegs_${stage.stageName}")
        stage -> regs
      })
      .toMap
  }

  //Todo rewrite the connect，连接不同的stage的信号
  override def connectStages() {
    // Debugging signals to ensure that PC and IR are passed through the whole
    // pipeline.
    val retiredPc = UInt(config.xlen bits)
    retiredPc := stages.last.output(data.PC)
    val retiredIr = UInt(config.xlen bits)
    retiredIr := stages.last.output(data.IR)

    val pipelineDataInfoMap =
      mutable.Map[PipelineData[_ <: Data], PipelineDataInfo]()

    for ((stage, stageId) <- stages.zipWithIndex) {
      for (valueData <- stage.lastValues.keys) {
        if (!stage.outputs.contains(valueData)) {
          stage.input(valueData)
        }
      }

      for (inputData <- stage.inputs.keys) {
        val info =
          pipelineDataInfoMap.getOrElseUpdate(inputData, new PipelineDataInfo)
        info.addInputStageId(stageId)
      }

      for (outputData <- stage.outputs.keys) {
        val info =
          pipelineDataInfoMap.getOrElseUpdate(outputData, new PipelineDataInfo)
        info.addOutputStageId(stageId)
      }
    }

    for ((data, info) <- pipelineDataInfoMap) {
      if (info.isUsedAsInput && info.firstInputStageId > 0) {
        assert(
          info.firstOutputStageId != Int.MaxValue,
          s"Pipeline register ${data.name} used as input in stage " +
            s"${stages(info.firstInputStageId).stageName} but is never output"
        )
        assert(
          info.firstOutputStageId <= info.firstInputStageId,
          s"Pipeline register ${data.name} used as input in stage " +
            s"${stages(info.firstInputStageId).stageName} before being first " +
            s"output in stage ${stages(info.firstOutputStageId).stageName}"
        )
      }

      val firstStageId = Math.min(info.firstInputStageId, info.firstOutputStageId)
      val lastStageId = Math.max(info.lastInputStageId, info.lastOutputStageId)

      for (outputStageId <- firstStageId until lastStageId) {
        val outputStage = stages(outputStageId)
        val inputStage = stages(outputStageId + 1)
        val input = inputStage.input(data) // := outputStage.output(data)
        val output = outputStage.output(data)
        val outputStageRegs = pipelineRegs(outputStage)
        val (regInput, regOutput) = outputStageRegs.addReg(data)
        regInput := output
        input := regOutput
      }
    }

    for (stage <- stages) {
      stage.connectOutputDefaults()
      stage.connectLastValues()
    }
  }
}
