
010STM32F446xx_Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000017e8  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080019b0  080019b0  00003020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080019b0  080019b0  00003020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080019b0  080019b0  000029b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080019b8  080019b8  00003020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080019b8  080019b8  000029b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080019bc  080019bc  000029bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  080019c0  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  20000020  080019e0  00003020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000068  080019e0  00003068  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00003020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001a56  00000000  00000000  0000304a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000005ef  00000000  00000000  00004aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001e0  00000000  00000000  00005090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000166  00000000  00000000  00005270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000027b7  00000000  00000000  000053d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002289  00000000  00000000  00007b8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000a992  00000000  00000000  00009e16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000147a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000830  00000000  00000000  000147ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0001501c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000020 	.word	0x20000020
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08001998 	.word	0x08001998

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000024 	.word	0x20000024
 8000204:	08001998 	.word	0x08001998

08000208 <strlen>:
 8000208:	4603      	mov	r3, r0
 800020a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020e:	2a00      	cmp	r2, #0
 8000210:	d1fb      	bne.n	800020a <strlen+0x2>
 8000212:	1a18      	subs	r0, r3, r0
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	@ 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__aeabi_d2uiz>:
 80007e4:	004a      	lsls	r2, r1, #1
 80007e6:	d211      	bcs.n	800080c <__aeabi_d2uiz+0x28>
 80007e8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80007ec:	d211      	bcs.n	8000812 <__aeabi_d2uiz+0x2e>
 80007ee:	d50d      	bpl.n	800080c <__aeabi_d2uiz+0x28>
 80007f0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80007f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007f8:	d40e      	bmi.n	8000818 <__aeabi_d2uiz+0x34>
 80007fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000802:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000806:	fa23 f002 	lsr.w	r0, r3, r2
 800080a:	4770      	bx	lr
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	4770      	bx	lr
 8000812:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000816:	d102      	bne.n	800081e <__aeabi_d2uiz+0x3a>
 8000818:	f04f 30ff 	mov.w	r0, #4294967295
 800081c:	4770      	bx	lr
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	4770      	bx	lr

08000824 <GPIO_PeripheralClkCtrl>:
 * @return		- none
 *
 * @Note 		-
 */
void GPIO_PeripheralClkCtrl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000824:	b480      	push	{r7}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
 800082c:	460b      	mov	r3, r1
 800082e:	70fb      	strb	r3, [r7, #3]
	 * translates the GPIO port base addresses into primitive integer data for
	 * ease of use in switch case statement or other applications that require
	 * a more primitive type of data.
	 * note: GPIO port base addresses which are pointers are not primitive data types
	 */
	uint8_t temp1 = GPIO_BASEADDR_TO_CODE(pGPIOx);
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	4a6c      	ldr	r2, [pc, #432]	@ (80009e4 <GPIO_PeripheralClkCtrl+0x1c0>)
 8000834:	4293      	cmp	r3, r2
 8000836:	d02b      	beq.n	8000890 <GPIO_PeripheralClkCtrl+0x6c>
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	4a6b      	ldr	r2, [pc, #428]	@ (80009e8 <GPIO_PeripheralClkCtrl+0x1c4>)
 800083c:	4293      	cmp	r3, r2
 800083e:	d025      	beq.n	800088c <GPIO_PeripheralClkCtrl+0x68>
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	4a6a      	ldr	r2, [pc, #424]	@ (80009ec <GPIO_PeripheralClkCtrl+0x1c8>)
 8000844:	4293      	cmp	r3, r2
 8000846:	d01f      	beq.n	8000888 <GPIO_PeripheralClkCtrl+0x64>
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	4a69      	ldr	r2, [pc, #420]	@ (80009f0 <GPIO_PeripheralClkCtrl+0x1cc>)
 800084c:	4293      	cmp	r3, r2
 800084e:	d019      	beq.n	8000884 <GPIO_PeripheralClkCtrl+0x60>
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	4a68      	ldr	r2, [pc, #416]	@ (80009f4 <GPIO_PeripheralClkCtrl+0x1d0>)
 8000854:	4293      	cmp	r3, r2
 8000856:	d013      	beq.n	8000880 <GPIO_PeripheralClkCtrl+0x5c>
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	4a67      	ldr	r2, [pc, #412]	@ (80009f8 <GPIO_PeripheralClkCtrl+0x1d4>)
 800085c:	4293      	cmp	r3, r2
 800085e:	d00d      	beq.n	800087c <GPIO_PeripheralClkCtrl+0x58>
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	4a66      	ldr	r2, [pc, #408]	@ (80009fc <GPIO_PeripheralClkCtrl+0x1d8>)
 8000864:	4293      	cmp	r3, r2
 8000866:	d007      	beq.n	8000878 <GPIO_PeripheralClkCtrl+0x54>
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	4a65      	ldr	r2, [pc, #404]	@ (8000a00 <GPIO_PeripheralClkCtrl+0x1dc>)
 800086c:	4293      	cmp	r3, r2
 800086e:	d101      	bne.n	8000874 <GPIO_PeripheralClkCtrl+0x50>
 8000870:	2307      	movs	r3, #7
 8000872:	e00e      	b.n	8000892 <GPIO_PeripheralClkCtrl+0x6e>
 8000874:	2300      	movs	r3, #0
 8000876:	e00c      	b.n	8000892 <GPIO_PeripheralClkCtrl+0x6e>
 8000878:	2306      	movs	r3, #6
 800087a:	e00a      	b.n	8000892 <GPIO_PeripheralClkCtrl+0x6e>
 800087c:	2305      	movs	r3, #5
 800087e:	e008      	b.n	8000892 <GPIO_PeripheralClkCtrl+0x6e>
 8000880:	2304      	movs	r3, #4
 8000882:	e006      	b.n	8000892 <GPIO_PeripheralClkCtrl+0x6e>
 8000884:	2303      	movs	r3, #3
 8000886:	e004      	b.n	8000892 <GPIO_PeripheralClkCtrl+0x6e>
 8000888:	2302      	movs	r3, #2
 800088a:	e002      	b.n	8000892 <GPIO_PeripheralClkCtrl+0x6e>
 800088c:	2301      	movs	r3, #1
 800088e:	e000      	b.n	8000892 <GPIO_PeripheralClkCtrl+0x6e>
 8000890:	2300      	movs	r3, #0
 8000892:	73fb      	strb	r3, [r7, #15]

	if(EnorDi == ENABLE){
 8000894:	78fb      	ldrb	r3, [r7, #3]
 8000896:	2b01      	cmp	r3, #1
 8000898:	d14e      	bne.n	8000938 <GPIO_PeripheralClkCtrl+0x114>
		/*
		 * I've used switch case statements for better readability compared to previous
		 * version of else if statements.
		 */
		switch(temp1){
 800089a:	7bfb      	ldrb	r3, [r7, #15]
 800089c:	2b07      	cmp	r3, #7
 800089e:	f200 8099 	bhi.w	80009d4 <GPIO_PeripheralClkCtrl+0x1b0>
 80008a2:	a201      	add	r2, pc, #4	@ (adr r2, 80008a8 <GPIO_PeripheralClkCtrl+0x84>)
 80008a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008a8:	080008c9 	.word	0x080008c9
 80008ac:	080008d7 	.word	0x080008d7
 80008b0:	080008e5 	.word	0x080008e5
 80008b4:	080008f3 	.word	0x080008f3
 80008b8:	08000901 	.word	0x08000901
 80008bc:	0800090f 	.word	0x0800090f
 80008c0:	0800091d 	.word	0x0800091d
 80008c4:	0800092b 	.word	0x0800092b
		case 0:
			GPIOA_PCLK_EN();
 80008c8:	4b4e      	ldr	r3, [pc, #312]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80008ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008cc:	4a4d      	ldr	r2, [pc, #308]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80008ce:	f043 0301 	orr.w	r3, r3, #1
 80008d2:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 80008d4:	e081      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 1:
			GPIOB_PCLK_EN();
 80008d6:	4b4b      	ldr	r3, [pc, #300]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	4a4a      	ldr	r2, [pc, #296]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80008dc:	f043 0302 	orr.w	r3, r3, #2
 80008e0:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 80008e2:	e07a      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 2:
			GPIOC_PCLK_EN();
 80008e4:	4b47      	ldr	r3, [pc, #284]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80008e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e8:	4a46      	ldr	r2, [pc, #280]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80008ea:	f043 0304 	orr.w	r3, r3, #4
 80008ee:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 80008f0:	e073      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 3:
			GPIOD_PCLK_EN();
 80008f2:	4b44      	ldr	r3, [pc, #272]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	4a43      	ldr	r2, [pc, #268]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80008f8:	f043 0308 	orr.w	r3, r3, #8
 80008fc:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 80008fe:	e06c      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 4:
			GPIOE_PCLK_EN();
 8000900:	4b40      	ldr	r3, [pc, #256]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 8000902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000904:	4a3f      	ldr	r2, [pc, #252]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 8000906:	f043 0310 	orr.w	r3, r3, #16
 800090a:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 800090c:	e065      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 5:
			GPIOF_PCLK_EN();
 800090e:	4b3d      	ldr	r3, [pc, #244]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000912:	4a3c      	ldr	r2, [pc, #240]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 8000914:	f043 0320 	orr.w	r3, r3, #32
 8000918:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 800091a:	e05e      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 6:
			GPIOG_PCLK_EN();
 800091c:	4b39      	ldr	r3, [pc, #228]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 800091e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000920:	4a38      	ldr	r2, [pc, #224]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 8000922:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000926:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 8000928:	e057      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 7:
			GPIOH_PCLK_EN();
 800092a:	4b36      	ldr	r3, [pc, #216]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092e:	4a35      	ldr	r2, [pc, #212]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 8000930:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000934:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 8000936:	e050      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
			break;
		}

	}
	else{
		switch(temp1){
 8000938:	7bfb      	ldrb	r3, [r7, #15]
 800093a:	2b07      	cmp	r3, #7
 800093c:	d84c      	bhi.n	80009d8 <GPIO_PeripheralClkCtrl+0x1b4>
 800093e:	a201      	add	r2, pc, #4	@ (adr r2, 8000944 <GPIO_PeripheralClkCtrl+0x120>)
 8000940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000944:	08000965 	.word	0x08000965
 8000948:	08000973 	.word	0x08000973
 800094c:	08000981 	.word	0x08000981
 8000950:	0800098f 	.word	0x0800098f
 8000954:	0800099d 	.word	0x0800099d
 8000958:	080009ab 	.word	0x080009ab
 800095c:	080009b9 	.word	0x080009b9
 8000960:	080009c7 	.word	0x080009c7
		case 0:
			GPIOA_PCLK_DI();
 8000964:	4b27      	ldr	r3, [pc, #156]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 8000966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000968:	4a26      	ldr	r2, [pc, #152]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 800096a:	f023 0301 	bic.w	r3, r3, #1
 800096e:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 8000970:	e033      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 1:
			GPIOB_PCLK_DI();
 8000972:	4b24      	ldr	r3, [pc, #144]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000976:	4a23      	ldr	r2, [pc, #140]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 8000978:	f023 0302 	bic.w	r3, r3, #2
 800097c:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 800097e:	e02c      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 2:
			GPIOC_PCLK_DI();
 8000980:	4b20      	ldr	r3, [pc, #128]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 8000982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000984:	4a1f      	ldr	r2, [pc, #124]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 8000986:	f023 0304 	bic.w	r3, r3, #4
 800098a:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 800098c:	e025      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 3:
			GPIOD_PCLK_DI();
 800098e:	4b1d      	ldr	r3, [pc, #116]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000992:	4a1c      	ldr	r2, [pc, #112]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 8000994:	f023 0308 	bic.w	r3, r3, #8
 8000998:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 800099a:	e01e      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 4:
			GPIOE_PCLK_DI();
 800099c:	4b19      	ldr	r3, [pc, #100]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 800099e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a0:	4a18      	ldr	r2, [pc, #96]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80009a2:	f023 0310 	bic.w	r3, r3, #16
 80009a6:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 80009a8:	e017      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 5:
			GPIOF_PCLK_DI();
 80009aa:	4b16      	ldr	r3, [pc, #88]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	4a15      	ldr	r2, [pc, #84]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80009b0:	f023 0320 	bic.w	r3, r3, #32
 80009b4:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 80009b6:	e010      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 6:
			GPIOG_PCLK_DI();
 80009b8:	4b12      	ldr	r3, [pc, #72]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80009ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009bc:	4a11      	ldr	r2, [pc, #68]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80009be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80009c2:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 80009c4:	e009      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		case 7:
			GPIOH_PCLK_DI();
 80009c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000a04 <GPIO_PeripheralClkCtrl+0x1e0>)
 80009cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80009d0:	6313      	str	r3, [r2, #48]	@ 0x30
			break;
 80009d2:	e002      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
			break;
 80009d4:	bf00      	nop
 80009d6:	e000      	b.n	80009da <GPIO_PeripheralClkCtrl+0x1b6>
		default:
			break;
 80009d8:	bf00      	nop
		}

	}

}
 80009da:	bf00      	nop
 80009dc:	3714      	adds	r7, #20
 80009de:	46bd      	mov	sp, r7
 80009e0:	bc80      	pop	{r7}
 80009e2:	4770      	bx	lr
 80009e4:	40020000 	.word	0x40020000
 80009e8:	40020400 	.word	0x40020400
 80009ec:	40020800 	.word	0x40020800
 80009f0:	40020c00 	.word	0x40020c00
 80009f4:	40021000 	.word	0x40021000
 80009f8:	40021400 	.word	0x40021400
 80009fc:	40021800 	.word	0x40021800
 8000a00:	40021c00 	.word	0x40021c00
 8000a04:	40023800 	.word	0x40023800

08000a08 <GPIO_Init>:
 *
 * @Note 		-
 */

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b086      	sub	sp, #24
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
	GPIO_PeripheralClkCtrl(pGPIOHandle->pGPIOx, ENABLE);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2101      	movs	r1, #1
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff ff04 	bl	8000824 <GPIO_PeripheralClkCtrl>

	uint32_t temp=0;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <=GPIO_MODE_ANALOG ){
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	795b      	ldrb	r3, [r3, #5]
 8000a24:	2b03      	cmp	r3, #3
 8000a26:	d822      	bhi.n	8000a6e <GPIO_Init+0x66>

		//1. Configure mode of GPIO pin
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)) );
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	795b      	ldrb	r3, [r3, #5]
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	791b      	ldrb	r3, [r3, #4]
 8000a32:	005b      	lsls	r3, r3, #1
 8000a34:	fa02 f303 	lsl.w	r3, r2, r3
 8000a38:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(3 << (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)) ); //clears the bit fields first before setting
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	791b      	ldrb	r3, [r3, #4]
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	2103      	movs	r1, #3
 8000a48:	fa01 f303 	lsl.w	r3, r1, r3
 8000a4c:	43db      	mvns	r3, r3
 8000a4e:	4619      	mov	r1, r3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	400a      	ands	r2, r1
 8000a56:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //sets the bit fields in the register
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	6819      	ldr	r1, [r3, #0]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	697a      	ldr	r2, [r7, #20]
 8000a64:	430a      	orrs	r2, r1
 8000a66:	601a      	str	r2, [r3, #0]
		temp = 0;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	617b      	str	r3, [r7, #20]
 8000a6c:	e0ea      	b.n	8000c44 <GPIO_Init+0x23c>
		//1. pin must be in input configuration
		//2. configure the edge trigger (RT,FT,RFT)
		//3. ENABLE INTERRUPT DELIVERY FROM PERIPHERAL TO THE PROCEssor (on peripheral side)

		//clears bits at the same time setting to input mode since input mode is "00".
		pGPIOHandle->pGPIOx->MODER &= ~(3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	791b      	ldrb	r3, [r3, #4]
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	2103      	movs	r1, #3
 8000a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a80:	43db      	mvns	r3, r3
 8000a82:	4619      	mov	r1, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	400a      	ands	r2, r1
 8000a8a:	601a      	str	r2, [r3, #0]

		switch(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode){
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	795b      	ldrb	r3, [r3, #5]
 8000a90:	2b06      	cmp	r3, #6
 8000a92:	d036      	beq.n	8000b02 <GPIO_Init+0xfa>
 8000a94:	2b06      	cmp	r3, #6
 8000a96:	dc4b      	bgt.n	8000b30 <GPIO_Init+0x128>
 8000a98:	2b04      	cmp	r3, #4
 8000a9a:	d002      	beq.n	8000aa2 <GPIO_Init+0x9a>
 8000a9c:	2b05      	cmp	r3, #5
 8000a9e:	d018      	beq.n	8000ad2 <GPIO_Init+0xca>
			//1. configure both FTSR & RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
			break;
		default:
			break;
 8000aa0:	e046      	b.n	8000b30 <GPIO_Init+0x128>
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000aa2:	4b44      	ldr	r3, [pc, #272]	@ (8000bb4 <GPIO_Init+0x1ac>)
 8000aa4:	68db      	ldr	r3, [r3, #12]
 8000aa6:	687a      	ldr	r2, [r7, #4]
 8000aa8:	7912      	ldrb	r2, [r2, #4]
 8000aaa:	4611      	mov	r1, r2
 8000aac:	2201      	movs	r2, #1
 8000aae:	408a      	lsls	r2, r1
 8000ab0:	4611      	mov	r1, r2
 8000ab2:	4a40      	ldr	r2, [pc, #256]	@ (8000bb4 <GPIO_Init+0x1ac>)
 8000ab4:	430b      	orrs	r3, r1
 8000ab6:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000ab8:	4b3e      	ldr	r3, [pc, #248]	@ (8000bb4 <GPIO_Init+0x1ac>)
 8000aba:	689b      	ldr	r3, [r3, #8]
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	7912      	ldrb	r2, [r2, #4]
 8000ac0:	4611      	mov	r1, r2
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	408a      	lsls	r2, r1
 8000ac6:	43d2      	mvns	r2, r2
 8000ac8:	4611      	mov	r1, r2
 8000aca:	4a3a      	ldr	r2, [pc, #232]	@ (8000bb4 <GPIO_Init+0x1ac>)
 8000acc:	400b      	ands	r3, r1
 8000ace:	6093      	str	r3, [r2, #8]
			break;
 8000ad0:	e02f      	b.n	8000b32 <GPIO_Init+0x12a>
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000ad2:	4b38      	ldr	r3, [pc, #224]	@ (8000bb4 <GPIO_Init+0x1ac>)
 8000ad4:	689b      	ldr	r3, [r3, #8]
 8000ad6:	687a      	ldr	r2, [r7, #4]
 8000ad8:	7912      	ldrb	r2, [r2, #4]
 8000ada:	4611      	mov	r1, r2
 8000adc:	2201      	movs	r2, #1
 8000ade:	408a      	lsls	r2, r1
 8000ae0:	4611      	mov	r1, r2
 8000ae2:	4a34      	ldr	r2, [pc, #208]	@ (8000bb4 <GPIO_Init+0x1ac>)
 8000ae4:	430b      	orrs	r3, r1
 8000ae6:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000ae8:	4b32      	ldr	r3, [pc, #200]	@ (8000bb4 <GPIO_Init+0x1ac>)
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	687a      	ldr	r2, [r7, #4]
 8000aee:	7912      	ldrb	r2, [r2, #4]
 8000af0:	4611      	mov	r1, r2
 8000af2:	2201      	movs	r2, #1
 8000af4:	408a      	lsls	r2, r1
 8000af6:	43d2      	mvns	r2, r2
 8000af8:	4611      	mov	r1, r2
 8000afa:	4a2e      	ldr	r2, [pc, #184]	@ (8000bb4 <GPIO_Init+0x1ac>)
 8000afc:	400b      	ands	r3, r1
 8000afe:	60d3      	str	r3, [r2, #12]
			break;
 8000b00:	e017      	b.n	8000b32 <GPIO_Init+0x12a>
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000b02:	4b2c      	ldr	r3, [pc, #176]	@ (8000bb4 <GPIO_Init+0x1ac>)
 8000b04:	68db      	ldr	r3, [r3, #12]
 8000b06:	687a      	ldr	r2, [r7, #4]
 8000b08:	7912      	ldrb	r2, [r2, #4]
 8000b0a:	4611      	mov	r1, r2
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	408a      	lsls	r2, r1
 8000b10:	4611      	mov	r1, r2
 8000b12:	4a28      	ldr	r2, [pc, #160]	@ (8000bb4 <GPIO_Init+0x1ac>)
 8000b14:	430b      	orrs	r3, r1
 8000b16:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000b18:	4b26      	ldr	r3, [pc, #152]	@ (8000bb4 <GPIO_Init+0x1ac>)
 8000b1a:	689b      	ldr	r3, [r3, #8]
 8000b1c:	687a      	ldr	r2, [r7, #4]
 8000b1e:	7912      	ldrb	r2, [r2, #4]
 8000b20:	4611      	mov	r1, r2
 8000b22:	2201      	movs	r2, #1
 8000b24:	408a      	lsls	r2, r1
 8000b26:	4611      	mov	r1, r2
 8000b28:	4a22      	ldr	r2, [pc, #136]	@ (8000bb4 <GPIO_Init+0x1ac>)
 8000b2a:	430b      	orrs	r3, r1
 8000b2c:	6093      	str	r3, [r2, #8]
			break;
 8000b2e:	e000      	b.n	8000b32 <GPIO_Init+0x12a>
			break;
 8000b30:	bf00      	nop
		 * This part is where it chooses the specific EXTI line to program.
		 * temp1 chooses the specific EXTICR peripheral register (out of 4) to program
		 * With the given pin number, we then calculate how much left shift the bits need to program the specific
		 * EXTI which the GPIO number is associated with and stored into Lshift_val. EXTI0 = PIN 0's ----> EXTI15 = PIN 15's.
		 */
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	791b      	ldrb	r3, [r3, #4]
 8000b36:	089b      	lsrs	r3, r3, #2
 8000b38:	74fb      	strb	r3, [r7, #19]
		uint8_t Lshift_val = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	791b      	ldrb	r3, [r3, #4]
 8000b3e:	f003 0303 	and.w	r3, r3, #3
 8000b42:	74bb      	strb	r3, [r7, #18]

		/*translates the given GPIO port address into a specific GPIO port code for programming
		 * the SYSCFG EXTICR peripheral register.*/
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a1b      	ldr	r2, [pc, #108]	@ (8000bb8 <GPIO_Init+0x1b0>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d044      	beq.n	8000bd8 <GPIO_Init+0x1d0>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a1a      	ldr	r2, [pc, #104]	@ (8000bbc <GPIO_Init+0x1b4>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d02b      	beq.n	8000bb0 <GPIO_Init+0x1a8>
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a18      	ldr	r2, [pc, #96]	@ (8000bc0 <GPIO_Init+0x1b8>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d024      	beq.n	8000bac <GPIO_Init+0x1a4>
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a17      	ldr	r2, [pc, #92]	@ (8000bc4 <GPIO_Init+0x1bc>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d01d      	beq.n	8000ba8 <GPIO_Init+0x1a0>
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a15      	ldr	r2, [pc, #84]	@ (8000bc8 <GPIO_Init+0x1c0>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d016      	beq.n	8000ba4 <GPIO_Init+0x19c>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4a14      	ldr	r2, [pc, #80]	@ (8000bcc <GPIO_Init+0x1c4>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d00f      	beq.n	8000ba0 <GPIO_Init+0x198>
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a12      	ldr	r2, [pc, #72]	@ (8000bd0 <GPIO_Init+0x1c8>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d008      	beq.n	8000b9c <GPIO_Init+0x194>
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a11      	ldr	r2, [pc, #68]	@ (8000bd4 <GPIO_Init+0x1cc>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d101      	bne.n	8000b98 <GPIO_Init+0x190>
 8000b94:	2307      	movs	r3, #7
 8000b96:	e020      	b.n	8000bda <GPIO_Init+0x1d2>
 8000b98:	2300      	movs	r3, #0
 8000b9a:	e01e      	b.n	8000bda <GPIO_Init+0x1d2>
 8000b9c:	2306      	movs	r3, #6
 8000b9e:	e01c      	b.n	8000bda <GPIO_Init+0x1d2>
 8000ba0:	2305      	movs	r3, #5
 8000ba2:	e01a      	b.n	8000bda <GPIO_Init+0x1d2>
 8000ba4:	2304      	movs	r3, #4
 8000ba6:	e018      	b.n	8000bda <GPIO_Init+0x1d2>
 8000ba8:	2303      	movs	r3, #3
 8000baa:	e016      	b.n	8000bda <GPIO_Init+0x1d2>
 8000bac:	2302      	movs	r3, #2
 8000bae:	e014      	b.n	8000bda <GPIO_Init+0x1d2>
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	e012      	b.n	8000bda <GPIO_Init+0x1d2>
 8000bb4:	40013c00 	.word	0x40013c00
 8000bb8:	40020000 	.word	0x40020000
 8000bbc:	40020400 	.word	0x40020400
 8000bc0:	40020800 	.word	0x40020800
 8000bc4:	40020c00 	.word	0x40020c00
 8000bc8:	40021000 	.word	0x40021000
 8000bcc:	40021400 	.word	0x40021400
 8000bd0:	40021800 	.word	0x40021800
 8000bd4:	40021c00 	.word	0x40021c00
 8000bd8:	2300      	movs	r3, #0
 8000bda:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000bdc:	4b6a      	ldr	r3, [pc, #424]	@ (8000d88 <GPIO_Init+0x380>)
 8000bde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000be0:	4a69      	ldr	r2, [pc, #420]	@ (8000d88 <GPIO_Init+0x380>)
 8000be2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000be6:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] &= ~(15 << (4*Lshift_val) ); //clears peripheral register bitfield
 8000be8:	4a68      	ldr	r2, [pc, #416]	@ (8000d8c <GPIO_Init+0x384>)
 8000bea:	7cfb      	ldrb	r3, [r7, #19]
 8000bec:	3302      	adds	r3, #2
 8000bee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000bf2:	7cbb      	ldrb	r3, [r7, #18]
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	210f      	movs	r1, #15
 8000bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfc:	43db      	mvns	r3, r3
 8000bfe:	4618      	mov	r0, r3
 8000c00:	4962      	ldr	r1, [pc, #392]	@ (8000d8c <GPIO_Init+0x384>)
 8000c02:	7cfb      	ldrb	r3, [r7, #19]
 8000c04:	4002      	ands	r2, r0
 8000c06:	3302      	adds	r3, #2
 8000c08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		SYSCFG->EXTICR[temp1] |= ( portcode << (4*Lshift_val) ); //clears peripheral register bitfield
 8000c0c:	4a5f      	ldr	r2, [pc, #380]	@ (8000d8c <GPIO_Init+0x384>)
 8000c0e:	7cfb      	ldrb	r3, [r7, #19]
 8000c10:	3302      	adds	r3, #2
 8000c12:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c16:	7c79      	ldrb	r1, [r7, #17]
 8000c18:	7cbb      	ldrb	r3, [r7, #18]
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c20:	4618      	mov	r0, r3
 8000c22:	495a      	ldr	r1, [pc, #360]	@ (8000d8c <GPIO_Init+0x384>)
 8000c24:	7cfb      	ldrb	r3, [r7, #19]
 8000c26:	4302      	orrs	r2, r0
 8000c28:	3302      	adds	r3, #2
 8000c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		/*
		 * /3. enable the EXTI interrupt delivery using IMR.
		 *     Basically unmasks the interrupt that will run through the specific EXTI line
		 */
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000c2e:	4b58      	ldr	r3, [pc, #352]	@ (8000d90 <GPIO_Init+0x388>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	687a      	ldr	r2, [r7, #4]
 8000c34:	7912      	ldrb	r2, [r2, #4]
 8000c36:	4611      	mov	r1, r2
 8000c38:	2201      	movs	r2, #1
 8000c3a:	408a      	lsls	r2, r1
 8000c3c:	4611      	mov	r1, r2
 8000c3e:	4a54      	ldr	r2, [pc, #336]	@ (8000d90 <GPIO_Init+0x388>)
 8000c40:	430b      	orrs	r3, r1
 8000c42:	6013      	str	r3, [r2, #0]
	}

	//2. Configure pup pud settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdCtrl << (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)) );
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	79db      	ldrb	r3, [r3, #7]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	791b      	ldrb	r3, [r3, #4]
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	fa02 f303 	lsl.w	r3, r2, r3
 8000c54:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(3 << (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)) ); //clears the bit fields first before setting
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	68da      	ldr	r2, [r3, #12]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	791b      	ldrb	r3, [r3, #4]
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	2103      	movs	r1, #3
 8000c64:	fa01 f303 	lsl.w	r3, r1, r3
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	400a      	ands	r2, r1
 8000c72:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp; //sets the bit fields
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	68d9      	ldr	r1, [r3, #12]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	697a      	ldr	r2, [r7, #20]
 8000c80:	430a      	orrs	r2, r1
 8000c82:	60da      	str	r2, [r3, #12]
	temp = 0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	617b      	str	r3, [r7, #20]

	//3. Configure output type & output speed

	//Only executes if user wants to set GPIO as output mode because no pushpull or open drain config for GPIO input mode
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	7a1b      	ldrb	r3, [r3, #8]
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	791b      	ldrb	r3, [r3, #4]
 8000c92:	fa02 f303 	lsl.w	r3, r2, r3
 8000c96:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(1 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) ); //clears the bit fields
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	685a      	ldr	r2, [r3, #4]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	791b      	ldrb	r3, [r3, #4]
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	408b      	lsls	r3, r1
 8000ca8:	43db      	mvns	r3, r3
 8000caa:	4619      	mov	r1, r3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	400a      	ands	r2, r1
 8000cb2:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp; //sets the bit fields
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	6859      	ldr	r1, [r3, #4]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	697a      	ldr	r2, [r7, #20]
 8000cc0:	430a      	orrs	r2, r1
 8000cc2:	605a      	str	r2, [r3, #4]
	temp = 0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]

	//sets GPIO output speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)) );
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	799b      	ldrb	r3, [r3, #6]
 8000ccc:	461a      	mov	r2, r3
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	791b      	ldrb	r3, [r3, #4]
 8000cd2:	005b      	lsls	r3, r3, #1
 8000cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd8:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDER &= ~(3 << (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)) ); //clears the bit fields
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	689a      	ldr	r2, [r3, #8]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	791b      	ldrb	r3, [r3, #4]
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	2103      	movs	r1, #3
 8000ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8000cec:	43db      	mvns	r3, r3
 8000cee:	4619      	mov	r1, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	400a      	ands	r2, r1
 8000cf6:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDER |= temp; //sets the bit fields
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	6899      	ldr	r1, [r3, #8]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	697a      	ldr	r2, [r7, #20]
 8000d04:	430a      	orrs	r2, r1
 8000d06:	609a      	str	r2, [r3, #8]
	temp = 0;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	617b      	str	r3, [r7, #20]


	//4. Configure alternate function setting (if GPIO is set at alternate function mode)
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	795b      	ldrb	r3, [r3, #5]
 8000d10:	2b02      	cmp	r3, #2
 8000d12:	d134      	bne.n	8000d7e <GPIO_Init+0x376>
		 * The resulting quotient selects whether AFRL = 0 or AFRH = 1 to be used as index in the AFR array
		 * Logic behind: any number that is less than 8 divided by 8 will result in a quotient of 0 since only the integer part is stored
		 * in the variable hence it will  use the 0 index which the AFRL address is at.
		 * If the number (pin number) is greater than 8, the resulting quotient is 1 hence will use the index 1 which the AFRH address is at
		 */
		uint8_t temp1 = ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) / 8);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	791b      	ldrb	r3, [r3, #4]
 8000d18:	08db      	lsrs	r3, r3, #3
 8000d1a:	743b      	strb	r3, [r7, #16]

		/*
		 * the resulting modulo determines the left shift needed for setting the peripheral register
		 */
		uint8_t Lshift_val = ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) % 8);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	791b      	ldrb	r3, [r3, #4]
 8000d20:	f003 0307 	and.w	r3, r3, #7
 8000d24:	73fb      	strb	r3, [r7, #15]

		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinAFMode << (4 * Lshift_val) );
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	7a5b      	ldrb	r3, [r3, #9]
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	7bfb      	ldrb	r3, [r7, #15]
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	fa02 f303 	lsl.w	r3, r2, r3
 8000d34:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(15 << (4 * Lshift_val) ); //clears the bit fields in the register before setting
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	7c3a      	ldrb	r2, [r7, #16]
 8000d3c:	3208      	adds	r2, #8
 8000d3e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000d42:	7bfb      	ldrb	r3, [r7, #15]
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	220f      	movs	r2, #15
 8000d48:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	4618      	mov	r0, r3
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	7c3a      	ldrb	r2, [r7, #16]
 8000d56:	4001      	ands	r1, r0
 8000d58:	3208      	adds	r2, #8
 8000d5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= temp;  //Sets the bit fields in the register
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	7c3a      	ldrb	r2, [r7, #16]
 8000d64:	3208      	adds	r2, #8
 8000d66:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	7c3a      	ldrb	r2, [r7, #16]
 8000d70:	6979      	ldr	r1, [r7, #20]
 8000d72:	4301      	orrs	r1, r0
 8000d74:	3208      	adds	r2, #8
 8000d76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		temp = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	617b      	str	r3, [r7, #20]
	}

}
 8000d7e:	bf00      	nop
 8000d80:	3718      	adds	r7, #24
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40023800 	.word	0x40023800
 8000d8c:	40013800 	.word	0x40013800
 8000d90:	40013c00 	.word	0x40013c00

08000d94 <I2C_PeripheralClkCtrl>:
 * @return		- none
 *
 * @Note 		-
 */
void I2C_PeripheralClkCtrl(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	460b      	mov	r3, r1
 8000d9e:	70fb      	strb	r3, [r7, #3]
	uint8_t temp1 = I2C_BASEADDR_TO_CODE(pI2Cx);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4a2e      	ldr	r2, [pc, #184]	@ (8000e5c <I2C_PeripheralClkCtrl+0xc8>)
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d00d      	beq.n	8000dc4 <I2C_PeripheralClkCtrl+0x30>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4a2d      	ldr	r2, [pc, #180]	@ (8000e60 <I2C_PeripheralClkCtrl+0xcc>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d007      	beq.n	8000dc0 <I2C_PeripheralClkCtrl+0x2c>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a2c      	ldr	r2, [pc, #176]	@ (8000e64 <I2C_PeripheralClkCtrl+0xd0>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d101      	bne.n	8000dbc <I2C_PeripheralClkCtrl+0x28>
 8000db8:	2302      	movs	r3, #2
 8000dba:	e004      	b.n	8000dc6 <I2C_PeripheralClkCtrl+0x32>
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	e002      	b.n	8000dc6 <I2C_PeripheralClkCtrl+0x32>
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	e000      	b.n	8000dc6 <I2C_PeripheralClkCtrl+0x32>
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	73fb      	strb	r3, [r7, #15]

	if(EnorDi == ENABLE){
 8000dc8:	78fb      	ldrb	r3, [r7, #3]
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d11e      	bne.n	8000e0c <I2C_PeripheralClkCtrl+0x78>
		switch(temp1){
 8000dce:	7bfb      	ldrb	r3, [r7, #15]
 8000dd0:	2b02      	cmp	r3, #2
 8000dd2:	d014      	beq.n	8000dfe <I2C_PeripheralClkCtrl+0x6a>
 8000dd4:	2b02      	cmp	r3, #2
 8000dd6:	dc38      	bgt.n	8000e4a <I2C_PeripheralClkCtrl+0xb6>
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d002      	beq.n	8000de2 <I2C_PeripheralClkCtrl+0x4e>
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d007      	beq.n	8000df0 <I2C_PeripheralClkCtrl+0x5c>
			break;
		case 2:
			I2C3_PCLK_EN();
			break;
		default:
			break;
 8000de0:	e033      	b.n	8000e4a <I2C_PeripheralClkCtrl+0xb6>
			I2C1_PCLK_EN();
 8000de2:	4b21      	ldr	r3, [pc, #132]	@ (8000e68 <I2C_PeripheralClkCtrl+0xd4>)
 8000de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de6:	4a20      	ldr	r2, [pc, #128]	@ (8000e68 <I2C_PeripheralClkCtrl+0xd4>)
 8000de8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dec:	6413      	str	r3, [r2, #64]	@ 0x40
			break;
 8000dee:	e02f      	b.n	8000e50 <I2C_PeripheralClkCtrl+0xbc>
			I2C2_PCLK_EN();
 8000df0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e68 <I2C_PeripheralClkCtrl+0xd4>)
 8000df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000df4:	4a1c      	ldr	r2, [pc, #112]	@ (8000e68 <I2C_PeripheralClkCtrl+0xd4>)
 8000df6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000dfa:	6413      	str	r3, [r2, #64]	@ 0x40
			break;
 8000dfc:	e028      	b.n	8000e50 <I2C_PeripheralClkCtrl+0xbc>
			I2C3_PCLK_EN();
 8000dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8000e68 <I2C_PeripheralClkCtrl+0xd4>)
 8000e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e02:	4a19      	ldr	r2, [pc, #100]	@ (8000e68 <I2C_PeripheralClkCtrl+0xd4>)
 8000e04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000e08:	6413      	str	r3, [r2, #64]	@ 0x40
			break;
 8000e0a:	e021      	b.n	8000e50 <I2C_PeripheralClkCtrl+0xbc>
		}

	}
	else{
		switch(temp1){
 8000e0c:	7bfb      	ldrb	r3, [r7, #15]
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	d014      	beq.n	8000e3c <I2C_PeripheralClkCtrl+0xa8>
 8000e12:	2b02      	cmp	r3, #2
 8000e14:	dc1b      	bgt.n	8000e4e <I2C_PeripheralClkCtrl+0xba>
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d002      	beq.n	8000e20 <I2C_PeripheralClkCtrl+0x8c>
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	d007      	beq.n	8000e2e <I2C_PeripheralClkCtrl+0x9a>
			break;
		case 2:
			I2C3_PCLK_DI();
			break;
		default:
			break;
 8000e1e:	e016      	b.n	8000e4e <I2C_PeripheralClkCtrl+0xba>
			I2C1_PCLK_DI();
 8000e20:	4b11      	ldr	r3, [pc, #68]	@ (8000e68 <I2C_PeripheralClkCtrl+0xd4>)
 8000e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e24:	4a10      	ldr	r2, [pc, #64]	@ (8000e68 <I2C_PeripheralClkCtrl+0xd4>)
 8000e26:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000e2a:	6413      	str	r3, [r2, #64]	@ 0x40
			break;
 8000e2c:	e010      	b.n	8000e50 <I2C_PeripheralClkCtrl+0xbc>
			I2C2_PCLK_DI();
 8000e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e68 <I2C_PeripheralClkCtrl+0xd4>)
 8000e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e32:	4a0d      	ldr	r2, [pc, #52]	@ (8000e68 <I2C_PeripheralClkCtrl+0xd4>)
 8000e34:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000e38:	6413      	str	r3, [r2, #64]	@ 0x40
			break;
 8000e3a:	e009      	b.n	8000e50 <I2C_PeripheralClkCtrl+0xbc>
			I2C3_PCLK_DI();
 8000e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e68 <I2C_PeripheralClkCtrl+0xd4>)
 8000e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e40:	4a09      	ldr	r2, [pc, #36]	@ (8000e68 <I2C_PeripheralClkCtrl+0xd4>)
 8000e42:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000e46:	6413      	str	r3, [r2, #64]	@ 0x40
			break;
 8000e48:	e002      	b.n	8000e50 <I2C_PeripheralClkCtrl+0xbc>
			break;
 8000e4a:	bf00      	nop
 8000e4c:	e000      	b.n	8000e50 <I2C_PeripheralClkCtrl+0xbc>
			break;
 8000e4e:	bf00      	nop
		}

	}
}
 8000e50:	bf00      	nop
 8000e52:	3714      	adds	r7, #20
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bc80      	pop	{r7}
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	40005400 	.word	0x40005400
 8000e60:	40005800 	.word	0x40005800
 8000e64:	40005c00 	.word	0x40005c00
 8000e68:	40023800 	.word	0x40023800

08000e6c <I2C_PeripheralControl>:
 * @return		- none
 *
 * @Note 		-
 */
void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	460b      	mov	r3, r1
 8000e76:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE) {
 8000e78:	78fb      	ldrb	r3, [r7, #3]
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	d10c      	bne.n	8000e98 <I2C_PeripheralControl+0x2c>
		pI2Cx->CR1 |= (1 << I2C_CR1_PE); //Enable the peripheral
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f043 0201 	orr.w	r2, r3, #1
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	601a      	str	r2, [r3, #0]

		//enables ACKing, can only be enabled when PE = 1
		pI2Cx->CR1 |= 1 << I2C_CR1_ACK;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	601a      	str	r2, [r3, #0]

	} else {
		pI2Cx->CR1 &= ~(1 << I2C_CR1_PE); //Disable the peripheral
	}
}
 8000e96:	e005      	b.n	8000ea4 <I2C_PeripheralControl+0x38>
		pI2Cx->CR1 &= ~(1 << I2C_CR1_PE); //Disable the peripheral
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f023 0201 	bic.w	r2, r3, #1
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	601a      	str	r2, [r3, #0]
}
 8000ea4:	bf00      	nop
 8000ea6:	370c      	adds	r7, #12
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bc80      	pop	{r7}
 8000eac:	4770      	bx	lr
	...

08000eb0 <I2C_Init>:
 * @return		- none
 *
 * @Note 		-
 */
void I2C_Init(I2C_Handle_t *pI2CHandle)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b086      	sub	sp, #24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	I2C_PeripheralClkCtrl(pI2CHandle->pI2Cx, ENABLE);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff ff68 	bl	8000d94 <I2C_PeripheralClkCtrl>

	uint32_t SCLSpeed = pI2CHandle->I2C_Config.I2C_SCLSpeed;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	617b      	str	r3, [r7, #20]
	uint16_t CCRVal;
	uint16_t temp = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	827b      	strh	r3, [r7, #18]

	//fetches the current APB1 clock value
	uint32_t APB1Clock = RCC_GetPCLK1Value();
 8000ece:	f000 f893 	bl	8000ff8 <RCC_GetPCLK1Value>
 8000ed2:	60f8      	str	r0, [r7, #12]

	//clears the I2C_CR2:FREQ5:0 bitfield just to be sure thats its clean before setting
	pI2CHandle->pI2Cx->CR2 &= ~(63 << I2C_CR2_FREQ5_0);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	685a      	ldr	r2, [r3, #4]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8000ee2:	605a      	str	r2, [r3, #4]

	//program the current APB1 clock freq into I2C_CR2:FREQ5_0
	//divided the APB1Clock value with 1 million, only need the ten millions and millions digit
	pI2CHandle->pI2Cx->CR2 |= (APB1Clock/1000000) << I2C_CR2_FREQ5_0;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	6859      	ldr	r1, [r3, #4]
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	4a3e      	ldr	r2, [pc, #248]	@ (8000fe8 <I2C_Init+0x138>)
 8000eee:	fba2 2303 	umull	r2, r3, r2, r3
 8000ef2:	0c9a      	lsrs	r2, r3, #18
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	430a      	orrs	r2, r1
 8000efa:	605a      	str	r2, [r3, #4]

	//programs the user defined slave address to I2C_OAR1:ADD7_1 register
	pI2CHandle->pI2Cx->OAR1 |= pI2CHandle->I2C_Config.I2C_DeviceAddress << I2C_OAR1_ADD7_1;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	6899      	ldr	r1, [r3, #8]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	7a1b      	ldrb	r3, [r3, #8]
 8000f06:	005a      	lsls	r2, r3, #1
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	430a      	orrs	r2, r1
 8000f0e:	609a      	str	r2, [r3, #8]

	//set the 14th bit in OAR1 register to 1 as instructed by reference manual.
	pI2CHandle->pI2Cx->OAR1 |= 1 << I2C_OAR1_BIT14;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	689a      	ldr	r2, [r3, #8]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000f1e:	609a      	str	r2, [r3, #8]

	//for standard mode at 100Kbps
	if(SCLSpeed <= I2C_SCL_SPEED_STANDARD)
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	4a32      	ldr	r2, [pc, #200]	@ (8000fec <I2C_Init+0x13c>)
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d812      	bhi.n	8000f4e <I2C_Init+0x9e>
	{
		//set the MCU into master standard mode
		temp &= ~(1 << I2C_CCR_FS);
 8000f28:	8a7b      	ldrh	r3, [r7, #18]
 8000f2a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000f2e:	827b      	strh	r3, [r7, #18]

		//calculate the needed CCR , for some reason it will skip this calculation and go to
		//infinite loop, idk why probably kay float ni sya?
		CCRVal = APB1Clock / (2 * SCLSpeed);
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	68fa      	ldr	r2, [r7, #12]
 8000f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f3a:	817b      	strh	r3, [r7, #10]

		//set the CCR value
		temp |= CCRVal << I2C_CCR_CCR11_0;
 8000f3c:	8a7a      	ldrh	r2, [r7, #18]
 8000f3e:	897b      	ldrh	r3, [r7, #10]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	827b      	strh	r3, [r7, #18]

		//programs the temp value into the CCR register
		pI2CHandle->pI2Cx->CCR = temp;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	8a7a      	ldrh	r2, [r7, #18]
 8000f4a:	61da      	str	r2, [r3, #28]
 8000f4c:	e03c      	b.n	8000fc8 <I2C_Init+0x118>
	}
	//for fast mode 200kbs and 400kbps
	else{

		//set the MCU into master fast mode
		temp |= 1 << I2C_CCR_FS;
 8000f4e:	8a7b      	ldrh	r3, [r7, #18]
 8000f50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000f54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000f58:	827b      	strh	r3, [r7, #18]

		//set the Fast Mode duty cycle
		temp |= pI2CHandle->I2C_Config.I2C_FMDutyCycle << I2C_CCR_DUTY;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	7a9b      	ldrb	r3, [r3, #10]
 8000f5e:	b21b      	sxth	r3, r3
 8000f60:	039b      	lsls	r3, r3, #14
 8000f62:	b21a      	sxth	r2, r3
 8000f64:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	b21b      	sxth	r3, r3
 8000f6c:	827b      	strh	r3, [r7, #18]

		switch(SCLSpeed){
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	4a1f      	ldr	r2, [pc, #124]	@ (8000ff0 <I2C_Init+0x140>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d004      	beq.n	8000f80 <I2C_Init+0xd0>
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	4a1e      	ldr	r2, [pc, #120]	@ (8000ff4 <I2C_Init+0x144>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d011      	beq.n	8000fa2 <I2C_Init+0xf2>
			//programs the temp value into the CCR register
			pI2CHandle->pI2Cx->CCR = temp;
			break;

		default:
			break;
 8000f7e:	e023      	b.n	8000fc8 <I2C_Init+0x118>
			CCRVal = APB1Clock / (3 * SCLSpeed);
 8000f80:	697a      	ldr	r2, [r7, #20]
 8000f82:	4613      	mov	r3, r2
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	4413      	add	r3, r2
 8000f88:	68fa      	ldr	r2, [r7, #12]
 8000f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f8e:	817b      	strh	r3, [r7, #10]
			temp |= CCRVal << I2C_CCR_CCR11_0;
 8000f90:	8a7a      	ldrh	r2, [r7, #18]
 8000f92:	897b      	ldrh	r3, [r7, #10]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	827b      	strh	r3, [r7, #18]
			pI2CHandle->pI2Cx->CCR = temp;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	8a7a      	ldrh	r2, [r7, #18]
 8000f9e:	61da      	str	r2, [r3, #28]
			break;
 8000fa0:	e012      	b.n	8000fc8 <I2C_Init+0x118>
			CCRVal = APB1Clock / (25 * SCLSpeed);
 8000fa2:	697a      	ldr	r2, [r7, #20]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	4413      	add	r3, r2
 8000faa:	009a      	lsls	r2, r3, #2
 8000fac:	4413      	add	r3, r2
 8000fae:	68fa      	ldr	r2, [r7, #12]
 8000fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fb4:	817b      	strh	r3, [r7, #10]
			temp |= CCRVal << I2C_CCR_CCR11_0;
 8000fb6:	8a7a      	ldrh	r2, [r7, #18]
 8000fb8:	897b      	ldrh	r3, [r7, #10]
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	827b      	strh	r3, [r7, #18]
			pI2CHandle->pI2Cx->CCR = temp;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	8a7a      	ldrh	r2, [r7, #18]
 8000fc4:	61da      	str	r2, [r3, #28]
			break;
 8000fc6:	bf00      	nop
		}
	}

	//TRISE configuration
	uint8_t trise_val;
	trise_val = Get_TriseValue(pI2CHandle);
 8000fc8:	6878      	ldr	r0, [r7, #4]
 8000fca:	f000 f865 	bl	8001098 <Get_TriseValue>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	727b      	strb	r3, [r7, #9]

	//programs the calculated trise value into the Trise register
	//masked the first 6 bits only since TRISE register is only 6 bits long.
	pI2CHandle->pI2Cx->TRISE = (trise_val & 0x3f);
 8000fd2:	7a7a      	ldrb	r2, [r7, #9]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000fdc:	621a      	str	r2, [r3, #32]
}
 8000fde:	bf00      	nop
 8000fe0:	3718      	adds	r7, #24
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	431bde83 	.word	0x431bde83
 8000fec:	000186a0 	.word	0x000186a0
 8000ff0:	00030d40 	.word	0x00030d40
 8000ff4:	00061a80 	.word	0x00061a80

08000ff8 <RCC_GetPCLK1Value>:
 *
 * @return		- none
 *
 * @Note 		-
 */
uint32_t RCC_GetPCLK1Value(void) {
 8000ff8:	b480      	push	{r7}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
	uint32_t pclk1, system_clk;
	uint8_t clk_src, ahb_prescaler, apb1_prescaler;

	// Get the system clock source
	clk_src = (RCC->CFGR >> 2) & 0x3;
 8000ffe:	4b23      	ldr	r3, [pc, #140]	@ (800108c <RCC_GetPCLK1Value+0x94>)
 8001000:	689b      	ldr	r3, [r3, #8]
 8001002:	089b      	lsrs	r3, r3, #2
 8001004:	b2db      	uxtb	r3, r3
 8001006:	f003 0303 	and.w	r3, r3, #3
 800100a:	727b      	strb	r3, [r7, #9]

	if (clk_src == 0) {
 800100c:	7a7b      	ldrb	r3, [r7, #9]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d102      	bne.n	8001018 <RCC_GetPCLK1Value+0x20>
		// HSI oscillator used as system clock
		system_clk = 16e+6; // HSI frequency is 16 MHz
 8001012:	4b1f      	ldr	r3, [pc, #124]	@ (8001090 <RCC_GetPCLK1Value+0x98>)
 8001014:	60fb      	str	r3, [r7, #12]
 8001016:	e004      	b.n	8001022 <RCC_GetPCLK1Value+0x2a>
	} else if (clk_src == 1) {
 8001018:	7a7b      	ldrb	r3, [r7, #9]
 800101a:	2b01      	cmp	r3, #1
 800101c:	d101      	bne.n	8001022 <RCC_GetPCLK1Value+0x2a>
		// HSE oscillator used as system clock
		system_clk = 8e+6; // Assume HSE frequency is 8 MHz
 800101e:	4b1d      	ldr	r3, [pc, #116]	@ (8001094 <RCC_GetPCLK1Value+0x9c>)
 8001020:	60fb      	str	r3, [r7, #12]
		// Calculate PLL output frequency (not shown here for brevity)
		//too complex, will add soon once I know how to use PLL as clock src.
	}

	// Get AHB prescaler
	ahb_prescaler = (RCC->CFGR >> 4) & 0xF;
 8001022:	4b1a      	ldr	r3, [pc, #104]	@ (800108c <RCC_GetPCLK1Value+0x94>)
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	091b      	lsrs	r3, r3, #4
 8001028:	b2db      	uxtb	r3, r3
 800102a:	f003 030f 	and.w	r3, r3, #15
 800102e:	72fb      	strb	r3, [r7, #11]
	if (ahb_prescaler < 8) {
 8001030:	7afb      	ldrb	r3, [r7, #11]
 8001032:	2b07      	cmp	r3, #7
 8001034:	d802      	bhi.n	800103c <RCC_GetPCLK1Value+0x44>
		ahb_prescaler = 1; // No division
 8001036:	2301      	movs	r3, #1
 8001038:	72fb      	strb	r3, [r7, #11]
 800103a:	e005      	b.n	8001048 <RCC_GetPCLK1Value+0x50>
	} else {
		//this line is neat, this converts the binary value of the prescaler into its equivalent decimal value
		ahb_prescaler = 1 << (ahb_prescaler - 7); // 2, 4, 8, ..., 512
 800103c:	7afb      	ldrb	r3, [r7, #11]
 800103e:	3b07      	subs	r3, #7
 8001040:	2201      	movs	r2, #1
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	72fb      	strb	r3, [r7, #11]
	}

	// Get APB1 prescaler
	apb1_prescaler = (RCC->CFGR >> 10) & 0x7;
 8001048:	4b10      	ldr	r3, [pc, #64]	@ (800108c <RCC_GetPCLK1Value+0x94>)
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	0a9b      	lsrs	r3, r3, #10
 800104e:	b2db      	uxtb	r3, r3
 8001050:	f003 0307 	and.w	r3, r3, #7
 8001054:	72bb      	strb	r3, [r7, #10]
	if (apb1_prescaler < 4) {
 8001056:	7abb      	ldrb	r3, [r7, #10]
 8001058:	2b03      	cmp	r3, #3
 800105a:	d802      	bhi.n	8001062 <RCC_GetPCLK1Value+0x6a>
		apb1_prescaler = 1; // No division
 800105c:	2301      	movs	r3, #1
 800105e:	72bb      	strb	r3, [r7, #10]
 8001060:	e005      	b.n	800106e <RCC_GetPCLK1Value+0x76>
	} else {
		apb1_prescaler = 1 << (apb1_prescaler - 3); // 2, 4, 8, 16
 8001062:	7abb      	ldrb	r3, [r7, #10]
 8001064:	3b03      	subs	r3, #3
 8001066:	2201      	movs	r2, #1
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	72bb      	strb	r3, [r7, #10]
	}

	// Calculate PCLK1
	pclk1 = (system_clk / ahb_prescaler) / apb1_prescaler;
 800106e:	7afb      	ldrb	r3, [r7, #11]
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	fbb2 f2f3 	udiv	r2, r2, r3
 8001076:	7abb      	ldrb	r3, [r7, #10]
 8001078:	fbb2 f3f3 	udiv	r3, r2, r3
 800107c:	607b      	str	r3, [r7, #4]

	return pclk1;
 800107e:	687b      	ldr	r3, [r7, #4]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	bc80      	pop	{r7}
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	40023800 	.word	0x40023800
 8001090:	00f42400 	.word	0x00f42400
 8001094:	007a1200 	.word	0x007a1200

08001098 <Get_TriseValue>:
 *
 * @return		- uint8_t, returns the calculated trise value.
 *
 * @Note 		-
 */
uint8_t Get_TriseValue(I2C_Handle_t *pI2CHandle){
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]

	uint8_t trise_val;
	uint32_t pclk1;

	uint32_t SCLSpeed = pI2CHandle->I2C_Config.I2C_SCLSpeed;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	613b      	str	r3, [r7, #16]

	pclk1 = RCC_GetPCLK1Value();
 80010a6:	f7ff ffa7 	bl	8000ff8 <RCC_GetPCLK1Value>
 80010aa:	60f8      	str	r0, [r7, #12]


	if(SCLSpeed == I2C_SCL_SPEED_STANDARD){
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	4a22      	ldr	r2, [pc, #136]	@ (8001138 <Get_TriseValue+0xa0>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d119      	bne.n	80010e8 <Get_TriseValue+0x50>
		//if SCLSpeed is standard mode use 1000ns as numerator as per i2c spec
		trise_val = ( 1000e-9 * pclk1 ) + 1;
 80010b4:	68f8      	ldr	r0, [r7, #12]
 80010b6:	f7ff fb1b 	bl	80006f0 <__aeabi_ui2d>
 80010ba:	a31b      	add	r3, pc, #108	@ (adr r3, 8001128 <Get_TriseValue+0x90>)
 80010bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c0:	f7ff f8aa 	bl	8000218 <__aeabi_dmul>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	4610      	mov	r0, r2
 80010ca:	4619      	mov	r1, r3
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	4b1a      	ldr	r3, [pc, #104]	@ (800113c <Get_TriseValue+0xa4>)
 80010d2:	f7ff f9d1 	bl	8000478 <__adddf3>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	4610      	mov	r0, r2
 80010dc:	4619      	mov	r1, r3
 80010de:	f7ff fb81 	bl	80007e4 <__aeabi_d2uiz>
 80010e2:	4603      	mov	r3, r0
 80010e4:	75fb      	strb	r3, [r7, #23]
 80010e6:	e018      	b.n	800111a <Get_TriseValue+0x82>
	}else{
		//If SCLSpeed is fast mode use 300ns as numerator as per i2c spec
		trise_val = ( 300e-9 * pclk1 ) + 1;
 80010e8:	68f8      	ldr	r0, [r7, #12]
 80010ea:	f7ff fb01 	bl	80006f0 <__aeabi_ui2d>
 80010ee:	a310      	add	r3, pc, #64	@ (adr r3, 8001130 <Get_TriseValue+0x98>)
 80010f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f4:	f7ff f890 	bl	8000218 <__aeabi_dmul>
 80010f8:	4602      	mov	r2, r0
 80010fa:	460b      	mov	r3, r1
 80010fc:	4610      	mov	r0, r2
 80010fe:	4619      	mov	r1, r3
 8001100:	f04f 0200 	mov.w	r2, #0
 8001104:	4b0d      	ldr	r3, [pc, #52]	@ (800113c <Get_TriseValue+0xa4>)
 8001106:	f7ff f9b7 	bl	8000478 <__adddf3>
 800110a:	4602      	mov	r2, r0
 800110c:	460b      	mov	r3, r1
 800110e:	4610      	mov	r0, r2
 8001110:	4619      	mov	r1, r3
 8001112:	f7ff fb67 	bl	80007e4 <__aeabi_d2uiz>
 8001116:	4603      	mov	r3, r0
 8001118:	75fb      	strb	r3, [r7, #23]
	}

	return trise_val;
 800111a:	7dfb      	ldrb	r3, [r7, #23]
}
 800111c:	4618      	mov	r0, r3
 800111e:	3718      	adds	r7, #24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	f3af 8000 	nop.w
 8001128:	a0b5ed8d 	.word	0xa0b5ed8d
 800112c:	3eb0c6f7 	.word	0x3eb0c6f7
 8001130:	f40d8376 	.word	0xf40d8376
 8001134:	3e9421f5 	.word	0x3e9421f5
 8001138:	000186a0 	.word	0x000186a0
 800113c:	3ff00000 	.word	0x3ff00000

08001140 <I2C_GetSR1FlagStatus>:
 *
 * @return		- uint8_t, returns the flag status
 *
 * @Note 		-
 */
uint8_t I2C_GetSR1FlagStatus(I2C_RegDef_t *pI2Cx, uint8_t FlagName){
 8001140:	b480      	push	{r7}
 8001142:	b085      	sub	sp, #20
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	460b      	mov	r3, r1
 800114a:	70fb      	strb	r3, [r7, #3]

	//gets the flag status from SR1
	uint8_t flag_status = (pI2Cx->SR1 >> FlagName) & 0x0001;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	695a      	ldr	r2, [r3, #20]
 8001150:	78fb      	ldrb	r3, [r7, #3]
 8001152:	fa22 f303 	lsr.w	r3, r2, r3
 8001156:	b2db      	uxtb	r3, r3
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	73fb      	strb	r3, [r7, #15]

	//return the flag status
	return flag_status;
 800115e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001160:	4618      	mov	r0, r3
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	bc80      	pop	{r7}
 8001168:	4770      	bx	lr

0800116a <I2C_GetSR2FlagStatus>:
 *
 * @return		- uint8_t, returns the flag status
 *
 * @Note 		-
 */
uint8_t I2C_GetSR2FlagStatus(I2C_RegDef_t *pI2Cx, uint8_t FlagName){
 800116a:	b480      	push	{r7}
 800116c:	b085      	sub	sp, #20
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
 8001172:	460b      	mov	r3, r1
 8001174:	70fb      	strb	r3, [r7, #3]

	uint8_t flag_status=0;
 8001176:	2300      	movs	r3, #0
 8001178:	73fb      	strb	r3, [r7, #15]

	//gets the PEC 8 bit flag status from SR2
	if(FlagName == I2C_SR2_PEC15_8){
 800117a:	78fb      	ldrb	r3, [r7, #3]
 800117c:	2b08      	cmp	r3, #8
 800117e:	d106      	bne.n	800118e <I2C_GetSR2FlagStatus+0x24>
		//return the flag status
		flag_status =  ( (pI2Cx->SR2 >> FlagName) & 0x00FF );
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	699a      	ldr	r2, [r3, #24]
 8001184:	78fb      	ldrb	r3, [r7, #3]
 8001186:	fa22 f303 	lsr.w	r3, r2, r3
 800118a:	73fb      	strb	r3, [r7, #15]
 800118c:	e008      	b.n	80011a0 <I2C_GetSR2FlagStatus+0x36>
	} else {
		//if not the PEC flag, then just get the 1 bit flag status from SR2
		flag_status = (pI2Cx->SR2 >> FlagName) & 0x0001;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	699a      	ldr	r2, [r3, #24]
 8001192:	78fb      	ldrb	r3, [r7, #3]
 8001194:	fa22 f303 	lsr.w	r3, r2, r3
 8001198:	b2db      	uxtb	r3, r3
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	73fb      	strb	r3, [r7, #15]
	}

	return flag_status;
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3714      	adds	r7, #20
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr

080011ac <I2C_IRQInterruptConfig>:
 * @return		- none
 *
 * @Note 		-
 */
void I2C_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	460a      	mov	r2, r1
 80011b6:	71fb      	strb	r3, [r7, #7]
 80011b8:	4613      	mov	r3, r2
 80011ba:	71bb      	strb	r3, [r7, #6]
	 * Lshift_val calculates the amount of left shift needed to program the specific bitfield in the NVIC
	 * ISER register.
	 * EX. IRQNumber = 76, Lshift_val = 76 % 32 = 12, so the needed left shift to program the bitfield
	 * for IRQNumber 76 is 12.
	 */
	uint8_t iNVIC = IRQNumber / 32;
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	095b      	lsrs	r3, r3, #5
 80011c0:	73fb      	strb	r3, [r7, #15]
	uint8_t Lshift_val = IRQNumber % 32;
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	f003 031f 	and.w	r3, r3, #31
 80011c8:	73bb      	strb	r3, [r7, #14]

	if(EnorDi == ENABLE){
 80011ca:	79bb      	ldrb	r3, [r7, #6]
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d114      	bne.n	80011fa <I2C_IRQInterruptConfig+0x4e>
		*(NVIC_ISER_BASE_ADDR + iNVIC) |= (1 << Lshift_val);
 80011d0:	7bfb      	ldrb	r3, [r7, #15]
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 80011d8:	f503 4361 	add.w	r3, r3, #57600	@ 0xe100
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	7bbb      	ldrb	r3, [r7, #14]
 80011e0:	2101      	movs	r1, #1
 80011e2:	fa01 f303 	lsl.w	r3, r1, r3
 80011e6:	4619      	mov	r1, r3
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 80011f0:	f503 4361 	add.w	r3, r3, #57600	@ 0xe100
 80011f4:	430a      	orrs	r2, r1
 80011f6:	601a      	str	r2, [r3, #0]
	}
	else{
		*(NVIC_ICER_BASE_ADDR + iNVIC) |= (1 << Lshift_val);
	}
}
 80011f8:	e00f      	b.n	800121a <I2C_IRQInterruptConfig+0x6e>
		*(NVIC_ICER_BASE_ADDR + iNVIC) |= (1 << Lshift_val);
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	009a      	lsls	r2, r3, #2
 80011fe:	4b09      	ldr	r3, [pc, #36]	@ (8001224 <I2C_IRQInterruptConfig+0x78>)
 8001200:	4413      	add	r3, r2
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	7bbb      	ldrb	r3, [r7, #14]
 8001206:	2101      	movs	r1, #1
 8001208:	fa01 f303 	lsl.w	r3, r1, r3
 800120c:	4618      	mov	r0, r3
 800120e:	7bfb      	ldrb	r3, [r7, #15]
 8001210:	0099      	lsls	r1, r3, #2
 8001212:	4b04      	ldr	r3, [pc, #16]	@ (8001224 <I2C_IRQInterruptConfig+0x78>)
 8001214:	440b      	add	r3, r1
 8001216:	4302      	orrs	r2, r0
 8001218:	601a      	str	r2, [r3, #0]
}
 800121a:	bf00      	nop
 800121c:	3714      	adds	r7, #20
 800121e:	46bd      	mov	sp, r7
 8001220:	bc80      	pop	{r7}
 8001222:	4770      	bx	lr
 8001224:	e000e180 	.word	0xe000e180

08001228 <I2C_Event_IRQHandling>:
 * @return		- none
 *
 * @Note 		-
 */
void I2C_Event_IRQHandling(I2C_Handle_t *pI2CHandle)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	//interrupt handling for both master and slave mode of device
	uint8_t temp1, temp2, temp3;
	uint16_t dummy_read __unused;

	//check if ITEVTEN is set.
	temp1 = (pI2CHandle->pI2Cx->CR2 >> I2C_CR2_ITEVTEN) & 0x0001;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	0a5b      	lsrs	r3, r3, #9
 8001238:	b2db      	uxtb	r3, r3
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	73fb      	strb	r3, [r7, #15]

	//check if ITBUFEN is set. (For Tx and Rx buffer interrupts)
	temp2 = (pI2CHandle->pI2Cx->CR2 >> I2C_CR2_ITBUFEN) & 0x0001;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	0a9b      	lsrs	r3, r3, #10
 8001248:	b2db      	uxtb	r3, r3
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	73bb      	strb	r3, [r7, #14]


	/*********** Handle interrupt generated by SB event. Note: SB flag is only applicable in Master mode *****************/
	//check SB flag if it is set
	temp3 = I2C_GetSR1FlagStatus(pI2CHandle->pI2Cx, I2C_SR1_SB);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2100      	movs	r1, #0
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff ff72 	bl	8001140 <I2C_GetSR1FlagStatus>
 800125c:	4603      	mov	r3, r0
 800125e:	737b      	strb	r3, [r7, #13]
	//check if both interrupt flag are set for SB to trigger
	if(temp1 && temp3)
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d024      	beq.n	80012b0 <I2C_Event_IRQHandling+0x88>
 8001266:	7b7b      	ldrb	r3, [r7, #13]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d021      	beq.n	80012b0 <I2C_Event_IRQHandling+0x88>
	{
		//SB flag is set, start with address phase

		//left shift device address value by one to make space for R/nW bit
		pI2CHandle->DeviceAddr <<= 1;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	7f5b      	ldrb	r3, [r3, #29]
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	b2da      	uxtb	r2, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	775a      	strb	r2, [r3, #29]

		//SB flag was triggered by master write mode
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	7f1b      	ldrb	r3, [r3, #28]
 800127c:	2b02      	cmp	r3, #2
 800127e:	d107      	bne.n	8001290 <I2C_Event_IRQHandling+0x68>
			pI2CHandle->DeviceAddr &= ~(1 << 0);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	7f5b      	ldrb	r3, [r3, #29]
 8001284:	f023 0301 	bic.w	r3, r3, #1
 8001288:	b2da      	uxtb	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	775a      	strb	r2, [r3, #29]
 800128e:	e00a      	b.n	80012a6 <I2C_Event_IRQHandling+0x7e>

		//SB flag was triggered by master read
		else if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	7f1b      	ldrb	r3, [r3, #28]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d106      	bne.n	80012a6 <I2C_Event_IRQHandling+0x7e>
			pI2CHandle->DeviceAddr |= 1 << 0;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	7f5b      	ldrb	r3, [r3, #29]
 800129c:	f043 0301 	orr.w	r3, r3, #1
 80012a0:	b2da      	uxtb	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	775a      	strb	r2, [r3, #29]

		//write the slave address to data register to be transmitted also clears the SB flag
		pI2CHandle->pI2Cx->DR = pI2CHandle->DeviceAddr;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	7f5a      	ldrb	r2, [r3, #29]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	611a      	str	r2, [r3, #16]
	}


	/************************ Handle interrupt generated by ADDR event ****************************************/
	//Note: When master mode: Address is sent ; When slave mode: address is matched with own address
	temp3 = I2C_GetSR1FlagStatus(pI2CHandle->pI2Cx, I2C_SR1_ADDR);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2101      	movs	r1, #1
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff ff42 	bl	8001140 <I2C_GetSR1FlagStatus>
 80012bc:	4603      	mov	r3, r0
 80012be:	737b      	strb	r3, [r7, #13]
	if(temp1 && temp3)
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d024      	beq.n	8001310 <I2C_Event_IRQHandling+0xe8>
 80012c6:	7b7b      	ldrb	r3, [r7, #13]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d021      	beq.n	8001310 <I2C_Event_IRQHandling+0xe8>
	{	//ADDR flag is set

		//if i2c is busy in Rx & only send 1 byte of data & in master mode. Most likely requesting for data length from slave, then execute this
		//note that i did not read from SR1 AND SR2  to clear the ADDR flag because we've already read from SR1 flag from initializing temp3 above
		//and we've already read from SR2 with the function "i2c_getSR2FlagStatus" from if statement below, this will clear the ADDR flag
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX && pI2CHandle->RxSize == 1 && I2C_GetSR2FlagStatus(pI2CHandle->pI2Cx, I2C_SR2_MSL) == 1)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	7f1b      	ldrb	r3, [r3, #28]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d115      	bne.n	8001300 <I2C_Event_IRQHandling+0xd8>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6a1b      	ldr	r3, [r3, #32]
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d111      	bne.n	8001300 <I2C_Event_IRQHandling+0xd8>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff ff41 	bl	800116a <I2C_GetSR2FlagStatus>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d108      	bne.n	8001300 <I2C_Event_IRQHandling+0xd8>
		{
			//disable acking to tell slave master has enough data
			pI2CHandle->pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	e007      	b.n	8001310 <I2C_Event_IRQHandling+0xe8>

		}else{

			//clear ADDR flag only if using as TX mode (master mode) or using as Rx mode with len > 1 (master mode)
			//or using the device as slave mode
			dummy_read = pI2CHandle->pI2Cx->SR1;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	695b      	ldr	r3, [r3, #20]
 8001306:	817b      	strh	r3, [r7, #10]
			dummy_read = pI2CHandle->pI2Cx->SR2;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	699b      	ldr	r3, [r3, #24]
 800130e:	817b      	strh	r3, [r7, #10]
		}
	}


	/***************** Handle interrupt generated by BTF (byte transfer finished) event ************************/
	temp3 = I2C_GetSR1FlagStatus(pI2CHandle->pI2Cx, I2C_SR1_BTF);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2102      	movs	r1, #2
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff ff12 	bl	8001140 <I2C_GetSR1FlagStatus>
 800131c:	4603      	mov	r3, r0
 800131e:	737b      	strb	r3, [r7, #13]
	if(temp1 && temp3)
 8001320:	7bfb      	ldrb	r3, [r7, #15]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d027      	beq.n	8001376 <I2C_Event_IRQHandling+0x14e>
 8001326:	7b7b      	ldrb	r3, [r7, #13]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d024      	beq.n	8001376 <I2C_Event_IRQHandling+0x14e>
	{
		/*
		 * BTF flag is set plus if busy in TX (transmitting data) & TXE = 1 & TxLen = 0,
		 * which all means that data transmission is finished and close the data transmission
		 */
		if (pI2CHandle->TxRxState == I2C_BUSY_IN_TX && I2C_GetSR1FlagStatus(pI2CHandle->pI2Cx, I2C_SR1_TXE) == 1 && pI2CHandle->TxLen == 0)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	7f1b      	ldrb	r3, [r3, #28]
 8001330:	2b02      	cmp	r3, #2
 8001332:	d120      	bne.n	8001376 <I2C_Event_IRQHandling+0x14e>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2107      	movs	r1, #7
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff ff00 	bl	8001140 <I2C_GetSR1FlagStatus>
 8001340:	4603      	mov	r3, r0
 8001342:	2b01      	cmp	r3, #1
 8001344:	d117      	bne.n	8001376 <I2C_Event_IRQHandling+0x14e>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	695b      	ldr	r3, [r3, #20]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d113      	bne.n	8001376 <I2C_Event_IRQHandling+0x14e>
		{
			if(pI2CHandle->Sr == I2C_REPEATED_START_DI)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001354:	2b00      	cmp	r3, #0
 8001356:	d107      	bne.n	8001368 <I2C_Event_IRQHandling+0x140>
				//generate STOP condition
				pI2CHandle->pI2Cx->CR1 |= 1 << I2C_CR1_STOP;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001366:	601a      	str	r2, [r3, #0]

			//Reset all member elements of the I2C handle structure
			I2C_CloseSendData(pI2CHandle);
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f000 f990 	bl	800168e <I2C_CloseSendData>


			//notify the application that transmission is complete
			I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_TX_CMPLT);
 800136e:	2100      	movs	r1, #0
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f000 fa75 	bl	8001860 <I2C_ApplicationEventCallback>
		// note: if TxRxState == BUSY IN RX, do nothing, we don't terminate the reception in this code block
	}


	/*****************Handle interrupt generated by STOPF event (Slave mode only)******************************/
	temp3 = I2C_GetSR1FlagStatus(pI2CHandle->pI2Cx, I2C_SR1_STOPF);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	2104      	movs	r1, #4
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff fedf 	bl	8001140 <I2C_GetSR1FlagStatus>
 8001382:	4603      	mov	r3, r0
 8001384:	737b      	strb	r3, [r7, #13]
	if(temp1 && temp3)
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d00c      	beq.n	80013a6 <I2C_Event_IRQHandling+0x17e>
 800138c:	7b7b      	ldrb	r3, [r7, #13]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d009      	beq.n	80013a6 <I2C_Event_IRQHandling+0x17e>
	{
		//STOPF flag is set

		//followed by write into CR1 to clear the STOP Flag (dummy write)
		pI2CHandle->pI2Cx->CR1 |= 0x0000;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	6812      	ldr	r2, [r2, #0]
 800139c:	601a      	str	r2, [r3, #0]

		//notify the application that STOP is detected by slave
		I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_STOP);
 800139e:	2102      	movs	r1, #2
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f000 fa5d 	bl	8001860 <I2C_ApplicationEventCallback>

	}


	/******************** Handle interrupt generated by TxE event ******************************************/
	temp3 = I2C_GetSR1FlagStatus(pI2CHandle->pI2Cx, I2C_SR1_TXE);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2107      	movs	r1, #7
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff fec7 	bl	8001140 <I2C_GetSR1FlagStatus>
 80013b2:	4603      	mov	r3, r0
 80013b4:	737b      	strb	r3, [r7, #13]
	if(temp1 && temp2 && temp3)
 80013b6:	7bfb      	ldrb	r3, [r7, #15]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d02b      	beq.n	8001414 <I2C_Event_IRQHandling+0x1ec>
 80013bc:	7bbb      	ldrb	r3, [r7, #14]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d028      	beq.n	8001414 <I2C_Event_IRQHandling+0x1ec>
 80013c2:	7b7b      	ldrb	r3, [r7, #13]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d025      	beq.n	8001414 <I2C_Event_IRQHandling+0x1ec>
	{
		//TXE flag is set
		//check if device is busy in transmission & TxLen > 0 (has data left to send) & device is in master mode.
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX && pI2CHandle->TxLen > 0 && I2C_GetSR2FlagStatus(pI2CHandle->pI2Cx, I2C_SR2_MSL) == 1)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	7f1b      	ldrb	r3, [r3, #28]
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d11d      	bne.n	800140c <I2C_Event_IRQHandling+0x1e4>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	695b      	ldr	r3, [r3, #20]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d019      	beq.n	800140c <I2C_Event_IRQHandling+0x1e4>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff fec3 	bl	800116a <I2C_GetSR2FlagStatus>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d110      	bne.n	800140c <I2C_Event_IRQHandling+0x1e4>
		{
			//load the data into Data Register
			pI2CHandle->pI2Cx->DR = *(pI2CHandle->pTxBuffer);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	781a      	ldrb	r2, [r3, #0]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	611a      	str	r2, [r3, #16]

			//decrement Txlen
			pI2CHandle->TxLen--;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	695b      	ldr	r3, [r3, #20]
 80013fa:	1e5a      	subs	r2, r3, #1
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	615a      	str	r2, [r3, #20]

			//increment TxBuffer address
			pI2CHandle->pTxBuffer++;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	1c5a      	adds	r2, r3, #1
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	60da      	str	r2, [r3, #12]
 800140a:	e003      	b.n	8001414 <I2C_Event_IRQHandling+0x1ec>
		}
		//device is in slave mode
		//data transmission will be handled by application in slave mode
		else{
			I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_DATA_REQ);
 800140c:	2109      	movs	r1, #9
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f000 fa26 	bl	8001860 <I2C_ApplicationEventCallback>
		}
	}


	/*********************** Handle interrupt generated by RxNE event ******************************/
	temp3 = I2C_GetSR1FlagStatus(pI2CHandle->pI2Cx, I2C_SR1_RXNE);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2106      	movs	r1, #6
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff fe90 	bl	8001140 <I2C_GetSR1FlagStatus>
 8001420:	4603      	mov	r3, r0
 8001422:	737b      	strb	r3, [r7, #13]
	if(temp1 && temp2 && temp3)
 8001424:	7bfb      	ldrb	r3, [r7, #15]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d01a      	beq.n	8001460 <I2C_Event_IRQHandling+0x238>
 800142a:	7bbb      	ldrb	r3, [r7, #14]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d017      	beq.n	8001460 <I2C_Event_IRQHandling+0x238>
 8001430:	7b7b      	ldrb	r3, [r7, #13]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d014      	beq.n	8001460 <I2C_Event_IRQHandling+0x238>
	{
		//RXNE flag is set
		//if if it RX mode and in master mode
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX && I2C_GetSR2FlagStatus(pI2CHandle->pI2Cx, I2C_SR2_MSL) == 1)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	7f1b      	ldrb	r3, [r3, #28]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d10c      	bne.n	8001458 <I2C_Event_IRQHandling+0x230>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2100      	movs	r1, #0
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff fe90 	bl	800116a <I2C_GetSR2FlagStatus>
 800144a:	4603      	mov	r3, r0
 800144c:	2b01      	cmp	r3, #1
 800144e:	d103      	bne.n	8001458 <I2C_Event_IRQHandling+0x230>
		{

			I2C_MasterRxNEInterrupt_Handler(pI2CHandle);
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f000 f89a 	bl	800158a <I2C_MasterRxNEInterrupt_Handler>
			I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_DATA_RECV);
		}
	}


}
 8001456:	e003      	b.n	8001460 <I2C_Event_IRQHandling+0x238>
			I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_DATA_RECV);
 8001458:	2108      	movs	r1, #8
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f000 fa00 	bl	8001860 <I2C_ApplicationEventCallback>
}
 8001460:	bf00      	nop
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <I2C_Err_IRQHandling>:
 * @Note              - its mostly just clearing the error bit field.

 */

void I2C_Err_IRQHandling(I2C_Handle_t *pI2CHandle)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]

	uint32_t temp1,temp2;

	//Know the status of  ITERREN control bit in the CR2
	temp2 = (pI2CHandle->pI2Cx->CR2 >> I2C_CR2_ITERREN) & 0x0001;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	0a1b      	lsrs	r3, r3, #8
 8001478:	f003 0301 	and.w	r3, r3, #1
 800147c:	60fb      	str	r3, [r7, #12]


	/***********************Check for Bus error************************************/
	temp1 = I2C_GetSR1FlagStatus(pI2CHandle->pI2Cx, I2C_SR1_BERR);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2108      	movs	r1, #8
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff fe5b 	bl	8001140 <I2C_GetSR1FlagStatus>
 800148a:	4603      	mov	r3, r0
 800148c:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2 )
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d00e      	beq.n	80014b2 <I2C_Err_IRQHandling+0x4a>
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d00b      	beq.n	80014b2 <I2C_Err_IRQHandling+0x4a>
	{
		//This is Bus error

		//Implement the code to clear the buss error flag
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_BERR);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	695a      	ldr	r2, [r3, #20]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80014a8:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
		I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_BERR);
 80014aa:	2103      	movs	r1, #3
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f000 f9d7 	bl	8001860 <I2C_ApplicationEventCallback>
	}

	/***********************Check for arbitration lost error************************************/
	temp1 = I2C_GetSR1FlagStatus(pI2CHandle->pI2Cx, I2C_SR1_ARLO);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2109      	movs	r1, #9
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff fe41 	bl	8001140 <I2C_GetSR1FlagStatus>
 80014be:	4603      	mov	r3, r0
 80014c0:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2)
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d00e      	beq.n	80014e6 <I2C_Err_IRQHandling+0x7e>
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d00b      	beq.n	80014e6 <I2C_Err_IRQHandling+0x7e>
	{
		//This is arbitration lost error

		//Implement the code to clear the arbitration lost error flag
		pI2CHandle->pI2Cx->SR1 &= ~(1 << I2C_SR1_ARLO);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	695a      	ldr	r2, [r3, #20]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80014dc:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
		I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_ARLO);
 80014de:	2104      	movs	r1, #4
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f000 f9bd 	bl	8001860 <I2C_ApplicationEventCallback>
	}

	/***********************Check for ACK failure  error************************************/

	temp1 = I2C_GetSR1FlagStatus(pI2CHandle->pI2Cx, I2C_SR1_AF);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	210a      	movs	r1, #10
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff fe27 	bl	8001140 <I2C_GetSR1FlagStatus>
 80014f2:	4603      	mov	r3, r0
 80014f4:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2)
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d00e      	beq.n	800151a <I2C_Err_IRQHandling+0xb2>
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d00b      	beq.n	800151a <I2C_Err_IRQHandling+0xb2>
	{
		//This is ACK failure error

		//Implement the code to clear the ACK failure error flag
		pI2CHandle->pI2Cx->SR1 &= ~(1 << I2C_SR1_AF);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	695a      	ldr	r2, [r3, #20]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001510:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
		I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_AF);
 8001512:	2105      	movs	r1, #5
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f000 f9a3 	bl	8001860 <I2C_ApplicationEventCallback>
	}

	/***********************Check for Overrun/underrun error************************************/
	temp1 = I2C_GetSR1FlagStatus(pI2CHandle->pI2Cx, I2C_SR1_OVR);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	210b      	movs	r1, #11
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff fe0d 	bl	8001140 <I2C_GetSR1FlagStatus>
 8001526:	4603      	mov	r3, r0
 8001528:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2)
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d00e      	beq.n	800154e <I2C_Err_IRQHandling+0xe6>
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d00b      	beq.n	800154e <I2C_Err_IRQHandling+0xe6>
	{
		//This is Overrun/underrun

		//Implement the code to clear the Overrun/underrun error flag
		pI2CHandle->pI2Cx->SR1 &= ~(1 << I2C_SR1_OVR);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	695a      	ldr	r2, [r3, #20]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001544:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
		I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_OVR);
 8001546:	2106      	movs	r1, #6
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f000 f989 	bl	8001860 <I2C_ApplicationEventCallback>
	}

	/***********************Check for Time out error************************************/
	temp1 = I2C_GetSR1FlagStatus(pI2CHandle->pI2Cx, I2C_SR1_TIMEOUT);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	210e      	movs	r1, #14
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fdf3 	bl	8001140 <I2C_GetSR1FlagStatus>
 800155a:	4603      	mov	r3, r0
 800155c:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2)
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d00e      	beq.n	8001582 <I2C_Err_IRQHandling+0x11a>
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d00b      	beq.n	8001582 <I2C_Err_IRQHandling+0x11a>
	{
		//This is Time out error

		//Implement the code to clear the Time out error flag
		pI2CHandle->pI2Cx->SR1 &= ~(1 << I2C_SR1_TIMEOUT);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	695a      	ldr	r2, [r3, #20]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001578:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
		I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_TIMEOUT);
 800157a:	2107      	movs	r1, #7
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f000 f96f 	bl	8001860 <I2C_ApplicationEventCallback>
	}

}
 8001582:	bf00      	nop
 8001584:	3710      	adds	r7, #16
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <I2C_MasterRxNEInterrupt_Handler>:



//helper function because code is too long, for readability
static void I2C_MasterRxNEInterrupt_Handler(I2C_Handle_t *pI2CHandle){
 800158a:	b580      	push	{r7, lr}
 800158c:	b082      	sub	sp, #8
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]

	//if only 1 byte is to be received. Most likely retrieving data length from slave
	if(pI2CHandle->RxSize == 1){
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6a1b      	ldr	r3, [r3, #32]
 8001596:	2b01      	cmp	r3, #1
 8001598:	d10b      	bne.n	80015b2 <I2C_MasterRxNEInterrupt_Handler+0x28>

		//read data register and write into RxBuffer
		*(pI2CHandle->pRxBuffer) = pI2CHandle->pI2Cx->DR;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	691a      	ldr	r2, [r3, #16]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	691b      	ldr	r3, [r3, #16]
 80015a4:	b2d2      	uxtb	r2, r2
 80015a6:	701a      	strb	r2, [r3, #0]

		//decrement Rxlen since 1 byte has been received
		(pI2CHandle->RxLen)--;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	699b      	ldr	r3, [r3, #24]
 80015ac:	1e5a      	subs	r2, r3, #1
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	619a      	str	r2, [r3, #24]

	}

	//if multiple bytes need to be received, execute this
	if(pI2CHandle->RxSize > 1){
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6a1b      	ldr	r3, [r3, #32]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d91c      	bls.n	80015f4 <I2C_MasterRxNEInterrupt_Handler+0x6a>
		//if only 2 bytes left to receive prepare the master to NACK the last byte
		if(pI2CHandle->RxLen == 2)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d107      	bne.n	80015d2 <I2C_MasterRxNEInterrupt_Handler+0x48>
			//disable acking
			pI2CHandle->pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80015d0:	601a      	str	r2, [r3, #0]


		//read data register and write into RxBuffer (receive the data)
		*(pI2CHandle->pRxBuffer) = pI2CHandle->pI2Cx->DR;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	691a      	ldr	r2, [r3, #16]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	691b      	ldr	r3, [r3, #16]
 80015dc:	b2d2      	uxtb	r2, r2
 80015de:	701a      	strb	r2, [r3, #0]

		//decrement Rxlen since 1 byte has been received
		(pI2CHandle->RxLen)--;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	1e5a      	subs	r2, r3, #1
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	619a      	str	r2, [r3, #24]

		//incement rxBuffer address to store the next byte into
		(pI2CHandle->pRxBuffer)++;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	1c5a      	adds	r2, r3, #1
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	611a      	str	r2, [r3, #16]
	}

	//if all bytes are received, close i2c reception and notify application
	if(pI2CHandle->RxLen == 0){
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d113      	bne.n	8001624 <I2C_MasterRxNEInterrupt_Handler+0x9a>

		//generate stop condition
		if(pI2CHandle->Sr == I2C_REPEATED_START_DI)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001602:	2b00      	cmp	r3, #0
 8001604:	d107      	bne.n	8001616 <I2C_MasterRxNEInterrupt_Handler+0x8c>
			pI2CHandle->pI2Cx->CR1 |= 1 << I2C_CR1_STOP;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001614:	601a      	str	r2, [r3, #0]

		//close the I2c Rx
		I2C_CloseReceiveData(pI2CHandle);
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f000 f808 	bl	800162c <I2C_CloseReceiveData>


		//Notify Application
		I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_RX_CMPLT);
 800161c:	2101      	movs	r1, #1
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f000 f91e 	bl	8001860 <I2C_ApplicationEventCallback>
	}


}
 8001624:	bf00      	nop
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <I2C_CloseReceiveData>:


static void I2C_CloseReceiveData(I2C_Handle_t *pI2CHandle){
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]

	//disable I2C_CR2_ITBUFEN control bit
	pI2CHandle->pI2Cx->CR2 &= ~(1 << I2C_CR2_ITBUFEN);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	685a      	ldr	r2, [r3, #4]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001642:	605a      	str	r2, [r3, #4]

	//disable I2C_CR2_ITEVTEN control bit
	pI2CHandle->pI2Cx->CR2 &= ~(1 << I2C_CR2_ITEVTEN);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	685a      	ldr	r2, [r3, #4]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001652:	605a      	str	r2, [r3, #4]

	pI2CHandle->TxRxState = I2C_READY;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2200      	movs	r2, #0
 8001658:	771a      	strb	r2, [r3, #28]
	pI2CHandle->pRxBuffer = NULL;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2200      	movs	r2, #0
 800165e:	611a      	str	r2, [r3, #16]
	pI2CHandle->RxLen = 0;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2200      	movs	r2, #0
 8001664:	619a      	str	r2, [r3, #24]
	pI2CHandle->RxSize = 0;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2200      	movs	r2, #0
 800166a:	621a      	str	r2, [r3, #32]

	if(pI2CHandle->I2C_Config.I2C_AckControl == I2C_ACK_ENABLE){
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	7a5b      	ldrb	r3, [r3, #9]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d107      	bne.n	8001684 <I2C_CloseReceiveData+0x58>
		//re-enable ACKing
		pI2CHandle->pI2Cx->CR1 |= 1 << I2C_CR1_ACK;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001682:	601a      	str	r2, [r3, #0]
	}
}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr

0800168e <I2C_CloseSendData>:


static void I2C_CloseSendData(I2C_Handle_t *pI2CHandle){
 800168e:	b480      	push	{r7}
 8001690:	b083      	sub	sp, #12
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]

	//disable I2C_CR2_ITBUFEN control bit
	pI2CHandle->pI2Cx->CR2 &= ~(1 << I2C_CR2_ITBUFEN);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	685a      	ldr	r2, [r3, #4]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80016a4:	605a      	str	r2, [r3, #4]

	//disable I2C_CR2_ITEVTEN control bit
	pI2CHandle->pI2Cx->CR2 &= ~(1 << I2C_CR2_ITEVTEN);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	685a      	ldr	r2, [r3, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80016b4:	605a      	str	r2, [r3, #4]

	pI2CHandle->TxRxState = I2C_READY;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2200      	movs	r2, #0
 80016ba:	771a      	strb	r2, [r3, #28]
	pI2CHandle->pTxBuffer = NULL;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2200      	movs	r2, #0
 80016c0:	60da      	str	r2, [r3, #12]
	pI2CHandle->TxLen = 0;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	615a      	str	r2, [r3, #20]


}
 80016c8:	bf00      	nop
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr

080016d2 <I2C_SlaveSendData>:


void I2C_SlaveSendData(I2C_RegDef_t *pI2Cx, uint8_t data)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b082      	sub	sp, #8
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
 80016da:	460b      	mov	r3, r1
 80016dc:	70fb      	strb	r3, [r7, #3]
	//wait until TXE becomes 1
	while (I2C_GetSR1FlagStatus(pI2Cx, I2C_SR1_TXE) == 0);
 80016de:	bf00      	nop
 80016e0:	2107      	movs	r1, #7
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f7ff fd2c 	bl	8001140 <I2C_GetSR1FlagStatus>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d0f8      	beq.n	80016e0 <I2C_SlaveSendData+0xe>

	//write the data to the data register
	pI2Cx->DR = data;
 80016ee:	78fa      	ldrb	r2, [r7, #3]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	611a      	str	r2, [r3, #16]
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <I2C_SlaveReceiveData>:

/*
 *
 */
uint8_t I2C_SlaveReceiveData(I2C_RegDef_t *pI2Cx)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
	//wait until RXNE becomes 1
	while (I2C_GetSR1FlagStatus(pI2Cx, I2C_SR1_RXNE) == 0);
 8001704:	bf00      	nop
 8001706:	2106      	movs	r1, #6
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f7ff fd19 	bl	8001140 <I2C_GetSR1FlagStatus>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d0f8      	beq.n	8001706 <I2C_SlaveReceiveData+0xa>

	//return the data from data register
	return (uint8_t) pI2Cx->DR;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	691b      	ldr	r3, [r3, #16]
 8001718:	b2db      	uxtb	r3, r3
}
 800171a:	4618      	mov	r0, r3
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <I2C_SlaveEn_CallbackEvents>:
/*
 * This function enables the i2c event interrupt, buffer interrupt & error interrupt control bits in CR2.
 * only for slave mode
 */
void I2C_SlaveEn_CallbackEvents(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 8001722:	b480      	push	{r7}
 8001724:	b083      	sub	sp, #12
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
 800172a:	460b      	mov	r3, r1
 800172c:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE){
 800172e:	78fb      	ldrb	r3, [r7, #3]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d112      	bne.n	800175a <I2C_SlaveEn_CallbackEvents+0x38>

		//enable interrupts
		pI2Cx->CR2 |= 1 << I2C_CR2_ITERREN;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	605a      	str	r2, [r3, #4]
		pI2Cx->CR2 |= 1 << I2C_CR2_ITEVTEN;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	605a      	str	r2, [r3, #4]
		pI2Cx->CR2 |= 1 << I2C_CR2_ITBUFEN;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	605a      	str	r2, [r3, #4]
		//disable interrupts
		pI2Cx->CR2 &= ~(1 << I2C_CR2_ITERREN);
		pI2Cx->CR2 &= ~(1 << I2C_CR2_ITEVTEN);
		pI2Cx->CR2 &= ~(1 << I2C_CR2_ITBUFEN);
	}
}
 8001758:	e011      	b.n	800177e <I2C_SlaveEn_CallbackEvents+0x5c>
		pI2Cx->CR2 &= ~(1 << I2C_CR2_ITERREN);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	605a      	str	r2, [r3, #4]
		pI2Cx->CR2 &= ~(1 << I2C_CR2_ITEVTEN);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	605a      	str	r2, [r3, #4]
		pI2Cx->CR2 &= ~(1 << I2C_CR2_ITBUFEN);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	605a      	str	r2, [r3, #4]
}
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr

08001788 <i2c_gpioinit>:

I2C_Handle_t I2C_handle;
uint8_t TxBuffer[] = "Your STM32 is in slave mode!\n";


void i2c_gpioinit(void){
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
	GPIO_Handle_t I2CGpio_handle;

	//initialize PB6 I2C SCL
	I2CGpio_handle.pGPIOx = GPIOB;
 800178e:	4b0e      	ldr	r3, [pc, #56]	@ (80017c8 <i2c_gpioinit+0x40>)
 8001790:	607b      	str	r3, [r7, #4]
	I2CGpio_handle.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8001792:	2302      	movs	r3, #2
 8001794:	727b      	strb	r3, [r7, #9]
	I2CGpio_handle.GPIO_PinConfig.GPIO_PinAFMode = GPIO_AF4;
 8001796:	2304      	movs	r3, #4
 8001798:	737b      	strb	r3, [r7, #13]
	I2CGpio_handle.GPIO_PinConfig.GPIO_PinOType = GPIO_OPTYPE_OPENDRAIN;
 800179a:	2301      	movs	r3, #1
 800179c:	733b      	strb	r3, [r7, #12]
	I2CGpio_handle.GPIO_PinConfig.GPIO_PinPuPdCtrl = GPIO_NO_PULLUP_PULLDOWN;
 800179e:	2300      	movs	r3, #0
 80017a0:	72fb      	strb	r3, [r7, #11]
	I2CGpio_handle.GPIO_PinConfig.GPIO_PinSpeed = GPIO_FAST_SPD;
 80017a2:	2302      	movs	r3, #2
 80017a4:	72bb      	strb	r3, [r7, #10]

	I2CGpio_handle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN6;
 80017a6:	2306      	movs	r3, #6
 80017a8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CGpio_handle);
 80017aa:	1d3b      	adds	r3, r7, #4
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff f92b 	bl	8000a08 <GPIO_Init>

	//initialize PB7 I2C SDA
	I2CGpio_handle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN7;
 80017b2:	2307      	movs	r3, #7
 80017b4:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CGpio_handle);
 80017b6:	1d3b      	adds	r3, r7, #4
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff f925 	bl	8000a08 <GPIO_Init>
}
 80017be:	bf00      	nop
 80017c0:	3710      	adds	r7, #16
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40020400 	.word	0x40020400

080017cc <i2c_init>:

void i2c_init(void){
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0

	I2C_handle.pI2Cx = I2C1;
 80017d0:	4b09      	ldr	r3, [pc, #36]	@ (80017f8 <i2c_init+0x2c>)
 80017d2:	4a0a      	ldr	r2, [pc, #40]	@ (80017fc <i2c_init+0x30>)
 80017d4:	601a      	str	r2, [r3, #0]
	I2C_handle.I2C_Config.I2C_AckControl = I2C_ACK_ENABLE;
 80017d6:	4b08      	ldr	r3, [pc, #32]	@ (80017f8 <i2c_init+0x2c>)
 80017d8:	2201      	movs	r2, #1
 80017da:	725a      	strb	r2, [r3, #9]
	I2C_handle.I2C_Config.I2C_DeviceAddress = SLAVE_ADDR;
 80017dc:	4b06      	ldr	r3, [pc, #24]	@ (80017f8 <i2c_init+0x2c>)
 80017de:	2268      	movs	r2, #104	@ 0x68
 80017e0:	721a      	strb	r2, [r3, #8]
	I2C_handle.I2C_Config.I2C_FMDutyCycle	= I2C_FM_DUTY_2;
 80017e2:	4b05      	ldr	r3, [pc, #20]	@ (80017f8 <i2c_init+0x2c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	729a      	strb	r2, [r3, #10]
	I2C_handle.I2C_Config.I2C_SCLSpeed	= I2C_SCL_SPEED_STANDARD;
 80017e8:	4b03      	ldr	r3, [pc, #12]	@ (80017f8 <i2c_init+0x2c>)
 80017ea:	4a05      	ldr	r2, [pc, #20]	@ (8001800 <i2c_init+0x34>)
 80017ec:	605a      	str	r2, [r3, #4]
	I2C_Init(&I2C_handle);
 80017ee:	4802      	ldr	r0, [pc, #8]	@ (80017f8 <i2c_init+0x2c>)
 80017f0:	f7ff fb5e 	bl	8000eb0 <I2C_Init>

}
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	2000003c 	.word	0x2000003c
 80017fc:	40005400 	.word	0x40005400
 8001800:	000186a0 	.word	0x000186a0

08001804 <main>:

int main(void){
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0

	i2c_gpioinit();
 8001808:	f7ff ffbe 	bl	8001788 <i2c_gpioinit>

	i2c_init();
 800180c:	f7ff ffde 	bl	80017cc <i2c_init>

	//IRQ Configurations
	I2C_IRQInterruptConfig(IRQ_NUMBER_I2C1_EVENT, ENABLE);
 8001810:	2101      	movs	r1, #1
 8001812:	201f      	movs	r0, #31
 8001814:	f7ff fcca 	bl	80011ac <I2C_IRQInterruptConfig>

	I2C_IRQInterruptConfig(IRQ_NUMBER_I2C1_ERR, ENABLE);
 8001818:	2101      	movs	r1, #1
 800181a:	2020      	movs	r0, #32
 800181c:	f7ff fcc6 	bl	80011ac <I2C_IRQInterruptConfig>

	I2C_SlaveEn_CallbackEvents(I2C1, ENABLE);
 8001820:	2101      	movs	r1, #1
 8001822:	4804      	ldr	r0, [pc, #16]	@ (8001834 <main+0x30>)
 8001824:	f7ff ff7d 	bl	8001722 <I2C_SlaveEn_CallbackEvents>

	I2C_PeripheralControl(I2C1, ENABLE);
 8001828:	2101      	movs	r1, #1
 800182a:	4802      	ldr	r0, [pc, #8]	@ (8001834 <main+0x30>)
 800182c:	f7ff fb1e 	bl	8000e6c <I2C_PeripheralControl>


	while(1){
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <main+0x2c>
 8001834:	40005400 	.word	0x40005400

08001838 <I2C1_EV_IRQHandler>:

	return 0;
}


void I2C1_EV_IRQHandler(){
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0

	I2C_Event_IRQHandling(&I2C_handle);
 800183c:	4802      	ldr	r0, [pc, #8]	@ (8001848 <I2C1_EV_IRQHandler+0x10>)
 800183e:	f7ff fcf3 	bl	8001228 <I2C_Event_IRQHandling>
}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	2000003c 	.word	0x2000003c

0800184c <I2C1_ER_IRQHandler>:


void I2C1_ER_IRQHandler(){
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0

	I2C_Err_IRQHandling(&I2C_handle);
 8001850:	4802      	ldr	r0, [pc, #8]	@ (800185c <I2C1_ER_IRQHandler+0x10>)
 8001852:	f7ff fe09 	bl	8001468 <I2C_Err_IRQHandling>
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	2000003c 	.word	0x2000003c

08001860 <I2C_ApplicationEventCallback>:


void I2C_ApplicationEventCallback(I2C_Handle_t *pI2CHandle, uint8_t AppEvent)
{
 8001860:	b590      	push	{r4, r7, lr}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	460b      	mov	r3, r1
 800186a:	70fb      	strb	r3, [r7, #3]

	static uint8_t commandCode = 0;
	static uint8_t Cnt = 0;

	if(AppEvent == I2C_EV_DATA_REQ){
 800186c:	78fb      	ldrb	r3, [r7, #3]
 800186e:	2b09      	cmp	r3, #9
 8001870:	d123      	bne.n	80018ba <I2C_ApplicationEventCallback+0x5a>

		//master wants some data, so slave will send
		if(commandCode == 0x51){
 8001872:	4b1f      	ldr	r3, [pc, #124]	@ (80018f0 <I2C_ApplicationEventCallback+0x90>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b51      	cmp	r3, #81	@ 0x51
 8001878:	d10b      	bne.n	8001892 <I2C_ApplicationEventCallback+0x32>

			//master requesting data length, send data length to master
			I2C_SlaveSendData(pI2CHandle->pI2Cx, strlen((char*) TxBuffer));
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681c      	ldr	r4, [r3, #0]
 800187e:	481d      	ldr	r0, [pc, #116]	@ (80018f4 <I2C_ApplicationEventCallback+0x94>)
 8001880:	f7fe fcc2 	bl	8000208 <strlen>
 8001884:	4603      	mov	r3, r0
 8001886:	b2db      	uxtb	r3, r3
 8001888:	4619      	mov	r1, r3
 800188a:	4620      	mov	r0, r4
 800188c:	f7ff ff21 	bl	80016d2 <I2C_SlaveSendData>
	else if(AppEvent == I2C_EV_STOP){

		//happens when slave is receiving data from master, when master sends all data it generates a stop condition.

	}
}
 8001890:	e029      	b.n	80018e6 <I2C_ApplicationEventCallback+0x86>
		}else if(commandCode == 0x52){
 8001892:	4b17      	ldr	r3, [pc, #92]	@ (80018f0 <I2C_ApplicationEventCallback+0x90>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	2b52      	cmp	r3, #82	@ 0x52
 8001898:	d125      	bne.n	80018e6 <I2C_ApplicationEventCallback+0x86>
				I2C_SlaveSendData(pI2CHandle->pI2Cx, TxBuffer[Cnt++]);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	4b16      	ldr	r3, [pc, #88]	@ (80018f8 <I2C_ApplicationEventCallback+0x98>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	1c59      	adds	r1, r3, #1
 80018a4:	b2c8      	uxtb	r0, r1
 80018a6:	4914      	ldr	r1, [pc, #80]	@ (80018f8 <I2C_ApplicationEventCallback+0x98>)
 80018a8:	7008      	strb	r0, [r1, #0]
 80018aa:	4619      	mov	r1, r3
 80018ac:	4b11      	ldr	r3, [pc, #68]	@ (80018f4 <I2C_ApplicationEventCallback+0x94>)
 80018ae:	5c5b      	ldrb	r3, [r3, r1]
 80018b0:	4619      	mov	r1, r3
 80018b2:	4610      	mov	r0, r2
 80018b4:	f7ff ff0d 	bl	80016d2 <I2C_SlaveSendData>
}
 80018b8:	e015      	b.n	80018e6 <I2C_ApplicationEventCallback+0x86>
	else if(AppEvent == I2C_EV_DATA_RECV){
 80018ba:	78fb      	ldrb	r3, [r7, #3]
 80018bc:	2b08      	cmp	r3, #8
 80018be:	d109      	bne.n	80018d4 <I2C_ApplicationEventCallback+0x74>
		commandCode = I2C_SlaveReceiveData(pI2CHandle->pI2Cx);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff ff19 	bl	80016fc <I2C_SlaveReceiveData>
 80018ca:	4603      	mov	r3, r0
 80018cc:	461a      	mov	r2, r3
 80018ce:	4b08      	ldr	r3, [pc, #32]	@ (80018f0 <I2C_ApplicationEventCallback+0x90>)
 80018d0:	701a      	strb	r2, [r3, #0]
}
 80018d2:	e008      	b.n	80018e6 <I2C_ApplicationEventCallback+0x86>
	else if(AppEvent == I2C_ERROR_AF){
 80018d4:	78fb      	ldrb	r3, [r7, #3]
 80018d6:	2b05      	cmp	r3, #5
 80018d8:	d105      	bne.n	80018e6 <I2C_ApplicationEventCallback+0x86>
		commandCode = 0xFF;
 80018da:	4b05      	ldr	r3, [pc, #20]	@ (80018f0 <I2C_ApplicationEventCallback+0x90>)
 80018dc:	22ff      	movs	r2, #255	@ 0xff
 80018de:	701a      	strb	r2, [r3, #0]
		Cnt = 0;
 80018e0:	4b05      	ldr	r3, [pc, #20]	@ (80018f8 <I2C_ApplicationEventCallback+0x98>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
}
 80018e6:	bf00      	nop
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd90      	pop	{r4, r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20000064 	.word	0x20000064
 80018f4:	20000000 	.word	0x20000000
 80018f8:	20000065 	.word	0x20000065

080018fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80018fc:	480d      	ldr	r0, [pc, #52]	@ (8001934 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80018fe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001900:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001904:	480c      	ldr	r0, [pc, #48]	@ (8001938 <LoopForever+0x6>)
  ldr r1, =_edata
 8001906:	490d      	ldr	r1, [pc, #52]	@ (800193c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001908:	4a0d      	ldr	r2, [pc, #52]	@ (8001940 <LoopForever+0xe>)
  movs r3, #0
 800190a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800190c:	e002      	b.n	8001914 <LoopCopyDataInit>

0800190e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800190e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001910:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001912:	3304      	adds	r3, #4

08001914 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001914:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001916:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001918:	d3f9      	bcc.n	800190e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800191a:	4a0a      	ldr	r2, [pc, #40]	@ (8001944 <LoopForever+0x12>)
  ldr r4, =_ebss
 800191c:	4c0a      	ldr	r4, [pc, #40]	@ (8001948 <LoopForever+0x16>)
  movs r3, #0
 800191e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001920:	e001      	b.n	8001926 <LoopFillZerobss>

08001922 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001922:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001924:	3204      	adds	r2, #4

08001926 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001926:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001928:	d3fb      	bcc.n	8001922 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800192a:	f000 f811 	bl	8001950 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800192e:	f7ff ff69 	bl	8001804 <main>

08001932 <LoopForever>:

LoopForever:
  b LoopForever
 8001932:	e7fe      	b.n	8001932 <LoopForever>
  ldr   r0, =_estack
 8001934:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001938:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800193c:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8001940:	080019c0 	.word	0x080019c0
  ldr r2, =_sbss
 8001944:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001948:	20000068 	.word	0x20000068

0800194c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800194c:	e7fe      	b.n	800194c <ADC_IRQHandler>
	...

08001950 <__libc_init_array>:
 8001950:	b570      	push	{r4, r5, r6, lr}
 8001952:	4d0d      	ldr	r5, [pc, #52]	@ (8001988 <__libc_init_array+0x38>)
 8001954:	4c0d      	ldr	r4, [pc, #52]	@ (800198c <__libc_init_array+0x3c>)
 8001956:	1b64      	subs	r4, r4, r5
 8001958:	10a4      	asrs	r4, r4, #2
 800195a:	2600      	movs	r6, #0
 800195c:	42a6      	cmp	r6, r4
 800195e:	d109      	bne.n	8001974 <__libc_init_array+0x24>
 8001960:	4d0b      	ldr	r5, [pc, #44]	@ (8001990 <__libc_init_array+0x40>)
 8001962:	4c0c      	ldr	r4, [pc, #48]	@ (8001994 <__libc_init_array+0x44>)
 8001964:	f000 f818 	bl	8001998 <_init>
 8001968:	1b64      	subs	r4, r4, r5
 800196a:	10a4      	asrs	r4, r4, #2
 800196c:	2600      	movs	r6, #0
 800196e:	42a6      	cmp	r6, r4
 8001970:	d105      	bne.n	800197e <__libc_init_array+0x2e>
 8001972:	bd70      	pop	{r4, r5, r6, pc}
 8001974:	f855 3b04 	ldr.w	r3, [r5], #4
 8001978:	4798      	blx	r3
 800197a:	3601      	adds	r6, #1
 800197c:	e7ee      	b.n	800195c <__libc_init_array+0xc>
 800197e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001982:	4798      	blx	r3
 8001984:	3601      	adds	r6, #1
 8001986:	e7f2      	b.n	800196e <__libc_init_array+0x1e>
 8001988:	080019b8 	.word	0x080019b8
 800198c:	080019b8 	.word	0x080019b8
 8001990:	080019b8 	.word	0x080019b8
 8001994:	080019bc 	.word	0x080019bc

08001998 <_init>:
 8001998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800199a:	bf00      	nop
 800199c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800199e:	bc08      	pop	{r3}
 80019a0:	469e      	mov	lr, r3
 80019a2:	4770      	bx	lr

080019a4 <_fini>:
 80019a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019a6:	bf00      	nop
 80019a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019aa:	bc08      	pop	{r3}
 80019ac:	469e      	mov	lr, r3
 80019ae:	4770      	bx	lr
