[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=animation
[Library]
animation=.\animation\animation.lib
[$LibMap$]
animation=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[Files]
/bitSlice.vhd=-1
/EightSemester\CAD\Project\animation\animation\src\wave.asdb=-1
/EightSemester\CAD\Project\animation\animation\src\wave.awc=-1
/main.vhd=-1
/EightSemester\CAD\Project\animation\animation\src\wave_final.asdb=-1
/EightSemester\CAD\Project\animation\animation\src\wave_final.awc=-1
TestBench/serial_playback_TB.vhd=-1
TestBench/serial_playback_TB_runtest.do=-1
TestBench/animation_TB.vhd=-1
TestBench/animation_TB_runtest.do=-1
[Files.Data]
.\src\bitSlice.vhd=VHDL Source Code
.\src\EightSemester\CAD\Project\animation\animation\src\wave.asdb=Accelerated Waveform File
.\src\EightSemester\CAD\Project\animation\animation\src\wave.awc=Accelerated Waveform Configuration
.\src\main.vhd=VHDL Source Code
.\src\EightSemester\CAD\Project\animation\animation\src\wave_final.asdb=Accelerated Waveform File
.\src\EightSemester\CAD\Project\animation\animation\src\wave_final.awc=Accelerated Waveform Configuration
.\src\TestBench\serial_playback_TB.vhd=VHDL Test Bench
.\src\TestBench\serial_playback_TB_runtest.do=Macro
.\src\TestBench\animation_TB.vhd=VHDL Test Bench
.\src\TestBench\animation_TB_runtest.do=Macro
[Groups]
TestBench=1
[HierarchyViewer]
HierarchyInformation=tb_animation|behavioral|0
ShowHide=ShowTopLevel
Selected=
