Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  4 01:57:40 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_outputBuffer/u_fifo_CU/empty_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.048       -0.048                      1                 1742        0.042        0.000                      0                 1742        3.750        0.000                       0                   778  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.048       -0.048                      1                 1742        0.042        0.000                      0                 1742        3.750        0.000                       0                   778  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.048ns,  Total Violation       -0.048ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.048ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.018ns  (logic 5.131ns (51.217%)  route 4.887ns (48.783%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.638     5.159    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X2Y4           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478     5.637 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/Q
                         net (fo=15, routed)          0.663     6.300    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.295     6.595 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.379     6.974    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.481 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.481    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.595    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.834 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.600     8.434    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X3Y8           LUT3 (Prop_lut3_I2_O)        0.302     8.736 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.332     9.068    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.618 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.618    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.837 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.702    10.538    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.833 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.512    11.345    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.743 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.743    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.077 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[1]
                         net (fo=3, routed)           0.619    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_6
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.303    12.999 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.999    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.535 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.853    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313    14.166 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[7]_i_2/O
                         net (fo=6, routed)           0.341    14.506    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[7]_i_2_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    14.630 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[10]_i_2/O
                         net (fo=3, routed)           0.423    15.053    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[10]_i_2_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I1_O)        0.124    15.177 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[10]_i_1/O
                         net (fo=1, routed)           0.000    15.177    u_GP_HCSR04/u_HCSR04_buffer/D[10]
    SLICE_X3Y10          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.517    14.858    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X3Y10          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[10]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.032    15.129    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -15.177    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.011ns  (logic 5.124ns (51.183%)  route 4.887ns (48.817%))
  Logic Levels:           15  (CARRY4=8 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.638     5.159    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X2Y4           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478     5.637 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/Q
                         net (fo=15, routed)          0.663     6.300    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.295     6.595 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.379     6.974    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.481 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.481    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.595    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.834 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.600     8.434    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X3Y8           LUT3 (Prop_lut3_I2_O)        0.302     8.736 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.332     9.068    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.618 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.618    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.837 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.702    10.538    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.833 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.512    11.345    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.743 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.743    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.077 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[1]
                         net (fo=3, routed)           0.619    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_6
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.303    12.999 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.999    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.535 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.853    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313    14.166 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[7]_i_2/O
                         net (fo=6, routed)           0.341    14.506    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[7]_i_2_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    14.630 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[10]_i_2/O
                         net (fo=3, routed)           0.423    15.053    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[10]_i_2_n_0
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.117    15.170 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_1/O
                         net (fo=1, routed)           0.000    15.170    u_GP_HCSR04/u_HCSR04_buffer/D[9]
    SLICE_X3Y10          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.517    14.858    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X3Y10          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.075    15.172    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -15.170    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.547ns  (logic 2.095ns (21.944%)  route 7.452ns (78.056%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.621     5.142    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X7Y21          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=92, routed)          1.419     7.017    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.141 f  U_Core/U_DataPath/U_PC/q[13]_i_6/O
                         net (fo=1, routed)           0.000     7.141    U_Core/U_DataPath/U_PC/q[13]_i_6_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     7.386 f  U_Core/U_DataPath/U_PC/q_reg[13]_i_3/O
                         net (fo=1, routed)           0.000     7.386    U_Core/U_DataPath/U_PC/q_reg[13]_i_3_n_0
    SLICE_X13Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     7.490 f  U_Core/U_DataPath/U_PC/q_reg[13]_i_2/O
                         net (fo=5, routed)           0.838     8.328    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X11Y24         LUT4 (Prop_lut4_I2_O)        0.316     8.644 r  U_Core/U_DataPath/U_PC/q[31]_i_21/O
                         net (fo=1, routed)           0.403     9.047    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.171 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          1.173    10.345    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.152    10.497 r  U_Core/U_ControlUnit/q[31]_i_16/O
                         net (fo=31, routed)          1.519    12.015    U_Core/U_ControlUnit/q[31]_i_16_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.326    12.341 r  U_Core/U_ControlUnit/q[23]_i_3/O
                         net (fo=1, routed)           0.680    13.021    U_Core/U_ControlUnit/q[23]_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I2_O)        0.124    13.145 r  U_Core/U_ControlUnit/q[23]_i_1/O
                         net (fo=2, routed)           0.927    14.073    U_Core/U_ControlUnit/D[21]
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.124    14.197 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.493    14.689    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X2Y25          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.502    14.843    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y25          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y25          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.819    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.435ns  (logic 2.095ns (22.205%)  route 7.340ns (77.795%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.621     5.142    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X7Y21          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=92, routed)          1.419     7.017    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.141 f  U_Core/U_DataPath/U_PC/q[13]_i_6/O
                         net (fo=1, routed)           0.000     7.141    U_Core/U_DataPath/U_PC/q[13]_i_6_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     7.386 f  U_Core/U_DataPath/U_PC/q_reg[13]_i_3/O
                         net (fo=1, routed)           0.000     7.386    U_Core/U_DataPath/U_PC/q_reg[13]_i_3_n_0
    SLICE_X13Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     7.490 f  U_Core/U_DataPath/U_PC/q_reg[13]_i_2/O
                         net (fo=5, routed)           0.838     8.328    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X11Y24         LUT4 (Prop_lut4_I2_O)        0.316     8.644 r  U_Core/U_DataPath/U_PC/q[31]_i_21/O
                         net (fo=1, routed)           0.403     9.047    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.171 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          1.173    10.345    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.152    10.497 r  U_Core/U_ControlUnit/q[31]_i_16/O
                         net (fo=31, routed)          1.519    12.015    U_Core/U_ControlUnit/q[31]_i_16_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.326    12.341 r  U_Core/U_ControlUnit/q[23]_i_3/O
                         net (fo=1, routed)           0.680    13.021    U_Core/U_ControlUnit/q[23]_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I2_O)        0.124    13.145 r  U_Core/U_ControlUnit/q[23]_i_1/O
                         net (fo=2, routed)           0.927    14.073    U_Core/U_ControlUnit/D[21]
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.124    14.197 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.381    14.577    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIC1
    SLICE_X2Y24          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.502    14.843    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y24          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.819    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.768ns  (logic 5.131ns (52.528%)  route 4.637ns (47.472%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.638     5.159    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X2Y4           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478     5.637 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/Q
                         net (fo=15, routed)          0.663     6.300    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.295     6.595 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.379     6.974    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.481 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.481    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.595    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.834 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.600     8.434    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X3Y8           LUT3 (Prop_lut3_I2_O)        0.302     8.736 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.332     9.068    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.618 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.618    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.837 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.702    10.538    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.833 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.512    11.345    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.743 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.743    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.077 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[1]
                         net (fo=3, routed)           0.619    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_6
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.303    12.999 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.999    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.535 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.853    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313    14.166 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[7]_i_2/O
                         net (fo=6, routed)           0.341    14.506    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[7]_i_2_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    14.630 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[10]_i_2/O
                         net (fo=3, routed)           0.173    14.803    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[10]_i_2_n_0
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.124    14.927 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[8]_i_1/O
                         net (fo=1, routed)           0.000    14.927    u_GP_HCSR04/u_HCSR04_buffer/D[8]
    SLICE_X2Y11          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.516    14.857    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X2Y11          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDCE (Setup_fdce_C_D)        0.079    15.175    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -14.927    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 5.007ns (51.585%)  route 4.699ns (48.415%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.638     5.159    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X2Y4           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478     5.637 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/Q
                         net (fo=15, routed)          0.663     6.300    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.295     6.595 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.379     6.974    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.481 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.481    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.595    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.834 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.600     8.434    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X3Y8           LUT3 (Prop_lut3_I2_O)        0.302     8.736 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.332     9.068    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.618 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.618    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.837 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.702    10.538    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.833 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.512    11.345    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.743 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.743    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.077 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[1]
                         net (fo=3, routed)           0.619    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_6
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.303    12.999 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.999    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.535 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.853    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313    14.166 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[7]_i_2/O
                         net (fo=6, routed)           0.576    14.741    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[7]_i_2_n_0
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.124    14.865 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[5]_i_1/O
                         net (fo=1, routed)           0.000    14.865    u_GP_HCSR04/u_HCSR04_buffer/D[5]
    SLICE_X1Y12          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.515    14.856    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X1Y12          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[5]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y12          FDCE (Setup_fdce_C_D)        0.032    15.127    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.865    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 5.000ns (51.551%)  route 4.699ns (48.449%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.638     5.159    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X2Y4           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478     5.637 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/Q
                         net (fo=15, routed)          0.663     6.300    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.295     6.595 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.379     6.974    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.481 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.481    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.595    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.834 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.600     8.434    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X3Y8           LUT3 (Prop_lut3_I2_O)        0.302     8.736 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.332     9.068    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.618 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.618    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.837 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.702    10.538    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.833 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.512    11.345    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.743 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.743    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.077 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[1]
                         net (fo=3, routed)           0.619    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_6
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.303    12.999 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.999    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.535 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.853    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313    14.166 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[7]_i_2/O
                         net (fo=6, routed)           0.576    14.741    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[7]_i_2_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I2_O)        0.117    14.858 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[6]_i_1/O
                         net (fo=1, routed)           0.000    14.858    u_GP_HCSR04/u_HCSR04_buffer/D[6]
    SLICE_X1Y12          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.515    14.856    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X1Y12          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[6]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y12          FDCE (Setup_fdce_C_D)        0.075    15.170    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 2.095ns (22.340%)  route 7.283ns (77.660%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.621     5.142    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X7Y21          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=92, routed)          1.419     7.017    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.141 f  U_Core/U_DataPath/U_PC/q[13]_i_6/O
                         net (fo=1, routed)           0.000     7.141    U_Core/U_DataPath/U_PC/q[13]_i_6_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     7.386 f  U_Core/U_DataPath/U_PC/q_reg[13]_i_3/O
                         net (fo=1, routed)           0.000     7.386    U_Core/U_DataPath/U_PC/q_reg[13]_i_3_n_0
    SLICE_X13Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     7.490 f  U_Core/U_DataPath/U_PC/q_reg[13]_i_2/O
                         net (fo=5, routed)           0.838     8.328    U_Core/U_DataPath/U_PC/q_reg[9]_2
    SLICE_X11Y24         LUT4 (Prop_lut4_I2_O)        0.316     8.644 r  U_Core/U_DataPath/U_PC/q[31]_i_21/O
                         net (fo=1, routed)           0.403     9.047    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.171 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          1.173    10.345    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.152    10.497 r  U_Core/U_ControlUnit/q[31]_i_16/O
                         net (fo=31, routed)          1.346    11.842    U_Core/U_ControlUnit/q[31]_i_16_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.326    12.168 r  U_Core/U_ControlUnit/q[20]_i_3/O
                         net (fo=1, routed)           0.541    12.709    U_Core/U_ControlUnit/q[20]_i_3_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.124    12.833 r  U_Core/U_ControlUnit/q[20]_i_1/O
                         net (fo=2, routed)           0.965    13.798    U_Core/U_ControlUnit/D[18]
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.124    13.922 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.598    14.520    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB0
    SLICE_X2Y25          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.502    14.843    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y25          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y25          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.883    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -14.520    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.590ns  (logic 5.007ns (52.212%)  route 4.583ns (47.788%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.638     5.159    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X2Y4           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478     5.637 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[1]/Q
                         net (fo=15, routed)          0.663     6.300    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.295     6.595 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.379     6.974    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.481 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.481    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.595    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.834 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.600     8.434    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X3Y8           LUT3 (Prop_lut3_I2_O)        0.302     8.736 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.332     9.068    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.618 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.618    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.837 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.702    10.538    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.833 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.512    11.345    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.743 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.743    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.077 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[1]
                         net (fo=3, routed)           0.619    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_6
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.303    12.999 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.999    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.535 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.853    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313    14.166 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[7]_i_2/O
                         net (fo=6, routed)           0.459    14.625    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[7]_i_2_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124    14.749 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[3]_i_1/O
                         net (fo=1, routed)           0.000    14.749    u_GP_HCSR04/u_HCSR04_buffer/D[3]
    SLICE_X4Y10          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.515    14.856    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X4Y10          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)        0.032    15.113    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -14.749    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 2.382ns (25.375%)  route 7.005ns (74.625%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.551     5.072    U_Core/U_ControlUnit/PCLK
    SLICE_X10Y26         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=118, routed)         1.383     6.973    U_Core/U_ControlUnit/Q[0]
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.097 r  U_Core/U_ControlUnit/i__carry_i_14/O
                         net (fo=105, routed)         1.134     8.231    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxOut[1]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     8.355 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_4/O
                         net (fo=2, routed)           0.515     8.870    U_Core/U_DataPath/U_ALU/DI[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.396 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.396    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.510 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.510    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.624    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.096    10.835    U_Core/U_DataPath/U_DecReg_RFRD1/CO[0]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124    10.959 r  U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_97/O
                         net (fo=1, routed)           1.032    11.991    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_97_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I1_O)        0.152    12.143 r  U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_63/O
                         net (fo=1, routed)           0.692    12.835    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_3_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.348    13.183 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.662    13.845    U_Core/U_ControlUnit/U_DataPath/aluResult__0[0]
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    13.969 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.490    14.459    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIA0
    SLICE_X10Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.439    14.780    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y21         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y21         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.844    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -14.459    
  -------------------------------------------------------------------
                         slack                                  0.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.217%)  route 0.244ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.560     1.443    U_APB_Master/PCLK
    SLICE_X10Y17         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_APB_Master/temp_wdata_reg_reg[3]/Q
                         net (fo=5, routed)           0.244     1.851    U_RAM/D[3]
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.863     1.991    U_RAM/PCLK
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.809    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.082%)  route 0.273ns (65.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.565     1.448    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X9Y9           FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.273     1.862    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X10Y10         RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.834     1.961    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y10         RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.792    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.082%)  route 0.273ns (65.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.565     1.448    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X9Y9           FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.273     1.862    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X10Y10         RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.834     1.961    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y10         RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.792    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.082%)  route 0.273ns (65.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.565     1.448    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X9Y9           FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.273     1.862    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X10Y10         RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.834     1.961    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y10         RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.792    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.082%)  route 0.273ns (65.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.565     1.448    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X9Y9           FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.273     1.862    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X10Y10         RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.834     1.961    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y10         RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.792    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.082%)  route 0.273ns (65.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.565     1.448    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X9Y9           FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.273     1.862    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X10Y10         RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.834     1.961    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y10         RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.792    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.082%)  route 0.273ns (65.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.565     1.448    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X9Y9           FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.273     1.862    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X10Y10         RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.834     1.961    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y10         RAMD32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.792    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.082%)  route 0.273ns (65.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.565     1.448    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X9Y9           FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.273     1.862    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X10Y10         RAMS32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.834     1.961    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y10         RAMS32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.792    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.082%)  route 0.273ns (65.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.565     1.448    u_GP_UART/u_outputBuffer/u_fifo_CU/PCLK
    SLICE_X9Y9           FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.273     1.862    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD1
    SLICE_X10Y10         RAMS32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.834     1.961    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y10         RAMS32                                       r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.792    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.129%)  route 0.272ns (65.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.590     1.473    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X0Y16          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.272     1.886    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y16          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.859     1.986    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y16          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.796    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X4Y17    U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y17    U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y17    U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y36    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y37    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y37    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y38    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y36    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[23]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y21   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y21   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD_D1/CLK



