# cpu_risc
Design of 16-bit RISC Processor with 4-stage pipeline
