name       : yosys
version    : '0.20'
release    : 16
source     :
    - https://github.com/YosysHQ/yosys/archive/yosys-0.20.tar.gz : ee261487badf1b554616d555da8496a7c84ef21ae66a979ddd946b6949a780a4
    - git|https://github.com/YosysHQ/abc : 20f970f569d014420413c475dc87265d1ab35f02
license    : ISC
component  : office.scientific
summary    : Yosys Open SYnthesis Suite
description: |
    Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
patterns   :
    - devel :
        - /usr/bin/yosys-config
        - '%libdir%/libyosys.so'
        - /usr/share/yosys/include
builddeps  :
    - pkgconfig(libffi)
    - pkgconfig(python3)
    - pkgconfig(tcl)
    - git
    - iverilog
    - libboost-devel
setup      : |
    cp -a $sources/abc.git abc
    make ABCREV=default PREFIX=/usr config-gcc
    sitedir=$(python3 -c "import site; print(site.getsitepackages()[0])")
    echo "PREFIX=/usr"          >> Makefile.conf
    echo "LIBDIR=%libdir%"      >> Makefile.conf
    echo "ENABLE_LIBYOSYS=1"    >> Makefile.conf
    echo "ENABLE_PYOSYS=1"      >> Makefile.conf
    echo "PYTHON_DESTDIR=${sitedir}" >> Makefile.conf
build      : |
    %make ABCREV=default BOOST_PYTHON_LIB="-lpython%python3_version% -lboost_python310"
check      : |
    (cd tests/simple  && bash run-test.sh)
    (cd tests/fsm     && bash run-test.sh)
    (cd tests/svtypes && bash run-test.sh)
    (cd tests/verilog && bash run-test.sh)
install    : |
    %make_install ABCREV=default
    # remove redundant copy of .so file
    rm -f $installdir/usr/bin/*.so

