{
  "module_name": "nid.h",
  "hash_id": "22a7ac50754007b39d22e1a075d639b4e6604abdd8967f61449bc1f7f22056e1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/nid.h",
  "human_readable_source": " \n#ifndef NI_H\n#define NI_H\n\n#define CAYMAN_MAX_SH_GPRS           256\n#define CAYMAN_MAX_TEMP_GPRS         16\n#define CAYMAN_MAX_SH_THREADS        256\n#define CAYMAN_MAX_SH_STACK_ENTRIES  4096\n#define CAYMAN_MAX_FRC_EOV_CNT       16384\n#define CAYMAN_MAX_BACKENDS          8\n#define CAYMAN_MAX_BACKENDS_MASK     0xFF\n#define CAYMAN_MAX_BACKENDS_PER_SE_MASK 0xF\n#define CAYMAN_MAX_SIMDS             16\n#define CAYMAN_MAX_SIMDS_MASK        0xFFFF\n#define CAYMAN_MAX_SIMDS_PER_SE_MASK 0xFFF\n#define CAYMAN_MAX_PIPES             8\n#define CAYMAN_MAX_PIPES_MASK        0xFF\n#define CAYMAN_MAX_LDS_NUM           0xFFFF\n#define CAYMAN_MAX_TCC               16\n#define CAYMAN_MAX_TCC_MASK          0xFF\n\n#define CAYMAN_GB_ADDR_CONFIG_GOLDEN       0x02011003\n#define ARUBA_GB_ADDR_CONFIG_GOLDEN        0x12010001\n\n#define DMIF_ADDR_CONFIG  \t\t\t\t0xBD4\n\n \n#define CG_ECLK_CNTL                                    0x620\n#       define ECLK_DIVIDER_MASK                        0x7f\n#       define ECLK_DIR_CNTL_EN                         (1 << 8)\n#define CG_ECLK_STATUS                                  0x624\n#       define ECLK_STATUS                              (1 << 0)\n\n \n#define DMIF_ADDR_CALC  \t\t\t\t0xC00\n\n#define\tSRBM_GFX_CNTL\t\t\t\t        0x0E44\n#define\t\tRINGID(x)\t\t\t\t\t(((x) & 0x3) << 0)\n#define\t\tVMID(x)\t\t\t\t\t\t(((x) & 0x7) << 0)\n#define\tSRBM_STATUS\t\t\t\t        0x0E50\n#define\t\tRLC_RQ_PENDING \t\t\t\t(1 << 3)\n#define\t\tGRBM_RQ_PENDING \t\t\t(1 << 5)\n#define\t\tVMC_BUSY \t\t\t\t(1 << 8)\n#define\t\tMCB_BUSY \t\t\t\t(1 << 9)\n#define\t\tMCB_NON_DISPLAY_BUSY \t\t\t(1 << 10)\n#define\t\tMCC_BUSY \t\t\t\t(1 << 11)\n#define\t\tMCD_BUSY \t\t\t\t(1 << 12)\n#define\t\tSEM_BUSY \t\t\t\t(1 << 14)\n#define\t\tRLC_BUSY \t\t\t\t(1 << 15)\n#define\t\tIH_BUSY \t\t\t\t(1 << 17)\n\n#define\tSRBM_SOFT_RESET\t\t\t\t        0x0E60\n#define\t\tSOFT_RESET_BIF\t\t\t\t(1 << 1)\n#define\t\tSOFT_RESET_CG\t\t\t\t(1 << 2)\n#define\t\tSOFT_RESET_DC\t\t\t\t(1 << 5)\n#define\t\tSOFT_RESET_DMA1\t\t\t\t(1 << 6)\n#define\t\tSOFT_RESET_GRBM\t\t\t\t(1 << 8)\n#define\t\tSOFT_RESET_HDP\t\t\t\t(1 << 9)\n#define\t\tSOFT_RESET_IH\t\t\t\t(1 << 10)\n#define\t\tSOFT_RESET_MC\t\t\t\t(1 << 11)\n#define\t\tSOFT_RESET_RLC\t\t\t\t(1 << 13)\n#define\t\tSOFT_RESET_ROM\t\t\t\t(1 << 14)\n#define\t\tSOFT_RESET_SEM\t\t\t\t(1 << 15)\n#define\t\tSOFT_RESET_VMC\t\t\t\t(1 << 17)\n#define\t\tSOFT_RESET_DMA\t\t\t\t(1 << 20)\n#define\t\tSOFT_RESET_TST\t\t\t\t(1 << 21)\n#define\t\tSOFT_RESET_REGBB\t\t\t(1 << 22)\n#define\t\tSOFT_RESET_ORB\t\t\t\t(1 << 23)\n\n#define SRBM_READ_ERROR\t\t\t\t\t0xE98\n#define SRBM_INT_CNTL\t\t\t\t\t0xEA0\n#define SRBM_INT_ACK\t\t\t\t\t0xEA8\n\n#define\tSRBM_STATUS2\t\t\t\t        0x0EC4\n#define\t\tDMA_BUSY \t\t\t\t(1 << 5)\n#define\t\tDMA1_BUSY \t\t\t\t(1 << 6)\n\n#define VM_CONTEXT0_REQUEST_RESPONSE\t\t\t0x1470\n#define\t\tREQUEST_TYPE(x)\t\t\t\t\t(((x) & 0xf) << 0)\n#define\t\tRESPONSE_TYPE_MASK\t\t\t\t0x000000F0\n#define\t\tRESPONSE_TYPE_SHIFT\t\t\t\t4\n#define VM_L2_CNTL\t\t\t\t\t0x1400\n#define\t\tENABLE_L2_CACHE\t\t\t\t\t(1 << 0)\n#define\t\tENABLE_L2_FRAGMENT_PROCESSING\t\t\t(1 << 1)\n#define\t\tENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE\t\t(1 << 9)\n#define\t\tENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE\t(1 << 10)\n#define\t\tEFFECTIVE_L2_QUEUE_SIZE(x)\t\t\t(((x) & 7) << 14)\n#define\t\tCONTEXT1_IDENTITY_ACCESS_MODE(x)\t\t(((x) & 3) << 18)\n \n#define VM_L2_CNTL2\t\t\t\t\t0x1404\n#define\t\tINVALIDATE_ALL_L1_TLBS\t\t\t\t(1 << 0)\n#define\t\tINVALIDATE_L2_CACHE\t\t\t\t(1 << 1)\n#define VM_L2_CNTL3\t\t\t\t\t0x1408\n#define\t\tBANK_SELECT(x)\t\t\t\t\t((x) << 0)\n#define\t\tCACHE_UPDATE_MODE(x)\t\t\t\t((x) << 6)\n#define\t\tL2_CACHE_BIGK_ASSOCIATIVITY\t\t\t(1 << 20)\n#define\t\tL2_CACHE_BIGK_FRAGMENT_SIZE(x)\t\t\t((x) << 15)\n#define\tVM_L2_STATUS\t\t\t\t\t0x140C\n#define\t\tL2_BUSY\t\t\t\t\t\t(1 << 0)\n#define VM_CONTEXT0_CNTL\t\t\t\t0x1410\n#define\t\tENABLE_CONTEXT\t\t\t\t\t(1 << 0)\n#define\t\tPAGE_TABLE_DEPTH(x)\t\t\t\t(((x) & 3) << 1)\n#define\t\tRANGE_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 3)\n#define\t\tRANGE_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 4)\n#define\t\tDUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT\t(1 << 6)\n#define\t\tDUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT\t(1 << 7)\n#define\t\tPDE0_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 9)\n#define\t\tPDE0_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 10)\n#define\t\tVALID_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 12)\n#define\t\tVALID_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 13)\n#define\t\tREAD_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 15)\n#define\t\tREAD_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 16)\n#define\t\tWRITE_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 18)\n#define\t\tWRITE_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 19)\n#define\t\tPAGE_TABLE_BLOCK_SIZE(x)\t\t\t(((x) & 0xF) << 24)\n#define VM_CONTEXT1_CNTL\t\t\t\t0x1414\n#define VM_CONTEXT0_CNTL2\t\t\t\t0x1430\n#define VM_CONTEXT1_CNTL2\t\t\t\t0x1434\n#define VM_INVALIDATE_REQUEST\t\t\t\t0x1478\n#define VM_INVALIDATE_RESPONSE\t\t\t\t0x147c\n#define\tVM_CONTEXT1_PROTECTION_FAULT_ADDR\t\t0x14FC\n#define\tVM_CONTEXT1_PROTECTION_FAULT_STATUS\t\t0x14DC\n#define\t\tPROTECTIONS_MASK\t\t\t(0xf << 0)\n#define\t\tPROTECTIONS_SHIFT\t\t\t0\n\t\t \n#define\t\tMEMORY_CLIENT_ID_MASK\t\t\t(0xff << 12)\n#define\t\tMEMORY_CLIENT_ID_SHIFT\t\t\t12\n#define\t\tMEMORY_CLIENT_RW_MASK\t\t\t(1 << 24)\n#define\t\tMEMORY_CLIENT_RW_SHIFT\t\t\t24\n#define\t\tFAULT_VMID_MASK\t\t\t\t(0x7 << 25)\n#define\t\tFAULT_VMID_SHIFT\t\t\t25\n#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR\t0x1518\n#define VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR\t0x151c\n#define\tVM_CONTEXT0_PAGE_TABLE_BASE_ADDR\t\t0x153C\n#define\tVM_CONTEXT0_PAGE_TABLE_START_ADDR\t\t0x155C\n#define\tVM_CONTEXT0_PAGE_TABLE_END_ADDR\t\t\t0x157C\n\n#define MC_SHARED_CHMAP\t\t\t\t\t\t0x2004\n#define\t\tNOOFCHAN_SHIFT\t\t\t\t\t12\n#define\t\tNOOFCHAN_MASK\t\t\t\t\t0x00003000\n#define MC_SHARED_CHREMAP\t\t\t\t\t0x2008\n\n#define\tMC_VM_SYSTEM_APERTURE_LOW_ADDR\t\t\t0x2034\n#define\tMC_VM_SYSTEM_APERTURE_HIGH_ADDR\t\t\t0x2038\n#define\tMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR\t\t0x203C\n#define\tMC_VM_MX_L1_TLB_CNTL\t\t\t\t0x2064\n#define\t\tENABLE_L1_TLB\t\t\t\t\t(1 << 0)\n#define\t\tENABLE_L1_FRAGMENT_PROCESSING\t\t\t(1 << 1)\n#define\t\tSYSTEM_ACCESS_MODE_PA_ONLY\t\t\t(0 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_USE_SYS_MAP\t\t\t(1 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_IN_SYS\t\t\t(2 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_NOT_IN_SYS\t\t\t(3 << 3)\n#define\t\tSYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU\t(0 << 5)\n#define\t\tENABLE_ADVANCED_DRIVER_MODEL\t\t\t(1 << 6)\n#define\tFUS_MC_VM_FB_OFFSET\t\t\t\t0x2068\n\n#define MC_SHARED_BLACKOUT_CNTL           \t\t0x20ac\n#define\tMC_ARB_RAMCFG\t\t\t\t\t0x2760\n#define\t\tNOOFBANK_SHIFT\t\t\t\t\t0\n#define\t\tNOOFBANK_MASK\t\t\t\t\t0x00000003\n#define\t\tNOOFRANK_SHIFT\t\t\t\t\t2\n#define\t\tNOOFRANK_MASK\t\t\t\t\t0x00000004\n#define\t\tNOOFROWS_SHIFT\t\t\t\t\t3\n#define\t\tNOOFROWS_MASK\t\t\t\t\t0x00000038\n#define\t\tNOOFCOLS_SHIFT\t\t\t\t\t6\n#define\t\tNOOFCOLS_MASK\t\t\t\t\t0x000000C0\n#define\t\tCHANSIZE_SHIFT\t\t\t\t\t8\n#define\t\tCHANSIZE_MASK\t\t\t\t\t0x00000100\n#define\t\tBURSTLENGTH_SHIFT\t\t\t\t9\n#define\t\tBURSTLENGTH_MASK\t\t\t\t0x00000200\n#define\t\tCHANSIZE_OVERRIDE\t\t\t\t(1 << 11)\n#define MC_SEQ_SUP_CNTL           \t\t\t0x28c8\n#define\t\tRUN_MASK      \t\t\t\t(1 << 0)\n#define MC_SEQ_SUP_PGM           \t\t\t0x28cc\n#define MC_IO_PAD_CNTL_D0           \t\t\t0x29d0\n#define\t\tMEM_FALL_OUT_CMD      \t\t\t(1 << 8)\n#define MC_SEQ_MISC0           \t\t\t\t0x2a00\n#define\t\tMC_SEQ_MISC0_GDDR5_SHIFT      \t\t28\n#define\t\tMC_SEQ_MISC0_GDDR5_MASK      \t\t0xf0000000\n#define\t\tMC_SEQ_MISC0_GDDR5_VALUE      \t\t5\n#define MC_SEQ_IO_DEBUG_INDEX           \t\t0x2a44\n#define MC_SEQ_IO_DEBUG_DATA           \t\t\t0x2a48\n\n#define\tHDP_HOST_PATH_CNTL\t\t\t\t0x2C00\n#define\tHDP_NONSURFACE_BASE\t\t\t\t0x2C04\n#define\tHDP_NONSURFACE_INFO\t\t\t\t0x2C08\n#define\tHDP_NONSURFACE_SIZE\t\t\t\t0x2C0C\n#define HDP_ADDR_CONFIG  \t\t\t\t0x2F48\n#define HDP_MISC_CNTL\t\t\t\t\t0x2F4C\n#define \tHDP_FLUSH_INVALIDATE_CACHE\t\t\t(1 << 0)\n\n#define\tCC_SYS_RB_BACKEND_DISABLE\t\t\t0x3F88\n#define\tGC_USER_SYS_RB_BACKEND_DISABLE\t\t\t0x3F8C\n#define\tCGTS_SYS_TCC_DISABLE\t\t\t\t0x3F90\n#define\tCGTS_USER_SYS_TCC_DISABLE\t\t\t0x3F94\n\n#define RLC_GFX_INDEX           \t\t\t0x3FC4\n\n#define\tCONFIG_MEMSIZE\t\t\t\t\t0x5428\n\n#define HDP_MEM_COHERENCY_FLUSH_CNTL\t\t\t0x5480\n#define HDP_REG_COHERENCY_FLUSH_CNTL\t\t\t0x54A0\n\n#define\tGRBM_CNTL\t\t\t\t\t0x8000\n#define\t\tGRBM_READ_TIMEOUT(x)\t\t\t\t((x) << 0)\n#define\tGRBM_STATUS\t\t\t\t\t0x8010\n#define\t\tCMDFIFO_AVAIL_MASK\t\t\t\t0x0000000F\n#define\t\tRING2_RQ_PENDING\t\t\t\t(1 << 4)\n#define\t\tSRBM_RQ_PENDING\t\t\t\t\t(1 << 5)\n#define\t\tRING1_RQ_PENDING\t\t\t\t(1 << 6)\n#define\t\tCF_RQ_PENDING\t\t\t\t\t(1 << 7)\n#define\t\tPF_RQ_PENDING\t\t\t\t\t(1 << 8)\n#define\t\tGDS_DMA_RQ_PENDING\t\t\t\t(1 << 9)\n#define\t\tGRBM_EE_BUSY\t\t\t\t\t(1 << 10)\n#define\t\tSX_CLEAN\t\t\t\t\t(1 << 11)\n#define\t\tDB_CLEAN\t\t\t\t\t(1 << 12)\n#define\t\tCB_CLEAN\t\t\t\t\t(1 << 13)\n#define\t\tTA_BUSY \t\t\t\t\t(1 << 14)\n#define\t\tGDS_BUSY \t\t\t\t\t(1 << 15)\n#define\t\tVGT_BUSY_NO_DMA\t\t\t\t\t(1 << 16)\n#define\t\tVGT_BUSY\t\t\t\t\t(1 << 17)\n#define\t\tIA_BUSY_NO_DMA\t\t\t\t\t(1 << 18)\n#define\t\tIA_BUSY\t\t\t\t\t\t(1 << 19)\n#define\t\tSX_BUSY \t\t\t\t\t(1 << 20)\n#define\t\tSH_BUSY \t\t\t\t\t(1 << 21)\n#define\t\tSPI_BUSY\t\t\t\t\t(1 << 22)\n#define\t\tSC_BUSY \t\t\t\t\t(1 << 24)\n#define\t\tPA_BUSY \t\t\t\t\t(1 << 25)\n#define\t\tDB_BUSY \t\t\t\t\t(1 << 26)\n#define\t\tCP_COHERENCY_BUSY      \t\t\t\t(1 << 28)\n#define\t\tCP_BUSY \t\t\t\t\t(1 << 29)\n#define\t\tCB_BUSY \t\t\t\t\t(1 << 30)\n#define\t\tGUI_ACTIVE\t\t\t\t\t(1 << 31)\n#define\tGRBM_STATUS_SE0\t\t\t\t\t0x8014\n#define\tGRBM_STATUS_SE1\t\t\t\t\t0x8018\n#define\t\tSE_SX_CLEAN\t\t\t\t\t(1 << 0)\n#define\t\tSE_DB_CLEAN\t\t\t\t\t(1 << 1)\n#define\t\tSE_CB_CLEAN\t\t\t\t\t(1 << 2)\n#define\t\tSE_VGT_BUSY\t\t\t\t\t(1 << 23)\n#define\t\tSE_PA_BUSY\t\t\t\t\t(1 << 24)\n#define\t\tSE_TA_BUSY\t\t\t\t\t(1 << 25)\n#define\t\tSE_SX_BUSY\t\t\t\t\t(1 << 26)\n#define\t\tSE_SPI_BUSY\t\t\t\t\t(1 << 27)\n#define\t\tSE_SH_BUSY\t\t\t\t\t(1 << 28)\n#define\t\tSE_SC_BUSY\t\t\t\t\t(1 << 29)\n#define\t\tSE_DB_BUSY\t\t\t\t\t(1 << 30)\n#define\t\tSE_CB_BUSY\t\t\t\t\t(1 << 31)\n#define\tGRBM_SOFT_RESET\t\t\t\t\t0x8020\n#define\t\tSOFT_RESET_CP\t\t\t\t\t(1 << 0)\n#define\t\tSOFT_RESET_CB\t\t\t\t\t(1 << 1)\n#define\t\tSOFT_RESET_DB\t\t\t\t\t(1 << 3)\n#define\t\tSOFT_RESET_GDS\t\t\t\t\t(1 << 4)\n#define\t\tSOFT_RESET_PA\t\t\t\t\t(1 << 5)\n#define\t\tSOFT_RESET_SC\t\t\t\t\t(1 << 6)\n#define\t\tSOFT_RESET_SPI\t\t\t\t\t(1 << 8)\n#define\t\tSOFT_RESET_SH\t\t\t\t\t(1 << 9)\n#define\t\tSOFT_RESET_SX\t\t\t\t\t(1 << 10)\n#define\t\tSOFT_RESET_TC\t\t\t\t\t(1 << 11)\n#define\t\tSOFT_RESET_TA\t\t\t\t\t(1 << 12)\n#define\t\tSOFT_RESET_VGT\t\t\t\t\t(1 << 14)\n#define\t\tSOFT_RESET_IA\t\t\t\t\t(1 << 15)\n\n#define GRBM_GFX_INDEX          \t\t\t0x802C\n#define\t\tINSTANCE_INDEX(x)\t\t\t((x) << 0)\n#define\t\tSE_INDEX(x)     \t\t\t((x) << 16)\n#define\t\tINSTANCE_BROADCAST_WRITES      \t\t(1 << 30)\n#define\t\tSE_BROADCAST_WRITES      \t\t(1 << 31)\n\n#define\tSCRATCH_REG0\t\t\t\t\t0x8500\n#define\tSCRATCH_REG1\t\t\t\t\t0x8504\n#define\tSCRATCH_REG2\t\t\t\t\t0x8508\n#define\tSCRATCH_REG3\t\t\t\t\t0x850C\n#define\tSCRATCH_REG4\t\t\t\t\t0x8510\n#define\tSCRATCH_REG5\t\t\t\t\t0x8514\n#define\tSCRATCH_REG6\t\t\t\t\t0x8518\n#define\tSCRATCH_REG7\t\t\t\t\t0x851C\n#define\tSCRATCH_UMSK\t\t\t\t\t0x8540\n#define\tSCRATCH_ADDR\t\t\t\t\t0x8544\n#define\tCP_SEM_WAIT_TIMER\t\t\t\t0x85BC\n#define\tCP_SEM_INCOMPLETE_TIMER_CNTL\t\t\t0x85C8\n#define\tCP_COHER_CNTL2\t\t\t\t\t0x85E8\n#define\tCP_STALLED_STAT1\t\t\t0x8674\n#define\tCP_STALLED_STAT2\t\t\t0x8678\n#define\tCP_BUSY_STAT\t\t\t\t0x867C\n#define\tCP_STAT\t\t\t\t\t\t0x8680\n#define CP_ME_CNTL\t\t\t\t\t0x86D8\n#define\t\tCP_ME_HALT\t\t\t\t\t(1 << 28)\n#define\t\tCP_PFP_HALT\t\t\t\t\t(1 << 26)\n#define\tCP_RB2_RPTR\t\t\t\t\t0x86f8\n#define\tCP_RB1_RPTR\t\t\t\t\t0x86fc\n#define\tCP_RB0_RPTR\t\t\t\t\t0x8700\n#define\tCP_RB_WPTR_DELAY\t\t\t\t0x8704\n#define CP_MEQ_THRESHOLDS\t\t\t\t0x8764\n#define\t\tMEQ1_START(x)\t\t\t\t((x) << 0)\n#define\t\tMEQ2_START(x)\t\t\t\t((x) << 8)\n#define\tCP_PERFMON_CNTL\t\t\t\t\t0x87FC\n\n#define\tVGT_CACHE_INVALIDATION\t\t\t\t0x88C4\n#define\t\tCACHE_INVALIDATION(x)\t\t\t\t((x) << 0)\n#define\t\t\tVC_ONLY\t\t\t\t\t\t0\n#define\t\t\tTC_ONLY\t\t\t\t\t\t1\n#define\t\t\tVC_AND_TC\t\t\t\t\t2\n#define\t\tAUTO_INVLD_EN(x)\t\t\t\t((x) << 6)\n#define\t\t\tNO_AUTO\t\t\t\t\t\t0\n#define\t\t\tES_AUTO\t\t\t\t\t\t1\n#define\t\t\tGS_AUTO\t\t\t\t\t\t2\n#define\t\t\tES_AND_GS_AUTO\t\t\t\t\t3\n#define\tVGT_GS_VERTEX_REUSE\t\t\t\t0x88D4\n\n#define CC_GC_SHADER_PIPE_CONFIG\t\t\t0x8950\n#define\tGC_USER_SHADER_PIPE_CONFIG\t\t\t0x8954\n#define\t\tINACTIVE_QD_PIPES(x)\t\t\t\t((x) << 8)\n#define\t\tINACTIVE_QD_PIPES_MASK\t\t\t\t0x0000FF00\n#define\t\tINACTIVE_QD_PIPES_SHIFT\t\t\t\t8\n#define\t\tINACTIVE_SIMDS(x)\t\t\t\t((x) << 16)\n#define\t\tINACTIVE_SIMDS_MASK\t\t\t\t0xFFFF0000\n#define\t\tINACTIVE_SIMDS_SHIFT\t\t\t\t16\n\n#define VGT_PRIMITIVE_TYPE                              0x8958\n#define\tVGT_NUM_INSTANCES\t\t\t\t0x8974\n#define VGT_TF_RING_SIZE\t\t\t\t0x8988\n#define VGT_OFFCHIP_LDS_BASE\t\t\t\t0x89b4\n\n#define\tPA_SC_LINE_STIPPLE_STATE\t\t\t0x8B10\n#define\tPA_CL_ENHANCE\t\t\t\t\t0x8A14\n#define\t\tCLIP_VTX_REORDER_ENA\t\t\t\t(1 << 0)\n#define\t\tNUM_CLIP_SEQ(x)\t\t\t\t\t((x) << 1)\n#define\tPA_SC_FIFO_SIZE\t\t\t\t\t0x8BCC\n#define\t\tSC_PRIM_FIFO_SIZE(x)\t\t\t\t((x) << 0)\n#define\t\tSC_HIZ_TILE_FIFO_SIZE(x)\t\t\t((x) << 12)\n#define\t\tSC_EARLYZ_TILE_FIFO_SIZE(x)\t\t\t((x) << 20)\n#define\tPA_SC_FORCE_EOV_MAX_CNTS\t\t\t0x8B24\n#define\t\tFORCE_EOV_MAX_CLK_CNT(x)\t\t\t((x) << 0)\n#define\t\tFORCE_EOV_MAX_REZ_CNT(x)\t\t\t((x) << 16)\n\n#define\tSQ_CONFIG\t\t\t\t\t0x8C00\n#define\t\tVC_ENABLE\t\t\t\t\t(1 << 0)\n#define\t\tEXPORT_SRC_C\t\t\t\t\t(1 << 1)\n#define\t\tGFX_PRIO(x)\t\t\t\t\t((x) << 2)\n#define\t\tCS1_PRIO(x)\t\t\t\t\t((x) << 4)\n#define\t\tCS2_PRIO(x)\t\t\t\t\t((x) << 6)\n#define\tSQ_GPR_RESOURCE_MGMT_1\t\t\t\t0x8C04\n#define\t\tNUM_PS_GPRS(x)\t\t\t\t\t((x) << 0)\n#define\t\tNUM_VS_GPRS(x)\t\t\t\t\t((x) << 16)\n#define\t\tNUM_CLAUSE_TEMP_GPRS(x)\t\t\t\t((x) << 28)\n#define SQ_ESGS_RING_SIZE\t\t\t\t0x8c44\n#define SQ_GSVS_RING_SIZE\t\t\t\t0x8c4c\n#define SQ_ESTMP_RING_BASE\t\t\t\t0x8c50\n#define SQ_ESTMP_RING_SIZE\t\t\t\t0x8c54\n#define SQ_GSTMP_RING_BASE\t\t\t\t0x8c58\n#define SQ_GSTMP_RING_SIZE\t\t\t\t0x8c5c\n#define SQ_VSTMP_RING_BASE\t\t\t\t0x8c60\n#define SQ_VSTMP_RING_SIZE\t\t\t\t0x8c64\n#define SQ_PSTMP_RING_BASE\t\t\t\t0x8c68\n#define SQ_PSTMP_RING_SIZE\t\t\t\t0x8c6c\n#define\tSQ_MS_FIFO_SIZES\t\t\t\t0x8CF0\n#define\t\tCACHE_FIFO_SIZE(x)\t\t\t\t((x) << 0)\n#define\t\tFETCH_FIFO_HIWATER(x)\t\t\t\t((x) << 8)\n#define\t\tDONE_FIFO_HIWATER(x)\t\t\t\t((x) << 16)\n#define\t\tALU_UPDATE_FIFO_HIWATER(x)\t\t\t((x) << 24)\n#define SQ_LSTMP_RING_BASE\t\t\t\t0x8e10\n#define SQ_LSTMP_RING_SIZE\t\t\t\t0x8e14\n#define SQ_HSTMP_RING_BASE\t\t\t\t0x8e18\n#define SQ_HSTMP_RING_SIZE\t\t\t\t0x8e1c\n#define\tSQ_DYN_GPR_CNTL_PS_FLUSH_REQ    \t\t0x8D8C\n#define\t\tDYN_GPR_ENABLE\t\t\t\t\t(1 << 8)\n#define SQ_CONST_MEM_BASE\t\t\t\t0x8df8\n\n#define\tSX_EXPORT_BUFFER_SIZES\t\t\t\t0x900C\n#define\t\tCOLOR_BUFFER_SIZE(x)\t\t\t\t((x) << 0)\n#define\t\tPOSITION_BUFFER_SIZE(x)\t\t\t\t((x) << 8)\n#define\t\tSMX_BUFFER_SIZE(x)\t\t\t\t((x) << 16)\n#define\tSX_DEBUG_1\t\t\t\t\t0x9058\n#define\t\tENABLE_NEW_SMX_ADDRESS\t\t\t\t(1 << 16)\n\n#define\tSPI_CONFIG_CNTL\t\t\t\t\t0x9100\n#define\t\tGPR_WRITE_PRIORITY(x)\t\t\t\t((x) << 0)\n#define\tSPI_CONFIG_CNTL_1\t\t\t\t0x913C\n#define\t\tVTX_DONE_DELAY(x)\t\t\t\t((x) << 0)\n#define\t\tINTERP_ONE_PRIM_PER_ROW\t\t\t\t(1 << 4)\n#define\t\tCRC_SIMD_ID_WADDR_DISABLE\t\t\t(1 << 8)\n\n#define\tCGTS_TCC_DISABLE\t\t\t\t0x9148\n#define\tCGTS_USER_TCC_DISABLE\t\t\t\t0x914C\n#define\t\tTCC_DISABLE_MASK\t\t\t\t0xFFFF0000\n#define\t\tTCC_DISABLE_SHIFT\t\t\t\t16\n#define\tCGTS_SM_CTRL_REG\t\t\t\t0x9150\n#define\t\tOVERRIDE\t\t\t\t(1 << 21)\n\n#define\tTA_CNTL_AUX\t\t\t\t\t0x9508\n#define\t\tDISABLE_CUBE_WRAP\t\t\t\t(1 << 0)\n#define\t\tDISABLE_CUBE_ANISO\t\t\t\t(1 << 1)\n\n#define\tTCP_CHAN_STEER_LO\t\t\t\t0x960c\n#define\tTCP_CHAN_STEER_HI\t\t\t\t0x9610\n\n#define CC_RB_BACKEND_DISABLE\t\t\t\t0x98F4\n#define\t\tBACKEND_DISABLE(x)     \t\t\t((x) << 16)\n#define GB_ADDR_CONFIG  \t\t\t\t0x98F8\n#define\t\tNUM_PIPES(x)\t\t\t\t((x) << 0)\n#define\t\tNUM_PIPES_MASK\t\t\t\t0x00000007\n#define\t\tNUM_PIPES_SHIFT\t\t\t\t0\n#define\t\tPIPE_INTERLEAVE_SIZE(x)\t\t\t((x) << 4)\n#define\t\tPIPE_INTERLEAVE_SIZE_MASK\t\t0x00000070\n#define\t\tPIPE_INTERLEAVE_SIZE_SHIFT\t\t4\n#define\t\tBANK_INTERLEAVE_SIZE(x)\t\t\t((x) << 8)\n#define\t\tNUM_SHADER_ENGINES(x)\t\t\t((x) << 12)\n#define\t\tNUM_SHADER_ENGINES_MASK\t\t\t0x00003000\n#define\t\tNUM_SHADER_ENGINES_SHIFT\t\t12\n#define\t\tSHADER_ENGINE_TILE_SIZE(x)     \t\t((x) << 16)\n#define\t\tSHADER_ENGINE_TILE_SIZE_MASK\t\t0x00070000\n#define\t\tSHADER_ENGINE_TILE_SIZE_SHIFT\t\t16\n#define\t\tNUM_GPUS(x)     \t\t\t((x) << 20)\n#define\t\tNUM_GPUS_MASK\t\t\t\t0x00700000\n#define\t\tNUM_GPUS_SHIFT\t\t\t\t20\n#define\t\tMULTI_GPU_TILE_SIZE(x)     \t\t((x) << 24)\n#define\t\tMULTI_GPU_TILE_SIZE_MASK\t\t0x03000000\n#define\t\tMULTI_GPU_TILE_SIZE_SHIFT\t\t24\n#define\t\tROW_SIZE(x)             \t\t((x) << 28)\n#define\t\tROW_SIZE_MASK\t\t\t\t0x30000000\n#define\t\tROW_SIZE_SHIFT\t\t\t\t28\n#define\t\tNUM_LOWER_PIPES(x)\t\t\t((x) << 30)\n#define\t\tNUM_LOWER_PIPES_MASK\t\t\t0x40000000\n#define\t\tNUM_LOWER_PIPES_SHIFT\t\t\t30\n#define GB_BACKEND_MAP  \t\t\t\t0x98FC\n\n#define CB_PERF_CTR0_SEL_0\t\t\t\t0x9A20\n#define CB_PERF_CTR0_SEL_1\t\t\t\t0x9A24\n#define CB_PERF_CTR1_SEL_0\t\t\t\t0x9A28\n#define CB_PERF_CTR1_SEL_1\t\t\t\t0x9A2C\n#define CB_PERF_CTR2_SEL_0\t\t\t\t0x9A30\n#define CB_PERF_CTR2_SEL_1\t\t\t\t0x9A34\n#define CB_PERF_CTR3_SEL_0\t\t\t\t0x9A38\n#define CB_PERF_CTR3_SEL_1\t\t\t\t0x9A3C\n\n#define\tGC_USER_RB_BACKEND_DISABLE\t\t\t0x9B7C\n#define\t\tBACKEND_DISABLE_MASK\t\t\t0x00FF0000\n#define\t\tBACKEND_DISABLE_SHIFT\t\t\t16\n\n#define\tSMX_DC_CTL0\t\t\t\t\t0xA020\n#define\t\tUSE_HASH_FUNCTION\t\t\t\t(1 << 0)\n#define\t\tNUMBER_OF_SETS(x)\t\t\t\t((x) << 1)\n#define\t\tFLUSH_ALL_ON_EVENT\t\t\t\t(1 << 10)\n#define\t\tSTALL_ON_EVENT\t\t\t\t\t(1 << 11)\n#define\tSMX_EVENT_CTL\t\t\t\t\t0xA02C\n#define\t\tES_FLUSH_CTL(x)\t\t\t\t\t((x) << 0)\n#define\t\tGS_FLUSH_CTL(x)\t\t\t\t\t((x) << 3)\n#define\t\tACK_FLUSH_CTL(x)\t\t\t\t((x) << 6)\n#define\t\tSYNC_FLUSH_CTL\t\t\t\t\t(1 << 8)\n\n#define\tCP_RB0_BASE\t\t\t\t\t0xC100\n#define\tCP_RB0_CNTL\t\t\t\t\t0xC104\n#define\t\tRB_BUFSZ(x)\t\t\t\t\t((x) << 0)\n#define\t\tRB_BLKSZ(x)\t\t\t\t\t((x) << 8)\n#define\t\tRB_NO_UPDATE\t\t\t\t\t(1 << 27)\n#define\t\tRB_RPTR_WR_ENA\t\t\t\t\t(1 << 31)\n#define\t\tBUF_SWAP_32BIT\t\t\t\t\t(2 << 16)\n#define\tCP_RB0_RPTR_ADDR\t\t\t\t0xC10C\n#define\tCP_RB0_RPTR_ADDR_HI\t\t\t\t0xC110\n#define\tCP_RB0_WPTR\t\t\t\t\t0xC114\n\n#define CP_INT_CNTL                                     0xC124\n#       define CNTX_BUSY_INT_ENABLE                     (1 << 19)\n#       define CNTX_EMPTY_INT_ENABLE                    (1 << 20)\n#       define TIME_STAMP_INT_ENABLE                    (1 << 26)\n\n#define\tCP_RB1_BASE\t\t\t\t\t0xC180\n#define\tCP_RB1_CNTL\t\t\t\t\t0xC184\n#define\tCP_RB1_RPTR_ADDR\t\t\t\t0xC188\n#define\tCP_RB1_RPTR_ADDR_HI\t\t\t\t0xC18C\n#define\tCP_RB1_WPTR\t\t\t\t\t0xC190\n#define\tCP_RB2_BASE\t\t\t\t\t0xC194\n#define\tCP_RB2_CNTL\t\t\t\t\t0xC198\n#define\tCP_RB2_RPTR_ADDR\t\t\t\t0xC19C\n#define\tCP_RB2_RPTR_ADDR_HI\t\t\t\t0xC1A0\n#define\tCP_RB2_WPTR\t\t\t\t\t0xC1A4\n#define\tCP_PFP_UCODE_ADDR\t\t\t\t0xC150\n#define\tCP_PFP_UCODE_DATA\t\t\t\t0xC154\n#define\tCP_ME_RAM_RADDR\t\t\t\t\t0xC158\n#define\tCP_ME_RAM_WADDR\t\t\t\t\t0xC15C\n#define\tCP_ME_RAM_DATA\t\t\t\t\t0xC160\n#define\tCP_DEBUG\t\t\t\t\t0xC1FC\n\n#define VGT_EVENT_INITIATOR                             0x28a90\n#       define CACHE_FLUSH_AND_INV_EVENT_TS                     (0x14 << 0)\n#       define CACHE_FLUSH_AND_INV_EVENT                        (0x16 << 0)\n\n \n#define\tTN_CURRENT_GNB_TEMP\t\t\t\t0x1F390\n\n \n#define\tSMC_MSG\t\t\t\t\t\t0x20c\n#define\t\tHOST_SMC_MSG(x)\t\t\t\t((x) << 0)\n#define\t\tHOST_SMC_MSG_MASK\t\t\t(0xff << 0)\n#define\t\tHOST_SMC_MSG_SHIFT\t\t\t0\n#define\t\tHOST_SMC_RESP(x)\t\t\t((x) << 8)\n#define\t\tHOST_SMC_RESP_MASK\t\t\t(0xff << 8)\n#define\t\tHOST_SMC_RESP_SHIFT\t\t\t8\n#define\t\tSMC_HOST_MSG(x)\t\t\t\t((x) << 16)\n#define\t\tSMC_HOST_MSG_MASK\t\t\t(0xff << 16)\n#define\t\tSMC_HOST_MSG_SHIFT\t\t\t16\n#define\t\tSMC_HOST_RESP(x)\t\t\t((x) << 24)\n#define\t\tSMC_HOST_RESP_MASK\t\t\t(0xff << 24)\n#define\t\tSMC_HOST_RESP_SHIFT\t\t\t24\n\n#define\tCG_SPLL_FUNC_CNTL\t\t\t\t0x600\n#define\t\tSPLL_RESET\t\t\t\t(1 << 0)\n#define\t\tSPLL_SLEEP\t\t\t\t(1 << 1)\n#define\t\tSPLL_BYPASS_EN\t\t\t\t(1 << 3)\n#define\t\tSPLL_REF_DIV(x)\t\t\t\t((x) << 4)\n#define\t\tSPLL_REF_DIV_MASK\t\t\t(0x3f << 4)\n#define\t\tSPLL_PDIV_A(x)\t\t\t\t((x) << 20)\n#define\t\tSPLL_PDIV_A_MASK\t\t\t(0x7f << 20)\n#define\t\tSPLL_PDIV_A_SHIFT\t\t\t20\n#define\tCG_SPLL_FUNC_CNTL_2\t\t\t\t0x604\n#define\t\tSCLK_MUX_SEL(x)\t\t\t\t((x) << 0)\n#define\t\tSCLK_MUX_SEL_MASK\t\t\t(0x1ff << 0)\n#define\tCG_SPLL_FUNC_CNTL_3\t\t\t\t0x608\n#define\t\tSPLL_FB_DIV(x)\t\t\t\t((x) << 0)\n#define\t\tSPLL_FB_DIV_MASK\t\t\t(0x3ffffff << 0)\n#define\t\tSPLL_FB_DIV_SHIFT\t\t\t0\n#define\t\tSPLL_DITHEN\t\t\t\t(1 << 28)\n\n#define MPLL_CNTL_MODE                                  0x61c\n#       define SS_SSEN                                  (1 << 24)\n#       define SS_DSMODE_EN                             (1 << 25)\n\n#define\tMPLL_AD_FUNC_CNTL\t\t\t\t0x624\n#define\t\tCLKF(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKF_MASK\t\t\t\t(0x7f << 0)\n#define\t\tCLKR(x)\t\t\t\t\t((x) << 7)\n#define\t\tCLKR_MASK\t\t\t\t(0x1f << 7)\n#define\t\tCLKFRAC(x)\t\t\t\t((x) << 12)\n#define\t\tCLKFRAC_MASK\t\t\t\t(0x1f << 12)\n#define\t\tYCLK_POST_DIV(x)\t\t\t((x) << 17)\n#define\t\tYCLK_POST_DIV_MASK\t\t\t(3 << 17)\n#define\t\tIBIAS(x)\t\t\t\t((x) << 20)\n#define\t\tIBIAS_MASK\t\t\t\t(0x3ff << 20)\n#define\t\tRESET\t\t\t\t\t(1 << 30)\n#define\t\tPDNB\t\t\t\t\t(1 << 31)\n#define\tMPLL_AD_FUNC_CNTL_2\t\t\t\t0x628\n#define\t\tBYPASS\t\t\t\t\t(1 << 19)\n#define\t\tBIAS_GEN_PDNB\t\t\t\t(1 << 24)\n#define\t\tRESET_EN\t\t\t\t(1 << 25)\n#define\t\tVCO_MODE\t\t\t\t(1 << 29)\n#define\tMPLL_DQ_FUNC_CNTL\t\t\t\t0x62c\n#define\tMPLL_DQ_FUNC_CNTL_2\t\t\t\t0x630\n\n#define GENERAL_PWRMGT                                  0x63c\n#       define GLOBAL_PWRMGT_EN                         (1 << 0)\n#       define STATIC_PM_EN                             (1 << 1)\n#       define THERMAL_PROTECTION_DIS                   (1 << 2)\n#       define THERMAL_PROTECTION_TYPE                  (1 << 3)\n#       define ENABLE_GEN2PCIE                          (1 << 4)\n#       define ENABLE_GEN2XSP                           (1 << 5)\n#       define SW_SMIO_INDEX(x)                         ((x) << 6)\n#       define SW_SMIO_INDEX_MASK                       (3 << 6)\n#       define SW_SMIO_INDEX_SHIFT                      6\n#       define LOW_VOLT_D2_ACPI                         (1 << 8)\n#       define LOW_VOLT_D3_ACPI                         (1 << 9)\n#       define VOLT_PWRMGT_EN                           (1 << 10)\n#       define BACKBIAS_PAD_EN                          (1 << 18)\n#       define BACKBIAS_VALUE                           (1 << 19)\n#       define DYN_SPREAD_SPECTRUM_EN                   (1 << 23)\n#       define AC_DC_SW                                 (1 << 24)\n\n#define SCLK_PWRMGT_CNTL                                  0x644\n#       define SCLK_PWRMGT_OFF                            (1 << 0)\n#       define SCLK_LOW_D1                                (1 << 1)\n#       define FIR_RESET                                  (1 << 4)\n#       define FIR_FORCE_TREND_SEL                        (1 << 5)\n#       define FIR_TREND_MODE                             (1 << 6)\n#       define DYN_GFX_CLK_OFF_EN                         (1 << 7)\n#       define GFX_CLK_FORCE_ON                           (1 << 8)\n#       define GFX_CLK_REQUEST_OFF                        (1 << 9)\n#       define GFX_CLK_FORCE_OFF                          (1 << 10)\n#       define GFX_CLK_OFF_ACPI_D1                        (1 << 11)\n#       define GFX_CLK_OFF_ACPI_D2                        (1 << 12)\n#       define GFX_CLK_OFF_ACPI_D3                        (1 << 13)\n#       define DYN_LIGHT_SLEEP_EN                         (1 << 14)\n#define\tMCLK_PWRMGT_CNTL\t\t\t\t0x648\n#       define DLL_SPEED(x)\t\t\t\t((x) << 0)\n#       define DLL_SPEED_MASK\t\t\t\t(0x1f << 0)\n#       define MPLL_PWRMGT_OFF                          (1 << 5)\n#       define DLL_READY                                (1 << 6)\n#       define MC_INT_CNTL                              (1 << 7)\n#       define MRDCKA0_PDNB                             (1 << 8)\n#       define MRDCKA1_PDNB                             (1 << 9)\n#       define MRDCKB0_PDNB                             (1 << 10)\n#       define MRDCKB1_PDNB                             (1 << 11)\n#       define MRDCKC0_PDNB                             (1 << 12)\n#       define MRDCKC1_PDNB                             (1 << 13)\n#       define MRDCKD0_PDNB                             (1 << 14)\n#       define MRDCKD1_PDNB                             (1 << 15)\n#       define MRDCKA0_RESET                            (1 << 16)\n#       define MRDCKA1_RESET                            (1 << 17)\n#       define MRDCKB0_RESET                            (1 << 18)\n#       define MRDCKB1_RESET                            (1 << 19)\n#       define MRDCKC0_RESET                            (1 << 20)\n#       define MRDCKC1_RESET                            (1 << 21)\n#       define MRDCKD0_RESET                            (1 << 22)\n#       define MRDCKD1_RESET                            (1 << 23)\n#       define DLL_READY_READ                           (1 << 24)\n#       define USE_DISPLAY_GAP                          (1 << 25)\n#       define USE_DISPLAY_URGENT_NORMAL                (1 << 26)\n#       define MPLL_TURNOFF_D2                          (1 << 28)\n#define\tDLL_CNTL\t\t\t\t\t0x64c\n#       define MRDCKA0_BYPASS                           (1 << 24)\n#       define MRDCKA1_BYPASS                           (1 << 25)\n#       define MRDCKB0_BYPASS                           (1 << 26)\n#       define MRDCKB1_BYPASS                           (1 << 27)\n#       define MRDCKC0_BYPASS                           (1 << 28)\n#       define MRDCKC1_BYPASS                           (1 << 29)\n#       define MRDCKD0_BYPASS                           (1 << 30)\n#       define MRDCKD1_BYPASS                           (1 << 31)\n\n#define TARGET_AND_CURRENT_PROFILE_INDEX                  0x66c\n#       define CURRENT_STATE_INDEX_MASK                   (0xf << 4)\n#       define CURRENT_STATE_INDEX_SHIFT                  4\n\n#define CG_AT                                           0x6d4\n#       define CG_R(x)\t\t\t\t\t((x) << 0)\n#       define CG_R_MASK\t\t\t\t(0xffff << 0)\n#       define CG_L(x)\t\t\t\t\t((x) << 16)\n#       define CG_L_MASK\t\t\t\t(0xffff << 16)\n\n#define\tCG_BIF_REQ_AND_RSP\t\t\t\t0x7f4\n#define\t\tCG_CLIENT_REQ(x)\t\t\t((x) << 0)\n#define\t\tCG_CLIENT_REQ_MASK\t\t\t(0xff << 0)\n#define\t\tCG_CLIENT_REQ_SHIFT\t\t\t0\n#define\t\tCG_CLIENT_RESP(x)\t\t\t((x) << 8)\n#define\t\tCG_CLIENT_RESP_MASK\t\t\t(0xff << 8)\n#define\t\tCG_CLIENT_RESP_SHIFT\t\t\t8\n#define\t\tCLIENT_CG_REQ(x)\t\t\t((x) << 16)\n#define\t\tCLIENT_CG_REQ_MASK\t\t\t(0xff << 16)\n#define\t\tCLIENT_CG_REQ_SHIFT\t\t\t16\n#define\t\tCLIENT_CG_RESP(x)\t\t\t((x) << 24)\n#define\t\tCLIENT_CG_RESP_MASK\t\t\t(0xff << 24)\n#define\t\tCLIENT_CG_RESP_SHIFT\t\t\t24\n\n#define\tCG_SPLL_SPREAD_SPECTRUM\t\t\t\t0x790\n#define\t\tSSEN\t\t\t\t\t(1 << 0)\n#define\t\tCLK_S(x)\t\t\t\t((x) << 4)\n#define\t\tCLK_S_MASK\t\t\t\t(0xfff << 4)\n#define\t\tCLK_S_SHIFT\t\t\t\t4\n#define\tCG_SPLL_SPREAD_SPECTRUM_2\t\t\t0x794\n#define\t\tCLK_V(x)\t\t\t\t((x) << 0)\n#define\t\tCLK_V_MASK\t\t\t\t(0x3ffffff << 0)\n#define\t\tCLK_V_SHIFT\t\t\t\t0\n\n#define SMC_SCRATCH0                                    0x81c\n\n#define\tCG_SPLL_FUNC_CNTL_4\t\t\t\t0x850\n\n#define\tMPLL_SS1\t\t\t\t\t0x85c\n#define\t\tCLKV(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKV_MASK\t\t\t\t(0x3ffffff << 0)\n#define\tMPLL_SS2\t\t\t\t\t0x860\n#define\t\tCLKS(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKS_MASK\t\t\t\t(0xfff << 0)\n\n#define\tCG_CAC_CTRL\t\t\t\t\t0x88c\n#define\t\tTID_CNT(x)\t\t\t\t((x) << 0)\n#define\t\tTID_CNT_MASK\t\t\t\t(0x3fff << 0)\n#define\t\tTID_UNIT(x)\t\t\t\t((x) << 14)\n#define\t\tTID_UNIT_MASK\t\t\t\t(0xf << 14)\n\n#define\tCG_IND_ADDR\t\t\t\t\t0x8f8\n#define\tCG_IND_DATA\t\t\t\t\t0x8fc\n \n#define\tCG_CGTT_LOCAL_0\t\t\t\t\t0x00\n#define\tCG_CGTT_LOCAL_1\t\t\t\t\t0x01\n\n#define MC_CG_CONFIG                                    0x25bc\n#define         MCDW_WR_ENABLE                          (1 << 0)\n#define         MCDX_WR_ENABLE                          (1 << 1)\n#define         MCDY_WR_ENABLE                          (1 << 2)\n#define         MCDZ_WR_ENABLE                          (1 << 3)\n#define\t\tMC_RD_ENABLE(x)\t\t\t\t((x) << 4)\n#define\t\tMC_RD_ENABLE_MASK\t\t\t(3 << 4)\n#define\t\tINDEX(x)\t\t\t\t((x) << 6)\n#define\t\tINDEX_MASK\t\t\t\t(0xfff << 6)\n#define\t\tINDEX_SHIFT\t\t\t\t6\n\n#define\tMC_ARB_CAC_CNTL\t\t\t\t\t0x2750\n#define         ENABLE                                  (1 << 0)\n#define\t\tREAD_WEIGHT(x)\t\t\t\t((x) << 1)\n#define\t\tREAD_WEIGHT_MASK\t\t\t(0x3f << 1)\n#define\t\tREAD_WEIGHT_SHIFT\t\t\t1\n#define\t\tWRITE_WEIGHT(x)\t\t\t\t((x) << 7)\n#define\t\tWRITE_WEIGHT_MASK\t\t\t(0x3f << 7)\n#define\t\tWRITE_WEIGHT_SHIFT\t\t\t7\n#define         ALLOW_OVERFLOW                          (1 << 13)\n\n#define\tMC_ARB_DRAM_TIMING\t\t\t\t0x2774\n#define\tMC_ARB_DRAM_TIMING2\t\t\t\t0x2778\n\n#define\tMC_ARB_RFSH_RATE\t\t\t\t0x27b0\n#define\t\tPOWERMODE0(x)\t\t\t\t((x) << 0)\n#define\t\tPOWERMODE0_MASK\t\t\t\t(0xff << 0)\n#define\t\tPOWERMODE0_SHIFT\t\t\t0\n#define\t\tPOWERMODE1(x)\t\t\t\t((x) << 8)\n#define\t\tPOWERMODE1_MASK\t\t\t\t(0xff << 8)\n#define\t\tPOWERMODE1_SHIFT\t\t\t8\n#define\t\tPOWERMODE2(x)\t\t\t\t((x) << 16)\n#define\t\tPOWERMODE2_MASK\t\t\t\t(0xff << 16)\n#define\t\tPOWERMODE2_SHIFT\t\t\t16\n#define\t\tPOWERMODE3(x)\t\t\t\t((x) << 24)\n#define\t\tPOWERMODE3_MASK\t\t\t\t(0xff << 24)\n#define\t\tPOWERMODE3_SHIFT\t\t\t24\n\n#define MC_ARB_CG                                       0x27e8\n#define\t\tCG_ARB_REQ(x)\t\t\t\t((x) << 0)\n#define\t\tCG_ARB_REQ_MASK\t\t\t\t(0xff << 0)\n#define\t\tCG_ARB_REQ_SHIFT\t\t\t0\n#define\t\tCG_ARB_RESP(x)\t\t\t\t((x) << 8)\n#define\t\tCG_ARB_RESP_MASK\t\t\t(0xff << 8)\n#define\t\tCG_ARB_RESP_SHIFT\t\t\t8\n#define\t\tARB_CG_REQ(x)\t\t\t\t((x) << 16)\n#define\t\tARB_CG_REQ_MASK\t\t\t\t(0xff << 16)\n#define\t\tARB_CG_REQ_SHIFT\t\t\t16\n#define\t\tARB_CG_RESP(x)\t\t\t\t((x) << 24)\n#define\t\tARB_CG_RESP_MASK\t\t\t(0xff << 24)\n#define\t\tARB_CG_RESP_SHIFT\t\t\t24\n\n#define\tMC_ARB_DRAM_TIMING_1\t\t\t\t0x27f0\n#define\tMC_ARB_DRAM_TIMING_2\t\t\t\t0x27f4\n#define\tMC_ARB_DRAM_TIMING_3\t\t\t\t0x27f8\n#define\tMC_ARB_DRAM_TIMING2_1\t\t\t\t0x27fc\n#define\tMC_ARB_DRAM_TIMING2_2\t\t\t\t0x2800\n#define\tMC_ARB_DRAM_TIMING2_3\t\t\t\t0x2804\n#define MC_ARB_BURST_TIME                               0x2808\n#define\t\tSTATE0(x)\t\t\t\t((x) << 0)\n#define\t\tSTATE0_MASK\t\t\t\t(0x1f << 0)\n#define\t\tSTATE0_SHIFT\t\t\t\t0\n#define\t\tSTATE1(x)\t\t\t\t((x) << 5)\n#define\t\tSTATE1_MASK\t\t\t\t(0x1f << 5)\n#define\t\tSTATE1_SHIFT\t\t\t\t5\n#define\t\tSTATE2(x)\t\t\t\t((x) << 10)\n#define\t\tSTATE2_MASK\t\t\t\t(0x1f << 10)\n#define\t\tSTATE2_SHIFT\t\t\t\t10\n#define\t\tSTATE3(x)\t\t\t\t((x) << 15)\n#define\t\tSTATE3_MASK\t\t\t\t(0x1f << 15)\n#define\t\tSTATE3_SHIFT\t\t\t\t15\n\n#define MC_CG_DATAPORT                                  0x2884\n\n#define MC_SEQ_RAS_TIMING                               0x28a0\n#define MC_SEQ_CAS_TIMING                               0x28a4\n#define MC_SEQ_MISC_TIMING                              0x28a8\n#define MC_SEQ_MISC_TIMING2                             0x28ac\n#define MC_SEQ_PMG_TIMING                               0x28b0\n#define MC_SEQ_RD_CTL_D0                                0x28b4\n#define MC_SEQ_RD_CTL_D1                                0x28b8\n#define MC_SEQ_WR_CTL_D0                                0x28bc\n#define MC_SEQ_WR_CTL_D1                                0x28c0\n\n#define MC_SEQ_MISC0                                    0x2a00\n#define         MC_SEQ_MISC0_GDDR5_SHIFT                28\n#define         MC_SEQ_MISC0_GDDR5_MASK                 0xf0000000\n#define         MC_SEQ_MISC0_GDDR5_VALUE                5\n#define MC_SEQ_MISC1                                    0x2a04\n#define MC_SEQ_RESERVE_M                                0x2a08\n#define MC_PMG_CMD_EMRS                                 0x2a0c\n\n#define MC_SEQ_MISC3                                    0x2a2c\n\n#define MC_SEQ_MISC5                                    0x2a54\n#define MC_SEQ_MISC6                                    0x2a58\n\n#define MC_SEQ_MISC7                                    0x2a64\n\n#define MC_SEQ_RAS_TIMING_LP                            0x2a6c\n#define MC_SEQ_CAS_TIMING_LP                            0x2a70\n#define MC_SEQ_MISC_TIMING_LP                           0x2a74\n#define MC_SEQ_MISC_TIMING2_LP                          0x2a78\n#define MC_SEQ_WR_CTL_D0_LP                             0x2a7c\n#define MC_SEQ_WR_CTL_D1_LP                             0x2a80\n#define MC_SEQ_PMG_CMD_EMRS_LP                          0x2a84\n#define MC_SEQ_PMG_CMD_MRS_LP                           0x2a88\n\n#define MC_PMG_CMD_MRS                                  0x2aac\n\n#define MC_SEQ_RD_CTL_D0_LP                             0x2b1c\n#define MC_SEQ_RD_CTL_D1_LP                             0x2b20\n\n#define MC_PMG_CMD_MRS1                                 0x2b44\n#define MC_SEQ_PMG_CMD_MRS1_LP                          0x2b48\n#define MC_SEQ_PMG_TIMING_LP                            0x2b4c\n\n#define MC_PMG_CMD_MRS2                                 0x2b5c\n#define MC_SEQ_PMG_CMD_MRS2_LP                          0x2b60\n\n#define AUX_CONTROL\t\t\t\t\t0x6200\n#define \tAUX_EN\t\t\t\t\t(1 << 0)\n#define \tAUX_LS_READ_EN\t\t\t\t(1 << 8)\n#define \tAUX_LS_UPDATE_DISABLE(x)\t\t(((x) & 0x1) << 12)\n#define \tAUX_HPD_DISCON(x)\t\t\t(((x) & 0x1) << 16)\n#define \tAUX_DET_EN\t\t\t\t(1 << 18)\n#define \tAUX_HPD_SEL(x)\t\t\t\t(((x) & 0x7) << 20)\n#define \tAUX_IMPCAL_REQ_EN\t\t\t(1 << 24)\n#define \tAUX_TEST_MODE\t\t\t\t(1 << 28)\n#define \tAUX_DEGLITCH_EN\t\t\t\t(1 << 29)\n#define AUX_SW_CONTROL\t\t\t\t\t0x6204\n#define \tAUX_SW_GO\t\t\t\t(1 << 0)\n#define \tAUX_LS_READ_TRIG\t\t\t(1 << 2)\n#define \tAUX_SW_START_DELAY(x)\t\t\t(((x) & 0xf) << 4)\n#define \tAUX_SW_WR_BYTES(x)\t\t\t(((x) & 0x1f) << 16)\n\n#define AUX_SW_INTERRUPT_CONTROL\t\t\t0x620c\n#define \tAUX_SW_DONE_INT\t\t\t\t(1 << 0)\n#define \tAUX_SW_DONE_ACK\t\t\t\t(1 << 1)\n#define \tAUX_SW_DONE_MASK\t\t\t(1 << 2)\n#define \tAUX_SW_LS_DONE_INT\t\t\t(1 << 4)\n#define \tAUX_SW_LS_DONE_MASK\t\t\t(1 << 6)\n#define AUX_SW_STATUS\t\t\t\t\t0x6210\n#define \tAUX_SW_DONE\t\t\t\t(1 << 0)\n#define \tAUX_SW_REQ\t\t\t\t(1 << 1)\n#define \tAUX_SW_RX_TIMEOUT_STATE(x)\t\t(((x) & 0x7) << 4)\n#define \tAUX_SW_RX_TIMEOUT\t\t\t(1 << 7)\n#define \tAUX_SW_RX_OVERFLOW\t\t\t(1 << 8)\n#define \tAUX_SW_RX_HPD_DISCON\t\t\t(1 << 9)\n#define \tAUX_SW_RX_PARTIAL_BYTE\t\t\t(1 << 10)\n#define \tAUX_SW_NON_AUX_MODE\t\t\t(1 << 11)\n#define \tAUX_SW_RX_MIN_COUNT_VIOL\t\t(1 << 12)\n#define \tAUX_SW_RX_INVALID_STOP\t\t\t(1 << 14)\n#define \tAUX_SW_RX_SYNC_INVALID_L\t\t(1 << 17)\n#define \tAUX_SW_RX_SYNC_INVALID_H\t\t(1 << 18)\n#define \tAUX_SW_RX_INVALID_START\t\t\t(1 << 19)\n#define \tAUX_SW_RX_RECV_NO_DET\t\t\t(1 << 20)\n#define \tAUX_SW_RX_RECV_INVALID_H\t\t(1 << 22)\n#define \tAUX_SW_RX_RECV_INVALID_V\t\t(1 << 23)\n\n#define AUX_SW_DATA\t\t\t\t\t0x6218\n#define AUX_SW_DATA_RW\t\t\t\t\t(1 << 0)\n#define AUX_SW_DATA_MASK(x)\t\t\t\t(((x) & 0xff) << 8)\n#define AUX_SW_DATA_INDEX(x)\t\t\t\t(((x) & 0x1f) << 16)\n#define AUX_SW_AUTOINCREMENT_DISABLE\t\t\t(1 << 31)\n\n#define\tLB_SYNC_RESET_SEL\t\t\t\t0x6b28\n#define\t\tLB_SYNC_RESET_SEL_MASK\t\t\t(3 << 0)\n#define\t\tLB_SYNC_RESET_SEL_SHIFT\t\t\t0\n\n#define\tDC_STUTTER_CNTL\t\t\t\t\t0x6b30\n#define\t\tDC_STUTTER_ENABLE_A\t\t\t(1 << 0)\n#define\t\tDC_STUTTER_ENABLE_B\t\t\t(1 << 1)\n\n#define SQ_CAC_THRESHOLD                                0x8e4c\n#define\t\tVSP(x)\t\t\t\t\t((x) << 0)\n#define\t\tVSP_MASK\t\t\t\t(0xff << 0)\n#define\t\tVSP_SHIFT\t\t\t\t0\n#define\t\tVSP0(x)\t\t\t\t\t((x) << 8)\n#define\t\tVSP0_MASK\t\t\t\t(0xff << 8)\n#define\t\tVSP0_SHIFT\t\t\t\t8\n#define\t\tGPR(x)\t\t\t\t\t((x) << 16)\n#define\t\tGPR_MASK\t\t\t\t(0xff << 16)\n#define\t\tGPR_SHIFT\t\t\t\t16\n\n#define SQ_POWER_THROTTLE                               0x8e58\n#define\t\tMIN_POWER(x)\t\t\t\t((x) << 0)\n#define\t\tMIN_POWER_MASK\t\t\t\t(0x3fff << 0)\n#define\t\tMIN_POWER_SHIFT\t\t\t\t0\n#define\t\tMAX_POWER(x)\t\t\t\t((x) << 16)\n#define\t\tMAX_POWER_MASK\t\t\t\t(0x3fff << 16)\n#define\t\tMAX_POWER_SHIFT\t\t\t\t0\n#define SQ_POWER_THROTTLE2                              0x8e5c\n#define\t\tMAX_POWER_DELTA(x)\t\t\t((x) << 0)\n#define\t\tMAX_POWER_DELTA_MASK\t\t\t(0x3fff << 0)\n#define\t\tMAX_POWER_DELTA_SHIFT\t\t\t0\n#define\t\tSTI_SIZE(x)\t\t\t\t((x) << 16)\n#define\t\tSTI_SIZE_MASK\t\t\t\t(0x3ff << 16)\n#define\t\tSTI_SIZE_SHIFT\t\t\t\t16\n#define\t\tLTI_RATIO(x)\t\t\t\t((x) << 27)\n#define\t\tLTI_RATIO_MASK\t\t\t\t(0xf << 27)\n#define\t\tLTI_RATIO_SHIFT\t\t\t\t27\n\n \n#define CG_CAC_REGION_1_WEIGHT_0                        0x83\n#define\t\tWEIGHT_TCP_SIG0(x)\t\t\t((x) << 0)\n#define\t\tWEIGHT_TCP_SIG0_MASK\t\t\t(0x3f << 0)\n#define\t\tWEIGHT_TCP_SIG0_SHIFT\t\t\t0\n#define\t\tWEIGHT_TCP_SIG1(x)\t\t\t((x) << 6)\n#define\t\tWEIGHT_TCP_SIG1_MASK\t\t\t(0x3f << 6)\n#define\t\tWEIGHT_TCP_SIG1_SHIFT\t\t\t6\n#define\t\tWEIGHT_TA_SIG(x)\t\t\t((x) << 12)\n#define\t\tWEIGHT_TA_SIG_MASK\t\t\t(0x3f << 12)\n#define\t\tWEIGHT_TA_SIG_SHIFT\t\t\t12\n#define CG_CAC_REGION_1_WEIGHT_1                        0x84\n#define\t\tWEIGHT_TCC_EN0(x)\t\t\t((x) << 0)\n#define\t\tWEIGHT_TCC_EN0_MASK\t\t\t(0x3f << 0)\n#define\t\tWEIGHT_TCC_EN0_SHIFT\t\t\t0\n#define\t\tWEIGHT_TCC_EN1(x)\t\t\t((x) << 6)\n#define\t\tWEIGHT_TCC_EN1_MASK\t\t\t(0x3f << 6)\n#define\t\tWEIGHT_TCC_EN1_SHIFT\t\t\t6\n#define\t\tWEIGHT_TCC_EN2(x)\t\t\t((x) << 12)\n#define\t\tWEIGHT_TCC_EN2_MASK\t\t\t(0x3f << 12)\n#define\t\tWEIGHT_TCC_EN2_SHIFT\t\t\t12\n#define\t\tWEIGHT_TCC_EN3(x)\t\t\t((x) << 18)\n#define\t\tWEIGHT_TCC_EN3_MASK\t\t\t(0x3f << 18)\n#define\t\tWEIGHT_TCC_EN3_SHIFT\t\t\t18\n#define CG_CAC_REGION_2_WEIGHT_0                        0x85\n#define\t\tWEIGHT_CB_EN0(x)\t\t\t((x) << 0)\n#define\t\tWEIGHT_CB_EN0_MASK\t\t\t(0x3f << 0)\n#define\t\tWEIGHT_CB_EN0_SHIFT\t\t\t0\n#define\t\tWEIGHT_CB_EN1(x)\t\t\t((x) << 6)\n#define\t\tWEIGHT_CB_EN1_MASK\t\t\t(0x3f << 6)\n#define\t\tWEIGHT_CB_EN1_SHIFT\t\t\t6\n#define\t\tWEIGHT_CB_EN2(x)\t\t\t((x) << 12)\n#define\t\tWEIGHT_CB_EN2_MASK\t\t\t(0x3f << 12)\n#define\t\tWEIGHT_CB_EN2_SHIFT\t\t\t12\n#define\t\tWEIGHT_CB_EN3(x)\t\t\t((x) << 18)\n#define\t\tWEIGHT_CB_EN3_MASK\t\t\t(0x3f << 18)\n#define\t\tWEIGHT_CB_EN3_SHIFT\t\t\t18\n#define CG_CAC_REGION_2_WEIGHT_1                        0x86\n#define\t\tWEIGHT_DB_SIG0(x)\t\t\t((x) << 0)\n#define\t\tWEIGHT_DB_SIG0_MASK\t\t\t(0x3f << 0)\n#define\t\tWEIGHT_DB_SIG0_SHIFT\t\t\t0\n#define\t\tWEIGHT_DB_SIG1(x)\t\t\t((x) << 6)\n#define\t\tWEIGHT_DB_SIG1_MASK\t\t\t(0x3f << 6)\n#define\t\tWEIGHT_DB_SIG1_SHIFT\t\t\t6\n#define\t\tWEIGHT_DB_SIG2(x)\t\t\t((x) << 12)\n#define\t\tWEIGHT_DB_SIG2_MASK\t\t\t(0x3f << 12)\n#define\t\tWEIGHT_DB_SIG2_SHIFT\t\t\t12\n#define\t\tWEIGHT_DB_SIG3(x)\t\t\t((x) << 18)\n#define\t\tWEIGHT_DB_SIG3_MASK\t\t\t(0x3f << 18)\n#define\t\tWEIGHT_DB_SIG3_SHIFT\t\t\t18\n#define CG_CAC_REGION_2_WEIGHT_2                        0x87\n#define\t\tWEIGHT_SXM_SIG0(x)\t\t\t((x) << 0)\n#define\t\tWEIGHT_SXM_SIG0_MASK\t\t\t(0x3f << 0)\n#define\t\tWEIGHT_SXM_SIG0_SHIFT\t\t\t0\n#define\t\tWEIGHT_SXM_SIG1(x)\t\t\t((x) << 6)\n#define\t\tWEIGHT_SXM_SIG1_MASK\t\t\t(0x3f << 6)\n#define\t\tWEIGHT_SXM_SIG1_SHIFT\t\t\t6\n#define\t\tWEIGHT_SXM_SIG2(x)\t\t\t((x) << 12)\n#define\t\tWEIGHT_SXM_SIG2_MASK\t\t\t(0x3f << 12)\n#define\t\tWEIGHT_SXM_SIG2_SHIFT\t\t\t12\n#define\t\tWEIGHT_SXS_SIG0(x)\t\t\t((x) << 18)\n#define\t\tWEIGHT_SXS_SIG0_MASK\t\t\t(0x3f << 18)\n#define\t\tWEIGHT_SXS_SIG0_SHIFT\t\t\t18\n#define\t\tWEIGHT_SXS_SIG1(x)\t\t\t((x) << 24)\n#define\t\tWEIGHT_SXS_SIG1_MASK\t\t\t(0x3f << 24)\n#define\t\tWEIGHT_SXS_SIG1_SHIFT\t\t\t24\n#define CG_CAC_REGION_3_WEIGHT_0                        0x88\n#define\t\tWEIGHT_XBR_0(x)\t\t\t\t((x) << 0)\n#define\t\tWEIGHT_XBR_0_MASK\t\t\t(0x3f << 0)\n#define\t\tWEIGHT_XBR_0_SHIFT\t\t\t0\n#define\t\tWEIGHT_XBR_1(x)\t\t\t\t((x) << 6)\n#define\t\tWEIGHT_XBR_1_MASK\t\t\t(0x3f << 6)\n#define\t\tWEIGHT_XBR_1_SHIFT\t\t\t6\n#define\t\tWEIGHT_XBR_2(x)\t\t\t\t((x) << 12)\n#define\t\tWEIGHT_XBR_2_MASK\t\t\t(0x3f << 12)\n#define\t\tWEIGHT_XBR_2_SHIFT\t\t\t12\n#define\t\tWEIGHT_SPI_SIG0(x)\t\t\t((x) << 18)\n#define\t\tWEIGHT_SPI_SIG0_MASK\t\t\t(0x3f << 18)\n#define\t\tWEIGHT_SPI_SIG0_SHIFT\t\t\t18\n#define CG_CAC_REGION_3_WEIGHT_1                        0x89\n#define\t\tWEIGHT_SPI_SIG1(x)\t\t\t((x) << 0)\n#define\t\tWEIGHT_SPI_SIG1_MASK\t\t\t(0x3f << 0)\n#define\t\tWEIGHT_SPI_SIG1_SHIFT\t\t\t0\n#define\t\tWEIGHT_SPI_SIG2(x)\t\t\t((x) << 6)\n#define\t\tWEIGHT_SPI_SIG2_MASK\t\t\t(0x3f << 6)\n#define\t\tWEIGHT_SPI_SIG2_SHIFT\t\t\t6\n#define\t\tWEIGHT_SPI_SIG3(x)\t\t\t((x) << 12)\n#define\t\tWEIGHT_SPI_SIG3_MASK\t\t\t(0x3f << 12)\n#define\t\tWEIGHT_SPI_SIG3_SHIFT\t\t\t12\n#define\t\tWEIGHT_SPI_SIG4(x)\t\t\t((x) << 18)\n#define\t\tWEIGHT_SPI_SIG4_MASK\t\t\t(0x3f << 18)\n#define\t\tWEIGHT_SPI_SIG4_SHIFT\t\t\t18\n#define\t\tWEIGHT_SPI_SIG5(x)\t\t\t((x) << 24)\n#define\t\tWEIGHT_SPI_SIG5_MASK\t\t\t(0x3f << 24)\n#define\t\tWEIGHT_SPI_SIG5_SHIFT\t\t\t24\n#define CG_CAC_REGION_4_WEIGHT_0                        0x8a\n#define\t\tWEIGHT_LDS_SIG0(x)\t\t\t((x) << 0)\n#define\t\tWEIGHT_LDS_SIG0_MASK\t\t\t(0x3f << 0)\n#define\t\tWEIGHT_LDS_SIG0_SHIFT\t\t\t0\n#define\t\tWEIGHT_LDS_SIG1(x)\t\t\t((x) << 6)\n#define\t\tWEIGHT_LDS_SIG1_MASK\t\t\t(0x3f << 6)\n#define\t\tWEIGHT_LDS_SIG1_SHIFT\t\t\t6\n#define\t\tWEIGHT_SC(x)\t\t\t\t((x) << 24)\n#define\t\tWEIGHT_SC_MASK\t\t\t\t(0x3f << 24)\n#define\t\tWEIGHT_SC_SHIFT\t\t\t\t24\n#define CG_CAC_REGION_4_WEIGHT_1                        0x8b\n#define\t\tWEIGHT_BIF(x)\t\t\t\t((x) << 0)\n#define\t\tWEIGHT_BIF_MASK\t\t\t\t(0x3f << 0)\n#define\t\tWEIGHT_BIF_SHIFT\t\t\t0\n#define\t\tWEIGHT_CP(x)\t\t\t\t((x) << 6)\n#define\t\tWEIGHT_CP_MASK\t\t\t\t(0x3f << 6)\n#define\t\tWEIGHT_CP_SHIFT\t\t\t\t6\n#define\t\tWEIGHT_PA_SIG0(x)\t\t\t((x) << 12)\n#define\t\tWEIGHT_PA_SIG0_MASK\t\t\t(0x3f << 12)\n#define\t\tWEIGHT_PA_SIG0_SHIFT\t\t\t12\n#define\t\tWEIGHT_PA_SIG1(x)\t\t\t((x) << 18)\n#define\t\tWEIGHT_PA_SIG1_MASK\t\t\t(0x3f << 18)\n#define\t\tWEIGHT_PA_SIG1_SHIFT\t\t\t18\n#define\t\tWEIGHT_VGT_SIG0(x)\t\t\t((x) << 24)\n#define\t\tWEIGHT_VGT_SIG0_MASK\t\t\t(0x3f << 24)\n#define\t\tWEIGHT_VGT_SIG0_SHIFT\t\t\t24\n#define CG_CAC_REGION_4_WEIGHT_2                        0x8c\n#define\t\tWEIGHT_VGT_SIG1(x)\t\t\t((x) << 0)\n#define\t\tWEIGHT_VGT_SIG1_MASK\t\t\t(0x3f << 0)\n#define\t\tWEIGHT_VGT_SIG1_SHIFT\t\t\t0\n#define\t\tWEIGHT_VGT_SIG2(x)\t\t\t((x) << 6)\n#define\t\tWEIGHT_VGT_SIG2_MASK\t\t\t(0x3f << 6)\n#define\t\tWEIGHT_VGT_SIG2_SHIFT\t\t\t6\n#define\t\tWEIGHT_DC_SIG0(x)\t\t\t((x) << 12)\n#define\t\tWEIGHT_DC_SIG0_MASK\t\t\t(0x3f << 12)\n#define\t\tWEIGHT_DC_SIG0_SHIFT\t\t\t12\n#define\t\tWEIGHT_DC_SIG1(x)\t\t\t((x) << 18)\n#define\t\tWEIGHT_DC_SIG1_MASK\t\t\t(0x3f << 18)\n#define\t\tWEIGHT_DC_SIG1_SHIFT\t\t\t18\n#define\t\tWEIGHT_DC_SIG2(x)\t\t\t((x) << 24)\n#define\t\tWEIGHT_DC_SIG2_MASK\t\t\t(0x3f << 24)\n#define\t\tWEIGHT_DC_SIG2_SHIFT\t\t\t24\n#define CG_CAC_REGION_4_WEIGHT_3                        0x8d\n#define\t\tWEIGHT_DC_SIG3(x)\t\t\t((x) << 0)\n#define\t\tWEIGHT_DC_SIG3_MASK\t\t\t(0x3f << 0)\n#define\t\tWEIGHT_DC_SIG3_SHIFT\t\t\t0\n#define\t\tWEIGHT_UVD_SIG0(x)\t\t\t((x) << 6)\n#define\t\tWEIGHT_UVD_SIG0_MASK\t\t\t(0x3f << 6)\n#define\t\tWEIGHT_UVD_SIG0_SHIFT\t\t\t6\n#define\t\tWEIGHT_UVD_SIG1(x)\t\t\t((x) << 12)\n#define\t\tWEIGHT_UVD_SIG1_MASK\t\t\t(0x3f << 12)\n#define\t\tWEIGHT_UVD_SIG1_SHIFT\t\t\t12\n#define\t\tWEIGHT_SPARE0(x)\t\t\t((x) << 18)\n#define\t\tWEIGHT_SPARE0_MASK\t\t\t(0x3f << 18)\n#define\t\tWEIGHT_SPARE0_SHIFT\t\t\t18\n#define\t\tWEIGHT_SPARE1(x)\t\t\t((x) << 24)\n#define\t\tWEIGHT_SPARE1_MASK\t\t\t(0x3f << 24)\n#define\t\tWEIGHT_SPARE1_SHIFT\t\t\t24\n#define CG_CAC_REGION_5_WEIGHT_0                        0x8e\n#define\t\tWEIGHT_SQ_VSP(x)\t\t\t((x) << 0)\n#define\t\tWEIGHT_SQ_VSP_MASK\t\t\t(0x3fff << 0)\n#define\t\tWEIGHT_SQ_VSP_SHIFT\t\t\t0\n#define\t\tWEIGHT_SQ_VSP0(x)\t\t\t((x) << 14)\n#define\t\tWEIGHT_SQ_VSP0_MASK\t\t\t(0x3fff << 14)\n#define\t\tWEIGHT_SQ_VSP0_SHIFT\t\t\t14\n#define CG_CAC_REGION_4_OVERRIDE_4                      0xab\n#define\t\tOVR_MODE_SPARE_0(x)\t\t\t((x) << 16)\n#define\t\tOVR_MODE_SPARE_0_MASK\t\t\t(0x1 << 16)\n#define\t\tOVR_MODE_SPARE_0_SHIFT\t\t\t16\n#define\t\tOVR_VAL_SPARE_0(x)\t\t\t((x) << 17)\n#define\t\tOVR_VAL_SPARE_0_MASK\t\t\t(0x1 << 17)\n#define\t\tOVR_VAL_SPARE_0_SHIFT\t\t\t17\n#define\t\tOVR_MODE_SPARE_1(x)\t\t\t((x) << 18)\n#define\t\tOVR_MODE_SPARE_1_MASK\t\t\t(0x3f << 18)\n#define\t\tOVR_MODE_SPARE_1_SHIFT\t\t\t18\n#define\t\tOVR_VAL_SPARE_1(x)\t\t\t((x) << 19)\n#define\t\tOVR_VAL_SPARE_1_MASK\t\t\t(0x3f << 19)\n#define\t\tOVR_VAL_SPARE_1_SHIFT\t\t\t19\n#define CG_CAC_REGION_5_WEIGHT_1                        0xb7\n#define\t\tWEIGHT_SQ_GPR(x)\t\t\t((x) << 0)\n#define\t\tWEIGHT_SQ_GPR_MASK\t\t\t(0x3fff << 0)\n#define\t\tWEIGHT_SQ_GPR_SHIFT\t\t\t0\n#define\t\tWEIGHT_SQ_LDS(x)\t\t\t((x) << 14)\n#define\t\tWEIGHT_SQ_LDS_MASK\t\t\t(0x3fff << 14)\n#define\t\tWEIGHT_SQ_LDS_SHIFT\t\t\t14\n\n \n#define PCIE_LC_TRAINING_CNTL                             0xa1  \n#define PCIE_LC_LINK_WIDTH_CNTL                           0xa2  \n#       define LC_LINK_WIDTH_SHIFT                        0\n#       define LC_LINK_WIDTH_MASK                         0x7\n#       define LC_LINK_WIDTH_X0                           0\n#       define LC_LINK_WIDTH_X1                           1\n#       define LC_LINK_WIDTH_X2                           2\n#       define LC_LINK_WIDTH_X4                           3\n#       define LC_LINK_WIDTH_X8                           4\n#       define LC_LINK_WIDTH_X16                          6\n#       define LC_LINK_WIDTH_RD_SHIFT                     4\n#       define LC_LINK_WIDTH_RD_MASK                      0x70\n#       define LC_RECONFIG_ARC_MISSING_ESCAPE             (1 << 7)\n#       define LC_RECONFIG_NOW                            (1 << 8)\n#       define LC_RENEGOTIATION_SUPPORT                   (1 << 9)\n#       define LC_RENEGOTIATE_EN                          (1 << 10)\n#       define LC_SHORT_RECONFIG_EN                       (1 << 11)\n#       define LC_UPCONFIGURE_SUPPORT                     (1 << 12)\n#       define LC_UPCONFIGURE_DIS                         (1 << 13)\n#define PCIE_LC_SPEED_CNTL                                0xa4  \n#       define LC_GEN2_EN_STRAP                           (1 << 0)\n#       define LC_TARGET_LINK_SPEED_OVERRIDE_EN           (1 << 1)\n#       define LC_FORCE_EN_HW_SPEED_CHANGE                (1 << 5)\n#       define LC_FORCE_DIS_HW_SPEED_CHANGE               (1 << 6)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK      (0x3 << 8)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT     3\n#       define LC_CURRENT_DATA_RATE                       (1 << 11)\n#       define LC_HW_VOLTAGE_IF_CONTROL(x)                ((x) << 12)\n#       define LC_HW_VOLTAGE_IF_CONTROL_MASK              (3 << 12)\n#       define LC_HW_VOLTAGE_IF_CONTROL_SHIFT             12\n#       define LC_VOLTAGE_TIMER_SEL_MASK                  (0xf << 14)\n#       define LC_CLR_FAILED_SPD_CHANGE_CNT               (1 << 21)\n#       define LC_OTHER_SIDE_EVER_SENT_GEN2               (1 << 23)\n#       define LC_OTHER_SIDE_SUPPORTS_GEN2                (1 << 24)\n#define MM_CFGREGS_CNTL                                   0x544c\n#       define MM_WR_TO_CFG_EN                            (1 << 3)\n#define LINK_CNTL2                                        0x88  \n#       define TARGET_LINK_SPEED_MASK                     (0xf << 0)\n#       define SELECTABLE_DEEMPHASIS                      (1 << 6)\n\n \n#define UVD_SEMA_ADDR_LOW\t\t\t\t0xEF00\n#define UVD_SEMA_ADDR_HIGH\t\t\t\t0xEF04\n#define UVD_SEMA_CMD\t\t\t\t\t0xEF08\n#define UVD_UDEC_ADDR_CONFIG\t\t\t\t0xEF4C\n#define UVD_UDEC_DB_ADDR_CONFIG\t\t\t\t0xEF50\n#define UVD_UDEC_DBW_ADDR_CONFIG\t\t\t0xEF54\n#define UVD_NO_OP\t\t\t\t\t0xEFFC\n#define UVD_RBC_RB_RPTR\t\t\t\t\t0xF690\n#define UVD_RBC_RB_WPTR\t\t\t\t\t0xF694\n#define UVD_STATUS\t\t\t\t\t0xf6bc\n\n \n#define PACKET0(reg, n)\t((RADEON_PACKET_TYPE0 << 30) |\t\t\t\\\n\t\t\t (((reg) >> 2) & 0xFFFF) |\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n#define CP_PACKET2\t\t\t0x80000000\n#define\t\tPACKET2_PAD_SHIFT\t\t0\n#define\t\tPACKET2_PAD_MASK\t\t(0x3fffffff << 0)\n\n#define PACKET2(v)\t(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))\n\n#define PACKET3(op, n)\t((RADEON_PACKET_TYPE3 << 30) |\t\t\t\\\n\t\t\t (((op) & 0xFF) << 8) |\t\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n\n \n#define\tPACKET3_NOP\t\t\t\t\t0x10\n#define\tPACKET3_SET_BASE\t\t\t\t0x11\n#define\tPACKET3_CLEAR_STATE\t\t\t\t0x12\n#define\tPACKET3_INDEX_BUFFER_SIZE\t\t\t0x13\n#define\tPACKET3_DEALLOC_STATE\t\t\t\t0x14\n#define\tPACKET3_DISPATCH_DIRECT\t\t\t\t0x15\n#define\tPACKET3_DISPATCH_INDIRECT\t\t\t0x16\n#define\tPACKET3_INDIRECT_BUFFER_END\t\t\t0x17\n#define\tPACKET3_MODE_CONTROL\t\t\t\t0x18\n#define\tPACKET3_SET_PREDICATION\t\t\t\t0x20\n#define\tPACKET3_REG_RMW\t\t\t\t\t0x21\n#define\tPACKET3_COND_EXEC\t\t\t\t0x22\n#define\tPACKET3_PRED_EXEC\t\t\t\t0x23\n#define\tPACKET3_DRAW_INDIRECT\t\t\t\t0x24\n#define\tPACKET3_DRAW_INDEX_INDIRECT\t\t\t0x25\n#define\tPACKET3_INDEX_BASE\t\t\t\t0x26\n#define\tPACKET3_DRAW_INDEX_2\t\t\t\t0x27\n#define\tPACKET3_CONTEXT_CONTROL\t\t\t\t0x28\n#define\tPACKET3_DRAW_INDEX_OFFSET\t\t\t0x29\n#define\tPACKET3_INDEX_TYPE\t\t\t\t0x2A\n#define\tPACKET3_DRAW_INDEX\t\t\t\t0x2B\n#define\tPACKET3_DRAW_INDEX_AUTO\t\t\t\t0x2D\n#define\tPACKET3_DRAW_INDEX_IMMD\t\t\t\t0x2E\n#define\tPACKET3_NUM_INSTANCES\t\t\t\t0x2F\n#define\tPACKET3_DRAW_INDEX_MULTI_AUTO\t\t\t0x30\n#define\tPACKET3_INDIRECT_BUFFER\t\t\t\t0x32\n#define\tPACKET3_STRMOUT_BUFFER_UPDATE\t\t\t0x34\n#define\tPACKET3_DRAW_INDEX_OFFSET_2\t\t\t0x35\n#define\tPACKET3_DRAW_INDEX_MULTI_ELEMENT\t\t0x36\n#define\tPACKET3_WRITE_DATA\t\t\t\t0x37\n#define\tPACKET3_MEM_SEMAPHORE\t\t\t\t0x39\n#define\tPACKET3_MPEG_INDEX\t\t\t\t0x3A\n#define\tPACKET3_WAIT_REG_MEM\t\t\t\t0x3C\n#define\t\tWAIT_REG_MEM_FUNCTION(x)                ((x) << 0)\n                 \n#define\t\tWAIT_REG_MEM_MEM_SPACE(x)               ((x) << 4)\n                 \n#define\t\tWAIT_REG_MEM_ENGINE(x)                  ((x) << 8)\n                 \n#define\tPACKET3_MEM_WRITE\t\t\t\t0x3D\n#define\tPACKET3_PFP_SYNC_ME\t\t\t\t0x42\n#define\tPACKET3_SURFACE_SYNC\t\t\t\t0x43\n#              define PACKET3_CB0_DEST_BASE_ENA    (1 << 6)\n#              define PACKET3_CB1_DEST_BASE_ENA    (1 << 7)\n#              define PACKET3_CB2_DEST_BASE_ENA    (1 << 8)\n#              define PACKET3_CB3_DEST_BASE_ENA    (1 << 9)\n#              define PACKET3_CB4_DEST_BASE_ENA    (1 << 10)\n#              define PACKET3_CB5_DEST_BASE_ENA    (1 << 11)\n#              define PACKET3_CB6_DEST_BASE_ENA    (1 << 12)\n#              define PACKET3_CB7_DEST_BASE_ENA    (1 << 13)\n#              define PACKET3_DB_DEST_BASE_ENA     (1 << 14)\n#              define PACKET3_CB8_DEST_BASE_ENA    (1 << 15)\n#              define PACKET3_CB9_DEST_BASE_ENA    (1 << 16)\n#              define PACKET3_CB10_DEST_BASE_ENA   (1 << 17)\n#              define PACKET3_CB11_DEST_BASE_ENA   (1 << 18)\n#              define PACKET3_FULL_CACHE_ENA       (1 << 20)\n#              define PACKET3_TC_ACTION_ENA        (1 << 23)\n#              define PACKET3_CB_ACTION_ENA        (1 << 25)\n#              define PACKET3_DB_ACTION_ENA        (1 << 26)\n#              define PACKET3_SH_ACTION_ENA        (1 << 27)\n#              define PACKET3_SX_ACTION_ENA        (1 << 28)\n#              define PACKET3_ENGINE_ME            (1 << 31)\n#define\tPACKET3_ME_INITIALIZE\t\t\t\t0x44\n#define\t\tPACKET3_ME_INITIALIZE_DEVICE_ID(x) ((x) << 16)\n#define\tPACKET3_COND_WRITE\t\t\t\t0x45\n#define\tPACKET3_EVENT_WRITE\t\t\t\t0x46\n#define\t\tEVENT_TYPE(x)                           ((x) << 0)\n#define\t\tEVENT_INDEX(x)                          ((x) << 8)\n                 \n#define\tPACKET3_EVENT_WRITE_EOP\t\t\t\t0x47\n#define\t\tDATA_SEL(x)                             ((x) << 29)\n                 \n#define\t\tINT_SEL(x)                              ((x) << 24)\n                 \n#define\tPACKET3_EVENT_WRITE_EOS\t\t\t\t0x48\n#define\tPACKET3_PREAMBLE_CNTL\t\t\t\t0x4A\n#              define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE     (2 << 28)\n#              define PACKET3_PREAMBLE_END_CLEAR_STATE       (3 << 28)\n#define\tPACKET3_ALU_PS_CONST_BUFFER_COPY\t\t0x4C\n#define\tPACKET3_ALU_VS_CONST_BUFFER_COPY\t\t0x4D\n#define\tPACKET3_ALU_PS_CONST_UPDATE\t\t        0x4E\n#define\tPACKET3_ALU_VS_CONST_UPDATE\t\t        0x4F\n#define\tPACKET3_ONE_REG_WRITE\t\t\t\t0x57\n#define\tPACKET3_SET_CONFIG_REG\t\t\t\t0x68\n#define\t\tPACKET3_SET_CONFIG_REG_START\t\t\t0x00008000\n#define\t\tPACKET3_SET_CONFIG_REG_END\t\t\t0x0000ac00\n#define\tPACKET3_SET_CONTEXT_REG\t\t\t\t0x69\n#define\t\tPACKET3_SET_CONTEXT_REG_START\t\t\t0x00028000\n#define\t\tPACKET3_SET_CONTEXT_REG_END\t\t\t0x00029000\n#define\tPACKET3_SET_ALU_CONST\t\t\t\t0x6A\n \n#define\tPACKET3_SET_BOOL_CONST\t\t\t\t0x6B\n#define\t\tPACKET3_SET_BOOL_CONST_START\t\t\t0x0003a500\n#define\t\tPACKET3_SET_BOOL_CONST_END\t\t\t0x0003a518\n#define\tPACKET3_SET_LOOP_CONST\t\t\t\t0x6C\n#define\t\tPACKET3_SET_LOOP_CONST_START\t\t\t0x0003a200\n#define\t\tPACKET3_SET_LOOP_CONST_END\t\t\t0x0003a500\n#define\tPACKET3_SET_RESOURCE\t\t\t\t0x6D\n#define\t\tPACKET3_SET_RESOURCE_START\t\t\t0x00030000\n#define\t\tPACKET3_SET_RESOURCE_END\t\t\t0x00038000\n#define\tPACKET3_SET_SAMPLER\t\t\t\t0x6E\n#define\t\tPACKET3_SET_SAMPLER_START\t\t\t0x0003c000\n#define\t\tPACKET3_SET_SAMPLER_END\t\t\t\t0x0003c600\n#define\tPACKET3_SET_CTL_CONST\t\t\t\t0x6F\n#define\t\tPACKET3_SET_CTL_CONST_START\t\t\t0x0003cff0\n#define\t\tPACKET3_SET_CTL_CONST_END\t\t\t0x0003ff0c\n#define\tPACKET3_SET_RESOURCE_OFFSET\t\t\t0x70\n#define\tPACKET3_SET_ALU_CONST_VS\t\t\t0x71\n#define\tPACKET3_SET_ALU_CONST_DI\t\t\t0x72\n#define\tPACKET3_SET_CONTEXT_REG_INDIRECT\t\t0x73\n#define\tPACKET3_SET_RESOURCE_INDIRECT\t\t\t0x74\n#define\tPACKET3_SET_APPEND_CNT\t\t\t        0x75\n#define\tPACKET3_ME_WRITE\t\t\t\t0x7A\n\n \n#define DMA0_REGISTER_OFFSET                              0x0  \n#define DMA1_REGISTER_OFFSET                              0x800  \n\n#define DMA_RB_CNTL                                       0xd000\n#       define DMA_RB_ENABLE                              (1 << 0)\n#       define DMA_RB_SIZE(x)                             ((x) << 1)  \n#       define DMA_RB_SWAP_ENABLE                         (1 << 9)  \n#       define DMA_RPTR_WRITEBACK_ENABLE                  (1 << 12)\n#       define DMA_RPTR_WRITEBACK_SWAP_ENABLE             (1 << 13)   \n#       define DMA_RPTR_WRITEBACK_TIMER(x)                ((x) << 16)  \n#define DMA_RB_BASE                                       0xd004\n#define DMA_RB_RPTR                                       0xd008\n#define DMA_RB_WPTR                                       0xd00c\n\n#define DMA_RB_RPTR_ADDR_HI                               0xd01c\n#define DMA_RB_RPTR_ADDR_LO                               0xd020\n\n#define DMA_IB_CNTL                                       0xd024\n#       define DMA_IB_ENABLE                              (1 << 0)\n#       define DMA_IB_SWAP_ENABLE                         (1 << 4)\n#       define CMD_VMID_FORCE                             (1 << 31)\n#define DMA_IB_RPTR                                       0xd028\n#define DMA_CNTL                                          0xd02c\n#       define TRAP_ENABLE                                (1 << 0)\n#       define SEM_INCOMPLETE_INT_ENABLE                  (1 << 1)\n#       define SEM_WAIT_INT_ENABLE                        (1 << 2)\n#       define DATA_SWAP_ENABLE                           (1 << 3)\n#       define FENCE_SWAP_ENABLE                          (1 << 4)\n#       define CTXEMPTY_INT_ENABLE                        (1 << 28)\n#define DMA_STATUS_REG                                    0xd034\n#       define DMA_IDLE                                   (1 << 0)\n#define DMA_SEM_INCOMPLETE_TIMER_CNTL                     0xd044\n#define DMA_SEM_WAIT_FAIL_TIMER_CNTL                      0xd048\n#define DMA_TILING_CONFIG  \t\t\t\t  0xd0b8\n#define DMA_MODE                                          0xd0bc\n\n#define DMA_PACKET(cmd, t, s, n)\t((((cmd) & 0xF) << 28) |\t\\\n\t\t\t\t\t (((t) & 0x1) << 23) |\t\t\\\n\t\t\t\t\t (((s) & 0x1) << 22) |\t\t\\\n\t\t\t\t\t (((n) & 0xFFFFF) << 0))\n\n#define DMA_IB_PACKET(cmd, vmid, n)\t((((cmd) & 0xF) << 28) |\t\\\n\t\t\t\t\t (((vmid) & 0xF) << 20) |\t\\\n\t\t\t\t\t (((n) & 0xFFFFF) << 0))\n\n#define DMA_PTE_PDE_PACKET(n)\t\t((2 << 28) |\t\t\t\\\n\t\t\t\t\t (1 << 26) |\t\t\t\\\n\t\t\t\t\t (1 << 21) |\t\t\t\\\n\t\t\t\t\t (((n) & 0xFFFFF) << 0))\n\n#define DMA_SRBM_POLL_PACKET\t\t((9 << 28) |\t\t\t\\\n\t\t\t\t\t (1 << 27) |\t\t\t\\\n\t\t\t\t\t (1 << 26))\n\n#define DMA_SRBM_READ_PACKET\t\t((9 << 28) |\t\t\t\\\n\t\t\t\t\t (1 << 27))\n\n \n#define\tDMA_PACKET_WRITE\t\t\t\t  0x2\n#define\tDMA_PACKET_COPY\t\t\t\t\t  0x3\n#define\tDMA_PACKET_INDIRECT_BUFFER\t\t\t  0x4\n#define\tDMA_PACKET_SEMAPHORE\t\t\t\t  0x5\n#define\tDMA_PACKET_FENCE\t\t\t\t  0x6\n#define\tDMA_PACKET_TRAP\t\t\t\t\t  0x7\n#define\tDMA_PACKET_SRBM_WRITE\t\t\t\t  0x9\n#define\tDMA_PACKET_CONSTANT_FILL\t\t\t  0xd\n#define\tDMA_PACKET_NOP\t\t\t\t\t  0xf\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}