// Seed: 4087389153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wire id_2,
    input tri1 id_3,
    output tri0 id_4
    , id_8,
    input uwire id_5,
    input supply0 id_6
);
  wire id_9;
  wire id_10 = id_1;
  assign id_4 = 1;
  module_0(
      id_8, id_8, id_8, id_9, id_9, id_8, id_9, id_9, id_8, id_9, id_8, id_9
  ); id_11(
      .id_0(id_3), .id_1(id_3), .id_2(1)
  );
endmodule
