// Seed: 1053532370
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output id_4
);
  assign id_1 = id_3 ? id_0 : id_3;
endmodule
