
---------- Begin Simulation Statistics ----------
final_tick                                10434010000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    388                       # Simulator instruction rate (inst/s)
host_mem_usage                                7615280                       # Number of bytes of host memory used
host_op_rate                                      397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18357.61                       # Real time elapsed on the host
host_tick_rate                                 369066                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7125953                       # Number of instructions simulated
sim_ops                                       7296822                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006775                       # Number of seconds simulated
sim_ticks                                  6775175000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.249388                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  249421                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               261861                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                364                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2159                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            253916                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2048                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2450                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              402                       # Number of indirect misses.
system.cpu.branchPred.lookups                  271617                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5450                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          383                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1591094                       # Number of instructions committed
system.cpu.committedOps                       1613413                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.361793                       # CPI: cycles per instruction
system.cpu.discardedOps                          6221                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             811184                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             56516                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           491128                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1646620                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297460                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      345                       # number of quiesce instructions executed
system.cpu.numCycles                          5348929                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       345                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1053246     65.28%     65.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                    760      0.05%     65.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                  58562      3.63%     68.96% # Class of committed instruction
system.cpu.op_class_0::MemWrite                500845     31.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1613413                       # Class of committed instruction
system.cpu.quiesceCycles                      5491351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3702309                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        461458                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              157017                       # Transaction distribution
system.membus.trans_dist::ReadResp             157345                       # Transaction distribution
system.membus.trans_dist::WriteReq              76848                       # Transaction distribution
system.membus.trans_dist::WriteResp             76848                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          184                       # Transaction distribution
system.membus.trans_dist::WriteClean               76                       # Transaction distribution
system.membus.trans_dist::CleanEvict               65                       # Transaction distribution
system.membus.trans_dist::ReadExReq                79                       # Transaction distribution
system.membus.trans_dist::ReadExResp               79                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           148                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       230400                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        230400                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       461529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       468487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 929669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        41518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14798638                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            695183                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000017                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004155                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  695171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              695183                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1150521868                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7062500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              335250                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1359250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5107105                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          941802915                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             903000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316119                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316119                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       927150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4950                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7590                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14753190                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1588418250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1286432682                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    758487000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        73728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        73728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       278692                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       278692    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       278692                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    624093625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    857088000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4718592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       147456                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3686400                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2279424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2089359463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    696453154                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2785812617                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1160755257                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1479962953                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2640718210                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3250114720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2176416107                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5426530828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12352                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11520                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11520                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          180                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          193                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1700325                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       122801                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1823126                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1700325                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1700325                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1700325                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       122801                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1823126                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          13696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10040704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4718592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4735232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          260                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        73728                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73988                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1479962953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2021498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1481984451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2456025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    696453154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            698909179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2456025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2176416107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2021498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2180893630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    230242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000558316000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           76                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           76                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              282119                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78891                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73988                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156886                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    73988                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    158                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4633                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5057178050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  783640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9171288050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32267.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58517.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146195                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68875                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156886                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                73988                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  138787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    218                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.122182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.045993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.578411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          324      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          429      2.74%      4.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210      1.34%      6.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          240      1.53%      7.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          233      1.49%      9.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          250      1.60%     10.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          172      1.10%     11.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          338      2.16%     14.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13461     85.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15657                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           76                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2062.302632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1849.944165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             3      3.95%      3.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.32%      5.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           32     42.11%     47.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32     42.11%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            6      7.89%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      2.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            76                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           76                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     973.631579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    834.195614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    226.304329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      5.26%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8     10.53%     15.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           64     84.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            76                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10030592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4735744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10040704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4735232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1480.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       698.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1481.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    698.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6775067500                       # Total gap between requests
system.mem_ctrls.avgGap                      29345.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10016896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4717568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1478470445.412849187851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2021497.599692997057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2682735.132302855607                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 696302014.339112997055                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          260                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        73728                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9161286155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10001895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16147660625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 116056693625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58474.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46737.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  62106387.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1574119.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3621251605                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    366450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2789236395                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 690                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9948488.043478                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2279840.362081                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          345    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5701125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11976000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7001781625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3432228375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       843461                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           843461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       843461                       # number of overall hits
system.cpu.icache.overall_hits::total          843461                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            180                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          180                       # number of overall misses
system.cpu.icache.overall_misses::total           180                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7823125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7823125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7823125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7823125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       843641                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       843641                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       843641                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       843641                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000213                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000213                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000213                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000213                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43461.805556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43461.805556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43461.805556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43461.805556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          180                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7535000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7535000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7535000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7535000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41861.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41861.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41861.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41861.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                     22                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       843461                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          843461                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           180                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7823125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7823125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       843641                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       843641                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43461.805556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43461.805556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7535000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7535000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41861.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41861.111111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           295.051747                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              606871                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                22                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27585.045455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   295.051747                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.576273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.576273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          258                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.582031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1687462                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1687462                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        94531                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            94531                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        94531                       # number of overall hits
system.cpu.dcache.overall_hits::total           94531                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          318                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            318                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          318                       # number of overall misses
system.cpu.dcache.overall_misses::total           318                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25420250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25420250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25420250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25420250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        94849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        94849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        94849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        94849                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003353                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003353                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003353                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003353                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79937.893082                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79937.893082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79937.893082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79937.893082                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          184                       # number of writebacks
system.cpu.dcache.writebacks::total               184                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           91                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           91                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17499750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17499750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17499750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17499750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7493875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7493875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002393                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002393                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002393                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002393                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77091.409692                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77091.409692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77091.409692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77091.409692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2162.734488                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2162.734488                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    227                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        58125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           58125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          170                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           170                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13013000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13013000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        58295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        58295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76547.058824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76547.058824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11029125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11029125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7493875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7493875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74521.114865                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74521.114865                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21721.376812                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21721.376812                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12407250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12407250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        36554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        36554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83832.770270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83832.770270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6470625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6470625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81906.645570                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81906.645570                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       230400                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       230400                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2393842750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2393842750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10389.942491                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10389.942491                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        61813                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        61813                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       168587                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       168587                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2327066243                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2327066243                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13803.355199                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13803.355199                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.682624                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4839                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               303                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.970297                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.682624                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          414                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2222823                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2222823                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10434010000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10434135000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    388                       # Simulator instruction rate (inst/s)
host_mem_usage                                7615280                       # Number of bytes of host memory used
host_op_rate                                      397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18357.76                       # Real time elapsed on the host
host_tick_rate                                 369070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7125962                       # Number of instructions simulated
sim_ops                                       7296837                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006775                       # Number of seconds simulated
sim_ticks                                  6775300000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.247224                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  249422                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               261868                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                365                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2161                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            253916                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2048                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2450                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              402                       # Number of indirect misses.
system.cpu.branchPred.lookups                  271626                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5452                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          383                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1591103                       # Number of instructions committed
system.cpu.committedOps                       1613428                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.361900                       # CPI: cycles per instruction
system.cpu.discardedOps                          6226                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             811206                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             56516                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           491128                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1646772                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297451                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      345                       # number of quiesce instructions executed
system.cpu.numCycles                          5349129                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       345                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1053254     65.28%     65.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                    760      0.05%     65.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                  58568      3.63%     68.96% # Class of committed instruction
system.cpu.op_class_0::MemWrite                500845     31.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1613428                       # Class of committed instruction
system.cpu.quiesceCycles                      5491351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3702357                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        461462                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              157017                       # Transaction distribution
system.membus.trans_dist::ReadResp             157347                       # Transaction distribution
system.membus.trans_dist::WriteReq              76848                       # Transaction distribution
system.membus.trans_dist::WriteResp             76848                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          185                       # Transaction distribution
system.membus.trans_dist::WriteClean               76                       # Transaction distribution
system.membus.trans_dist::CleanEvict               66                       # Transaction distribution
system.membus.trans_dist::ReadExReq                79                       # Transaction distribution
system.membus.trans_dist::ReadExResp               79                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           149                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       230400                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        230400                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       461532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       468490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 929675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        41646                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14798830                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            695185                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000017                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004155                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  695173    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              695185                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1150529243                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7062500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              338125                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1359250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5112855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          941802915                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             908000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316119                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316119                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       927150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4950                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7590                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14753190                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1588418250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1286432682                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    758487000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        73728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        73728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       278692                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       278692    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       278692                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    624093625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    857088000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4718592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       147456                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3686400                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2279424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2089320916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    696440305                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2785761221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1160733842                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1479935649                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2640669491                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3250054758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2176375954                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5426430712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          181                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          194                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1709740                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       122799                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1832539                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1709740                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1709740                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1709740                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       122799                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1832539                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          13760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10040768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4718592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4735296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          261                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        73728                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73989                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1479935649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2030906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1481966555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2465426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    696440305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            698905731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2465426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2176375954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2030906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2180872286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    230242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000558316000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           76                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           76                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              282122                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78891                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156887                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73989                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156887                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    73989                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    158                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4633                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5057178050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  783645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9171314300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32267.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58517.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146196                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68875                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156887                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                73989                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  138787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    218                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.122182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.045993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.578411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          324      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          429      2.74%      4.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210      1.34%      6.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          240      1.53%      7.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          233      1.49%      9.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          250      1.60%     10.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          172      1.10%     11.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          338      2.16%     14.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13461     85.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15657                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           76                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2062.302632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1849.944165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             3      3.95%      3.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.32%      5.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           32     42.11%     47.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32     42.11%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            6      7.89%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      2.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            76                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           76                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     973.631579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    834.195614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    226.304329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      5.26%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8     10.53%     15.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           64     84.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            76                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10030656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4735744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10040768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4735296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1480.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       698.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1481.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    698.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6775373750                       # Total gap between requests
system.mem_ctrls.avgGap                      29346.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10016896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4717568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1478443168.568181514740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2030906.380529275630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2682685.637536345515                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 696289168.007320761681                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          261                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        73728                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9161286155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10028145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16147660625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 116056693625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58474.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46642.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  61868431.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1574119.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3621251605                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    366450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2789361395                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 690                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9948488.043478                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2279840.362081                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          345    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5701125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11976000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7001906625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3432228375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       843471                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           843471                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       843471                       # number of overall hits
system.cpu.icache.overall_hits::total          843471                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          181                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            181                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          181                       # number of overall misses
system.cpu.icache.overall_misses::total           181                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7866250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7866250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7866250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7866250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       843652                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       843652                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       843652                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       843652                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000215                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000215                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000215                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.944751                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.944751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.944751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.944751                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          181                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7576625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7576625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7576625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7576625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41859.806630                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41859.806630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41859.806630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41859.806630                       # average overall mshr miss latency
system.cpu.icache.replacements                     23                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       843471                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          843471                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          181                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           181                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7866250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7866250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       843652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       843652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.944751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.944751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7576625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7576625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41859.806630                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41859.806630                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           295.051802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2551527                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               321                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7948.682243                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   295.051802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.576273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.576273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          257                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.582031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1687485                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1687485                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        94536                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            94536                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        94536                       # number of overall hits
system.cpu.dcache.overall_hits::total           94536                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          319                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            319                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          319                       # number of overall misses
system.cpu.dcache.overall_misses::total           319                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25480875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25480875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25480875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25480875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        94855                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        94855                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        94855                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        94855                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003363                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003363                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003363                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003363                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79877.351097                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79877.351097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79877.351097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79877.351097                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          185                       # number of writebacks
system.cpu.dcache.writebacks::total               185                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           91                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           91                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17558875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17558875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17558875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17558875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7493875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7493875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002404                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002404                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002404                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002404                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77012.609649                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77012.609649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77012.609649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77012.609649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2162.734488                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2162.734488                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    228                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        58130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           58130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13073625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13073625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        58301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        58301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002933                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002933                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76453.947368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76453.947368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11088250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11088250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7493875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7493875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74417.785235                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74417.785235                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21721.376812                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21721.376812                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12407250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12407250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        36554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        36554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83832.770270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83832.770270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6470625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6470625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81906.645570                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81906.645570                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       230400                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       230400                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2393842750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2393842750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10389.942491                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10389.942491                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        61813                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        61813                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       168587                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       168587                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2327066243                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2327066243                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13803.355199                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13803.355199                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.681394                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               99345                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               740                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.250000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.681394                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2222848                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2222848                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10434135000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
