#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5d2e625174b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5d2e62507e10 .scope package, "common" "common" 3 1;
 .timescale 0 0;
enum0x5d2e624c4b80 .enum4 (3)
   "R_TYPE" 3'b000,
   "I_TYPE" 3'b001,
   "S_TYPE" 3'b010,
   "B_TYPE" 3'b011,
   "U_TYPE" 3'b100,
   "J_TYPE" 3'b101
 ;
enum0x5d2e624c54e0 .enum4 (4)
   "ALU_SLL" 4'b0000,
   "ALU_SRL" 4'b0001,
   "ALU_SRA" 4'b0010,
   "ALU_ADD" 4'b0100,
   "ALU_SUB" 4'b0101,
   "ALU_LUI" 4'b0110,
   "ALU_XOR" 4'b1000,
   "ALU_OR" 4'b1001,
   "ALU_AND" 4'b1010,
   "ALU_SLT" 4'b1100,
   "ALU_SLTU" 4'b1101
 ;
S_0x5d2e62507fa0 .scope module, "fetch_stage_tb" "fetch_stage_tb" 4 5;
 .timescale -12 -12;
P_0x5d2e62504390 .param/l "period" 0 4 23, +C4<00000000000000000000000000000010>;
v0x5d2e625388e0_0 .var "PCSrc", 0 0;
v0x5d2e625389d0_0 .var "PCWrite", 0 0;
v0x5d2e62538aa0_0 .var "clk", 0 0;
v0x5d2e62538b70_0 .net "instruction", 31 0, L_0x5d2e62513840;  1 drivers
v0x5d2e62538c60_0 .net "pc", 31 0, v0x5d2e625382a0_0;  1 drivers
v0x5d2e62538da0_0 .var "pc_branch", 31 0;
v0x5d2e62538e40_0 .var "rst", 0 0;
S_0x5d2e624fef70 .scope module, "uut" "fetch_stage" 4 13, 5 6 0, S_0x5d2e62507fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_branch";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "PCWrite";
    .port_info 5 /INPUT 32 "uart_data";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 32 "instruction";
v0x5d2e62537f90_0 .net "PCSrc", 0 0, v0x5d2e625388e0_0;  1 drivers
v0x5d2e62538070_0 .net "PCWrite", 0 0, v0x5d2e625389d0_0;  1 drivers
v0x5d2e62538130_0 .net "clk", 0 0, v0x5d2e62538aa0_0;  1 drivers
v0x5d2e625381d0_0 .net "instruction", 31 0, L_0x5d2e62513840;  alias, 1 drivers
v0x5d2e625382a0_0 .var "pc", 31 0;
v0x5d2e62538340_0 .net "pc_branch", 31 0, v0x5d2e62538da0_0;  1 drivers
v0x5d2e625383e0_0 .var "pc_next", 31 0;
v0x5d2e625384c0_0 .net "rst", 0 0, v0x5d2e62538e40_0;  1 drivers
o0x7f901567a3a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5d2e62538580_0 .net "uart_data", 31 0, o0x7f901567a3a8;  0 drivers
v0x5d2e62538660_0 .var "write_data", 31 0;
v0x5d2e62538750_0 .var "write_enable", 0 0;
E_0x5d2e62504570 .event edge, v0x5d2e62537f90_0, v0x5d2e62538340_0, v0x5d2e625379a0_0;
S_0x5d2e624ff270 .scope begin, "Comb" "Comb" 5 41, 5 41 0, S_0x5d2e624fef70;
 .timescale 0 0;
S_0x5d2e625025d0 .scope begin, "Seq" "Seq" 5 30, 5 30 0, S_0x5d2e624fef70;
 .timescale 0 0;
S_0x5d2e625027b0 .scope module, "program_memory" "program_memory" 5 20, 6 1 0, S_0x5d2e624fef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_instruction";
L_0x5d2e62513840 .functor BUFZ 32, L_0x5d2e62538f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d2e62513960_0 .net *"_ivl_2", 31 0, L_0x5d2e62538f80;  1 drivers
v0x5d2e62537740_0 .net *"_ivl_4", 9 0, L_0x5d2e62539050;  1 drivers
L_0x7f9015631018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d2e62537820_0 .net *"_ivl_7", 1 0, L_0x7f9015631018;  1 drivers
v0x5d2e625378e0_0 .net "clk", 0 0, v0x5d2e62538aa0_0;  alias, 1 drivers
v0x5d2e625379a0_0 .net "pc", 31 0, v0x5d2e625382a0_0;  alias, 1 drivers
v0x5d2e62537ad0 .array "ram", 0 255, 31 0;
v0x5d2e62537b90_0 .net "read_instruction", 31 0, L_0x5d2e62513840;  alias, 1 drivers
v0x5d2e62537c70_0 .net "word_address", 7 0, L_0x5d2e62538ee0;  1 drivers
v0x5d2e62537d50_0 .net "write_data", 31 0, v0x5d2e62538660_0;  1 drivers
v0x5d2e62537e30_0 .net "write_enable", 0 0, v0x5d2e62538750_0;  1 drivers
E_0x5d2e624e7f70 .event posedge, v0x5d2e625378e0_0;
L_0x5d2e62538ee0 .part v0x5d2e625382a0_0, 2, 8;
L_0x5d2e62538f80 .array/port v0x5d2e62537ad0, L_0x5d2e62539050;
L_0x5d2e62539050 .concat [ 8 2 0 0], L_0x5d2e62538ee0, L_0x7f9015631018;
    .scope S_0x5d2e625027b0;
T_0 ;
    %vpi_call/w 6 15 "$readmemb", "instruction_mem.mem", v0x5d2e62537ad0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5d2e625027b0;
T_1 ;
    %wait E_0x5d2e624e7f70;
    %load/vec4 v0x5d2e62537e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5d2e62537d50_0;
    %load/vec4 v0x5d2e62537c70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d2e62537ad0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d2e624fef70;
T_2 ;
    %wait E_0x5d2e624e7f70;
    %fork t_1, S_0x5d2e625025d0;
    %jmp t_0;
    .scope S_0x5d2e625025d0;
t_1 ;
    %load/vec4 v0x5d2e625384c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d2e625382a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5d2e62538070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5d2e625383e0_0;
    %assign/vec4 v0x5d2e625382a0_0, 0;
T_2.2 ;
T_2.1 ;
    %end;
    .scope S_0x5d2e624fef70;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5d2e624fef70;
T_3 ;
Ewait_0 .event/or E_0x5d2e62504570, E_0x0;
    %wait Ewait_0;
    %fork t_3, S_0x5d2e624ff270;
    %jmp t_2;
    .scope S_0x5d2e624ff270;
t_3 ;
    %load/vec4 v0x5d2e62537f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5d2e62538340_0;
    %store/vec4 v0x5d2e625383e0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5d2e625382a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5d2e625383e0_0, 0, 32;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d2e62538750_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d2e62538660_0, 0, 32;
    %end;
    .scope S_0x5d2e624fef70;
t_2 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5d2e62507fa0;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x5d2e62538aa0_0;
    %inv;
    %store/vec4 v0x5d2e62538aa0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5d2e62507fa0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d2e62538e40_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x5d2e62538da0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d2e625388e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d2e625389d0_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d2e62538e40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d2e62538e40_0, 0, 1;
    %load/vec4 v0x5d2e62538c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 4 37 "$error", "PC is not reset to 0 after first reset" {0 0 0};
T_5.1 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d2e62538e40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d2e62538e40_0, 0, 1;
    %load/vec4 v0x5d2e62538c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 4 42 "$error", "PC is not reset to 0 after any reset" {0 0 0};
T_5.3 ;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d2e625388e0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5d2e62538c60_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 4 47 "$error", "Branch is not done correctly" {0 0 0};
T_5.5 ;
    %delay 1, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d2e625388e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d2e625389d0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5d2e62507fa0;
T_6 ;
    %vpi_call/w 4 59 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 4 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d2e62507fa0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d2e62538aa0_0, 0, 1;
    %delay 200, 0;
    %vpi_call/w 4 65 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./common.sv";
    "simulation/fetch_stage_tb.sv";
    "fetch_stage.sv";
    "./program_memory.sv";
