<map id="etiss::RegisterDevicePlugin" name="etiss::RegisterDevicePlugin">
<area shape="rect" id="node2" href="$classetiss_1_1Plugin.html" title="base plugin class that provides access to different plugin functions if present " alt="" coords="797,379,899,405"/>
<area shape="rect" id="node4" href="$classetiss_1_1InterruptListenerPlugin.html" title="etiss::InterruptListener\lPlugin" alt="" coords="1109,206,1279,247"/>
<area shape="rect" id="node9" href="$classetiss_1_1CoroutinePlugin.html" title="this plugin will be called before a block is executed. " alt="" coords="1112,272,1276,299"/>
<area shape="rect" id="node14" href="$classetiss_1_1TranslationPlugin.html" title="allows to add code to the translation of instructions " alt="" coords="1108,475,1280,501"/>
<area shape="rect" id="node36" href="$classetiss_1_1SystemWrapperPlugin.html" title="this plugin allows to wrap the ETISS_System interface " alt="" coords="1092,424,1296,451"/>
<area shape="rect" id="node3" href="$classetiss_1_1ToString.html" title="Marker interface for toString() support. " alt="" coords="436,177,549,204"/>
<area shape="rect" id="node19" href="$classetiss_1_1CPUCore.html" title="CPUCore is responsible for the simulation of a CPU core in ETISS. " alt="" coords="2263,719,2381,745"/>
<area shape="rect" id="node5" href="$structETISS__CPU.html" title="basic cpu state structure needed for execution of any cpu architecture. " alt="" coords="447,113,539,140"/>
<area shape="rect" id="node37" href="$structETISS__System.html" title="memory access and time synchronization functions. " alt="" coords="435,333,550,360"/>
<area shape="rect" id="node10" href="$classetiss_1_1CPUArch.html" title="the interface to translate instructions of and processor architecture " alt="" coords="1601,639,1718,665"/>
<area shape="rect" id="node11" href="$classetiss_1_1CPUArchRegListenerInterface.html" title="allows to inform plugins about changes to a register that is present in the cpu structure. " alt="" coords="1097,690,1291,731"/>
<area shape="rect" id="node12" href="$classetiss_1_1CPUArchCPUManipulation.html" title="interface for cpu structure access. " alt="" coords="1080,756,1308,783"/>
<area shape="rect" id="node13" href="$classetiss_1_1CPUArchDefaultPlugins.html" title="provides common basic plugins " alt="" coords="1088,639,1300,665"/>
<area shape="rect" id="node15" title="STL class. " alt="" coords="449,656,536,683"/>
<area shape="rect" id="node16" title="STL class. " alt="" coords="29,649,168,690"/>
<area shape="rect" id="node17" href="$classetiss_1_1plugin_1_1gdb_1_1GDBCore.html" title="provides to architecture dependent registers as defined by gdb " alt="" coords="923,851,1056,893"/>
<area shape="rect" id="node21" href="$classetiss_1_1CPUCore_1_1InterruptVectorWrapper.html" title="etiss::CPUCore::Interrupt\lVectorWrapper" alt="" coords="1907,354,2090,395"/>
<area shape="rect" id="node20" href="$classetiss_1_1VirtualStructSupport.html" title="etiss::VirtualStructSupport" alt="" coords="1903,651,2095,677"/>
<area shape="rect" id="node22" href="$classetiss_1_1InterruptVector.html" title="interface to set interrupt bits " alt="" coords="1580,361,1739,388"/>
</map>
