

================================================================
== Vitis HLS Report for 'server_512_s'
================================================================
* Date:           Sat Mar 18 14:42:53 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        scatter_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.507 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %usePort, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.16ns)   --->   "%usePort_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %usePort"   --->   Operation 5 'read' 'usePort_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %regBasePort, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.16ns)   --->   "%regBasePort_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %regBasePort"   --->   Operation 7 'read' 'regBasePort_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %runExperiment, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.16ns)   --->   "%runExperiment_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %runExperiment" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:384]   --->   Operation 9 'read' 'runExperiment_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_rx_metadata, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_read_package, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i88 %s_axis_notifications, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_axis_listen_port_status, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_listen_port, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln384 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:384]   --->   Operation 19 'specpipeline' 'specpipeline_ln384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specreset_ln396 = specreset void @_ssdm_op_SpecReset, i2 %listenState, i64 1, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:396]   --->   Operation 20 'specreset' 'specreset_ln396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%listenState_load = load i2 %listenState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:403]   --->   Operation 21 'load' 'listenState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%currentPort_V_load = load i16 %currentPort_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 22 'load' 'currentPort_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%openedPort_V_load = load i16 %openedPort_V"   --->   Operation 23 'load' 'openedPort_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "%switch_ln403 = switch i2 %listenState_load, void %._crit_edge2.i, i2 0, void, i2 1, void, i2 2, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:403]   --->   Operation 24 'switch' 'switch_ln403' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %s_axis_listen_port_status, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 25 'nbreadreq' 'tmp_i' <Predicate = (listenState_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 26 [1/1] (0.41ns)   --->   "%br_ln422 = br i1 %tmp_i, void %._crit_edge2.i, void %_ifconv" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:422]   --->   Operation 26 'br' 'br_ln422' <Predicate = (listenState_load == 2)> <Delay = 0.41>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%s_axis_listen_port_status_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %s_axis_listen_port_status" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'read' 's_axis_listen_port_status_read' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %s_axis_listen_port_status_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'trunc' 'tmp' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln885 = add i16 %currentPort_V_load, i16 1"   --->   Operation 29 'add' 'add_ln885' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln885_1 = add i16 %openedPort_V_load, i16 1"   --->   Operation 30 'add' 'add_ln885_1' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%icmp_ln1064 = icmp_eq  i16 %add_ln885_1, i16 %usePort_read"   --->   Operation 31 'icmp' 'icmp_ln1064' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.24ns)   --->   "%select_ln435 = select i1 %icmp_ln1064, i16 0, i16 %add_ln885" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435]   --->   Operation 32 'select' 'select_ln435' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.24ns)   --->   "%select_ln435_1 = select i1 %icmp_ln1064, i16 0, i16 %add_ln885_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435]   --->   Operation 33 'select' 'select_ln435_1' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln144)   --->   "%and_ln144 = and i1 %tmp, i1 %icmp_ln1064" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'and' 'and_ln144' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln144 = xor i1 %and_ln144, i1 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'xor' 'xor_ln144' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i1 %xor_ln144" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:427]   --->   Operation 36 'zext' 'zext_ln427' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.41ns)   --->   "%store_ln427 = store i2 %zext_ln427, i2 %listenState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:427]   --->   Operation 37 'store' 'store_ln427' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 38 [1/1] (0.41ns)   --->   "%br_ln444 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:444]   --->   Operation 38 'br' 'br_ln444' <Predicate = (listenState_load == 2 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%store_ln418 = store i2 2, i2 %listenState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:418]   --->   Operation 39 'store' 'store_ln418' <Predicate = (listenState_load == 1)> <Delay = 0.41>
ST_1 : Operation 40 [1/1] (0.41ns)   --->   "%br_ln420 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:420]   --->   Operation 40 'br' 'br_ln420' <Predicate = (listenState_load == 1)> <Delay = 0.41>
ST_1 : Operation 41 [1/1] (0.41ns)   --->   "%br_ln408 = br i1 %runExperiment_read, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:408]   --->   Operation 41 'br' 'br_ln408' <Predicate = (listenState_load == 0)> <Delay = 0.41>
ST_1 : Operation 42 [1/1] (0.41ns)   --->   "%store_ln411 = store i2 1, i2 %listenState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:411]   --->   Operation 42 'store' 'store_ln411' <Predicate = (listenState_load == 0 & runExperiment_read)> <Delay = 0.41>
ST_1 : Operation 43 [1/1] (0.41ns)   --->   "%br_ln412 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:412]   --->   Operation 43 'br' 'br_ln412' <Predicate = (listenState_load == 0 & runExperiment_read)> <Delay = 0.41>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%currentPort_V_flag_4_i = phi i1 0, void %entry, i1 0, void, i1 1, void, i1 1, void, i1 %tmp, void %_ifconv, i1 0, void"   --->   Operation 44 'phi' 'currentPort_V_flag_4_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%currentPort_V_new_4_i = phi i16 0, void %entry, i16 0, void, i16 %regBasePort_read, void, i16 0, void, i16 %select_ln435, void %_ifconv, i16 0, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435]   --->   Operation 45 'phi' 'currentPort_V_new_4_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%openedPort_V_new_3_i = phi i16 0, void %entry, i16 0, void, i16 0, void, i16 0, void, i16 %select_ln435_1, void %_ifconv, i16 0, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435]   --->   Operation 46 'phi' 'openedPort_V_new_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i88P128A, i88 %s_axis_notifications, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 47 'nbreadreq' 'tmp_7_i' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %currentPort_V_flag_4_i, void %._crit_edge2.new.i, void %mergeST1.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 48 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln407 = store i16 %openedPort_V_new_3_i, i16 %openedPort_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:407]   --->   Operation 49 'store' 'store_ln407' <Predicate = (currentPort_V_flag_4_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln406 = store i16 %currentPort_V_new_4_i, i16 %currentPort_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:406]   --->   Operation 50 'store' 'store_ln406' <Predicate = (currentPort_V_flag_4_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge2.new.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = (currentPort_V_flag_4_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln448 = br i1 %tmp_7_i, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:448]   --->   Operation 52 'br' 'br_ln448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%s_axis_notifications_read = read i88 @_ssdm_op_Read.axis.volatile.i88P128A, i88 %s_axis_notifications" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 53 'read' 's_axis_notifications_read' <Predicate = (tmp_7_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_length_V = partselect i16 @_ssdm_op_PartSelect.i16.i88.i32.i32, i88 %s_axis_notifications_read, i32 16, i32 31" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 54 'partselect' 'tmp_length_V' <Predicate = (tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.67ns)   --->   "%icmp_ln1068 = icmp_eq  i16 %tmp_length_V, i16 0"   --->   Operation 55 'icmp' 'icmp_ln1068' <Predicate = (tmp_7_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln452 = br i1 %icmp_ln1068, void, void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:452]   --->   Operation 56 'br' 'br_ln452' <Predicate = (tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i88 %s_axis_notifications_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 57 'trunc' 'trunc_ln173' <Predicate = (tmp_7_i & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln456 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:456]   --->   Operation 58 'br' 'br_ln456' <Predicate = (tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%serverFsmState_load = load i1 %serverFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:458]   --->   Operation 59 'load' 'serverFsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln458 = br i1 %serverFsmState_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:458]   --->   Operation 60 'br' 'br_ln458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_9_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P128A, i16 %s_axis_rx_metadata, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 61 'nbreadreq' 'tmp_9_i' <Predicate = (!serverFsmState_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln461 = br i1 %tmp_9_i, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:461]   --->   Operation 62 'br' 'br_ln461' <Predicate = (!serverFsmState_load)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxDataBuffer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 63 'nbreadreq' 'tmp_1_i' <Predicate = (!serverFsmState_load & tmp_9_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln461 = br i1 %tmp_1_i, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:461]   --->   Operation 64 'br' 'br_ln461' <Predicate = (!serverFsmState_load & tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_0 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %s_axis_rx_metadata" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 65 'read' 'p_0' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 66 [1/1] (1.16ns)   --->   "%rxDataBuffer_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxDataBuffer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 66 'read' 'rxDataBuffer_read_1' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxDataBuffer_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 67 'bitselect' 'tmp_last_V' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln465 = br i1 %tmp_last_V, void, void %._crit_edge10.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:465]   --->   Operation 68 'br' 'br_ln465' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln467 = store i1 1, i1 %serverFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:467]   --->   Operation 69 'store' 'store_ln467' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i & !tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln468 = br void %._crit_edge10.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:468]   --->   Operation 70 'br' 'br_ln468' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i & !tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln469 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:469]   --->   Operation 71 'br' 'br_ln469' <Predicate = (!serverFsmState_load & tmp_9_i & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln470 = br void %server<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:470]   --->   Operation 72 'br' 'br_ln470' <Predicate = (!serverFsmState_load)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_i_23 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxDataBuffer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 73 'nbreadreq' 'tmp_i_23' <Predicate = (serverFsmState_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln472 = br i1 %tmp_i_23, void %._crit_edge11.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:472]   --->   Operation 74 'br' 'br_ln472' <Predicate = (serverFsmState_load)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.16ns)   --->   "%rxDataBuffer_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxDataBuffer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 75 'read' 'rxDataBuffer_read' <Predicate = (serverFsmState_load & tmp_i_23)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxDataBuffer_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 76 'bitselect' 'tmp_last_V_1' <Predicate = (serverFsmState_load & tmp_i_23)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %tmp_last_V_1, void %._crit_edge12.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:475]   --->   Operation 77 'br' 'br_ln475' <Predicate = (serverFsmState_load & tmp_i_23)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln477 = store i1 0, i1 %serverFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:477]   --->   Operation 78 'store' 'store_ln477' <Predicate = (serverFsmState_load & tmp_i_23 & tmp_last_V_1)> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln478 = br void %._crit_edge12.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:478]   --->   Operation 79 'br' 'br_ln478' <Predicate = (serverFsmState_load & tmp_i_23 & tmp_last_V_1)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln479 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:479]   --->   Operation 80 'br' 'br_ln479' <Predicate = (serverFsmState_load & tmp_i_23)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln480 = br void %server<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:480]   --->   Operation 81 'br' 'br_ln480' <Predicate = (serverFsmState_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_listen_port, i16 %currentPort_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 82 'write' 'write_ln173' <Predicate = (listenState_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 83 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_read_package, i32 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 83 'write' 'write_ln173' <Predicate = (tmp_7_i & !icmp_ln1068)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_listen_port, i16 %currentPort_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 84 'write' 'write_ln173' <Predicate = (listenState_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 85 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_read_package, i32 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 85 'write' 'write_ln173' <Predicate = (tmp_7_i & !icmp_ln1068)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln455 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:455]   --->   Operation 86 'br' 'br_ln455' <Predicate = (tmp_7_i & !icmp_ln1068)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 2.51ns
The critical path consists of the following:
	fifo read operation ('usePort_read') on port 'usePort' [15]  (1.17 ns)
	'icmp' operation ('icmp_ln1064') [43]  (0.676 ns)
	'select' operation ('select_ln435_1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435) [45]  (0.243 ns)
	multiplexor before 'phi' operation ('openedPort_V_new_3_i', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435) with incoming values : ('select_ln435_1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435) [63]  (0.42 ns)
	'phi' operation ('openedPort_V_new_3_i', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435) with incoming values : ('select_ln435_1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435) [63]  (0 ns)
	'store' operation ('store_ln407', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:407) of variable 'openedPort_V_new_3_i', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435 on static variable 'openedPort_V' [67]  (0 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
