import chisel3._
import chisel3.util._

import sysGen._

import continuationSide._
import argRouting._
import stealSide._

object Main extends App {
    
    new (chisel3.stage.ChiselStage).emitVerilog(

        new sysGenHDL(  sysAddressWidth = 64,
                        taskWidth = 256,
                        peCount = 8,
                        stealQueueLength = 8,//16,
                        contQueueLength = 2, //2, fib(9) with contQue value 2 does not execute correctly   
                        argQueueLength = 8, //8,
                        argRouteServersNumber = 2,
                        noContinuations = false,
                        contCounterWidth = 32
        ),
        
        Array( 
            "--emission-options=disableMemRandomization,disableRegisterRandomization",
            "--target-dir=output/" 
        )
    )


    // new (chisel3.stage.ChiselStage).emitVerilog(

    //     new continuationAllocationSide(  
    //         addrWidth = 64,
    //         peCount = 8,
    //         queueDepth = 2,
    //         taskName = "fib"
    //     ),
        
    //     Array( 
    //         "--emission-options=disableMemRandomization,disableRegisterRandomization",
    //         "--target-dir=output/" 
    //     )
    // )

    // new (chisel3.stage.ChiselStage).emitVerilog(

    //     new wrapper(),
        
    //     Array( 
    //         "--emission-options=disableMemRandomization,disableRegisterRandomization",
    //         "--target-dir=output/" 
    //     )
    // )
}