--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf Nexys3_Master.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 121919 paths analyzed, 4032 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.602ns.
--------------------------------------------------------------------------------

Paths for end point _core/_RegisterFile/r9_5 (SLICE_X12Y20.BX), 132 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/data_from_reg_1_1 (FF)
  Destination:          _core/_RegisterFile/r9_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.551ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.341 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/data_from_reg_1_1 to _core/_RegisterFile/r9_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.408   _core/data_from_reg_1<1>
                                                       _core/data_from_reg_1_1
    SLICE_X18Y28.C4      net (fanout=14)       2.057   _core/data_from_reg_1<1>
    SLICE_X18Y28.C       Tilo                  0.204   _core/_RegisterFile/_n0448_inv
                                                       _core/Sh11
    SLICE_X14Y42.A1      net (fanout=3)        2.100   _core/Sh1
    SLICE_X14Y42.A       Tilo                  0.203   _core/Sh5
                                                       _core/core_state_write_data<5>1
    SLICE_X20Y27.C3      net (fanout=1)        2.074   _core/core_state_write_data<5>
    SLICE_X20Y27.C       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>3
    SLICE_X20Y27.B6      net (fanout=1)        0.219   _core/core_state_write_data<5>2
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>6
    SLICE_X12Y20.BX      net (fanout=27)       1.740   _core/write_data<5>
    SLICE_X12Y20.CLK     Tdick                 0.136   _core/_RegisterFile/r9<7>
                                                       _core/_RegisterFile/r9_5
    -------------------------------------------------  ---------------------------
    Total                                      9.551ns (1.361ns logic, 8.190ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/data_from_reg_1_0 (FF)
  Destination:          _core/_RegisterFile/r9_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.303ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.251 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/data_from_reg_1_0 to _core/_RegisterFile/r9_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.CQ      Tcko                  0.408   _core/data_from_reg_1<0>
                                                       _core/data_from_reg_1_0
    SLICE_X18Y28.C3      net (fanout=14)       1.809   _core/data_from_reg_1<0>
    SLICE_X18Y28.C       Tilo                  0.204   _core/_RegisterFile/_n0448_inv
                                                       _core/Sh11
    SLICE_X14Y42.A1      net (fanout=3)        2.100   _core/Sh1
    SLICE_X14Y42.A       Tilo                  0.203   _core/Sh5
                                                       _core/core_state_write_data<5>1
    SLICE_X20Y27.C3      net (fanout=1)        2.074   _core/core_state_write_data<5>
    SLICE_X20Y27.C       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>3
    SLICE_X20Y27.B6      net (fanout=1)        0.219   _core/core_state_write_data<5>2
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>6
    SLICE_X12Y20.BX      net (fanout=27)       1.740   _core/write_data<5>
    SLICE_X12Y20.CLK     Tdick                 0.136   _core/_RegisterFile/r9<7>
                                                       _core/_RegisterFile/r9_5
    -------------------------------------------------  ---------------------------
    Total                                      9.303ns (1.361ns logic, 7.942ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/data_from_reg_2_2 (FF)
  Destination:          _core/_RegisterFile/r9_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.064ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.341 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/data_from_reg_2_2 to _core/_RegisterFile/r9_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.408   _core/data_from_reg_2<2>
                                                       _core/data_from_reg_2_2
    SLICE_X16Y43.C3      net (fanout=5)        3.248   _core/data_from_reg_2<2>
    SLICE_X16Y43.COUT    Topcyc                0.295   _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<3>
                                                       _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_lut<2>
                                                       _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<3>
    SLICE_X16Y44.BMUX    Tcinb                 0.260   _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<7>
                                                       _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<7>
    SLICE_X19Y34.D3      net (fanout=2)        1.408   _core/data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT<5>
    SLICE_X19Y34.D       Tilo                  0.259   _core/core_state_write_data<5>4
                                                       _core/core_state_write_data<5>5
    SLICE_X20Y27.B1      net (fanout=1)        1.102   _core/core_state_write_data<5>4
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>6
    SLICE_X12Y20.BX      net (fanout=27)       1.740   _core/write_data<5>
    SLICE_X12Y20.CLK     Tdick                 0.136   _core/_RegisterFile/r9<7>
                                                       _core/_RegisterFile/r9_5
    -------------------------------------------------  ---------------------------
    Total                                      9.064ns (1.563ns logic, 7.501ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point _core/_RegisterFile/r5_5 (SLICE_X19Y21.BX), 132 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/data_from_reg_1_1 (FF)
  Destination:          _core/_RegisterFile/r5_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.443ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.328 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/data_from_reg_1_1 to _core/_RegisterFile/r5_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.408   _core/data_from_reg_1<1>
                                                       _core/data_from_reg_1_1
    SLICE_X18Y28.C4      net (fanout=14)       2.057   _core/data_from_reg_1<1>
    SLICE_X18Y28.C       Tilo                  0.204   _core/_RegisterFile/_n0448_inv
                                                       _core/Sh11
    SLICE_X14Y42.A1      net (fanout=3)        2.100   _core/Sh1
    SLICE_X14Y42.A       Tilo                  0.203   _core/Sh5
                                                       _core/core_state_write_data<5>1
    SLICE_X20Y27.C3      net (fanout=1)        2.074   _core/core_state_write_data<5>
    SLICE_X20Y27.C       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>3
    SLICE_X20Y27.B6      net (fanout=1)        0.219   _core/core_state_write_data<5>2
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>6
    SLICE_X19Y21.BX      net (fanout=27)       1.705   _core/write_data<5>
    SLICE_X19Y21.CLK     Tdick                 0.063   _core/_RegisterFile/r5<7>
                                                       _core/_RegisterFile/r5_5
    -------------------------------------------------  ---------------------------
    Total                                      9.443ns (1.288ns logic, 8.155ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/data_from_reg_1_0 (FF)
  Destination:          _core/_RegisterFile/r5_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.328 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/data_from_reg_1_0 to _core/_RegisterFile/r5_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.CQ      Tcko                  0.408   _core/data_from_reg_1<0>
                                                       _core/data_from_reg_1_0
    SLICE_X18Y28.C3      net (fanout=14)       1.809   _core/data_from_reg_1<0>
    SLICE_X18Y28.C       Tilo                  0.204   _core/_RegisterFile/_n0448_inv
                                                       _core/Sh11
    SLICE_X14Y42.A1      net (fanout=3)        2.100   _core/Sh1
    SLICE_X14Y42.A       Tilo                  0.203   _core/Sh5
                                                       _core/core_state_write_data<5>1
    SLICE_X20Y27.C3      net (fanout=1)        2.074   _core/core_state_write_data<5>
    SLICE_X20Y27.C       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>3
    SLICE_X20Y27.B6      net (fanout=1)        0.219   _core/core_state_write_data<5>2
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>6
    SLICE_X19Y21.BX      net (fanout=27)       1.705   _core/write_data<5>
    SLICE_X19Y21.CLK     Tdick                 0.063   _core/_RegisterFile/r5<7>
                                                       _core/_RegisterFile/r5_5
    -------------------------------------------------  ---------------------------
    Total                                      9.195ns (1.288ns logic, 7.907ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/data_from_reg_2_2 (FF)
  Destination:          _core/_RegisterFile/r5_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.956ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.328 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/data_from_reg_2_2 to _core/_RegisterFile/r5_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.408   _core/data_from_reg_2<2>
                                                       _core/data_from_reg_2_2
    SLICE_X16Y43.C3      net (fanout=5)        3.248   _core/data_from_reg_2<2>
    SLICE_X16Y43.COUT    Topcyc                0.295   _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<3>
                                                       _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_lut<2>
                                                       _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<3>
    SLICE_X16Y44.BMUX    Tcinb                 0.260   _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<7>
                                                       _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<7>
    SLICE_X19Y34.D3      net (fanout=2)        1.408   _core/data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT<5>
    SLICE_X19Y34.D       Tilo                  0.259   _core/core_state_write_data<5>4
                                                       _core/core_state_write_data<5>5
    SLICE_X20Y27.B1      net (fanout=1)        1.102   _core/core_state_write_data<5>4
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>6
    SLICE_X19Y21.BX      net (fanout=27)       1.705   _core/write_data<5>
    SLICE_X19Y21.CLK     Tdick                 0.063   _core/_RegisterFile/r5<7>
                                                       _core/_RegisterFile/r5_5
    -------------------------------------------------  ---------------------------
    Total                                      8.956ns (1.490ns logic, 7.466ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point _core/_RegisterFile/r12_5 (SLICE_X12Y22.BX), 132 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/data_from_reg_1_1 (FF)
  Destination:          _core/_RegisterFile/r12_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.364ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.336 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/data_from_reg_1_1 to _core/_RegisterFile/r12_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.408   _core/data_from_reg_1<1>
                                                       _core/data_from_reg_1_1
    SLICE_X18Y28.C4      net (fanout=14)       2.057   _core/data_from_reg_1<1>
    SLICE_X18Y28.C       Tilo                  0.204   _core/_RegisterFile/_n0448_inv
                                                       _core/Sh11
    SLICE_X14Y42.A1      net (fanout=3)        2.100   _core/Sh1
    SLICE_X14Y42.A       Tilo                  0.203   _core/Sh5
                                                       _core/core_state_write_data<5>1
    SLICE_X20Y27.C3      net (fanout=1)        2.074   _core/core_state_write_data<5>
    SLICE_X20Y27.C       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>3
    SLICE_X20Y27.B6      net (fanout=1)        0.219   _core/core_state_write_data<5>2
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>6
    SLICE_X12Y22.BX      net (fanout=27)       1.553   _core/write_data<5>
    SLICE_X12Y22.CLK     Tdick                 0.136   _core/_RegisterFile/r12<7>
                                                       _core/_RegisterFile/r12_5
    -------------------------------------------------  ---------------------------
    Total                                      9.364ns (1.361ns logic, 8.003ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/data_from_reg_1_0 (FF)
  Destination:          _core/_RegisterFile/r12_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.116ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.246 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/data_from_reg_1_0 to _core/_RegisterFile/r12_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.CQ      Tcko                  0.408   _core/data_from_reg_1<0>
                                                       _core/data_from_reg_1_0
    SLICE_X18Y28.C3      net (fanout=14)       1.809   _core/data_from_reg_1<0>
    SLICE_X18Y28.C       Tilo                  0.204   _core/_RegisterFile/_n0448_inv
                                                       _core/Sh11
    SLICE_X14Y42.A1      net (fanout=3)        2.100   _core/Sh1
    SLICE_X14Y42.A       Tilo                  0.203   _core/Sh5
                                                       _core/core_state_write_data<5>1
    SLICE_X20Y27.C3      net (fanout=1)        2.074   _core/core_state_write_data<5>
    SLICE_X20Y27.C       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>3
    SLICE_X20Y27.B6      net (fanout=1)        0.219   _core/core_state_write_data<5>2
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>6
    SLICE_X12Y22.BX      net (fanout=27)       1.553   _core/write_data<5>
    SLICE_X12Y22.CLK     Tdick                 0.136   _core/_RegisterFile/r12<7>
                                                       _core/_RegisterFile/r12_5
    -------------------------------------------------  ---------------------------
    Total                                      9.116ns (1.361ns logic, 7.755ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/data_from_reg_2_2 (FF)
  Destination:          _core/_RegisterFile/r12_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.877ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.336 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/data_from_reg_2_2 to _core/_RegisterFile/r12_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.408   _core/data_from_reg_2<2>
                                                       _core/data_from_reg_2_2
    SLICE_X16Y43.C3      net (fanout=5)        3.248   _core/data_from_reg_2<2>
    SLICE_X16Y43.COUT    Topcyc                0.295   _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<3>
                                                       _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_lut<2>
                                                       _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<3>
    SLICE_X16Y44.BMUX    Tcinb                 0.260   _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<7>
                                                       _core/Msub_data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT_cy<7>
    SLICE_X19Y34.D3      net (fanout=2)        1.408   _core/data_from_reg_1[23]_data_from_reg_2[23]_sub_7_OUT<5>
    SLICE_X19Y34.D       Tilo                  0.259   _core/core_state_write_data<5>4
                                                       _core/core_state_write_data<5>5
    SLICE_X20Y27.B1      net (fanout=1)        1.102   _core/core_state_write_data<5>4
    SLICE_X20Y27.B       Tilo                  0.205   _core/core_state_write_data<5>2
                                                       _core/core_state_write_data<5>6
    SLICE_X12Y22.BX      net (fanout=27)       1.553   _core/write_data<5>
    SLICE_X12Y22.CLK     Tdick                 0.136   _core/_RegisterFile/r12<7>
                                                       _core/_RegisterFile/r12_5
    -------------------------------------------------  ---------------------------
    Total                                      8.877ns (1.563ns logic, 7.314ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _vgaController/_pixelGenerator/random_number_1 (SLICE_X21Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _vgaController/_pixelGenerator/random_number_0 (FF)
  Destination:          _vgaController/_pixelGenerator/random_number_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _vgaController/_pixelGenerator/random_number_0 to _vgaController/_pixelGenerator/random_number_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y3.AQ       Tcko                  0.198   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_0
    SLICE_X21Y3.BX       net (fanout=2)        0.142   _vgaController/_pixelGenerator/random_number<0>
    SLICE_X21Y3.CLK      Tckdi       (-Th)    -0.059   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point _vgaController/_pixelGenerator/random_number_3 (SLICE_X21Y3.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _vgaController/_pixelGenerator/random_number_2 (FF)
  Destination:          _vgaController/_pixelGenerator/random_number_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _vgaController/_pixelGenerator/random_number_2 to _vgaController/_pixelGenerator/random_number_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y3.CQ       Tcko                  0.198   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_2
    SLICE_X21Y3.DX       net (fanout=2)        0.145   _vgaController/_pixelGenerator/random_number<2>
    SLICE_X21Y3.CLK      Tckdi       (-Th)    -0.059   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_3
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.257ns logic, 0.145ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point _ioController/current_state_FSM_FFd3 (SLICE_X35Y28.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _ioController/current_state_FSM_FFd2 (FF)
  Destination:          _ioController/current_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _ioController/current_state_FSM_FFd2 to _ioController/current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.CQ      Tcko                  0.198   _ioController/current_state_FSM_FFd2
                                                       _ioController/current_state_FSM_FFd2
    SLICE_X35Y28.C5      net (fanout=6)        0.080   _ioController/current_state_FSM_FFd2
    SLICE_X35Y28.CLK     Tah         (-Th)    -0.155   _ioController/current_state_FSM_FFd2
                                                       _ioController/current_state_FSM_FFd3-In1
                                                       _ioController/current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.353ns logic, 0.080ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y24.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.602|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 121919 paths, 0 nets, and 8063 connections

Design statistics:
   Minimum period:   9.602ns{1}   (Maximum frequency: 104.145MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec  6 23:27:44 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 426 MB



