PROJECT:= syscon_top
SOURCE := $(PROJECT).v
SIM_STEPS := 10
include ../makeVerilog.mk