// VerilogA for ADC, comparator, veriloga

`include "constants.vams"
`include "disciplines.vams"

module comparator(vin, vref, vout);

input vin, vref;
output vout;
electrical vin, vref, vout;

analog begin
	if (V(vin) >= V(vref))
		V(vout) <+ 1;
	else
		V(vout) <+ 0;
end

endmodule
