Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 22 00:32:23 2020
| Host         : DESKTOP-D7RM7IV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (17)
7. checking multiple_clock (2650)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2650)
---------------------------------
 There are 2650 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.071        0.000                      0                 7482        0.045        0.000                      0                 7482        2.357        0.000                       0                  2656  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 2.857}        5.714           175.000         
  clkfbout_sys_clk    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 2.857}        5.714           175.000         
  clkfbout_sys_clk_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.071        0.000                      0                 7408        0.124        0.000                      0                 7408        2.357        0.000                       0                  2652  
  clkfbout_sys_clk                                                                                                                                                     18.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.073        0.000                      0                 7408        0.124        0.000                      0                 7408        2.357        0.000                       0                  2652  
  clkfbout_sys_clk_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.071        0.000                      0                 7408        0.045        0.000                      0                 7408  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.071        0.000                      0                 7408        0.045        0.000                      0                 7408  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk          2.549        0.000                      0                   74        0.311        0.000                      0                   74  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk          2.549        0.000                      0                   74        0.232        0.000                      0                   74  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1        2.549        0.000                      0                   74        0.232        0.000                      0                   74  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1        2.550        0.000                      0                   74        0.311        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.020ns (18.374%)  route 4.531ns (81.626%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 4.940 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.216    -0.401    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y111        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=61, routed)          0.682     0.622    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl
    SLICE_X53Y108        LUT4 (Prop_lut4_I2_O)        0.097     0.719 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done[0]_i_2/O
                         net (fo=78, routed)          0.412     1.131    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done[0]_i_2_n_0
    SLICE_X54Y107        LUT4 (Prop_lut4_I3_O)        0.097     1.228 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_8/O
                         net (fo=4, routed)           0.363     1.590    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_8_n_0
    SLICE_X54Y107        LUT6 (Prop_lut6_I0_O)        0.097     1.687 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[30]_i_3/O
                         net (fo=23, routed)          0.648     2.335    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[30]_i_3_n_0
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.097     2.432 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[18]_i_4/O
                         net (fo=7, routed)           0.679     3.111    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[18]_i_4_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I2_O)        0.097     3.208 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[13]_i_1/O
                         net (fo=3, routed)           0.954     4.161    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[13]_i_1_n_0
    SLICE_X33Y118        LUT4 (Prop_lut4_I0_O)        0.097     4.258 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_3/O
                         net (fo=1, routed)           0.795     5.053    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_3_n_0
    SLICE_X10Y118        LUT5 (Prop_lut5_I4_O)        0.097     5.150 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_1/O
                         net (fo=1, routed)           0.000     5.150    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_1_n_0
    SLICE_X10Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.129     4.940    sigma/sigma_tile/riscv/clk_out1
    SLICE_X10Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]/C
                         clock pessimism              0.292     5.232    
                         clock uncertainty           -0.079     5.153    
    SLICE_X10Y118        FDRE (Setup_fdre_C_D)        0.069     5.222    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]
  -------------------------------------------------------------------
                         required time                          5.222    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 1.353ns (24.884%)  route 4.084ns (75.116%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 4.929 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl_reg[0]/Q
                         net (fo=60, routed)          0.996     0.938    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl
    SLICE_X52Y112        LUT5 (Prop_lut5_I3_O)        0.097     1.035 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[15]_i_2/O
                         net (fo=111, routed)         1.639     2.674    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[15]_i_2_n_0
    SLICE_X15Y125        LUT6 (Prop_lut6_I3_O)        0.247     2.921 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_14/O
                         net (fo=1, routed)           0.000     2.921    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_14_n_0
    SLICE_X15Y125        MUXF7 (Prop_muxf7_I0_O)      0.163     3.084 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_11/O
                         net (fo=1, routed)           0.000     3.084    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_11_n_0
    SLICE_X15Y125        MUXF8 (Prop_muxf8_I1_O)      0.072     3.156 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_8/O
                         net (fo=1, routed)           0.514     3.669    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_8_n_0
    SLICE_X15Y120        LUT6 (Prop_lut6_I5_O)        0.239     3.908 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_4/O
                         net (fo=1, routed)           0.510     4.419    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_4_n_0
    SLICE_X28Y123        LUT4 (Prop_lut4_I0_O)        0.097     4.516 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_2/O
                         net (fo=1, routed)           0.426     4.941    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_2_n_0
    SLICE_X28Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.038 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_1/O
                         net (fo=1, routed)           0.000     5.038    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_1_n_0
    SLICE_X28Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.118     4.929    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]/C
                         clock pessimism              0.292     5.221    
                         clock uncertainty           -0.079     5.142    
    SLICE_X28Y123        FDRE (Setup_fdre_C_D)        0.030     5.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.923ns (17.350%)  route 4.397ns (82.650%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 4.925 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.691     4.921    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X53Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.114     4.925    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/C
                         clock pessimism              0.364     5.288    
                         clock uncertainty           -0.079     5.209    
    SLICE_X53Y112        FDRE (Setup_fdre_C_CE)      -0.150     5.059    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.923ns (17.561%)  route 4.333ns (82.439%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.627     4.857    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y106        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.923ns (17.561%)  route 4.333ns (82.439%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.627     4.857    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y106        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.923ns (17.561%)  route 4.333ns (82.439%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.627     4.857    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y106        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  0.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[16]/Q
                         net (fo=1, routed)           0.079    -0.379    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[16]
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.083    -0.503    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/Q
                         net (fo=1, routed)           0.079    -0.379    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[24]
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.083    -0.503    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.372    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[13]
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.085    -0.501    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/Q
                         net (fo=1, routed)           0.086    -0.372    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[21]
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.085    -0.501    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.842%)  route 0.116ns (45.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.559    -0.605    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[24]/Q
                         net (fo=1, routed)           0.116    -0.348    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[24]
    SLICE_X45Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.842    sigma/sigma_tile/riscv/clk_out1
    SLICE_X45Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.072    -0.495    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.895%)  route 0.121ns (46.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.559    -0.605    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[21]/Q
                         net (fo=1, routed)           0.121    -0.344    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[21]
    SLICE_X44Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.842    sigma/sigma_tile/riscv/clk_out1
    SLICE_X44Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X44Y108        FDRE (Hold_fdre_C_D)         0.075    -0.492    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.449%)  route 0.118ns (45.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y95         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/Q
                         net (fo=1, routed)           0.118    -0.340    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[20]
    SLICE_X49Y95         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X49Y95         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.072    -0.489    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.931%)  route 0.116ns (45.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.560    -0.604    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.347    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[10]
    SLICE_X43Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.841    sigma/sigma_tile/riscv/clk_out1
    SLICE_X43Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X43Y105        FDRE (Hold_fdre_C_D)         0.066    -0.500    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.517%)  route 0.100ns (41.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.560    -0.604    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[16]/Q
                         net (fo=1, routed)           0.100    -0.363    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[16]
    SLICE_X48Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.842    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.072    -0.516    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.842%)  route 0.116ns (45.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.558    -0.606    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[30]/Q
                         net (fo=1, routed)           0.116    -0.349    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[30]
    SLICE_X45Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.830    -0.843    sigma/sigma_tile/riscv/clk_out1
    SLICE_X45Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.066    -0.502    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y23     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y23     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X0Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X0Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.714       207.646    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X44Y85     sigma/Sobel_my/Filter2D_U0/icmp_ln899_reg_1252_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.857       2.357      SLICE_X50Y110    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.857       2.357      SLICE_X50Y110    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X51Y110    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X51Y110    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y107    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X58Y108    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X58Y108    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X60Y109    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X60Y109    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y107    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X55Y107    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X38Y120    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X43Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X45Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X42Y121    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X42Y121    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X45Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X43Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X28Y120    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.020ns (18.374%)  route 4.531ns (81.626%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 4.940 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.216    -0.401    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y111        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=61, routed)          0.682     0.622    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl
    SLICE_X53Y108        LUT4 (Prop_lut4_I2_O)        0.097     0.719 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done[0]_i_2/O
                         net (fo=78, routed)          0.412     1.131    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done[0]_i_2_n_0
    SLICE_X54Y107        LUT4 (Prop_lut4_I3_O)        0.097     1.228 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_8/O
                         net (fo=4, routed)           0.363     1.590    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_8_n_0
    SLICE_X54Y107        LUT6 (Prop_lut6_I0_O)        0.097     1.687 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[30]_i_3/O
                         net (fo=23, routed)          0.648     2.335    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[30]_i_3_n_0
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.097     2.432 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[18]_i_4/O
                         net (fo=7, routed)           0.679     3.111    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[18]_i_4_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I2_O)        0.097     3.208 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[13]_i_1/O
                         net (fo=3, routed)           0.954     4.161    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[13]_i_1_n_0
    SLICE_X33Y118        LUT4 (Prop_lut4_I0_O)        0.097     4.258 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_3/O
                         net (fo=1, routed)           0.795     5.053    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_3_n_0
    SLICE_X10Y118        LUT5 (Prop_lut5_I4_O)        0.097     5.150 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_1/O
                         net (fo=1, routed)           0.000     5.150    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_1_n_0
    SLICE_X10Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.129     4.940    sigma/sigma_tile/riscv/clk_out1
    SLICE_X10Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]/C
                         clock pessimism              0.292     5.232    
                         clock uncertainty           -0.078     5.154    
    SLICE_X10Y118        FDRE (Setup_fdre_C_D)        0.069     5.223    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]
  -------------------------------------------------------------------
                         required time                          5.223    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.078     5.149    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.999    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.078     5.149    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.999    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.078     5.149    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.999    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.078     5.149    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.999    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 1.353ns (24.884%)  route 4.084ns (75.116%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 4.929 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl_reg[0]/Q
                         net (fo=60, routed)          0.996     0.938    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl
    SLICE_X52Y112        LUT5 (Prop_lut5_I3_O)        0.097     1.035 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[15]_i_2/O
                         net (fo=111, routed)         1.639     2.674    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[15]_i_2_n_0
    SLICE_X15Y125        LUT6 (Prop_lut6_I3_O)        0.247     2.921 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_14/O
                         net (fo=1, routed)           0.000     2.921    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_14_n_0
    SLICE_X15Y125        MUXF7 (Prop_muxf7_I0_O)      0.163     3.084 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_11/O
                         net (fo=1, routed)           0.000     3.084    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_11_n_0
    SLICE_X15Y125        MUXF8 (Prop_muxf8_I1_O)      0.072     3.156 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_8/O
                         net (fo=1, routed)           0.514     3.669    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_8_n_0
    SLICE_X15Y120        LUT6 (Prop_lut6_I5_O)        0.239     3.908 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_4/O
                         net (fo=1, routed)           0.510     4.419    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_4_n_0
    SLICE_X28Y123        LUT4 (Prop_lut4_I0_O)        0.097     4.516 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_2/O
                         net (fo=1, routed)           0.426     4.941    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_2_n_0
    SLICE_X28Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.038 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_1/O
                         net (fo=1, routed)           0.000     5.038    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_1_n_0
    SLICE_X28Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.118     4.929    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]/C
                         clock pessimism              0.292     5.221    
                         clock uncertainty           -0.078     5.143    
    SLICE_X28Y123        FDRE (Setup_fdre_C_D)        0.030     5.173    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]
  -------------------------------------------------------------------
                         required time                          5.173    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.923ns (17.350%)  route 4.397ns (82.650%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 4.925 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.691     4.921    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X53Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.114     4.925    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/C
                         clock pessimism              0.364     5.288    
                         clock uncertainty           -0.078     5.210    
    SLICE_X53Y112        FDRE (Setup_fdre_C_CE)      -0.150     5.060    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.923ns (17.561%)  route 4.333ns (82.439%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.627     4.857    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.078     5.149    
    SLICE_X47Y106        FDRE (Setup_fdre_C_CE)      -0.150     4.999    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.923ns (17.561%)  route 4.333ns (82.439%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.627     4.857    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.078     5.149    
    SLICE_X47Y106        FDRE (Setup_fdre_C_CE)      -0.150     4.999    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.923ns (17.561%)  route 4.333ns (82.439%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.627     4.857    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.078     5.149    
    SLICE_X47Y106        FDRE (Setup_fdre_C_CE)      -0.150     4.999    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  0.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[16]/Q
                         net (fo=1, routed)           0.079    -0.379    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[16]
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.083    -0.503    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/Q
                         net (fo=1, routed)           0.079    -0.379    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[24]
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.083    -0.503    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.372    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[13]
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.085    -0.501    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/Q
                         net (fo=1, routed)           0.086    -0.372    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[21]
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.085    -0.501    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.842%)  route 0.116ns (45.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.559    -0.605    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[24]/Q
                         net (fo=1, routed)           0.116    -0.348    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[24]
    SLICE_X45Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.842    sigma/sigma_tile/riscv/clk_out1
    SLICE_X45Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.072    -0.495    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.895%)  route 0.121ns (46.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.559    -0.605    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[21]/Q
                         net (fo=1, routed)           0.121    -0.344    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[21]
    SLICE_X44Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.842    sigma/sigma_tile/riscv/clk_out1
    SLICE_X44Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X44Y108        FDRE (Hold_fdre_C_D)         0.075    -0.492    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.449%)  route 0.118ns (45.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y95         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/Q
                         net (fo=1, routed)           0.118    -0.340    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[20]
    SLICE_X49Y95         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X49Y95         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.072    -0.489    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.931%)  route 0.116ns (45.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.560    -0.604    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.347    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[10]
    SLICE_X43Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.841    sigma/sigma_tile/riscv/clk_out1
    SLICE_X43Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X43Y105        FDRE (Hold_fdre_C_D)         0.066    -0.500    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.517%)  route 0.100ns (41.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.560    -0.604    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[16]/Q
                         net (fo=1, routed)           0.100    -0.363    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[16]
    SLICE_X48Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.842    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.072    -0.516    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.842%)  route 0.116ns (45.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.558    -0.606    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[30]/Q
                         net (fo=1, routed)           0.116    -0.349    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[30]
    SLICE_X45Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.830    -0.843    sigma/sigma_tile/riscv/clk_out1
    SLICE_X45Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.066    -0.502    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y24     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y23     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y23     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X0Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X0Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.714       207.646    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X44Y85     sigma/Sobel_my/Filter2D_U0/icmp_ln899_reg_1252_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.857       2.357      SLICE_X50Y110    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.857       2.357      SLICE_X50Y110    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X51Y110    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X51Y110    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y107    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X58Y108    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X58Y108    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X60Y109    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X60Y109    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X52Y107    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X55Y107    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X38Y120    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X43Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X45Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X42Y121    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X42Y121    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X45Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X43Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X28Y120    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[11][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.020ns (18.374%)  route 4.531ns (81.626%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 4.940 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.216    -0.401    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y111        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=61, routed)          0.682     0.622    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl
    SLICE_X53Y108        LUT4 (Prop_lut4_I2_O)        0.097     0.719 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done[0]_i_2/O
                         net (fo=78, routed)          0.412     1.131    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done[0]_i_2_n_0
    SLICE_X54Y107        LUT4 (Prop_lut4_I3_O)        0.097     1.228 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_8/O
                         net (fo=4, routed)           0.363     1.590    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_8_n_0
    SLICE_X54Y107        LUT6 (Prop_lut6_I0_O)        0.097     1.687 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[30]_i_3/O
                         net (fo=23, routed)          0.648     2.335    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[30]_i_3_n_0
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.097     2.432 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[18]_i_4/O
                         net (fo=7, routed)           0.679     3.111    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[18]_i_4_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I2_O)        0.097     3.208 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[13]_i_1/O
                         net (fo=3, routed)           0.954     4.161    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[13]_i_1_n_0
    SLICE_X33Y118        LUT4 (Prop_lut4_I0_O)        0.097     4.258 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_3/O
                         net (fo=1, routed)           0.795     5.053    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_3_n_0
    SLICE_X10Y118        LUT5 (Prop_lut5_I4_O)        0.097     5.150 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_1/O
                         net (fo=1, routed)           0.000     5.150    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_1_n_0
    SLICE_X10Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.129     4.940    sigma/sigma_tile/riscv/clk_out1
    SLICE_X10Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]/C
                         clock pessimism              0.292     5.232    
                         clock uncertainty           -0.079     5.153    
    SLICE_X10Y118        FDRE (Setup_fdre_C_D)        0.069     5.222    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]
  -------------------------------------------------------------------
                         required time                          5.222    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 1.353ns (24.884%)  route 4.084ns (75.116%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 4.929 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl_reg[0]/Q
                         net (fo=60, routed)          0.996     0.938    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl
    SLICE_X52Y112        LUT5 (Prop_lut5_I3_O)        0.097     1.035 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[15]_i_2/O
                         net (fo=111, routed)         1.639     2.674    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[15]_i_2_n_0
    SLICE_X15Y125        LUT6 (Prop_lut6_I3_O)        0.247     2.921 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_14/O
                         net (fo=1, routed)           0.000     2.921    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_14_n_0
    SLICE_X15Y125        MUXF7 (Prop_muxf7_I0_O)      0.163     3.084 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_11/O
                         net (fo=1, routed)           0.000     3.084    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_11_n_0
    SLICE_X15Y125        MUXF8 (Prop_muxf8_I1_O)      0.072     3.156 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_8/O
                         net (fo=1, routed)           0.514     3.669    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_8_n_0
    SLICE_X15Y120        LUT6 (Prop_lut6_I5_O)        0.239     3.908 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_4/O
                         net (fo=1, routed)           0.510     4.419    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_4_n_0
    SLICE_X28Y123        LUT4 (Prop_lut4_I0_O)        0.097     4.516 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_2/O
                         net (fo=1, routed)           0.426     4.941    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_2_n_0
    SLICE_X28Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.038 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_1/O
                         net (fo=1, routed)           0.000     5.038    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_1_n_0
    SLICE_X28Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.118     4.929    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]/C
                         clock pessimism              0.292     5.221    
                         clock uncertainty           -0.079     5.142    
    SLICE_X28Y123        FDRE (Setup_fdre_C_D)        0.030     5.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.923ns (17.350%)  route 4.397ns (82.650%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 4.925 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.691     4.921    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X53Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.114     4.925    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/C
                         clock pessimism              0.364     5.288    
                         clock uncertainty           -0.079     5.209    
    SLICE_X53Y112        FDRE (Setup_fdre_C_CE)      -0.150     5.059    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.923ns (17.561%)  route 4.333ns (82.439%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.627     4.857    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y106        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.923ns (17.561%)  route 4.333ns (82.439%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.627     4.857    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y106        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.923ns (17.561%)  route 4.333ns (82.439%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.627     4.857    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y106        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  0.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[16]/Q
                         net (fo=1, routed)           0.079    -0.379    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[16]
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.079    -0.507    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.083    -0.424    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/Q
                         net (fo=1, routed)           0.079    -0.379    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[24]
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.079    -0.507    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.083    -0.424    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.372    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[13]
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.079    -0.507    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.085    -0.422    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/Q
                         net (fo=1, routed)           0.086    -0.372    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[21]
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.079    -0.507    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.085    -0.422    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.842%)  route 0.116ns (45.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.559    -0.605    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[24]/Q
                         net (fo=1, routed)           0.116    -0.348    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[24]
    SLICE_X45Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.842    sigma/sigma_tile/riscv/clk_out1
    SLICE_X45Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.079    -0.488    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.072    -0.416    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.895%)  route 0.121ns (46.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.559    -0.605    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[21]/Q
                         net (fo=1, routed)           0.121    -0.344    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[21]
    SLICE_X44Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.842    sigma/sigma_tile/riscv/clk_out1
    SLICE_X44Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.079    -0.488    
    SLICE_X44Y108        FDRE (Hold_fdre_C_D)         0.075    -0.413    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.449%)  route 0.118ns (45.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y95         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/Q
                         net (fo=1, routed)           0.118    -0.340    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[20]
    SLICE_X49Y95         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X49Y95         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.079    -0.482    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.072    -0.410    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.931%)  route 0.116ns (45.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.560    -0.604    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.347    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[10]
    SLICE_X43Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.841    sigma/sigma_tile/riscv/clk_out1
    SLICE_X43Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.079    -0.487    
    SLICE_X43Y105        FDRE (Hold_fdre_C_D)         0.066    -0.421    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.517%)  route 0.100ns (41.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.560    -0.604    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[16]/Q
                         net (fo=1, routed)           0.100    -0.363    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[16]
    SLICE_X48Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.842    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.079    -0.509    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.072    -0.437    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.842%)  route 0.116ns (45.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.558    -0.606    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[30]/Q
                         net (fo=1, routed)           0.116    -0.349    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[30]
    SLICE_X45Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.830    -0.843    sigma/sigma_tile/riscv/clk_out1
    SLICE_X45Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.079    -0.489    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.066    -0.423    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.020ns (18.374%)  route 4.531ns (81.626%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 4.940 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.216    -0.401    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y111        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=61, routed)          0.682     0.622    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_killed_glbl
    SLICE_X53Y108        LUT4 (Prop_lut4_I2_O)        0.097     0.719 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done[0]_i_2/O
                         net (fo=78, routed)          0.412     1.131    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done[0]_i_2_n_0
    SLICE_X54Y107        LUT4 (Prop_lut4_I3_O)        0.097     1.228 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_8/O
                         net (fo=4, routed)           0.363     1.590    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_8_n_0
    SLICE_X54Y107        LUT6 (Prop_lut6_I0_O)        0.097     1.687 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[30]_i_3/O
                         net (fo=23, routed)          0.648     2.335    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[30]_i_3_n_0
    SLICE_X55Y111        LUT3 (Prop_lut3_I2_O)        0.097     2.432 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[18]_i_4/O
                         net (fo=7, routed)           0.679     3.111    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[18]_i_4_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I2_O)        0.097     3.208 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[13]_i_1/O
                         net (fo=3, routed)           0.954     4.161    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[13]_i_1_n_0
    SLICE_X33Y118        LUT4 (Prop_lut4_I0_O)        0.097     4.258 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_3/O
                         net (fo=1, routed)           0.795     5.053    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_3_n_0
    SLICE_X10Y118        LUT5 (Prop_lut5_I4_O)        0.097     5.150 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_1/O
                         net (fo=1, routed)           0.000     5.150    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[13]_i_1_n_0
    SLICE_X10Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.129     4.940    sigma/sigma_tile/riscv/clk_out1
    SLICE_X10Y118        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]/C
                         clock pessimism              0.292     5.232    
                         clock uncertainty           -0.079     5.153    
    SLICE_X10Y118        FDRE (Setup_fdre_C_D)        0.069     5.222    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[13]
  -------------------------------------------------------------------
                         required time                          5.222    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[11]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[12]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.923ns (17.416%)  route 4.377ns (82.584%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.671     4.901    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[9]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 1.353ns (24.884%)  route 4.084ns (75.116%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 4.929 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl_reg[0]/Q
                         net (fo=60, routed)          0.996     0.938    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_active_glbl
    SLICE_X52Y112        LUT5 (Prop_lut5_I3_O)        0.097     1.035 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[15]_i_2/O
                         net (fo=111, routed)         1.639     2.674    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_immediate_genglbl[15]_i_2_n_0
    SLICE_X15Y125        LUT6 (Prop_lut6_I3_O)        0.247     2.921 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_14/O
                         net (fo=1, routed)           0.000     2.921    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_14_n_0
    SLICE_X15Y125        MUXF7 (Prop_muxf7_I0_O)      0.163     3.084 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_11/O
                         net (fo=1, routed)           0.000     3.084    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_11_n_0
    SLICE_X15Y125        MUXF8 (Prop_muxf8_I1_O)      0.072     3.156 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_8/O
                         net (fo=1, routed)           0.514     3.669    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]_i_8_n_0
    SLICE_X15Y120        LUT6 (Prop_lut6_I5_O)        0.239     3.908 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_4/O
                         net (fo=1, routed)           0.510     4.419    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_4_n_0
    SLICE_X28Y123        LUT4 (Prop_lut4_I0_O)        0.097     4.516 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_2/O
                         net (fo=1, routed)           0.426     4.941    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_2_n_0
    SLICE_X28Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.038 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_1/O
                         net (fo=1, routed)           0.000     5.038    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[15]_i_1_n_0
    SLICE_X28Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.118     4.929    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y123        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]/C
                         clock pessimism              0.292     5.221    
                         clock uncertainty           -0.079     5.142    
    SLICE_X28Y123        FDRE (Setup_fdre_C_D)        0.030     5.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[15]
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.923ns (17.350%)  route 4.397ns (82.650%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 4.925 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.691     4.921    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X53Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.114     4.925    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y112        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]/C
                         clock pessimism              0.364     5.288    
                         clock uncertainty           -0.079     5.209    
    SLICE_X53Y112        FDRE (Setup_fdre_C_CE)      -0.150     5.059    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.923ns (17.561%)  route 4.333ns (82.439%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.627     4.857    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y106        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[13]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.923ns (17.561%)  route 4.333ns (82.439%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.627     4.857    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y106        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[14]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.923ns (17.561%)  route 4.333ns (82.439%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 4.935 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.218    -0.399    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl_reg[0]/Q
                         net (fo=60, routed)          0.932     0.874    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X57Y110        LUT6 (Prop_lut6_I2_O)        0.097     0.971 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3/O
                         net (fo=7, routed)           0.571     1.542    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl[2]_i_3_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I2_O)        0.097     1.639 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2/O
                         net (fo=7, routed)           0.869     2.509    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[0]_i_2_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I1_O)        0.097     2.606 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4/O
                         net (fo=8, routed)           0.420     3.026    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[3]_i_4_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I2_O)        0.097     3.123 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6/O
                         net (fo=2, routed)           0.405     3.529    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_mem_cmd_genglbl[0]_i_6_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.097     3.626 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1/O
                         net (fo=7, routed)           0.507     4.133    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genpctrl_stalled_glbl[0]_i_1_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.097     4.230 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata[31]_i_1/O
                         net (fo=95, routed)          0.627     4.857    sigma/sigma_tile/riscv/genpstage_IDECODE_genpctrl_stalled_glbl
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.124     4.935    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]/C
                         clock pessimism              0.292     5.227    
                         clock uncertainty           -0.079     5.148    
    SLICE_X47Y106        FDRE (Setup_fdre_C_CE)      -0.150     4.998    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[15]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  0.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[16]/Q
                         net (fo=1, routed)           0.079    -0.379    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[16]
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.079    -0.507    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.083    -0.424    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[16]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/Q
                         net (fo=1, routed)           0.079    -0.379    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[24]
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.079    -0.507    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.083    -0.424    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[24]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.372    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[13]
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y94         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.079    -0.507    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.085    -0.422    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/Q
                         net (fo=1, routed)           0.086    -0.372    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[21]
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.835    -0.838    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X50Y96         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.079    -0.507    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.085    -0.422    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[21]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.842%)  route 0.116ns (45.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.559    -0.605    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[24]/Q
                         net (fo=1, routed)           0.116    -0.348    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[24]
    SLICE_X45Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.842    sigma/sigma_tile/riscv/clk_out1
    SLICE_X45Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.079    -0.488    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.072    -0.416    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[24]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.895%)  route 0.121ns (46.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.559    -0.605    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[21]/Q
                         net (fo=1, routed)           0.121    -0.344    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[21]
    SLICE_X44Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.842    sigma/sigma_tile/riscv/clk_out1
    SLICE_X44Y108        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.079    -0.488    
    SLICE_X44Y108        FDRE (Hold_fdre_C_D)         0.075    -0.413    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[21]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.449%)  route 0.118ns (45.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.565    -0.599    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X51Y95         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/Q
                         net (fo=1, routed)           0.118    -0.340    sigma/Sobel_my/Array2Mat_U0/row_V_reg_389[20]
    SLICE_X49Y95         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X49Y95         FDRE                                         r  sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.079    -0.482    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.072    -0.410    sigma/Sobel_my/Array2Mat_U0/t_V_reg_134_reg[20]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.931%)  route 0.116ns (45.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.560    -0.604    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.347    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[10]
    SLICE_X43Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.841    sigma/sigma_tile/riscv/clk_out1
    SLICE_X43Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.079    -0.487    
    SLICE_X43Y105        FDRE (Hold_fdre_C_D)         0.066    -0.421    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[10]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.517%)  route 0.100ns (41.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.560    -0.604    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[16]/Q
                         net (fo=1, routed)           0.100    -0.363    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[16]
    SLICE_X48Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.831    -0.842    sigma/sigma_tile/riscv/clk_out1
    SLICE_X48Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.079    -0.509    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.072    -0.437    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[16]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.842%)  route 0.116ns (45.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.558    -0.606    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl_reg[30]/Q
                         net (fo=1, routed)           0.116    -0.349    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_nextinstr_addr_genglbl[30]
    SLICE_X45Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.830    -0.843    sigma/sigma_tile/riscv/clk_out1
    SLICE_X45Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.079    -0.489    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.066    -0.423    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_nextinstr_addr_genglbl_reg[30]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.341ns (12.371%)  route 2.415ns (87.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.415     2.394    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y96         FDCE                                         f  sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y96         FDCE                                         r  sigma/udm/udm_controller/tx_idcode_resp_reg/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y96         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/tx_idcode_resp_reg
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.394    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.341ns (12.780%)  route 2.327ns (87.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.327     2.306    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y97         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y97         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y97         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[24]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[24]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[25]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[25]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[29]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.343    -0.109    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y101        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y101        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[13]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    sigma/udm/udm_controller/bus_addr_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.343    -0.109    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y101        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y101        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    sigma/udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.343    -0.109    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y101        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y101        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[21]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    sigma/udm/udm_controller/bus_addr_bo_reg[21]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.234%)  route 0.396ns (73.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.396    -0.056    sigma/udm/udm_controller/Q[0]
    SLICE_X32Y100        FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y100        FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X32Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    sigma/udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.234%)  route 0.396ns (73.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.396    -0.056    sigma/udm/udm_controller/Q[0]
    SLICE_X32Y100        FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y100        FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X32Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    sigma/udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.503%)  route 0.412ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.412    -0.040    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y100        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y100        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[10]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    sigma/udm/udm_controller/bus_addr_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.503%)  route 0.412ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.412    -0.040    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y100        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y100        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[9]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    sigma/udm/udm_controller/bus_addr_bo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.202%)  route 0.219ns (60.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.219    -0.234    sigma/udm/udm_controller/Q[0]
    SLICE_X34Y97         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.842    -0.831    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y97         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.251    -0.580    
    SLICE_X34Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.178%)  route 0.525ns (78.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.525     0.073    sigma/udm/udm_controller/Q[0]
    SLICE_X28Y102        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X28Y102        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[19]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X28Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    sigma/udm/udm_controller/bus_addr_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.178%)  route 0.525ns (78.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.525     0.073    sigma/udm/udm_controller/Q[0]
    SLICE_X28Y102        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X28Y102        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[25]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X28Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    sigma/udm/udm_controller/bus_addr_bo_reg[25]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.492    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.341ns (12.371%)  route 2.415ns (87.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.415     2.394    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y96         FDCE                                         f  sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y96         FDCE                                         r  sigma/udm/udm_controller/tx_idcode_resp_reg/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y96         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/tx_idcode_resp_reg
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.394    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.341ns (12.780%)  route 2.327ns (87.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.327     2.306    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y97         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y97         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y97         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[24]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[24]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[25]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[25]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[29]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.343    -0.109    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y101        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y101        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[13]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.079    -0.249    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    sigma/udm/udm_controller/bus_addr_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.343    -0.109    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y101        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y101        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.079    -0.249    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    sigma/udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.343    -0.109    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y101        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y101        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[21]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.079    -0.249    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    sigma/udm/udm_controller/bus_addr_bo_reg[21]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.234%)  route 0.396ns (73.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.396    -0.056    sigma/udm/udm_controller/Q[0]
    SLICE_X32Y100        FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y100        FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.079    -0.248    
    SLICE_X32Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    sigma/udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.234%)  route 0.396ns (73.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.396    -0.056    sigma/udm/udm_controller/Q[0]
    SLICE_X32Y100        FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y100        FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.079    -0.248    
    SLICE_X32Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    sigma/udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.503%)  route 0.412ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.412    -0.040    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y100        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y100        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[10]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.079    -0.249    
    SLICE_X35Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    sigma/udm/udm_controller/bus_addr_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.503%)  route 0.412ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.412    -0.040    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y100        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y100        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[9]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.079    -0.249    
    SLICE_X35Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    sigma/udm/udm_controller/bus_addr_bo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.202%)  route 0.219ns (60.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.219    -0.234    sigma/udm/udm_controller/Q[0]
    SLICE_X34Y97         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.842    -0.831    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y97         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.251    -0.580    
                         clock uncertainty            0.079    -0.501    
    SLICE_X34Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.178%)  route 0.525ns (78.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.525     0.073    sigma/udm/udm_controller/Q[0]
    SLICE_X28Y102        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X28Y102        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[19]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.079    -0.248    
    SLICE_X28Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    sigma/udm/udm_controller/bus_addr_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.178%)  route 0.525ns (78.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.525     0.073    sigma/udm/udm_controller/Q[0]
    SLICE_X28Y102        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X28Y102        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[25]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.079    -0.248    
    SLICE_X28Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    sigma/udm/udm_controller/bus_addr_bo_reg[25]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.341ns (12.371%)  route 2.415ns (87.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.415     2.394    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y96         FDCE                                         f  sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y96         FDCE                                         r  sigma/udm/udm_controller/tx_idcode_resp_reg/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y96         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/tx_idcode_resp_reg
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.394    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.341ns (12.780%)  route 2.327ns (87.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.327     2.306    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y97         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y97         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y97         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[24]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[24]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[25]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[25]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[29]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.079     5.236    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.943    sigma/udm/udm_controller/bus_wdata_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.343    -0.109    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y101        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y101        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[13]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.079    -0.249    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    sigma/udm/udm_controller/bus_addr_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.343    -0.109    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y101        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y101        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.079    -0.249    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    sigma/udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.343    -0.109    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y101        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y101        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[21]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.079    -0.249    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    sigma/udm/udm_controller/bus_addr_bo_reg[21]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.234%)  route 0.396ns (73.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.396    -0.056    sigma/udm/udm_controller/Q[0]
    SLICE_X32Y100        FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y100        FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.079    -0.248    
    SLICE_X32Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    sigma/udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.234%)  route 0.396ns (73.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.396    -0.056    sigma/udm/udm_controller/Q[0]
    SLICE_X32Y100        FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y100        FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.079    -0.248    
    SLICE_X32Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    sigma/udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.503%)  route 0.412ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.412    -0.040    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y100        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y100        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[10]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.079    -0.249    
    SLICE_X35Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    sigma/udm/udm_controller/bus_addr_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.503%)  route 0.412ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.412    -0.040    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y100        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y100        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[9]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.079    -0.249    
    SLICE_X35Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    sigma/udm/udm_controller/bus_addr_bo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.202%)  route 0.219ns (60.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.219    -0.234    sigma/udm/udm_controller/Q[0]
    SLICE_X34Y97         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.842    -0.831    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y97         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.251    -0.580    
                         clock uncertainty            0.079    -0.501    
    SLICE_X34Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.178%)  route 0.525ns (78.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.525     0.073    sigma/udm/udm_controller/Q[0]
    SLICE_X28Y102        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X28Y102        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[19]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.079    -0.248    
    SLICE_X28Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    sigma/udm/udm_controller/bus_addr_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.178%)  route 0.525ns (78.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.525     0.073    sigma/udm/udm_controller/Q[0]
    SLICE_X28Y102        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X28Y102        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[25]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.079    -0.248    
    SLICE_X28Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    sigma/udm/udm_controller/bus_addr_bo_reg[25]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.341ns (12.371%)  route 2.415ns (87.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.415     2.394    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y96         FDCE                                         f  sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y96         FDCE                                         r  sigma/udm/udm_controller/tx_idcode_resp_reg/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.078     5.237    
    SLICE_X15Y96         FDCE (Recov_fdce_C_CLR)     -0.293     4.944    sigma/udm/udm_controller/tx_idcode_resp_reg
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -2.394    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.341ns (12.780%)  route 2.327ns (87.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.327     2.306    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y97         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y97         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.078     5.237    
    SLICE_X15Y97         FDCE (Recov_fdce_C_CLR)     -0.293     4.944    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.078     5.237    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.944    sigma/udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.078     5.237    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.944    sigma/udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[24]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.078     5.237    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.944    sigma/udm/udm_controller/bus_wdata_bo_reg[24]
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[25]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.078     5.237    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.944    sigma/udm/udm_controller/bus_wdata_bo_reg[25]
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.078     5.237    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.944    sigma/udm/udm_controller/bus_wdata_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.078     5.237    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.944    sigma/udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.078     5.237    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.944    sigma/udm/udm_controller/bus_wdata_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.341ns (13.063%)  route 2.269ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.967 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.255    -0.362    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.341    -0.021 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         2.269     2.248    sigma/udm/udm_controller/Q[0]
    SLICE_X15Y99         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        1.157     4.967    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y99         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[29]/C
                         clock pessimism              0.348     5.315    
                         clock uncertainty           -0.078     5.237    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.293     4.944    sigma/udm/udm_controller/bus_wdata_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  2.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.343    -0.109    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y101        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y101        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[13]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    sigma/udm/udm_controller/bus_addr_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.343    -0.109    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y101        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y101        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    sigma/udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.143%)  route 0.343ns (70.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.343    -0.109    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y101        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y101        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[21]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    sigma/udm/udm_controller/bus_addr_bo_reg[21]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.234%)  route 0.396ns (73.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.396    -0.056    sigma/udm/udm_controller/Q[0]
    SLICE_X32Y100        FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y100        FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X32Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    sigma/udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.234%)  route 0.396ns (73.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.396    -0.056    sigma/udm/udm_controller/Q[0]
    SLICE_X32Y100        FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y100        FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X32Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    sigma/udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.503%)  route 0.412ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.412    -0.040    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y100        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y100        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[10]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    sigma/udm/udm_controller/bus_addr_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.503%)  route 0.412ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.412    -0.040    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y100        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.836    -0.837    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y100        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[9]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    sigma/udm/udm_controller/bus_addr_bo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.202%)  route 0.219ns (60.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.219    -0.234    sigma/udm/udm_controller/Q[0]
    SLICE_X34Y97         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.842    -0.831    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y97         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.251    -0.580    
    SLICE_X34Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.178%)  route 0.525ns (78.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.525     0.073    sigma/udm/udm_controller/Q[0]
    SLICE_X28Y102        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X28Y102        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[19]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X28Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    sigma/udm/udm_controller/bus_addr_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.178%)  route 0.525ns (78.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.571    -0.593    sigma/reset_sync/clk_out1
    SLICE_X35Y97         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.452 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=302, routed)         0.525     0.073    sigma/udm/udm_controller/Q[0]
    SLICE_X28Y102        FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2650, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X28Y102        FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[25]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X28Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    sigma/udm/udm_controller/bus_addr_bo_reg[25]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.492    





