Compile-time area estimation for LUT-based FPGAs