{
  "processor": "Signetics 2650",
  "manufacturer": "Signetics",
  "year": 1975,
  "schema_version": "1.0",
  "source": "Signetics 2650 Microprocessor datasheet, 1975",
  "instruction_count": 76,
  "instructions": [
    {"mnemonic": "LODZ", "bytes": 1, "cycles": 6, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "CC", "notes": "Load accumulator from register r (r=1,2,3)"},
    {"mnemonic": "LODI", "bytes": 2, "cycles": 6, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "CC", "notes": "Load accumulator with immediate value"},
    {"mnemonic": "LODR", "bytes": 2, "cycles": 6, "category": "data_transfer", "addressing_mode": "relative", "flags_affected": "CC", "notes": "Load accumulator from relative address"},
    {"mnemonic": "LODA", "bytes": 3, "cycles": 9, "category": "data_transfer", "addressing_mode": "absolute", "flags_affected": "CC", "notes": "Load accumulator from absolute address"},
    {"mnemonic": "LODA", "bytes": 3, "cycles": 12, "category": "data_transfer", "addressing_mode": "absolute_indirect", "flags_affected": "CC", "notes": "Load accumulator from indirect absolute address"},
    {"mnemonic": "STRZ", "bytes": 1, "cycles": 6, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Store accumulator to register r"},
    {"mnemonic": "STRI", "bytes": 2, "cycles": 6, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Store register, auto-increment/decrement indexed"},
    {"mnemonic": "STRR", "bytes": 2, "cycles": 6, "category": "data_transfer", "addressing_mode": "relative", "flags_affected": "none", "notes": "Store accumulator to relative address"},
    {"mnemonic": "STRA", "bytes": 3, "cycles": 9, "category": "data_transfer", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Store accumulator to absolute address"},
    {"mnemonic": "STRA", "bytes": 3, "cycles": 12, "category": "data_transfer", "addressing_mode": "absolute_indirect", "flags_affected": "none", "notes": "Store accumulator to indirect absolute address"},
    {"mnemonic": "ADDZ", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CC,OVF,C", "notes": "Add register to accumulator"},
    {"mnemonic": "ADDI", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CC,OVF,C", "notes": "Add immediate to accumulator"},
    {"mnemonic": "ADDR", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "relative", "flags_affected": "CC,OVF,C", "notes": "Add relative memory to accumulator"},
    {"mnemonic": "ADDA", "bytes": 3, "cycles": 9, "category": "alu", "addressing_mode": "absolute", "flags_affected": "CC,OVF,C", "notes": "Add absolute memory to accumulator"},
    {"mnemonic": "ADDA", "bytes": 3, "cycles": 12, "category": "alu", "addressing_mode": "absolute_indirect", "flags_affected": "CC,OVF,C", "notes": "Add indirect absolute to accumulator"},
    {"mnemonic": "SUBZ", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CC,OVF,C", "notes": "Subtract register from accumulator"},
    {"mnemonic": "SUBI", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CC,OVF,C", "notes": "Subtract immediate from accumulator"},
    {"mnemonic": "SUBR", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "relative", "flags_affected": "CC,OVF,C", "notes": "Subtract relative memory from accumulator"},
    {"mnemonic": "SUBA", "bytes": 3, "cycles": 9, "category": "alu", "addressing_mode": "absolute", "flags_affected": "CC,OVF,C", "notes": "Subtract absolute memory from accumulator"},
    {"mnemonic": "SUBA", "bytes": 3, "cycles": 12, "category": "alu", "addressing_mode": "absolute_indirect", "flags_affected": "CC,OVF,C", "notes": "Subtract indirect absolute from accumulator"},
    {"mnemonic": "ANDZ", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CC", "notes": "AND register with accumulator"},
    {"mnemonic": "ANDI", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CC", "notes": "AND immediate with accumulator"},
    {"mnemonic": "ANDR", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "relative", "flags_affected": "CC", "notes": "AND relative memory with accumulator"},
    {"mnemonic": "ANDA", "bytes": 3, "cycles": 9, "category": "alu", "addressing_mode": "absolute", "flags_affected": "CC", "notes": "AND absolute memory with accumulator"},
    {"mnemonic": "ANDA", "bytes": 3, "cycles": 12, "category": "alu", "addressing_mode": "absolute_indirect", "flags_affected": "CC", "notes": "AND indirect absolute with accumulator"},
    {"mnemonic": "IORZ", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CC", "notes": "OR register with accumulator"},
    {"mnemonic": "IORI", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CC", "notes": "OR immediate with accumulator"},
    {"mnemonic": "IORR", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "relative", "flags_affected": "CC", "notes": "OR relative memory with accumulator"},
    {"mnemonic": "IORA", "bytes": 3, "cycles": 9, "category": "alu", "addressing_mode": "absolute", "flags_affected": "CC", "notes": "OR absolute memory with accumulator"},
    {"mnemonic": "IORA", "bytes": 3, "cycles": 12, "category": "alu", "addressing_mode": "absolute_indirect", "flags_affected": "CC", "notes": "OR indirect absolute with accumulator"},
    {"mnemonic": "EORZ", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CC", "notes": "XOR register with accumulator"},
    {"mnemonic": "EORI", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CC", "notes": "XOR immediate with accumulator"},
    {"mnemonic": "EORR", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "relative", "flags_affected": "CC", "notes": "XOR relative memory with accumulator"},
    {"mnemonic": "EORA", "bytes": 3, "cycles": 9, "category": "alu", "addressing_mode": "absolute", "flags_affected": "CC", "notes": "XOR absolute memory with accumulator"},
    {"mnemonic": "EORA", "bytes": 3, "cycles": 12, "category": "alu", "addressing_mode": "absolute_indirect", "flags_affected": "CC", "notes": "XOR indirect absolute with accumulator"},
    {"mnemonic": "COMZ", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CC", "notes": "Compare register with accumulator"},
    {"mnemonic": "COMI", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CC", "notes": "Compare immediate with accumulator"},
    {"mnemonic": "COMR", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "relative", "flags_affected": "CC", "notes": "Compare relative memory with accumulator"},
    {"mnemonic": "COMA", "bytes": 3, "cycles": 9, "category": "alu", "addressing_mode": "absolute", "flags_affected": "CC", "notes": "Compare absolute memory with accumulator"},
    {"mnemonic": "COMA", "bytes": 3, "cycles": 12, "category": "alu", "addressing_mode": "absolute_indirect", "flags_affected": "CC", "notes": "Compare indirect absolute with accumulator"},
    {"mnemonic": "DAR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CC,C", "notes": "Decimal adjust accumulator for register"},
    {"mnemonic": "RRL", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CC", "notes": "Rotate register left"},
    {"mnemonic": "RRR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "CC", "notes": "Rotate register right"},
    {"mnemonic": "BCTR", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "relative_conditional", "flags_affected": "none", "notes": "Branch on condition true, relative; 6 not taken, 9 taken"},
    {"mnemonic": "BCTA", "bytes": 3, "cycles": 9, "category": "control", "addressing_mode": "absolute_conditional", "flags_affected": "none", "notes": "Branch on condition true, absolute"},
    {"mnemonic": "BCFR", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "relative_conditional", "flags_affected": "none", "notes": "Branch on condition false, relative; 6 not taken, 9 taken"},
    {"mnemonic": "BCFA", "bytes": 3, "cycles": 9, "category": "control", "addressing_mode": "absolute_conditional", "flags_affected": "none", "notes": "Branch on condition false, absolute"},
    {"mnemonic": "BSTR", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch to subroutine, relative"},
    {"mnemonic": "BSTA", "bytes": 3, "cycles": 9, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Branch to subroutine, absolute"},
    {"mnemonic": "BSFR", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "relative_conditional", "flags_affected": "none", "notes": "Branch to subroutine on false, relative"},
    {"mnemonic": "BSFA", "bytes": 3, "cycles": 9, "category": "control", "addressing_mode": "absolute_conditional", "flags_affected": "none", "notes": "Branch to subroutine on false, absolute"},
    {"mnemonic": "BSNR", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "relative_conditional", "flags_affected": "none", "notes": "Branch to subroutine on non-zero, relative"},
    {"mnemonic": "BSNA", "bytes": 3, "cycles": 9, "category": "control", "addressing_mode": "absolute_conditional", "flags_affected": "none", "notes": "Branch to subroutine on non-zero, absolute"},
    {"mnemonic": "RETC", "bytes": 1, "cycles": 9, "category": "control", "addressing_mode": "conditional", "flags_affected": "none", "notes": "Return from subroutine on condition true"},
    {"mnemonic": "RETE", "bytes": 1, "cycles": 9, "category": "control", "addressing_mode": "conditional", "flags_affected": "none", "notes": "Return from subroutine and enable interrupt"},
    {"mnemonic": "ZBRR", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "zero_page_relative", "flags_affected": "none", "notes": "Zero-page branch relative"},
    {"mnemonic": "ZBSR", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "zero_page_relative", "flags_affected": "none", "notes": "Zero-page branch to subroutine"},
    {"mnemonic": "BXA", "bytes": 3, "cycles": 9, "category": "control", "addressing_mode": "indexed_absolute", "flags_affected": "none", "notes": "Branch indexed absolute"},
    {"mnemonic": "BIRR", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch increment and skip if register non-zero; 6/9 cycles"},
    {"mnemonic": "BIRA", "bytes": 3, "cycles": 9, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Branch increment, absolute"},
    {"mnemonic": "BDRR", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch decrement and skip if register non-zero; 6/9 cycles"},
    {"mnemonic": "BDRA", "bytes": 3, "cycles": 9, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Branch decrement, absolute"},
    {"mnemonic": "TMI", "bytes": 2, "cycles": 9, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CC", "notes": "Test under mask immediate"},
    {"mnemonic": "LPSU", "bytes": 1, "cycles": 6, "category": "special", "addressing_mode": "implied", "flags_affected": "all_upper", "notes": "Load program status upper"},
    {"mnemonic": "LPSL", "bytes": 1, "cycles": 6, "category": "special", "addressing_mode": "implied", "flags_affected": "all_lower", "notes": "Load program status lower"},
    {"mnemonic": "SPSU", "bytes": 1, "cycles": 6, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Store program status upper"},
    {"mnemonic": "SPSL", "bytes": 1, "cycles": 6, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Store program status lower"},
    {"mnemonic": "PPSU", "bytes": 2, "cycles": 9, "category": "special", "addressing_mode": "immediate", "flags_affected": "selected", "notes": "Pop (reset) selected bits in PSU"},
    {"mnemonic": "PPSL", "bytes": 2, "cycles": 9, "category": "special", "addressing_mode": "immediate", "flags_affected": "selected", "notes": "Pop (reset) selected bits in PSL"},
    {"mnemonic": "CPSU", "bytes": 2, "cycles": 9, "category": "special", "addressing_mode": "immediate", "flags_affected": "selected", "notes": "Set selected bits in PSU"},
    {"mnemonic": "CPSL", "bytes": 2, "cycles": 9, "category": "special", "addressing_mode": "immediate", "flags_affected": "selected", "notes": "Set selected bits in PSL"},
    {"mnemonic": "TPSU", "bytes": 2, "cycles": 9, "category": "special", "addressing_mode": "immediate", "flags_affected": "CC", "notes": "Test selected bits in PSU"},
    {"mnemonic": "TPSL", "bytes": 2, "cycles": 9, "category": "special", "addressing_mode": "immediate", "flags_affected": "CC", "notes": "Test selected bits in PSL"},
    {"mnemonic": "HALT", "bytes": 1, "cycles": 6, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor"},
    {"mnemonic": "NOP", "bytes": 1, "cycles": 6, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "WRTD", "bytes": 1, "cycles": 6, "category": "io", "addressing_mode": "implied", "flags_affected": "none", "notes": "Write data to output port"}
  ]
}
