/**
	* \file SqkWdbeWrfpga.cpp
	* squawk generation for operation pack WdbeWrfpga (implementation)
	* \copyright (C) 2016-2020 MPSI Technologies GmbH
	* \author Alexander Wirthmueller (auto-generation)
	* \date created: 28 Nov 2020
  */
// IP header --- ABOVE

#include "SqkWdbeWrfpga.h"

using namespace std;
using namespace Sbecore;
using namespace Xmlio;

/******************************************************************************
 namespace SqkWdbeWrfpga
 ******************************************************************************/

string SqkWdbeWrfpga::getSquawkBase(
			DbsWdbe* dbswdbe
			, DpchInvWdbeWrfpgaBase* dpchinv
		) {
	// example: "write VHDL/UCF/XDC code basics for unit 'icacam2'"
	return(""); // IP getSquawkBase --- LINE
};

string SqkWdbeWrfpga::getSquawkCtrFwdctr(
			DbsWdbe* dbswdbe
			, DpchInvWdbeWrfpgaCtrFwdctr* dpchinv
		) {
	// example: "write type-specific VHDL code for module 'icm2-acq (controller)'"
	return(""); // IP getSquawkCtrFwdctr --- LINE
};

string SqkWdbeWrfpga::getSquawkDeploy(
			DbsWdbe* dbswdbe
			, DpchInvWdbeWrfpgaDeploy* dpchinv
		) {
	// example: "write FPGA code deployment scripts for release 'Idhw_genio'"
	return(""); // IP getSquawkDeploy --- LINE
};

string SqkWdbeWrfpga::getSquawkEhostif(
			DbsWdbe* dbswdbe
			, DpchInvWdbeWrfpgaEhostif* dpchinv
		) {
	// example: "write type-specific VHDL code for module 'zedb-ehostif (easy host interface)'"
	return(""); // IP getSquawkEhostif --- LINE
};

string SqkWdbeWrfpga::getSquawkHostif(
			DbsWdbe* dbswdbe
			, DpchInvWdbeWrfpgaHostif* dpchinv
		) {
	// example: "write type-specific VHDL code for module 'zedb-hostif (host interface)'"
	return(""); // IP getSquawkHostif --- LINE
};

string SqkWdbeWrfpga::getSquawkIpclr(
			DbsWdbe* dbswdbe
			, DpchInvWdbeWrfpgaIpclr* dpchinv
		) {
	// example: "write VHDL code to clear unused specific insertion points for module 'icm2 (top_v1_0 top)'"
	return(""); // IP getSquawkIpclr --- LINE
};

string SqkWdbeWrfpga::getSquawkMdlfine(
			DbsWdbe* dbswdbe
			, DpchInvWdbeWrfpgaMdlfine* dpchinv
		) {
	// example: "write in-detail VHDL code for module 'icm2 (top_v1_0 top)'"
	return(""); // IP getSquawkMdlfine --- LINE
};

string SqkWdbeWrfpga::getSquawkMdlraw(
			DbsWdbe* dbswdbe
			, DpchInvWdbeWrfpgaMdlraw* dpchinv
		) {
	// example: "write raw VHDL code for module 'icm2 (top_v1_0 top)'"
	return(""); // IP getSquawkMdlraw --- LINE
};

string SqkWdbeWrfpga::getSquawkTop(
			DbsWdbe* dbswdbe
			, DpchInvWdbeWrfpgaTop* dpchinv
		) {
	// example: "write type-specific VHDL code for module 'zedb (top)'"
	return(""); // IP getSquawkTop --- LINE
};
