// Seed: 3260199022
module module_0 (
    input logic id_0,
    input id_1
);
  reg id_2;
  always @(posedge id_0 - ~id_0) begin
    id_3 = id_2;
    id_3 <= 1;
  end
  assign id_4 = id_2;
endmodule
