Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Dec  6 09:32:18 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_4/lab4_2-git/lab4-2_syn/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (68)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (68)
-------------------------------
 There are 68 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[12]
wbs_adr_i[13]
wbs_adr_i[14]
wbs_adr_i[15]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.603        0.000                      0                  714        0.144        0.000                      0                  714        4.250        0.000                       0                   252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 5.500}      11.000          90.909          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.603        0.000                      0                  714        0.144        0.000                      0                  714        4.250        0.000                       0                   252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 fir_DUT/next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/psum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (wb_clk_i rise@11.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.261ns  (logic 8.150ns (79.429%)  route 2.111ns (20.571%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/next_psum1__0_n_106
                                                                      r  fir_DUT/next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/next_psum1__1_n_105
                                                                      r  fir_DUT/next_psum1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/next_psum1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/next_psum1_carry_i_3_n_0
                                                                      r  fir_DUT/next_psum1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/next_psum1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/next_psum1_carry_n_0
                                                                      r  fir_DUT/next_psum1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  fir_DUT/next_psum1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    fir_DUT/next_psum1_carry__0_n_0
                                                                      r  fir_DUT/next_psum1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  fir_DUT/next_psum1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    10.778    fir_DUT/next_psum1_carry__1_n_4
                                                                      r  fir_DUT/next_psum0_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  fir_DUT/next_psum0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.085    fir_DUT/next_psum0_carry__5_i_1_n_0
                                                                      r  fir_DUT/next_psum0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  fir_DUT/next_psum0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    fir_DUT/next_psum0_carry__5_n_0
                                                                      r  fir_DUT/next_psum0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.792 r  fir_DUT/next_psum0_carry__6/O[3]
                         net (fo=1, unplaced)         0.618    12.410    fir_DUT/next_psum0[31]
                                                                      r  fir_DUT/psum[31]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.717 r  fir_DUT/psum[31]_i_2/O
                         net (fo=1, unplaced)         0.000    12.717    fir_DUT/next_psum[31]
                         FDRE                                         r  fir_DUT/psum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    11.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439    13.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[31]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    fir_DUT/psum_reg[31]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 fir_DUT/next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/psum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (wb_clk_i rise@11.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.144ns  (logic 8.033ns (79.192%)  route 2.111ns (20.808%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/next_psum1__0_n_106
                                                                      r  fir_DUT/next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/next_psum1__1_n_105
                                                                      r  fir_DUT/next_psum1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/next_psum1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/next_psum1_carry_i_3_n_0
                                                                      r  fir_DUT/next_psum1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/next_psum1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/next_psum1_carry_n_0
                                                                      r  fir_DUT/next_psum1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  fir_DUT/next_psum1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    10.661    fir_DUT/next_psum1_carry__0_n_4
                                                                      r  fir_DUT/next_psum0_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  fir_DUT/next_psum0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.968    fir_DUT/next_psum0_carry__4_i_1_n_0
                                                                      r  fir_DUT/next_psum0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  fir_DUT/next_psum0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    fir_DUT/next_psum0_carry__4_n_0
                                                                      r  fir_DUT/next_psum0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.675 r  fir_DUT/next_psum0_carry__5/O[3]
                         net (fo=1, unplaced)         0.618    12.293    fir_DUT/next_psum0[27]
                                                                      r  fir_DUT/psum[27]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.600 r  fir_DUT/psum[27]_i_1/O
                         net (fo=1, unplaced)         0.000    12.600    fir_DUT/next_psum[27]
                         FDRE                                         r  fir_DUT/psum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    11.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439    13.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[27]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    fir_DUT/psum_reg[27]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 fir_DUT/next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/psum_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (wb_clk_i rise@11.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 8.069ns (80.579%)  route 1.945ns (19.421%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/next_psum1__0_n_106
                                                                      r  fir_DUT/next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/next_psum1__1_n_105
                                                                      r  fir_DUT/next_psum1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/next_psum1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/next_psum1_carry_i_3_n_0
                                                                      r  fir_DUT/next_psum1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/next_psum1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/next_psum1_carry_n_0
                                                                      r  fir_DUT/next_psum1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  fir_DUT/next_psum1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    fir_DUT/next_psum1_carry__0_n_0
                                                                      r  fir_DUT/next_psum1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  fir_DUT/next_psum1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    10.778    fir_DUT/next_psum1_carry__1_n_4
                                                                      r  fir_DUT/next_psum0_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  fir_DUT/next_psum0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.085    fir_DUT/next_psum0_carry__5_i_1_n_0
                                                                      r  fir_DUT/next_psum0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  fir_DUT/next_psum0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    fir_DUT/next_psum0_carry__5_n_0
                                                                      r  fir_DUT/next_psum0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.717 r  fir_DUT/next_psum0_carry__6/O[2]
                         net (fo=1, unplaced)         0.452    12.169    fir_DUT/next_psum0[30]
                                                                      r  fir_DUT/psum[30]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.301    12.470 r  fir_DUT/psum[30]_i_1/O
                         net (fo=1, unplaced)         0.000    12.470    fir_DUT/next_psum[30]
                         FDRE                                         r  fir_DUT/psum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    11.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439    13.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[30]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    fir_DUT/psum_reg[30]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 fir_DUT/next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/psum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (wb_clk_i rise@11.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 8.155ns (81.880%)  route 1.805ns (18.120%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/next_psum1__0_n_106
                                                                      r  fir_DUT/next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/next_psum1__1_n_105
                                                                      r  fir_DUT/next_psum1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/next_psum1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/next_psum1_carry_i_3_n_0
                                                                      r  fir_DUT/next_psum1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/next_psum1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/next_psum1_carry_n_0
                                                                      r  fir_DUT/next_psum1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  fir_DUT/next_psum1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    fir_DUT/next_psum1_carry__0_n_0
                                                                      r  fir_DUT/next_psum1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  fir_DUT/next_psum1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    10.778    fir_DUT/next_psum1_carry__1_n_4
                                                                      r  fir_DUT/next_psum0_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  fir_DUT/next_psum0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.085    fir_DUT/next_psum0_carry__5_i_1_n_0
                                                                      r  fir_DUT/next_psum0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  fir_DUT/next_psum0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    fir_DUT/next_psum0_carry__5_n_0
                                                                      r  fir_DUT/next_psum0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.798 r  fir_DUT/next_psum0_carry__6/O[1]
                         net (fo=1, unplaced)         0.312    12.110    fir_DUT/next_psum0[29]
                                                                      r  fir_DUT/psum[29]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306    12.416 r  fir_DUT/psum[29]_i_1/O
                         net (fo=1, unplaced)         0.000    12.416    fir_DUT/next_psum[29]
                         FDRE                                         r  fir_DUT/psum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    11.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439    13.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[29]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    fir_DUT/psum_reg[29]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 fir_DUT/next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/psum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (wb_clk_i rise@11.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 7.812ns (78.800%)  route 2.102ns (21.200%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/next_psum1__0_n_106
                                                                      r  fir_DUT/next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/next_psum1__1_n_105
                                                                      r  fir_DUT/next_psum1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/next_psum1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/next_psum1_carry_i_3_n_0
                                                                      r  fir_DUT/next_psum1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.802 r  fir_DUT/next_psum1_carry/O[3]
                         net (fo=2, unplaced)         0.629    10.431    fir_DUT/next_psum1_carry_n_4
                                                                      r  fir_DUT/next_psum0_carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.738 r  fir_DUT/next_psum0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    10.738    fir_DUT/next_psum0_carry__3_i_1_n_0
                                                                      r  fir_DUT/next_psum0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.114 r  fir_DUT/next_psum0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    11.114    fir_DUT/next_psum0_carry__3_n_0
                                                                      r  fir_DUT/next_psum0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.445 r  fir_DUT/next_psum0_carry__4/O[3]
                         net (fo=1, unplaced)         0.618    12.063    fir_DUT/next_psum0[23]
                                                                      r  fir_DUT/psum[23]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.370 r  fir_DUT/psum[23]_i_1/O
                         net (fo=1, unplaced)         0.000    12.370    fir_DUT/next_psum[23]
                         FDRE                                         r  fir_DUT/psum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    11.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439    13.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[23]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    fir_DUT/psum_reg[23]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 fir_DUT/next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/psum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (wb_clk_i rise@11.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.897ns  (logic 7.952ns (80.350%)  route 1.945ns (19.650%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/next_psum1__0_n_106
                                                                      r  fir_DUT/next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/next_psum1__1_n_105
                                                                      r  fir_DUT/next_psum1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/next_psum1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/next_psum1_carry_i_3_n_0
                                                                      r  fir_DUT/next_psum1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/next_psum1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/next_psum1_carry_n_0
                                                                      r  fir_DUT/next_psum1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  fir_DUT/next_psum1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    10.661    fir_DUT/next_psum1_carry__0_n_4
                                                                      r  fir_DUT/next_psum0_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  fir_DUT/next_psum0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.968    fir_DUT/next_psum0_carry__4_i_1_n_0
                                                                      r  fir_DUT/next_psum0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  fir_DUT/next_psum0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    fir_DUT/next_psum0_carry__4_n_0
                                                                      r  fir_DUT/next_psum0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.600 r  fir_DUT/next_psum0_carry__5/O[2]
                         net (fo=1, unplaced)         0.452    12.052    fir_DUT/next_psum0[26]
                                                                      r  fir_DUT/psum[26]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.301    12.353 r  fir_DUT/psum[26]_i_1/O
                         net (fo=1, unplaced)         0.000    12.353    fir_DUT/next_psum[26]
                         FDRE                                         r  fir_DUT/psum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    11.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439    13.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[26]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    fir_DUT/psum_reg[26]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.353    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 fir_DUT/next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/psum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (wb_clk_i rise@11.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 8.039ns (81.675%)  route 1.804ns (18.325%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/next_psum1__0_n_106
                                                                      r  fir_DUT/next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/next_psum1__1_n_105
                                                                      r  fir_DUT/next_psum1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/next_psum1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/next_psum1_carry_i_3_n_0
                                                                      r  fir_DUT/next_psum1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/next_psum1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/next_psum1_carry_n_0
                                                                      r  fir_DUT/next_psum1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  fir_DUT/next_psum1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    fir_DUT/next_psum1_carry__0_n_0
                                                                      r  fir_DUT/next_psum1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  fir_DUT/next_psum1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    10.778    fir_DUT/next_psum1_carry__1_n_4
                                                                      r  fir_DUT/next_psum0_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  fir_DUT/next_psum0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.085    fir_DUT/next_psum0_carry__5_i_1_n_0
                                                                      r  fir_DUT/next_psum0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  fir_DUT/next_psum0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    fir_DUT/next_psum0_carry__5_n_0
                                                                      r  fir_DUT/next_psum0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.693 r  fir_DUT/next_psum0_carry__6/O[0]
                         net (fo=1, unplaced)         0.311    12.004    fir_DUT/next_psum0[28]
                                                                      r  fir_DUT/psum[28]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295    12.299 r  fir_DUT/psum[28]_i_1/O
                         net (fo=1, unplaced)         0.000    12.299    fir_DUT/next_psum[28]
                         FDRE                                         r  fir_DUT/psum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    11.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439    13.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[28]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    fir_DUT/psum_reg[28]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 fir_DUT/next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/psum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (wb_clk_i rise@11.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 8.038ns (81.664%)  route 1.805ns (18.336%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/next_psum1__0_n_106
                                                                      r  fir_DUT/next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/next_psum1__1_n_105
                                                                      r  fir_DUT/next_psum1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/next_psum1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/next_psum1_carry_i_3_n_0
                                                                      r  fir_DUT/next_psum1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/next_psum1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/next_psum1_carry_n_0
                                                                      r  fir_DUT/next_psum1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  fir_DUT/next_psum1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    10.661    fir_DUT/next_psum1_carry__0_n_4
                                                                      r  fir_DUT/next_psum0_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  fir_DUT/next_psum0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.968    fir_DUT/next_psum0_carry__4_i_1_n_0
                                                                      r  fir_DUT/next_psum0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  fir_DUT/next_psum0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    fir_DUT/next_psum0_carry__4_n_0
                                                                      r  fir_DUT/next_psum0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.681 r  fir_DUT/next_psum0_carry__5/O[1]
                         net (fo=1, unplaced)         0.312    11.993    fir_DUT/next_psum0[25]
                                                                      r  fir_DUT/psum[25]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306    12.299 r  fir_DUT/psum[25]_i_1/O
                         net (fo=1, unplaced)         0.000    12.299    fir_DUT/next_psum[25]
                         FDRE                                         r  fir_DUT/psum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    11.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439    13.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[25]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    fir_DUT/psum_reg[25]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 fir_DUT/next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/psum_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (wb_clk_i rise@11.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 7.922ns (81.454%)  route 1.804ns (18.546%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/next_psum1__0_n_106
                                                                      r  fir_DUT/next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/next_psum1__1_n_105
                                                                      r  fir_DUT/next_psum1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/next_psum1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/next_psum1_carry_i_3_n_0
                                                                      r  fir_DUT/next_psum1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  fir_DUT/next_psum1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    fir_DUT/next_psum1_carry_n_0
                                                                      r  fir_DUT/next_psum1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  fir_DUT/next_psum1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    10.661    fir_DUT/next_psum1_carry__0_n_4
                                                                      r  fir_DUT/next_psum0_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  fir_DUT/next_psum0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.968    fir_DUT/next_psum0_carry__4_i_1_n_0
                                                                      r  fir_DUT/next_psum0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  fir_DUT/next_psum0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    fir_DUT/next_psum0_carry__4_n_0
                                                                      r  fir_DUT/next_psum0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.576 r  fir_DUT/next_psum0_carry__5/O[0]
                         net (fo=1, unplaced)         0.311    11.887    fir_DUT/next_psum0[24]
                                                                      r  fir_DUT/psum[24]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295    12.182 r  fir_DUT/psum[24]_i_1/O
                         net (fo=1, unplaced)         0.000    12.182    fir_DUT/next_psum[24]
                         FDRE                                         r  fir_DUT/psum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    11.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439    13.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[24]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    fir_DUT/psum_reg[24]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 fir_DUT/next_psum1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/psum_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (wb_clk_i rise@11.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.667ns  (logic 7.731ns (79.975%)  route 1.936ns (20.025%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    fir_DUT/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_DUT/next_psum1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  fir_DUT/next_psum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    fir_DUT/next_psum1__0_n_106
                                                                      r  fir_DUT/next_psum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  fir_DUT/next_psum1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    fir_DUT/next_psum1__1_n_105
                                                                      r  fir_DUT/next_psum1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  fir_DUT/next_psum1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    fir_DUT/next_psum1_carry_i_3_n_0
                                                                      r  fir_DUT/next_psum1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.802 r  fir_DUT/next_psum1_carry/O[3]
                         net (fo=2, unplaced)         0.629    10.431    fir_DUT/next_psum1_carry_n_4
                                                                      r  fir_DUT/next_psum0_carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.738 r  fir_DUT/next_psum0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    10.738    fir_DUT/next_psum0_carry__3_i_1_n_0
                                                                      r  fir_DUT/next_psum0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.114 r  fir_DUT/next_psum0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    11.114    fir_DUT/next_psum0_carry__3_n_0
                                                                      r  fir_DUT/next_psum0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.370 r  fir_DUT/next_psum0_carry__4/O[2]
                         net (fo=1, unplaced)         0.452    11.822    fir_DUT/next_psum0[22]
                                                                      r  fir_DUT/psum[22]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.301    12.123 r  fir_DUT/psum[22]_i_1/O
                         net (fo=1, unplaced)         0.000    12.123    fir_DUT/next_psum[22]
                         FDRE                                         r  fir_DUT/psum_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    11.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439    13.128    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[22]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    fir_DUT/psum_reg[22]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  1.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            delay_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  delay_cnt_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    delay_cnt[0]
                                                                      f  delay_cnt[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  delay_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    delay_cnt[0]_i_1_n_0
                         FDRE                                         r  delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            delay_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  delay_cnt_reg[1]/Q
                         net (fo=5, unplaced)         0.143     0.967    delay_cnt[1]
                                                                      r  delay_cnt[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  delay_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    delay_cnt[1]_i_1_n_0
                         FDRE                                         r  delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 fir_DUT/tap_addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/tap_addr_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/tap_addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_DUT/tap_addr_cnt_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    fir_DUT/tap_addr_cnt[2]
                                                                      r  fir_DUT/tap_addr_cnt[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  fir_DUT/tap_addr_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    fir_DUT/tap_addr_cnt[0]_i_1_n_0
                         FDRE                                         r  fir_DUT/tap_addr_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/tap_addr_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    fir_DUT/tap_addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            delay_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  delay_cnt_reg[1]/Q
                         net (fo=5, unplaced)         0.143     0.967    delay_cnt[1]
                                                                      r  delay_cnt[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.068 r  delay_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    delay_cnt[2]_i_1_n_0
                         FDRE                                         r  delay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            delay_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  delay_cnt_reg[1]/Q
                         net (fo=5, unplaced)         0.143     0.967    delay_cnt[1]
                                                                      r  delay_cnt[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.068 r  delay_cnt[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.068    delay_cnt[3]_i_2_n_0
                         FDRE                                         r  delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fir_DUT/tap_addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/tap_addr_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/tap_addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_DUT/tap_addr_cnt_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    fir_DUT/tap_addr_cnt[2]
                                                                      r  fir_DUT/tap_addr_cnt[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.068 r  fir_DUT/tap_addr_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    fir_DUT/tap_addr_cnt[2]_i_1_n_0
                         FDRE                                         r  fir_DUT/tap_addr_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/tap_addr_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    fir_DUT/tap_addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/ss_tready_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.248ns (60.137%)  route 0.164ns (39.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  FSM_onehot_curr_state_reg[1]/Q
                         net (fo=43, unplaced)        0.164     0.989    fir_DUT/FSM_onehot_curr_state_reg[5][1]
                                                                      f  fir_DUT/ss_tready_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.090 r  fir_DUT/ss_tready_i_1/O
                         net (fo=1, unplaced)         0.000     1.090    fir_DUT/ss_tready_i_1_n_0
                         FDRE                                         r  fir_DUT/ss_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/ss_tready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    fir_DUT/ss_tready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fir_DUT/curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/sm_tvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.248ns (59.050%)  route 0.172ns (40.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_DUT/curr_state_reg[0]/Q
                         net (fo=90, unplaced)        0.172     0.997    fir_DUT/curr_state[0]
                                                                      r  fir_DUT/sm_tvalid_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.098 r  fir_DUT/sm_tvalid_i_1/O
                         net (fo=1, unplaced)         0.000     1.098    fir_DUT/sm_tvalid_i_1_n_0
                         FDRE                                         r  fir_DUT/sm_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/sm_tvalid_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    fir_DUT/sm_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fir_DUT/tap_addr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            fir_DUT/tap_addr_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.245ns (53.856%)  route 0.210ns (46.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/tap_addr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_DUT/tap_addr_cnt_reg[3]/Q
                         net (fo=5, unplaced)         0.210     1.034    fir_DUT/tap_addr_cnt[3]
                                                                      r  fir_DUT/tap_addr_cnt[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.132 r  fir_DUT/tap_addr_cnt[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.132    fir_DUT/tap_addr_cnt[3]_i_2_n_0
                         FDRE                                         r  fir_DUT/tap_addr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/tap_addr_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    fir_DUT/tap_addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ready_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.245ns (53.856%)  route 0.210ns (46.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  delay_cnt_reg[0]/Q
                         net (fo=5, unplaced)         0.210     1.034    delay_cnt[0]
                                                                      f  ready_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.132 r  ready_i_1/O
                         net (fo=1, unplaced)         0.000     1.132    ready1_out
                         FDRE                                         r  ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    ready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056                user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056                user_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056                user_bram/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056                user_bram/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.000      8.424                user_bram/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.000      8.424                user_bram/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.000      8.424                user_bram/RAM_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.000      8.424                user_bram/RAM_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         11.000      8.845                wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         11.000      10.000               FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.500       4.250                data_ram/RAM_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.395ns  (logic 4.350ns (51.821%)  route 4.044ns (48.179%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      f  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      f  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    data_ram/FSM_onehot_curr_state_reg[0]
                                                                      r  data_ram/wbs_ack_o_OBUF_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.092 r  data_ram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=42, unplaced)        0.527     3.619    fir_DUT/FSM_onehot_curr_state_reg[0]_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.743 f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.263    fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      f  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.387 r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.836    fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.960 r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.760    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.395 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.395    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.395ns  (logic 4.350ns (51.821%)  route 4.044ns (48.179%))
  Logic Levels:           8  (IBUF=1 LUT4=3 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      f  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      f  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    data_ram/FSM_onehot_curr_state_reg[0]
                                                                      r  data_ram/wbs_ack_o_OBUF_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.092 r  data_ram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=42, unplaced)        0.527     3.619    fir_DUT/FSM_onehot_curr_state_reg[0]_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.743 f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.263    fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      f  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.387 r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.836    fir_DUT/wbs_dat_o_OBUF[4]_inst_i_3_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.960 r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.760    wbs_dat_o_OBUF[4]
                                                                      r  wbs_dat_o_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.395 r  wbs_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.395    wbs_dat_o[4]
                                                                      r  wbs_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.365ns  (logic 4.350ns (52.007%)  route 4.014ns (47.993%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      f  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      f  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    data_ram/FSM_onehot_curr_state_reg[0]
                                                                      r  data_ram/wbs_ack_o_OBUF_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.092 r  data_ram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=42, unplaced)        0.527     3.619    fir_DUT/FSM_onehot_curr_state_reg[0]_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.743 f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.263    fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      f  fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.387 r  fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.419     4.806    fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.930 r  fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.730    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.365 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.365    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.365ns  (logic 4.350ns (52.007%)  route 4.014ns (47.993%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      f  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      f  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    data_ram/FSM_onehot_curr_state_reg[0]
                                                                      r  data_ram/wbs_ack_o_OBUF_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.092 r  data_ram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=42, unplaced)        0.527     3.619    fir_DUT/FSM_onehot_curr_state_reg[0]_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.743 f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.263    fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      f  fir_DUT/wbs_dat_o_OBUF[2]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.387 r  fir_DUT/wbs_dat_o_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.419     4.806    fir_DUT/wbs_dat_o_OBUF[2]_inst_i_2_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[2]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.930 r  fir_DUT/wbs_dat_o_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.730    wbs_dat_o_OBUF[2]
                                                                      r  wbs_dat_o_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.365 r  wbs_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.365    wbs_dat_o[2]
                                                                      r  wbs_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.350ns (52.038%)  route 4.009ns (47.962%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      f  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      f  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    data_ram/FSM_onehot_curr_state_reg[0]
                                                                      r  data_ram/wbs_ack_o_OBUF_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.092 r  data_ram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=42, unplaced)        0.527     3.619    fir_DUT/FSM_onehot_curr_state_reg[0]_0
                                                                      r  fir_DUT/rvalid_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.743 r  fir_DUT/rvalid_i_1/O
                         net (fo=3, unplaced)         0.467     4.210    fir_DUT/arready
                                                                      r  fir_DUT/wbs_ack_o_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.334 f  fir_DUT/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.467     4.801    fir_DUT/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      f  fir_DUT/wbs_ack_o_OBUF_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.925 r  fir_DUT/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.725    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.360 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.360    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.822ns  (logic 4.226ns (54.032%)  route 3.595ns (45.968%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      f  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      f  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    data_ram/FSM_onehot_curr_state_reg[0]
                                                                      r  data_ram/wbs_ack_o_OBUF_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.092 r  data_ram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=42, unplaced)        0.527     3.619    fir_DUT/FSM_onehot_curr_state_reg[0]_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.743 f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.263    fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      f  fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.387 r  fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.187    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.822 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.822    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.822ns  (logic 4.226ns (54.032%)  route 3.595ns (45.968%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      f  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      f  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    data_ram/FSM_onehot_curr_state_reg[0]
                                                                      r  data_ram/wbs_ack_o_OBUF_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.092 r  data_ram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=42, unplaced)        0.527     3.619    fir_DUT/FSM_onehot_curr_state_reg[0]_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.743 f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.263    fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      f  fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.387 r  fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.187    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.822 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.822    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.822ns  (logic 4.226ns (54.032%)  route 3.595ns (45.968%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      f  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      f  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    data_ram/FSM_onehot_curr_state_reg[0]
                                                                      r  data_ram/wbs_ack_o_OBUF_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.092 r  data_ram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=42, unplaced)        0.527     3.619    fir_DUT/FSM_onehot_curr_state_reg[0]_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.743 f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.263    fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      f  fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.387 r  fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.187    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.822 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.822    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.822ns  (logic 4.226ns (54.032%)  route 3.595ns (45.968%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      f  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      f  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    data_ram/FSM_onehot_curr_state_reg[0]
                                                                      r  data_ram/wbs_ack_o_OBUF_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.092 r  data_ram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=42, unplaced)        0.527     3.619    fir_DUT/FSM_onehot_curr_state_reg[0]_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.743 f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.263    fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      f  fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.387 r  fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.187    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.822 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.822    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.822ns  (logic 4.226ns (54.032%)  route 3.595ns (45.968%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      f  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      f  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    data_ram/FSM_onehot_curr_state_reg[0]
                                                                      r  data_ram/wbs_ack_o_OBUF_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.092 r  data_ram/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=42, unplaced)        0.527     3.619    fir_DUT/FSM_onehot_curr_state_reg[0]_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.743 f  fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     4.263    fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      f  fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.387 r  fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.187    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.822 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.822    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_data_in_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  user_bram/RAM_reg_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    fir_DUT/Do0[0]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.834 r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.407 r  fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.910 r  user_bram/RAM_reg_0/DOBDO[4]
                         net (fo=1, unplaced)         0.800     5.710    fir_DUT/Do0[4]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.834 r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     6.283    fir_DUT/wbs_dat_o_OBUF[4]_inst_i_3_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.407 r  fir_DUT/wbs_dat_o_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[4]
                                                                      r  wbs_dat_o_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[4]
                                                                      r  wbs_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.355ns  (logic 5.336ns (72.557%)  route 2.018ns (27.443%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.910 r  user_bram/RAM_reg_0/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.710    fir_DUT/Do0[1]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.834 r  fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.419     6.253    fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.377 r  fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.177    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.811 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.811    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.355ns  (logic 5.336ns (72.557%)  route 2.018ns (27.443%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.910 r  user_bram/RAM_reg_0/DOBDO[2]
                         net (fo=1, unplaced)         0.800     5.710    fir_DUT/Do0[2]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[2]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.834 r  fir_DUT/wbs_dat_o_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.419     6.253    fir_DUT/wbs_dat_o_OBUF[2]_inst_i_2_n_0
                                                                      r  fir_DUT/wbs_dat_o_OBUF[2]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.377 r  fir_DUT/wbs_dat_o_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.177    wbs_dat_o_OBUF[2]
                                                                      r  wbs_dat_o_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.811 r  wbs_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.811    wbs_dat_o[2]
                                                                      r  wbs_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.910 r  user_bram/RAM_reg_1/DOBDO[2]
                         net (fo=1, unplaced)         0.800     5.710    fir_DUT/Do0[10]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.834 r  fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.910 r  user_bram/RAM_reg_1/DOBDO[3]
                         net (fo=1, unplaced)         0.800     5.710    fir_DUT/Do0[11]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.834 r  fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.910 r  user_bram/RAM_reg_1/DOBDO[4]
                         net (fo=1, unplaced)         0.800     5.710    fir_DUT/Do0[12]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.834 r  fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.910 r  user_bram/RAM_reg_1/DOBDO[5]
                         net (fo=1, unplaced)         0.800     5.710    fir_DUT/Do0[13]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.834 r  fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.910 r  user_bram/RAM_reg_1/DOBDO[6]
                         net (fo=1, unplaced)         0.800     5.710    fir_DUT/Do0[14]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.834 r  fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.910 r  user_bram/RAM_reg_1/DOBDO[7]
                         net (fo=1, unplaced)         0.800     5.710    fir_DUT/Do0[15]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.834 r  fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_DUT/psum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_DUT/psum_reg[10]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/psum[10]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/psum_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_DUT/psum_reg[14]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/psum[14]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/psum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_DUT/psum_reg[15]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/psum[15]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/psum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_DUT/psum_reg[17]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/psum[17]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/psum_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_DUT/psum_reg[18]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/psum[18]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[18]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/psum_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_DUT/psum_reg[26]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/psum[26]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[26]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[26]
                                                                      r  wbs_dat_o_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[26]
                                                                      r  wbs_dat_o[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/psum_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_DUT/psum_reg[30]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/psum[30]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[30]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[30]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[30]
                                                                      r  wbs_dat_o_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[30]
                                                                      r  wbs_dat_o[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/psum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_DUT/psum_reg[7]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/psum[7]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[7]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[7]
                                                                      r  wbs_dat_o_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[7]
                                                                      r  wbs_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/psum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  fir_DUT/psum_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  fir_DUT/psum_reg[8]/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_DUT/psum[8]
                                                                      r  fir_DUT/wbs_dat_o_OBUF[8]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  fir_DUT/wbs_dat_o_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[8]
                                                                      r  wbs_dat_o_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[8]
                                                                      r  wbs_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.396ns (69.064%)  route 0.625ns (30.936%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ready_reg/Q
                         net (fo=3, unplaced)         0.288     1.113    fir_DUT/wbs_ack_o
                                                                      r  fir_DUT/wbs_ack_o_OBUF_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.211 r  fir_DUT/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.548    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.699 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.699    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           770 Endpoints
Min Delay           770 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            tap_ram/rdo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.574ns  (logic 1.997ns (26.361%)  route 5.578ns (73.639%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      r  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      r  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    tap_ram/data_length_reg_reg[31]_inv
                                                                      f  tap_ram/data_length_reg[30]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.092 f  tap_ram/data_length_reg[30]_i_4/O
                         net (fo=50, unplaced)        0.984     4.076    tap_ram/FSM_onehot_curr_state_reg[3]
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.200 f  tap_ram/RAM_reg_0_15_0_0_i_19/O
                         net (fo=1, unplaced)         0.964     5.164    tap_ram/RAM_reg_0_15_0_0_i_19_n_0
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  tap_ram/RAM_reg_0_15_0_0_i_7/O
                         net (fo=36, unplaced)        0.523     5.811    fir_DUT/rdo_reg[31]_1
                                                                      r  fir_DUT/RAM_reg_0_15_0_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.935 r  fir_DUT/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     6.960    tap_ram/RAM_reg_0_15_0_0/A1
                                                                      r  tap_ram/RAM_reg_0_15_0_0/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     7.241 r  tap_ram/RAM_reg_0_15_0_0/SP/O
                         net (fo=1, unplaced)         0.333     7.574    tap_ram/rdo0[0]
                         FDRE                                         r  tap_ram/rdo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439     2.128    tap_ram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  tap_ram/rdo_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            tap_ram/rdo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.574ns  (logic 1.997ns (26.361%)  route 5.578ns (73.639%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      r  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      r  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    tap_ram/data_length_reg_reg[31]_inv
                                                                      f  tap_ram/data_length_reg[30]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.092 f  tap_ram/data_length_reg[30]_i_4/O
                         net (fo=50, unplaced)        0.984     4.076    tap_ram/FSM_onehot_curr_state_reg[3]
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.200 f  tap_ram/RAM_reg_0_15_0_0_i_19/O
                         net (fo=1, unplaced)         0.964     5.164    tap_ram/RAM_reg_0_15_0_0_i_19_n_0
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  tap_ram/RAM_reg_0_15_0_0_i_7/O
                         net (fo=36, unplaced)        0.523     5.811    fir_DUT/rdo_reg[31]_1
                                                                      r  fir_DUT/RAM_reg_0_15_0_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.935 r  fir_DUT/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     6.960    tap_ram/RAM_reg_0_15_10_10/A1
                                                                      r  tap_ram/RAM_reg_0_15_10_10/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     7.241 r  tap_ram/RAM_reg_0_15_10_10/SP/O
                         net (fo=1, unplaced)         0.333     7.574    tap_ram/rdo0[10]
                         FDRE                                         r  tap_ram/rdo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439     2.128    tap_ram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  tap_ram/rdo_reg[10]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            tap_ram/rdo_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.574ns  (logic 1.997ns (26.361%)  route 5.578ns (73.639%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      r  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      r  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    tap_ram/data_length_reg_reg[31]_inv
                                                                      f  tap_ram/data_length_reg[30]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.092 f  tap_ram/data_length_reg[30]_i_4/O
                         net (fo=50, unplaced)        0.984     4.076    tap_ram/FSM_onehot_curr_state_reg[3]
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.200 f  tap_ram/RAM_reg_0_15_0_0_i_19/O
                         net (fo=1, unplaced)         0.964     5.164    tap_ram/RAM_reg_0_15_0_0_i_19_n_0
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  tap_ram/RAM_reg_0_15_0_0_i_7/O
                         net (fo=36, unplaced)        0.523     5.811    fir_DUT/rdo_reg[31]_1
                                                                      r  fir_DUT/RAM_reg_0_15_0_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.935 r  fir_DUT/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     6.960    tap_ram/RAM_reg_0_15_11_11/A1
                                                                      r  tap_ram/RAM_reg_0_15_11_11/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     7.241 r  tap_ram/RAM_reg_0_15_11_11/SP/O
                         net (fo=1, unplaced)         0.333     7.574    tap_ram/rdo0[11]
                         FDRE                                         r  tap_ram/rdo_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439     2.128    tap_ram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  tap_ram/rdo_reg[11]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            tap_ram/rdo_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.574ns  (logic 1.997ns (26.361%)  route 5.578ns (73.639%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      r  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      r  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    tap_ram/data_length_reg_reg[31]_inv
                                                                      f  tap_ram/data_length_reg[30]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.092 f  tap_ram/data_length_reg[30]_i_4/O
                         net (fo=50, unplaced)        0.984     4.076    tap_ram/FSM_onehot_curr_state_reg[3]
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.200 f  tap_ram/RAM_reg_0_15_0_0_i_19/O
                         net (fo=1, unplaced)         0.964     5.164    tap_ram/RAM_reg_0_15_0_0_i_19_n_0
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  tap_ram/RAM_reg_0_15_0_0_i_7/O
                         net (fo=36, unplaced)        0.523     5.811    fir_DUT/rdo_reg[31]_1
                                                                      r  fir_DUT/RAM_reg_0_15_0_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.935 r  fir_DUT/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     6.960    tap_ram/RAM_reg_0_15_12_12/A1
                                                                      r  tap_ram/RAM_reg_0_15_12_12/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     7.241 r  tap_ram/RAM_reg_0_15_12_12/SP/O
                         net (fo=1, unplaced)         0.333     7.574    tap_ram/rdo0[12]
                         FDRE                                         r  tap_ram/rdo_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439     2.128    tap_ram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  tap_ram/rdo_reg[12]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            tap_ram/rdo_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.574ns  (logic 1.997ns (26.361%)  route 5.578ns (73.639%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      r  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      r  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    tap_ram/data_length_reg_reg[31]_inv
                                                                      f  tap_ram/data_length_reg[30]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.092 f  tap_ram/data_length_reg[30]_i_4/O
                         net (fo=50, unplaced)        0.984     4.076    tap_ram/FSM_onehot_curr_state_reg[3]
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.200 f  tap_ram/RAM_reg_0_15_0_0_i_19/O
                         net (fo=1, unplaced)         0.964     5.164    tap_ram/RAM_reg_0_15_0_0_i_19_n_0
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  tap_ram/RAM_reg_0_15_0_0_i_7/O
                         net (fo=36, unplaced)        0.523     5.811    fir_DUT/rdo_reg[31]_1
                                                                      r  fir_DUT/RAM_reg_0_15_0_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.935 r  fir_DUT/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     6.960    tap_ram/RAM_reg_0_15_13_13/A1
                                                                      r  tap_ram/RAM_reg_0_15_13_13/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     7.241 r  tap_ram/RAM_reg_0_15_13_13/SP/O
                         net (fo=1, unplaced)         0.333     7.574    tap_ram/rdo0[13]
                         FDRE                                         r  tap_ram/rdo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439     2.128    tap_ram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  tap_ram/rdo_reg[13]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            tap_ram/rdo_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.574ns  (logic 1.997ns (26.361%)  route 5.578ns (73.639%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      r  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      r  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    tap_ram/data_length_reg_reg[31]_inv
                                                                      f  tap_ram/data_length_reg[30]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.092 f  tap_ram/data_length_reg[30]_i_4/O
                         net (fo=50, unplaced)        0.984     4.076    tap_ram/FSM_onehot_curr_state_reg[3]
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.200 f  tap_ram/RAM_reg_0_15_0_0_i_19/O
                         net (fo=1, unplaced)         0.964     5.164    tap_ram/RAM_reg_0_15_0_0_i_19_n_0
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  tap_ram/RAM_reg_0_15_0_0_i_7/O
                         net (fo=36, unplaced)        0.523     5.811    fir_DUT/rdo_reg[31]_1
                                                                      r  fir_DUT/RAM_reg_0_15_0_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.935 r  fir_DUT/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     6.960    tap_ram/RAM_reg_0_15_14_14/A1
                                                                      r  tap_ram/RAM_reg_0_15_14_14/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     7.241 r  tap_ram/RAM_reg_0_15_14_14/SP/O
                         net (fo=1, unplaced)         0.333     7.574    tap_ram/rdo0[14]
                         FDRE                                         r  tap_ram/rdo_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439     2.128    tap_ram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  tap_ram/rdo_reg[14]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            tap_ram/rdo_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.574ns  (logic 1.997ns (26.361%)  route 5.578ns (73.639%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      r  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      r  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    tap_ram/data_length_reg_reg[31]_inv
                                                                      f  tap_ram/data_length_reg[30]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.092 f  tap_ram/data_length_reg[30]_i_4/O
                         net (fo=50, unplaced)        0.984     4.076    tap_ram/FSM_onehot_curr_state_reg[3]
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.200 f  tap_ram/RAM_reg_0_15_0_0_i_19/O
                         net (fo=1, unplaced)         0.964     5.164    tap_ram/RAM_reg_0_15_0_0_i_19_n_0
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  tap_ram/RAM_reg_0_15_0_0_i_7/O
                         net (fo=36, unplaced)        0.523     5.811    fir_DUT/rdo_reg[31]_1
                                                                      r  fir_DUT/RAM_reg_0_15_0_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.935 r  fir_DUT/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     6.960    tap_ram/RAM_reg_0_15_15_15/A1
                                                                      r  tap_ram/RAM_reg_0_15_15_15/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     7.241 r  tap_ram/RAM_reg_0_15_15_15/SP/O
                         net (fo=1, unplaced)         0.333     7.574    tap_ram/rdo0[15]
                         FDRE                                         r  tap_ram/rdo_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439     2.128    tap_ram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  tap_ram/rdo_reg[15]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            tap_ram/rdo_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.574ns  (logic 1.997ns (26.361%)  route 5.578ns (73.639%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      r  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      r  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    tap_ram/data_length_reg_reg[31]_inv
                                                                      f  tap_ram/data_length_reg[30]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.092 f  tap_ram/data_length_reg[30]_i_4/O
                         net (fo=50, unplaced)        0.984     4.076    tap_ram/FSM_onehot_curr_state_reg[3]
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.200 f  tap_ram/RAM_reg_0_15_0_0_i_19/O
                         net (fo=1, unplaced)         0.964     5.164    tap_ram/RAM_reg_0_15_0_0_i_19_n_0
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  tap_ram/RAM_reg_0_15_0_0_i_7/O
                         net (fo=36, unplaced)        0.523     5.811    fir_DUT/rdo_reg[31]_1
                                                                      r  fir_DUT/RAM_reg_0_15_0_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.935 r  fir_DUT/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     6.960    tap_ram/RAM_reg_0_15_16_16/A1
                                                                      r  tap_ram/RAM_reg_0_15_16_16/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     7.241 r  tap_ram/RAM_reg_0_15_16_16/SP/O
                         net (fo=1, unplaced)         0.333     7.574    tap_ram/rdo0[16]
                         FDRE                                         r  tap_ram/rdo_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439     2.128    tap_ram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  tap_ram/rdo_reg[16]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            tap_ram/rdo_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.574ns  (logic 1.997ns (26.361%)  route 5.578ns (73.639%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      r  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      r  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    tap_ram/data_length_reg_reg[31]_inv
                                                                      f  tap_ram/data_length_reg[30]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.092 f  tap_ram/data_length_reg[30]_i_4/O
                         net (fo=50, unplaced)        0.984     4.076    tap_ram/FSM_onehot_curr_state_reg[3]
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.200 f  tap_ram/RAM_reg_0_15_0_0_i_19/O
                         net (fo=1, unplaced)         0.964     5.164    tap_ram/RAM_reg_0_15_0_0_i_19_n_0
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  tap_ram/RAM_reg_0_15_0_0_i_7/O
                         net (fo=36, unplaced)        0.523     5.811    fir_DUT/rdo_reg[31]_1
                                                                      r  fir_DUT/RAM_reg_0_15_0_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.935 r  fir_DUT/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     6.960    tap_ram/RAM_reg_0_15_17_17/A1
                                                                      r  tap_ram/RAM_reg_0_15_17_17/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     7.241 r  tap_ram/RAM_reg_0_15_17_17/SP/O
                         net (fo=1, unplaced)         0.333     7.574    tap_ram/rdo0[17]
                         FDRE                                         r  tap_ram/rdo_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439     2.128    tap_ram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  tap_ram/rdo_reg[17]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            tap_ram/rdo_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.574ns  (logic 1.997ns (26.361%)  route 5.578ns (73.639%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/wbs_adr_i_IBUF[14]
                                                                      r  fir_DUT/data_length_reg[19]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  fir_DUT/data_length_reg[19]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    fir_DUT/data_length_reg[19]_i_4_n_0
                                                                      r  fir_DUT/data_length_reg[19]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 f  fir_DUT/data_length_reg[19]_i_2/O
                         net (fo=14, unplaced)        0.500     2.968    tap_ram/data_length_reg_reg[31]_inv
                                                                      f  tap_ram/data_length_reg[30]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.092 f  tap_ram/data_length_reg[30]_i_4/O
                         net (fo=50, unplaced)        0.984     4.076    tap_ram/FSM_onehot_curr_state_reg[3]
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.200 f  tap_ram/RAM_reg_0_15_0_0_i_19/O
                         net (fo=1, unplaced)         0.964     5.164    tap_ram/RAM_reg_0_15_0_0_i_19_n_0
                                                                      f  tap_ram/RAM_reg_0_15_0_0_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.288 r  tap_ram/RAM_reg_0_15_0_0_i_7/O
                         net (fo=36, unplaced)        0.523     5.811    fir_DUT/rdo_reg[31]_1
                                                                      r  fir_DUT/RAM_reg_0_15_0_0_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.935 r  fir_DUT/RAM_reg_0_15_0_0_i_4/O
                         net (fo=32, unplaced)        1.025     6.960    tap_ram/RAM_reg_0_15_18_18/A1
                                                                      r  tap_ram/RAM_reg_0_15_18_18/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     7.241 r  tap_ram/RAM_reg_0_15_18_18/SP/O
                         net (fo=1, unplaced)         0.333     7.574    tap_ram/rdo0[18]
                         FDRE                                         r  tap_ram/rdo_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.439     2.128    tap_ram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  tap_ram/rdo_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            FSM_onehot_curr_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=122, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDSE                                         r  FSM_onehot_curr_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDSE                                         r  FSM_onehot_curr_state_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            FSM_onehot_curr_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=122, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  FSM_onehot_curr_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_curr_state_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            FSM_onehot_curr_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=122, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  FSM_onehot_curr_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_curr_state_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            FSM_onehot_curr_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=122, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  FSM_onehot_curr_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_curr_state_reg[3]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            FSM_onehot_curr_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=122, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  FSM_onehot_curr_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_curr_state_reg[4]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            FSM_onehot_curr_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=122, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  FSM_onehot_curr_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_curr_state_reg[5]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=122, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delay_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=122, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delay_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=122, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delay_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=122, unplaced)       0.337     0.538    wb_rst_i_IBUF
                         FDRE                                         r  delay_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=254, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  delay_cnt_reg[3]/C





