

================================================================
== Vitis HLS Report for 'cnn_hls_Pipeline_VITIS_LOOP_105_2'
================================================================
* Date:           Thu Feb 27 14:44:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       cnn_hls_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.003 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_2  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      212|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|        0|        4|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       86|    -|
|Register             |        -|     -|      255|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      255|      302|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_13s_13s_13_1_1_U21  |mul_13s_13s_13_1_1  |        0|   1|  0|   4|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|   4|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_160_p2     |         +|   0|  0|  71|          64|           2|
    |add_ln106_1_fu_151_p2   |         +|   0|  0|  17|          13|          13|
    |add_ln106_2_fu_155_p2   |         +|   0|  0|  17|          13|          13|
    |add_ln106_fu_142_p2     |         +|   0|  0|  20|          13|          13|
    |ap_condition_141        |       and|   0|  0|   2|           1|           1|
    |ap_condition_273        |       and|   0|  0|   2|           1|           1|
    |ap_condition_76         |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_176_p2      |      icmp|   0|  0|  71|          64|          64|
    |reuse_select_fu_181_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 212|         172|         118|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |reuse_addr_reg_fu_48              |   9|          2|   64|        128|
    |reuse_reg_fu_52                   |   9|          2|    8|         16|
    |y_fu_56                           |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  86|         19|  142|        285|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln106_2_reg_261               |  13|   0|   13|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln106_reg_245                 |  13|   0|   13|          0|
    |reuse_addr_reg_fu_48              |  64|   0|   64|          0|
    |reuse_reg_fu_52                   |   8|   0|    8|          0|
    |reuse_select_reg_266              |   8|   0|    8|          0|
    |tmp_2_reg_241                     |   1|   0|    1|          0|
    |y_2_reg_236                       |  64|   0|   64|          0|
    |y_fu_56                           |  64|   0|   64|          0|
    |zext_ln106_reg_251                |  13|   0|   64|         51|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 255|   0|  306|         51|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_ce           |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|y_1_cast        |   in|   32|     ap_none|                           y_1_cast|        scalar|
|empty           |   in|   13|     ap_none|                              empty|        scalar|
|x               |   in|   13|     ap_none|                                  x|        scalar|
|pixel_address0  |  out|   13|   ap_memory|                              pixel|         array|
|pixel_ce0       |  out|    1|   ap_memory|                              pixel|         array|
|pixel_q0        |   in|    8|   ap_memory|                              pixel|         array|
|pixel_address1  |  out|   13|   ap_memory|                              pixel|         array|
|pixel_ce1       |  out|    1|   ap_memory|                              pixel|         array|
|pixel_we1       |  out|    1|   ap_memory|                              pixel|         array|
|pixel_d1        |  out|    8|   ap_memory|                              pixel|         array|
+----------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../tutorial_example/source/cnn.h:102->../tutorial_example/source/hls.cpp:149]   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %x"   --->   Operation 10 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y_1_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %y_1_cast"   --->   Operation 12 'read' 'y_1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_1_cast_cast = sext i32 %y_1_cast_read"   --->   Operation 13 'sext' 'y_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pixel, i64 666, i64 208, i64 4294967295"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pixel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln102 = store i64 %y_1_cast_cast, i64 %y" [../tutorial_example/source/cnn.h:102->../tutorial_example/source/hls.cpp:149]   --->   Operation 16 'store' 'store_ln102' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%y_2 = load i64 %y" [../tutorial_example/source/cnn.h:105->../tutorial_example/source/hls.cpp:149]   --->   Operation 20 'load' 'y_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %y_2, i32 63" [../tutorial_example/source/cnn.h:105->../tutorial_example/source/hls.cpp:149]   --->   Operation 21 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %tmp_2, void %for.body7.i.split, void %for.end.i33.loopexit.exitStub" [../tutorial_example/source/cnn.h:105->../tutorial_example/source/hls.cpp:149]   --->   Operation 22 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %y_2" [../tutorial_example/source/cnn.h:105->../tutorial_example/source/hls.cpp:149]   --->   Operation 23 'trunc' 'trunc_ln105' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.89ns)   --->   "%mul_ln106 = mul i13 %trunc_ln105, i13 %tmp" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 24 'mul' 'mul_ln106' <Predicate = (!tmp_2)> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 25 [1/1] (0.75ns)   --->   "%add_ln106 = add i13 %mul_ln106, i13 %x_read" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 25 'add' 'add_ln106' <Predicate = (!tmp_2)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i13 %add_ln106" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 26 'zext' 'zext_ln106' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%pixel_addr = getelementptr i8 %pixel, i64 0, i64 %zext_ln106" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 27 'getelementptr' 'pixel_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.24ns)   --->   "%pixel_load = load i13 %pixel_addr" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 28 'load' 'pixel_load' <Predicate = (!tmp_2)> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_1 = add i13 %mul_ln106, i13 %tmp" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 29 'add' 'add_ln106_1' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 30 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln106_2 = add i13 %add_ln106_1, i13 %x_read" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 30 'add' 'add_ln106_2' <Predicate = (!tmp_2)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 31 [1/1] (1.14ns)   --->   "%add_ln105 = add i64 %y_2, i64 18446744073709551615" [../tutorial_example/source/cnn.h:105->../tutorial_example/source/hls.cpp:149]   --->   Operation 31 'add' 'add_ln105' <Predicate = (!tmp_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln102 = store i64 %add_ln105, i64 %y" [../tutorial_example/source/cnn.h:102->../tutorial_example/source/hls.cpp:149]   --->   Operation 32 'store' 'store_ln102' <Predicate = (!tmp_2)> <Delay = 0.38>
ST_3 : Operation 46 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (tmp_2)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.93>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i8 %reuse_reg"   --->   Operation 33 'load' 'reuse_reg_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 34 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/2] ( I:1.24ns O:1.24ns )   --->   "%pixel_load = load i13 %pixel_addr" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 35 'load' 'pixel_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_4 : Operation 36 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln106" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 36 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.30ns)   --->   "%reuse_select = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %pixel_load" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 37 'select' 'reuse_select' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln106 = store i8 %reuse_select, i8 %reuse_reg" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 38 'store' 'store_ln106' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.24>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../tutorial_example/source/cnn.h:102->../tutorial_example/source/hls.cpp:149]   --->   Operation 39 'specpipeline' 'specpipeline_ln102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../tutorial_example/source/cnn.h:105->../tutorial_example/source/hls.cpp:149]   --->   Operation 40 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i13 %add_ln106_2" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 41 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%pixel_addr_3 = getelementptr i8 %pixel, i64 0, i64 %zext_ln106_1" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 42 'getelementptr' 'pixel_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] ( I:1.24ns O:1.24ns )   --->   "%store_ln106 = store i8 %reuse_select, i13 %pixel_addr_3" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 43 'store' 'store_ln106' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>
ST_5 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln106 = store i64 %zext_ln106_1, i64 %reuse_addr_reg" [../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149]   --->   Operation 44 'store' 'store_ln106' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body7.i" [../tutorial_example/source/cnn.h:105->../tutorial_example/source/hls.cpp:149]   --->   Operation 45 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ y_1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca       ) [ 011111]
reuse_reg           (alloca       ) [ 011110]
y                   (alloca       ) [ 011100]
x_read              (read         ) [ 011100]
tmp                 (read         ) [ 011100]
y_1_cast_read       (read         ) [ 000000]
y_1_cast_cast       (sext         ) [ 000000]
specmemcore_ln0     (specmemcore  ) [ 000000]
specinterface_ln0   (specinterface) [ 000000]
store_ln102         (store        ) [ 000000]
store_ln0           (store        ) [ 000000]
store_ln0           (store        ) [ 000000]
br_ln0              (br           ) [ 000000]
y_2                 (load         ) [ 010100]
tmp_2               (bitselect    ) [ 011100]
br_ln105            (br           ) [ 000000]
trunc_ln105         (trunc        ) [ 000000]
mul_ln106           (mul          ) [ 010100]
add_ln106           (add          ) [ 000000]
zext_ln106          (zext         ) [ 001010]
pixel_addr          (getelementptr) [ 001010]
add_ln106_1         (add          ) [ 000000]
add_ln106_2         (add          ) [ 011011]
add_ln105           (add          ) [ 000000]
store_ln102         (store        ) [ 000000]
reuse_reg_load      (load         ) [ 000000]
reuse_addr_reg_load (load         ) [ 000000]
pixel_load          (load         ) [ 000000]
addr_cmp            (icmp         ) [ 000000]
reuse_select        (select       ) [ 010001]
store_ln106         (store        ) [ 000000]
specpipeline_ln102  (specpipeline ) [ 000000]
specloopname_ln105  (specloopname ) [ 000000]
zext_ln106_1        (zext         ) [ 000000]
pixel_addr_3        (getelementptr) [ 000000]
store_ln106         (store        ) [ 000000]
store_ln106         (store        ) [ 000000]
br_ln105            (br           ) [ 000000]
ret_ln0             (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_1_cast">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_cast"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pixel">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="reuse_addr_reg_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="reuse_reg_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="y_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="13" slack="0"/>
<pin id="62" dir="0" index="1" bw="13" slack="0"/>
<pin id="63" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="13" slack="0"/>
<pin id="68" dir="0" index="1" bw="13" slack="0"/>
<pin id="69" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="y_1_cast_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_1_cast_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="pixel_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="13" slack="0"/>
<pin id="82" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixel_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="13" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="13" slack="1"/>
<pin id="99" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
<pin id="101" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pixel_load/3 store_ln106/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="pixel_addr_3_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="13" slack="0"/>
<pin id="95" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixel_addr_3/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="y_1_cast_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="y_1_cast_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln102_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="y_2_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="1"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_2_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln105_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="mul_ln106_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="13" slack="0"/>
<pin id="139" dir="0" index="1" bw="13" slack="1"/>
<pin id="140" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln106/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln106_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="13" slack="1"/>
<pin id="144" dir="0" index="1" bw="13" slack="2"/>
<pin id="145" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln106_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln106_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="13" slack="1"/>
<pin id="153" dir="0" index="1" bw="13" slack="2"/>
<pin id="154" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln106_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="0"/>
<pin id="157" dir="0" index="1" bw="13" slack="2"/>
<pin id="158" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_2/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln105_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln102_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="2"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="reuse_reg_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="3"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="reuse_addr_reg_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="3"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="addr_cmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="1"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="reuse_select_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln106_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="3"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln106_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="13" slack="2"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln106_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="13" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="4"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="reuse_addr_reg_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="210" class="1005" name="reuse_reg_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="217" class="1005" name="y_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="224" class="1005" name="x_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="13" slack="2"/>
<pin id="226" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="13" slack="1"/>
<pin id="232" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="236" class="1005" name="y_2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="tmp_2_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="mul_ln106_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="1"/>
<pin id="247" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln106 "/>
</bind>
</comp>

<comp id="251" class="1005" name="zext_ln106_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln106 "/>
</bind>
</comp>

<comp id="256" class="1005" name="pixel_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="1"/>
<pin id="258" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="pixel_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="add_ln106_2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="13" slack="2"/>
<pin id="263" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="add_ln106_2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="reuse_select_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="reuse_select "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="91" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="106"><net_src comp="72" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="122" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="122" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="159"><net_src comp="151" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="170" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="85" pin="3"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="48" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="213"><net_src comp="52" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="220"><net_src comp="56" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="227"><net_src comp="60" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="233"><net_src comp="66" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="239"><net_src comp="122" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="244"><net_src comp="125" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="137" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="254"><net_src comp="146" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="259"><net_src comp="78" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="264"><net_src comp="155" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="269"><net_src comp="181" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="85" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pixel | {5 }
 - Input state : 
	Port: cnn_hls_Pipeline_VITIS_LOOP_105_2 : y_1_cast | {1 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_105_2 : empty | {1 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_105_2 : x | {1 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_105_2 : pixel | {3 4 }
  - Chain level:
	State 1
		store_ln102 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		tmp_2 : 1
		br_ln105 : 2
		trunc_ln105 : 1
		mul_ln106 : 2
	State 3
		zext_ln106 : 1
		pixel_addr : 2
		pixel_load : 3
		add_ln106_2 : 1
		store_ln102 : 1
	State 4
		addr_cmp : 1
		reuse_select : 2
		store_ln106 : 3
	State 5
		pixel_addr_3 : 1
		store_ln106 : 2
		store_ln106 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln106_fu_142     |    0    |    0    |    20   |
|    add   |    add_ln106_1_fu_151    |    0    |    0    |    17   |
|          |    add_ln106_2_fu_155    |    0    |    0    |    17   |
|          |     add_ln105_fu_160     |    0    |    0    |    71   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |      addr_cmp_fu_176     |    0    |    0    |    71   |
|----------|--------------------------|---------|---------|---------|
|  select  |    reuse_select_fu_181   |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|    mul   |     mul_ln106_fu_137     |    1    |    0    |    4    |
|----------|--------------------------|---------|---------|---------|
|          |     x_read_read_fu_60    |    0    |    0    |    0    |
|   read   |      tmp_read_fu_66      |    0    |    0    |    0    |
|          | y_1_cast_read_read_fu_72 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |   y_1_cast_cast_fu_103   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|       tmp_2_fu_125       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln105_fu_133    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln106_fu_146    |    0    |    0    |    0    |
|          |    zext_ln106_1_fu_194   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   208   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln106_2_reg_261 |   13   |
|   mul_ln106_reg_245  |   13   |
|  pixel_addr_reg_256  |   13   |
|reuse_addr_reg_reg_203|   64   |
|   reuse_reg_reg_210  |    8   |
| reuse_select_reg_266 |    8   |
|     tmp_2_reg_241    |    1   |
|      tmp_reg_230     |   13   |
|    x_read_reg_224    |   13   |
|      y_2_reg_236     |   64   |
|       y_reg_217      |   64   |
|  zext_ln106_reg_251  |   64   |
+----------------------+--------+
|         Total        |   338  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   26   ||  0.387  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   208  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   338  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   338  |   217  |
+-----------+--------+--------+--------+--------+
