{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677384059878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677384059878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 12:00:59 2023 " "Processing started: Sun Feb 26 12:00:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677384059878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677384059878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Seg4bit_Counter -c Seg4bit_Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Seg4bit_Counter -c Seg4bit_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677384059878 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677384059990 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Seg4bit_Counter.v(55) " "Verilog HDL information at Seg4bit_Counter.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677384060006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Seg4bit_Counter.v(64) " "Verilog HDL information at Seg4bit_Counter.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677384060007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg4bit_counter.v 4 4 " "Found 4 design units, including 4 entities, in source file seg4bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg4bit_Counter " "Found entity 1: Seg4bit_Counter" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677384060007 ""} { "Info" "ISGN_ENTITY_NAME" "2 freq_devider " "Found entity 2: freq_devider" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677384060007 ""} { "Info" "ISGN_ENTITY_NAME" "3 up_counter " "Found entity 3: up_counter" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677384060007 ""} { "Info" "ISGN_ENTITY_NAME" "4 seg7 " "Found entity 4: seg7" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677384060007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677384060007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Seg4bit_Counter " "Elaborating entity \"Seg4bit_Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677384060018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_devider freq_devider:freq_devider " "Elaborating entity \"freq_devider\" for hierarchy \"freq_devider:freq_devider\"" {  } { { "Seg4bit_Counter.v" "freq_devider" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677384060019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter up_counter:up_counter " "Elaborating entity \"up_counter\" for hierarchy \"up_counter:up_counter\"" {  } { { "Seg4bit_Counter.v" "up_counter" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677384060020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:seg7 " "Elaborating entity \"seg7\" for hierarchy \"seg7:seg7\"" {  } { { "Seg4bit_Counter.v" "seg7" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677384060020 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Seg4bit_Counter.v" "" { Text "D:/vic/Project/Verilog_Project/Seg4bit_Counter/Seg4bit_Counter.v" 129 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1677384060225 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1677384060225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1677384060288 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/vic/Project/Verilog_Project/Seg4bit_Counter/output_files/Seg4bit_Counter.map.smsg " "Generated suppressed messages file D:/vic/Project/Verilog_Project/Seg4bit_Counter/output_files/Seg4bit_Counter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677384060375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677384060417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677384060417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677384060434 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677384060434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677384060434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677384060434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677384060441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 12:01:00 2023 " "Processing ended: Sun Feb 26 12:01:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677384060441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677384060441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677384060441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677384060441 ""}
