// Seed: 4022376032
module module_0 ();
  wire id_1;
  logic [7:0] id_2;
  wire id_3;
  always @(posedge id_2) $display;
  assign id_3 = id_2[1];
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri   id_1,
    inout  wire  id_2,
    inout  wand  id_3,
    output wire  id_4,
    input  tri1  id_5,
    output tri0  id_6,
    output wire  id_7,
    input  uwire id_8,
    output wor   id_9
);
  wire id_11;
  module_0 modCall_1 ();
  wor id_12 = 1'd0, id_13;
endmodule
