<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="207" />
   <irq preferredWidth="34" />
   <name preferredWidth="244" />
   <inputclock preferredWidth="353" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1920" height="1040" x="563" y="149" />
 <generation path="system" block_symbol_file="0" greybox="0" simulation="VERILOG" />
 <hdlexample language="VERILOG" />
</preferences>
