<annotationInfo>
<annotationInfo>
<item  id="78" filename="conv/conv.cpp" linenumber="73" name="r" contextFuncName="conv" moduleName="conv" rtlName="r_fu_1729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="79" filename="conv/conv.cpp" linenumber="73" name="c" contextFuncName="conv" moduleName="conv" rtlName="c_fu_1735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv/conv.cpp" linenumber="73" name="add_ln73_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_1_fu_1741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="conv/conv.cpp" linenumber="51" name="icmp_ln51" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln51_fu_1747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="conv/conv.cpp" linenumber="51" name="add_ln51" contextFuncName="conv" moduleName="conv" rtlName="add_ln51_fu_1753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="conv/conv.cpp" linenumber="54" name="icmp_ln54" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln54_fu_1759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="conv/conv.cpp" linenumber="82" name="select_ln82" contextFuncName="conv" moduleName="conv" rtlName="select_ln82_fu_1765_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="conv/conv.cpp" linenumber="82" name="select_ln82_1" contextFuncName="conv" moduleName="conv" rtlName="select_ln82_1_fu_1773_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="conv/conv.cpp" linenumber="73" name="zext_ln73" contextFuncName="conv" moduleName="conv" rtlName="mul_ln73_fu_1785_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="91" filename="conv/conv.cpp" linenumber="73" name="mul_ln73" contextFuncName="conv" moduleName="conv" rtlName="mul_ln73_fu_1785_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv/conv.cpp" linenumber="82" name="zext_ln82" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_2216_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="conv/conv.cpp" linenumber="82" name="mul_ln82" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_56jw_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="conv/conv.cpp" linenumber="73" name="add_ln73" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_fu_1791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="95" filename="conv/conv.cpp" linenumber="82" name="select_ln82_2" contextFuncName="conv" moduleName="conv" rtlName="select_ln82_2_fu_1797_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="conv/conv.cpp" linenumber="73" name="zext_ln73_1" contextFuncName="conv" moduleName="conv" rtlName="mul_ln73_1_fu_2016_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="97" filename="conv/conv.cpp" linenumber="73" name="mul_ln73_1" contextFuncName="conv" moduleName="conv" rtlName="mul_ln73_1_fu_2016_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="conv/conv.cpp" linenumber="82" name="select_ln82_3" contextFuncName="conv" moduleName="conv" rtlName="select_ln82_3_fu_1805_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="99" filename="conv/conv.cpp" linenumber="82" name="add_ln82" contextFuncName="conv" moduleName="conv" rtlName="add_ln82_fu_1813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv/conv.cpp" linenumber="73" name="zext_ln73_2" contextFuncName="conv" moduleName="conv" rtlName="mul_ln73_2_fu_2058_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="conv/conv.cpp" linenumber="73" name="mul_ln73_2" contextFuncName="conv" moduleName="conv" rtlName="mul_ln73_2_fu_2058_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="conv/conv.cpp" linenumber="82" name="select_ln82_4" contextFuncName="conv" moduleName="conv" rtlName="select_ln82_4_fu_1819_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="103" filename="conv/conv.cpp" linenumber="82" name="select_ln82_5" contextFuncName="conv" moduleName="conv" rtlName="select_ln82_5_fu_1827_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="104" filename="conv/conv.cpp" linenumber="82" name="xor_ln82" contextFuncName="conv" moduleName="conv" rtlName="xor_ln82_fu_1835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="conv/conv.cpp" linenumber="57" name="icmp_ln57" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln57_fu_1841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="conv/conv.cpp" linenumber="82" name="and_ln82" contextFuncName="conv" moduleName="conv" rtlName="and_ln82_fu_1847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="107" filename="conv/conv.cpp" linenumber="73" name="add_ln73_3" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_3_fu_1853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="109" filename="conv/conv.cpp" linenumber="82" name="or_ln82" contextFuncName="conv" moduleName="conv" rtlName="or_ln82_fu_1859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="conv/conv.cpp" linenumber="82" name="select_ln82_6" contextFuncName="conv" moduleName="conv" rtlName="select_ln82_6_fu_1865_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="111" filename="conv/conv.cpp" linenumber="82" name="select_ln82_7" contextFuncName="conv" moduleName="conv" rtlName="select_ln82_7_fu_1873_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="conv/conv.cpp" linenumber="82" name="zext_ln82_1" contextFuncName="conv" moduleName="conv" rtlName="zext_ln82_1_fu_1881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="conv/conv.cpp" linenumber="73" name="add_ln73_4" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_4_fu_1885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="conv/conv.cpp" linenumber="73" name="zext_ln73_3" contextFuncName="conv" moduleName="conv" rtlName="zext_ln73_3_fu_1891_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="116" filename="conv/conv.cpp" linenumber="73" name="add_ln73_5" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_5_fu_2022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="conv/conv.cpp" linenumber="73" name="zext_ln73_4" contextFuncName="conv" moduleName="conv" rtlName="zext_ln73_4_fu_2027_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="119" filename="conv/conv.cpp" linenumber="73" name="add_ln73_6" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_6_fu_2092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="conv/conv.cpp" linenumber="73" name="zext_ln73_5" contextFuncName="conv" moduleName="conv" rtlName="zext_ln73_5_fu_2096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="137" filename="conv/conv.cpp" linenumber="82" name="add_ln82_1" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_56jw_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="138" filename="conv/conv.cpp" linenumber="73" name="tmp_2_cast" contextFuncName="conv" moduleName="conv" rtlName="tmp_2_cast_fu_2127_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="139" filename="conv/conv.cpp" linenumber="73" name="add_ln73_7" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_7_fu_1901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="140" filename="conv/conv.cpp" linenumber="82" name="select_ln82_8" contextFuncName="conv" moduleName="conv" rtlName="select_ln82_8_fu_1907_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="141" filename="conv/conv.cpp" linenumber="82" name="zext_ln82_2" contextFuncName="conv" moduleName="conv" rtlName="zext_ln82_2_fu_1915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="conv/conv.cpp" linenumber="73" name="add_ln73_8" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_8_fu_1919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="143" filename="conv/conv.cpp" linenumber="73" name="zext_ln73_6" contextFuncName="conv" moduleName="conv" rtlName="zext_ln73_6_fu_1925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="conv/conv.cpp" linenumber="73" name="add_ln73_9" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_9_fu_2064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="146" filename="conv/conv.cpp" linenumber="73" name="zext_ln73_7" contextFuncName="conv" moduleName="conv" rtlName="zext_ln73_7_fu_2068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="conv/conv.cpp" linenumber="73" name="add_ln73_10" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_10_fu_2106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="149" filename="conv/conv.cpp" linenumber="73" name="zext_ln73_8" contextFuncName="conv" moduleName="conv" rtlName="zext_ln73_8_fu_2110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="166" filename="conv/conv.cpp" linenumber="73" name="add_ln73_11" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_11_fu_1935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="167" filename="conv/conv.cpp" linenumber="82" name="select_ln82_9" contextFuncName="conv" moduleName="conv" rtlName="select_ln82_9_fu_1941_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="168" filename="conv/conv.cpp" linenumber="82" name="zext_ln82_3" contextFuncName="conv" moduleName="conv" rtlName="zext_ln82_3_fu_2037_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="169" filename="conv/conv.cpp" linenumber="73" name="add_ln73_12" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_12_fu_2040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="170" filename="conv/conv.cpp" linenumber="73" name="zext_ln73_9" contextFuncName="conv" moduleName="conv" rtlName="zext_ln73_9_fu_2045_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="172" filename="conv/conv.cpp" linenumber="73" name="add_ln73_13" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_13_fu_2078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="conv/conv.cpp" linenumber="73" name="zext_ln73_10" contextFuncName="conv" moduleName="conv" rtlName="zext_ln73_10_fu_2082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="175" filename="conv/conv.cpp" linenumber="73" name="add_ln73_14" contextFuncName="conv" moduleName="conv" rtlName="add_ln73_14_fu_2120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="176" filename="conv/conv.cpp" linenumber="73" name="zext_ln73_11" contextFuncName="conv" moduleName="conv" rtlName="zext_ln73_11_fu_2134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="196" filename="conv/conv.cpp" linenumber="60" name="zext_ln60" contextFuncName="conv" moduleName="conv" rtlName="zext_ln60_fu_1949_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="197" filename="conv/conv.cpp" linenumber="82" name="zext_ln82_4" contextFuncName="conv" moduleName="conv" rtlName="zext_ln82_4_fu_2143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="198" filename="conv/conv.cpp" linenumber="82" name="add_ln82_2" contextFuncName="conv" moduleName="conv" rtlName="add_ln82_2_fu_2146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="199" filename="conv/conv.cpp" linenumber="82" name="zext_ln82_5" contextFuncName="conv" moduleName="conv" rtlName="zext_ln82_5_fu_2163_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="206" filename="conv/conv.cpp" linenumber="73" name="tmp_s" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="207" filename="conv/conv.cpp" linenumber="73" name="tmp_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="211" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_0_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="212" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_0_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="216" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_0_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="217" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_0_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U3" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="221" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_0_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="222" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_0_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U4" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="226" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_0_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="227" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_0_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U5" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="231" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_0_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="232" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_0_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U6" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="236" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="237" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="241" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="242" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="246" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="247" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U3" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="251" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_1_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="252" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_1_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U4" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="256" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_1_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="257" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_1_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U5" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="261" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_1_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="262" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_1_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U6" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="266" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="267" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="271" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="272" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="276" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="277" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U3" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="281" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_2_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="282" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_2_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U4" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="286" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_2_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="287" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_2_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U5" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="291" filename="conv/conv.cpp" linenumber="73" name="tmp_2_0_2_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="292" filename="conv/conv.cpp" linenumber="73" name="tmp_3_0_2_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U6" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="296" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="297" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="301" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_0_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="302" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_0_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="306" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_0_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="307" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_0_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U3" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="311" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_0_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="312" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_0_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U4" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="316" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_0_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="317" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_0_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U5" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="321" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_0_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="322" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_0_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U6" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="326" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="327" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="331" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="332" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="336" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="337" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U3" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="341" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_1_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="342" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_1_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U4" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="346" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_1_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="347" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_1_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U5" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="351" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_1_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="352" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_1_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U6" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="356" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="357" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U7" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="361" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="362" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U8" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="366" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="367" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U9" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="371" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_2_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="372" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_2_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="376" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_2_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="377" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_2_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="381" filename="conv/conv.cpp" linenumber="73" name="tmp_2_1_2_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="382" filename="conv/conv.cpp" linenumber="73" name="tmp_3_1_2_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U12" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="386" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="387" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U7" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="391" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_0_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="392" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_0_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U8" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="396" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_0_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="397" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_0_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U9" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="401" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_0_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="402" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_0_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="406" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_0_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="407" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_0_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="411" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_0_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="412" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_0_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U12" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="416" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="417" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U7" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="421" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="422" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U8" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="426" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="427" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U9" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="431" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_1_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="432" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_1_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="436" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_1_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="437" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_1_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="441" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_1_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="442" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_1_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U12" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="446" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="447" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U7" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="451" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="452" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U8" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="456" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="457" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U9" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="461" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_2_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="462" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_2_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="466" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_2_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="467" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_2_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="471" filename="conv/conv.cpp" linenumber="73" name="tmp_2_2_2_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_324jc_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="472" filename="conv/conv.cpp" linenumber="73" name="tmp_3_2_2_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U12" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="473" filename="conv/conv.cpp" linenumber="78" name="w_sum_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U7" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="474" filename="conv/conv.cpp" linenumber="78" name="w_sum_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U8" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="475" filename="conv/conv.cpp" linenumber="78" name="w_sum_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U9" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="476" filename="conv/conv.cpp" linenumber="78" name="w_sum_1_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="477" filename="conv/conv.cpp" linenumber="78" name="w_sum_1_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="478" filename="conv/conv.cpp" linenumber="78" name="w_sum_1_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_323i2_U12" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="479" filename="conv/conv.cpp" linenumber="81" name="bitcast_ln81" contextFuncName="conv" moduleName="conv" rtlName="bitcast_ln81_fu_2167_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="480" filename="conv/conv.cpp" linenumber="81" name="tmp" contextFuncName="conv" moduleName="conv" rtlName="tmp_fu_2170_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="481" filename="conv/conv.cpp" linenumber="81" name="trunc_ln81" contextFuncName="conv" moduleName="conv" rtlName="trunc_ln81_fu_2180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="482" filename="conv/conv.cpp" linenumber="81" name="icmp_ln81" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln81_fu_2184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="483" filename="conv/conv.cpp" linenumber="81" name="icmp_ln81_1" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln81_1_fu_2190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="484" filename="conv/conv.cpp" linenumber="81" name="or_ln81" contextFuncName="conv" moduleName="conv" rtlName="or_ln81_fu_2196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="485" filename="conv/conv.cpp" linenumber="81" name="tmp_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fcmp_32ns_325jm_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="486" filename="conv/conv.cpp" linenumber="81" name="and_ln81" contextFuncName="conv" moduleName="conv" rtlName="and_ln81_fu_2202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="487" filename="conv/conv.cpp" linenumber="81" name="select_ln81" contextFuncName="conv" moduleName="conv" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="490" filename="conv/conv.cpp" linenumber="57" name="f" contextFuncName="conv" moduleName="conv" rtlName="f_fu_2152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="491" filename="conv/conv.cpp" linenumber="54" name="add_ln54" contextFuncName="conv" moduleName="conv" rtlName="add_ln54_fu_2007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="492" filename="conv/conv.cpp" linenumber="54" name="select_ln54" contextFuncName="conv" moduleName="conv" rtlName="select_ln54_fu_2157_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
