//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21554848
// Cuda compilation tools, release 8.0, V8.0.61
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	Control_Flow

.visible .entry Control_Flow(
	.param .u32 Control_Flow_param_0,
	.param .u32 Control_Flow_param_1,
	.param .u32 Control_Flow_param_2,
	.param .u64 Control_Flow_param_3
)
{
	.local .align 4 .b8 	__local_depot0[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .b32 	%r<65>;
	.reg .b64 	%rd<26>;


	mov.u64 	%rd25, __local_depot0;
	cvta.local.u64 	%SP, %rd25;
	ld.param.u32 	%r19, [Control_Flow_param_0];
	ld.param.u32 	%r21, [Control_Flow_param_1];
	ld.param.u32 	%r20, [Control_Flow_param_2];
	ld.param.u64 	%rd11, [Control_Flow_param_3];
	cvta.to.global.u64 	%rd1, %rd11;
	add.u64 	%rd12, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd12;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r22, %r1, %r2, %r3;
	setp.ge.u32	%p1, %r22, %r21;
	@%p1 bra 	BB0_19;

	setp.lt.s32	%p2, %r20, 1;
	@%p2 bra 	BB0_4;

	mul.lo.s32 	%r58, %r20, %r22;
	mov.u32 	%r59, 0;
	mov.u64 	%rd24, %rd2;

BB0_3:
	mul.wide.u32 	%rd13, %r58, 4;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.u32 	%r25, [%rd14];
	st.local.u32 	[%rd24], %r25;
	add.s64 	%rd24, %rd24, 4;
	add.s32 	%r58, %r58, 1;
	add.s32 	%r59, %r59, 1;
	setp.lt.s32	%p3, %r59, %r20;
	@%p3 bra 	BB0_3;

BB0_4:
	setp.lt.s32	%p4, %r19, 1;
	@%p4 bra 	BB0_16;

	add.s32 	%r9, %r20, -1;
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd5, %rd2, %rd15;
	mov.u32 	%r26, 0;
	mov.u32 	%r62, %r26;

BB0_6:
	mov.u32 	%r61, %r26;
	mov.u64 	%rd23, %rd2;
	@%p2 bra 	BB0_15;

BB0_7:
	mov.u64 	%rd6, %rd23;
	mov.u32 	%r11, %r61;
	ld.local.u32 	%r28, [%rd6];
	setp.eq.s32	%p6, %r28, 0;
	@%p6 bra 	BB0_11;
	bra.uni 	BB0_8;

BB0_11:
	setp.gt.s32	%p8, %r11, 0;
	@%p8 bra 	BB0_13;
	bra.uni 	BB0_12;

BB0_13:
	add.s32 	%r47, %r11, -1;
	mul.wide.u32 	%rd16, %r47, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.local.u32 	%r48, [%rd17];
	add.s32 	%r49, %r48, 1;
	shr.u32 	%r50, %r49, 31;
	add.s32 	%r51, %r49, %r50;
	and.b32  	%r52, %r51, -2;
	sub.s32 	%r53, %r49, %r52;
	st.local.u32 	[%rd17], %r53;
	bra.uni 	BB0_14;

BB0_8:
	setp.lt.s32	%p7, %r11, %r9;
	@%p7 bra 	BB0_10;
	bra.uni 	BB0_9;

BB0_10:
	ld.local.u32 	%r35, [%rd6+4];
	add.s32 	%r36, %r35, 1;
	shr.u32 	%r37, %r36, 31;
	add.s32 	%r38, %r36, %r37;
	and.b32  	%r39, %r38, -2;
	sub.s32 	%r40, %r36, %r39;
	st.local.u32 	[%rd6+4], %r40;
	bra.uni 	BB0_14;

BB0_12:
	ld.local.u32 	%r41, [%rd5];
	add.s32 	%r42, %r41, 1;
	shr.u32 	%r43, %r42, 31;
	add.s32 	%r44, %r42, %r43;
	and.b32  	%r45, %r44, -2;
	sub.s32 	%r46, %r42, %r45;
	st.local.u32 	[%rd5], %r46;
	bra.uni 	BB0_14;

BB0_9:
	ld.local.u32 	%r29, [%rd2];
	add.s32 	%r30, %r29, 1;
	shr.u32 	%r31, %r30, 31;
	add.s32 	%r32, %r30, %r31;
	and.b32  	%r33, %r32, -2;
	sub.s32 	%r34, %r30, %r33;
	st.local.u32 	[%rd2], %r34;

BB0_14:
	add.s32 	%r12, %r11, 1;
	add.s64 	%rd8, %rd6, 4;
	setp.lt.s32	%p9, %r12, %r20;
	mov.u32 	%r61, %r12;
	mov.u64 	%rd23, %rd8;
	@%p9 bra 	BB0_7;

BB0_15:
	add.s32 	%r62, %r62, 1;
	setp.lt.s32	%p10, %r62, %r19;
	@%p10 bra 	BB0_6;

BB0_16:
	@%p2 bra 	BB0_19;

	mul.lo.s32 	%r63, %r20, %r22;
	mov.u32 	%r64, 0;
	mov.u64 	%rd22, %rd2;

BB0_18:
	ld.local.u32 	%r57, [%rd22];
	mul.wide.u32 	%rd18, %r63, 4;
	add.s64 	%rd19, %rd1, %rd18;
	st.global.u32 	[%rd19], %r57;
	add.s64 	%rd22, %rd22, 4;
	add.s32 	%r63, %r63, 1;
	add.s32 	%r64, %r64, 1;
	setp.lt.s32	%p12, %r64, %r20;
	@%p12 bra 	BB0_18;

BB0_19:
	ret;
}


