# Reading C:/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/OperacionesLogicas {C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_and.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:35 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/OperacionesLogicas" C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_and.sv 
# -- Compiling module compuerta_and
# 
# Top level modules:
# 	compuerta_and
# End time: 20:25:35 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/OperacionesLogicas {C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_not.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:35 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/OperacionesLogicas" C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_not.sv 
# -- Compiling module compuerta_not
# 
# Top level modules:
# 	compuerta_not
# End time: 20:25:35 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/OperacionesLogicas {C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_or.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:35 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/OperacionesLogicas" C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_or.sv 
# -- Compiling module compuerta_or
# 
# Top level modules:
# 	compuerta_or
# End time: 20:25:35 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/OperacionesLogicas {C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_xor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:35 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/OperacionesLogicas" C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_xor.sv 
# -- Compiling module compuerta_xor
# 
# Top level modules:
# 	compuerta_xor
# End time: 20:25:35 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/Unidad {C:/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:35 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/Unidad" C:/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv 
# -- Compiling module unidad_logico_aritmetica
# 
# Top level modules:
# 	unidad_logico_aritmetica
# End time: 20:25:36 on Apr 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas {C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/restador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas" C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/restador.sv 
# -- Compiling module restador
# 
# Top level modules:
# 	restador
# End time: 20:25:36 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas {C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/sumador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas" C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/sumador.sv 
# -- Compiling module sumador
# 
# Top level modules:
# 	sumador
# End time: 20:25:36 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/OperacionesLogicas {C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/correr_derecha_logico.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/OperacionesLogicas" C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/correr_derecha_logico.sv 
# -- Compiling module correr_derecha_logico
# 
# Top level modules:
# 	correr_derecha_logico
# End time: 20:25:36 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/OperacionesLogicas {C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/correr_izquierda_logico.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/OperacionesLogicas" C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/correr_izquierda_logico.sv 
# -- Compiling module correr_izquierda_logico
# 
# Top level modules:
# 	correr_izquierda_logico
# End time: 20:25:36 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/Unidad {C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/Unidad" C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8.sv 
# -- Compiling module mux3a8
# 
# Top level modules:
# 	mux3a8
# End time: 20:25:36 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/Unidad {C:/TallerDiseno-LAB3/ALU/Unidad/mux1a2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/Unidad" C:/TallerDiseno-LAB3/ALU/Unidad/mux1a2.sv 
# -- Compiling module mux1a2
# 
# Top level modules:
# 	mux1a2
# End time: 20:25:36 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas {C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/correr_derecha_aritmetico.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas" C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/correr_derecha_aritmetico.sv 
# -- Compiling module correr_derecha_aritmetico
# 
# Top level modules:
# 	correr_derecha_aritmetico
# End time: 20:25:37 on Apr 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas {C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/correr_izquierda_aritmetico.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas" C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/correr_izquierda_aritmetico.sv 
# -- Compiling module correr_izquierda_aritmetico
# 
# Top level modules:
# 	correr_izquierda_aritmetico
# End time: 20:25:37 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/UnidadFlags {C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_negativo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/UnidadFlags" C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_negativo.sv 
# -- Compiling module flag_negativo
# 
# Top level modules:
# 	flag_negativo
# End time: 20:25:37 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/UnidadFlags {C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_overflow.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/UnidadFlags" C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_overflow.sv 
# -- Compiling module flag_overflow
# 
# Top level modules:
# 	flag_overflow
# End time: 20:25:37 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/UnidadFlags {C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_carry.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/UnidadFlags" C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_carry.sv 
# -- Compiling module flag_carry
# 
# Top level modules:
# 	flag_carry
# End time: 20:25:37 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/UnidadFlags {C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_cero.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/UnidadFlags" C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_cero.sv 
# -- Compiling module flag_cero
# 
# Top level modules:
# 	flag_cero
# End time: 20:25:37 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/Registro {C:/TallerDiseno-LAB3/ALU/Registro/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/Registro" C:/TallerDiseno-LAB3/ALU/Registro/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:25:37 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/TallerDiseno-LAB3/ALU/Registro {C:/TallerDiseno-LAB3/ALU/Registro/frecuencia_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Apr 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TallerDiseno-LAB3/ALU/Registro" C:/TallerDiseno-LAB3/ALU/Registro/frecuencia_tb.sv 
# -- Compiling module frecuencia_tb
# 
# Top level modules:
# 	frecuencia_tb
# End time: 20:25:37 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.frecuencia_tb
# vsim work.frecuencia_tb 
# Start time: 20:25:44 on Apr 20,2020
# Loading sv_std.std
# Loading work.frecuencia_tb
# Loading work.register
# Loading work.unidad_logico_aritmetica
# Loading work.compuerta_and
# Loading work.compuerta_or
# Loading work.compuerta_xor
# Loading work.compuerta_not
# Loading work.correr_derecha_logico
# Loading work.correr_izquierda_logico
# Loading work.mux3a8
# Loading work.sumador
# Loading work.restador
# Loading work.correr_derecha_aritmetico
# Loading work.correr_izquierda_aritmetico
# Loading work.mux1a2
# Loading work.flag_negativo
# Loading work.flag_cero
# Loading work.flag_overflow
# Loading work.flag_carry
# ** Warning: (vsim-3015) C:/TallerDiseno-LAB3/ALU/Registro/frecuencia_tb.sv(16): [PCDPC] - Port size (3) does not match connection size (4) for port 'd'. The port definition is at: C:/TallerDiseno-LAB3/ALU/Registro/register.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /frecuencia_tb/PRIMERO File: C:/TallerDiseno-LAB3/ALU/Registro/register.sv
# ** Warning: (vsim-3015) C:/TallerDiseno-LAB3/ALU/Registro/frecuencia_tb.sv(16): [PCDPC] - Port size (3) does not match connection size (4) for port 'q'. The port definition is at: C:/TallerDiseno-LAB3/ALU/Registro/register.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /frecuencia_tb/PRIMERO File: C:/TallerDiseno-LAB3/ALU/Registro/register.sv
# ** Warning: (vsim-3015) C:/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv(39): [PCDPC] - Port size (8) does not match connection size (1) for port 'result7'. The port definition is at: C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /frecuencia_tb/PRUEBA/MuxA File: C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8.sv
# ** Warning: (vsim-3015) C:/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv(39): [PCDPC] - Port size (8) does not match connection size (1) for port 'result8'. The port definition is at: C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /frecuencia_tb/PRUEBA/MuxA File: C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8.sv
# ** Warning: (vsim-3015) C:/TallerDiseno-LAB3/ALU/Registro/frecuencia_tb.sv(20): [PCDPC] - Port size (3) does not match connection size (8) for port 'd'. The port definition is at: C:/TallerDiseno-LAB3/ALU/Registro/register.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /frecuencia_tb/SEGUNDO File: C:/TallerDiseno-LAB3/ALU/Registro/register.sv
# ** Warning: (vsim-3015) C:/TallerDiseno-LAB3/ALU/Registro/frecuencia_tb.sv(20): [PCDPC] - Port size (3) does not match connection size (1) for port 'q'. The port definition is at: C:/TallerDiseno-LAB3/ALU/Registro/register.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /frecuencia_tb/SEGUNDO File: C:/TallerDiseno-LAB3/ALU/Registro/register.sv
vsim work.frecuencia_tb
# End time: 20:25:51 on Apr 20,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 6
# vsim work.frecuencia_tb 
# Start time: 20:25:51 on Apr 20,2020
# Loading sv_std.std
# Loading work.frecuencia_tb
# Loading work.register
# Loading work.unidad_logico_aritmetica
# Loading work.compuerta_and
# Loading work.compuerta_or
# Loading work.compuerta_xor
# Loading work.compuerta_not
# Loading work.correr_derecha_logico
# Loading work.correr_izquierda_logico
# Loading work.mux3a8
# Loading work.sumador
# Loading work.restador
# Loading work.correr_derecha_aritmetico
# Loading work.correr_izquierda_aritmetico
# Loading work.mux1a2
# Loading work.flag_negativo
# Loading work.flag_cero
# Loading work.flag_overflow
# Loading work.flag_carry
# ** Warning: (vsim-3015) C:/TallerDiseno-LAB3/ALU/Registro/frecuencia_tb.sv(16): [PCDPC] - Port size (3) does not match connection size (4) for port 'd'. The port definition is at: C:/TallerDiseno-LAB3/ALU/Registro/register.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /frecuencia_tb/PRIMERO File: C:/TallerDiseno-LAB3/ALU/Registro/register.sv
# ** Warning: (vsim-3015) C:/TallerDiseno-LAB3/ALU/Registro/frecuencia_tb.sv(16): [PCDPC] - Port size (3) does not match connection size (4) for port 'q'. The port definition is at: C:/TallerDiseno-LAB3/ALU/Registro/register.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /frecuencia_tb/PRIMERO File: C:/TallerDiseno-LAB3/ALU/Registro/register.sv
# ** Warning: (vsim-3015) C:/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv(39): [PCDPC] - Port size (8) does not match connection size (1) for port 'result7'. The port definition is at: C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /frecuencia_tb/PRUEBA/MuxA File: C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8.sv
# ** Warning: (vsim-3015) C:/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv(39): [PCDPC] - Port size (8) does not match connection size (1) for port 'result8'. The port definition is at: C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /frecuencia_tb/PRUEBA/MuxA File: C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8.sv
# ** Warning: (vsim-3015) C:/TallerDiseno-LAB3/ALU/Registro/frecuencia_tb.sv(20): [PCDPC] - Port size (3) does not match connection size (8) for port 'd'. The port definition is at: C:/TallerDiseno-LAB3/ALU/Registro/register.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /frecuencia_tb/SEGUNDO File: C:/TallerDiseno-LAB3/ALU/Registro/register.sv
# ** Warning: (vsim-3015) C:/TallerDiseno-LAB3/ALU/Registro/frecuencia_tb.sv(20): [PCDPC] - Port size (3) does not match connection size (1) for port 'q'. The port definition is at: C:/TallerDiseno-LAB3/ALU/Registro/register.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /frecuencia_tb/SEGUNDO File: C:/TallerDiseno-LAB3/ALU/Registro/register.sv
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: skryf  Hostname: DESKTOP-VRFLMRQ  ProcessID: 16868
#           Attempting to use alternate WLF file "./wlft5ya1n9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5ya1n9
run -all
# Break key hit
# Simulation stop requested.
# End time: 20:30:04 on Apr 20,2020, Elapsed time: 0:04:13
# Errors: 0, Warnings: 8
