

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Fri Nov  8 10:55:17 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |              Modules             |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |        |           |           |     |
    |              & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ dft                             |  Timing|  -1.27|   332801|  3.328e+06|         -|   332802|     -|        no|  16 (5%)|  7 (3%)|  3122 (2%)|  3103 (5%)|    -|
    | o VITIS_LOOP_19_1                |       -|   7.30|   332800|  3.328e+06|      1300|        -|   256|        no|        -|       -|          -|          -|    -|
    |  + dft_Pipeline_VITIS_LOOP_24_2  |  Timing|  -1.27|     1297|  1.297e+04|         -|     1297|     -|        no|  16 (5%)|  7 (3%)|  3083 (2%)|  3044 (5%)|    -|
    |   o VITIS_LOOP_24_2              |      II|   7.30|     1295|  1.295e+04|        56|       40|    32|       yes|        -|       -|          -|          -|    -|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------------+----------+
| Interface              | Bitwidth |
+------------------------+----------+
| imag_out_0_address0    | 5        |
| imag_out_0_d0          | 32       |
| imag_out_1_address0    | 5        |
| imag_out_1_d0          | 32       |
| imag_out_2_address0    | 5        |
| imag_out_2_d0          | 32       |
| imag_out_3_address0    | 5        |
| imag_out_3_d0          | 32       |
| imag_out_4_address0    | 5        |
| imag_out_4_d0          | 32       |
| imag_out_5_address0    | 5        |
| imag_out_5_d0          | 32       |
| imag_out_6_address0    | 5        |
| imag_out_6_d0          | 32       |
| imag_out_7_address0    | 5        |
| imag_out_7_d0          | 32       |
| imag_sample_0_address0 | 5        |
| imag_sample_0_q0       | 32       |
| imag_sample_1_address0 | 5        |
| imag_sample_1_q0       | 32       |
| imag_sample_2_address0 | 5        |
| imag_sample_2_q0       | 32       |
| imag_sample_3_address0 | 5        |
| imag_sample_3_q0       | 32       |
| imag_sample_4_address0 | 5        |
| imag_sample_4_q0       | 32       |
| imag_sample_5_address0 | 5        |
| imag_sample_5_q0       | 32       |
| imag_sample_6_address0 | 5        |
| imag_sample_6_q0       | 32       |
| imag_sample_7_address0 | 5        |
| imag_sample_7_q0       | 32       |
| real_out_0_address0    | 5        |
| real_out_0_d0          | 32       |
| real_out_1_address0    | 5        |
| real_out_1_d0          | 32       |
| real_out_2_address0    | 5        |
| real_out_2_d0          | 32       |
| real_out_3_address0    | 5        |
| real_out_3_d0          | 32       |
| real_out_4_address0    | 5        |
| real_out_4_d0          | 32       |
| real_out_5_address0    | 5        |
| real_out_5_d0          | 32       |
| real_out_6_address0    | 5        |
| real_out_6_d0          | 32       |
| real_out_7_address0    | 5        |
| real_out_7_d0          | 32       |
| real_sample_0_address0 | 5        |
| real_sample_0_q0       | 32       |
| real_sample_1_address0 | 5        |
| real_sample_1_q0       | 32       |
| real_sample_2_address0 | 5        |
| real_sample_2_q0       | 32       |
| real_sample_3_address0 | 5        |
| real_sample_3_q0       | 32       |
| real_sample_4_address0 | 5        |
| real_sample_4_q0       | 32       |
| real_sample_5_address0 | 5        |
| real_sample_5_q0       | 32       |
| real_sample_6_address0 | 5        |
| real_sample_6_q0       | 32       |
| real_sample_7_address0 | 5        |
| real_sample_7_q0       | 32       |
+------------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | in        | float*   |
| imag_sample | in        | float*   |
| real_out    | out       | float*   |
| imag_out    | out       | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+------------------------+---------+----------+
| Argument    | HW Interface           | HW Type | HW Usage |
+-------------+------------------------+---------+----------+
| real_sample | real_sample_0_address0 | port    | offset   |
| real_sample | real_sample_0_ce0      | port    |          |
| real_sample | real_sample_0_q0       | port    |          |
| real_sample | real_sample_1_address0 | port    | offset   |
| real_sample | real_sample_1_ce0      | port    |          |
| real_sample | real_sample_1_q0       | port    |          |
| real_sample | real_sample_2_address0 | port    | offset   |
| real_sample | real_sample_2_ce0      | port    |          |
| real_sample | real_sample_2_q0       | port    |          |
| real_sample | real_sample_3_address0 | port    | offset   |
| real_sample | real_sample_3_ce0      | port    |          |
| real_sample | real_sample_3_q0       | port    |          |
| real_sample | real_sample_4_address0 | port    | offset   |
| real_sample | real_sample_4_ce0      | port    |          |
| real_sample | real_sample_4_q0       | port    |          |
| real_sample | real_sample_5_address0 | port    | offset   |
| real_sample | real_sample_5_ce0      | port    |          |
| real_sample | real_sample_5_q0       | port    |          |
| real_sample | real_sample_6_address0 | port    | offset   |
| real_sample | real_sample_6_ce0      | port    |          |
| real_sample | real_sample_6_q0       | port    |          |
| real_sample | real_sample_7_address0 | port    | offset   |
| real_sample | real_sample_7_ce0      | port    |          |
| real_sample | real_sample_7_q0       | port    |          |
| imag_sample | imag_sample_0_address0 | port    | offset   |
| imag_sample | imag_sample_0_ce0      | port    |          |
| imag_sample | imag_sample_0_q0       | port    |          |
| imag_sample | imag_sample_1_address0 | port    | offset   |
| imag_sample | imag_sample_1_ce0      | port    |          |
| imag_sample | imag_sample_1_q0       | port    |          |
| imag_sample | imag_sample_2_address0 | port    | offset   |
| imag_sample | imag_sample_2_ce0      | port    |          |
| imag_sample | imag_sample_2_q0       | port    |          |
| imag_sample | imag_sample_3_address0 | port    | offset   |
| imag_sample | imag_sample_3_ce0      | port    |          |
| imag_sample | imag_sample_3_q0       | port    |          |
| imag_sample | imag_sample_4_address0 | port    | offset   |
| imag_sample | imag_sample_4_ce0      | port    |          |
| imag_sample | imag_sample_4_q0       | port    |          |
| imag_sample | imag_sample_5_address0 | port    | offset   |
| imag_sample | imag_sample_5_ce0      | port    |          |
| imag_sample | imag_sample_5_q0       | port    |          |
| imag_sample | imag_sample_6_address0 | port    | offset   |
| imag_sample | imag_sample_6_ce0      | port    |          |
| imag_sample | imag_sample_6_q0       | port    |          |
| imag_sample | imag_sample_7_address0 | port    | offset   |
| imag_sample | imag_sample_7_ce0      | port    |          |
| imag_sample | imag_sample_7_q0       | port    |          |
| real_out    | real_out_0_address0    | port    | offset   |
| real_out    | real_out_0_ce0         | port    |          |
| real_out    | real_out_0_we0         | port    |          |
| real_out    | real_out_0_d0          | port    |          |
| real_out    | real_out_1_address0    | port    | offset   |
| real_out    | real_out_1_ce0         | port    |          |
| real_out    | real_out_1_we0         | port    |          |
| real_out    | real_out_1_d0          | port    |          |
| real_out    | real_out_2_address0    | port    | offset   |
| real_out    | real_out_2_ce0         | port    |          |
| real_out    | real_out_2_we0         | port    |          |
| real_out    | real_out_2_d0          | port    |          |
| real_out    | real_out_3_address0    | port    | offset   |
| real_out    | real_out_3_ce0         | port    |          |
| real_out    | real_out_3_we0         | port    |          |
| real_out    | real_out_3_d0          | port    |          |
| real_out    | real_out_4_address0    | port    | offset   |
| real_out    | real_out_4_ce0         | port    |          |
| real_out    | real_out_4_we0         | port    |          |
| real_out    | real_out_4_d0          | port    |          |
| real_out    | real_out_5_address0    | port    | offset   |
| real_out    | real_out_5_ce0         | port    |          |
| real_out    | real_out_5_we0         | port    |          |
| real_out    | real_out_5_d0          | port    |          |
| real_out    | real_out_6_address0    | port    | offset   |
| real_out    | real_out_6_ce0         | port    |          |
| real_out    | real_out_6_we0         | port    |          |
| real_out    | real_out_6_d0          | port    |          |
| real_out    | real_out_7_address0    | port    | offset   |
| real_out    | real_out_7_ce0         | port    |          |
| real_out    | real_out_7_we0         | port    |          |
| real_out    | real_out_7_d0          | port    |          |
| imag_out    | imag_out_0_address0    | port    | offset   |
| imag_out    | imag_out_0_ce0         | port    |          |
| imag_out    | imag_out_0_we0         | port    |          |
| imag_out    | imag_out_0_d0          | port    |          |
| imag_out    | imag_out_1_address0    | port    | offset   |
| imag_out    | imag_out_1_ce0         | port    |          |
| imag_out    | imag_out_1_we0         | port    |          |
| imag_out    | imag_out_1_d0          | port    |          |
| imag_out    | imag_out_2_address0    | port    | offset   |
| imag_out    | imag_out_2_ce0         | port    |          |
| imag_out    | imag_out_2_we0         | port    |          |
| imag_out    | imag_out_2_d0          | port    |          |
| imag_out    | imag_out_3_address0    | port    | offset   |
| imag_out    | imag_out_3_ce0         | port    |          |
| imag_out    | imag_out_3_we0         | port    |          |
| imag_out    | imag_out_3_d0          | port    |          |
| imag_out    | imag_out_4_address0    | port    | offset   |
| imag_out    | imag_out_4_ce0         | port    |          |
| imag_out    | imag_out_4_we0         | port    |          |
| imag_out    | imag_out_4_d0          | port    |          |
| imag_out    | imag_out_5_address0    | port    | offset   |
| imag_out    | imag_out_5_ce0         | port    |          |
| imag_out    | imag_out_5_we0         | port    |          |
| imag_out    | imag_out_5_d0          | port    |          |
| imag_out    | imag_out_6_address0    | port    | offset   |
| imag_out    | imag_out_6_ce0         | port    |          |
| imag_out    | imag_out_6_we0         | port    |          |
| imag_out    | imag_out_6_d0          | port    |          |
| imag_out    | imag_out_7_address0    | port    | offset   |
| imag_out    | imag_out_7_ce0         | port    |          |
| imag_out    | imag_out_7_we0         | port    |          |
| imag_out    | imag_out_7_d0          | port    |          |
+-------------+------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                     | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+------------------------------------------+-----+--------+-------------+------+---------+---------+
| + dft                                    | 7   |        |             |      |         |         |
|   add_ln19_fu_460_p2                     | -   |        | add_ln19    | add  | fabric  | 0       |
|  + dft_Pipeline_VITIS_LOOP_24_2          | 7   |        |             |      |         |         |
|    mul_8s_8s_8_1_1_U4                    | -   |        | mul_ln27    | mul  | auto    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul8        | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul         | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sub         | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_real_1 | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul1        | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul2        | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | add1        | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_imag_1 | fsub | fulldsp | 4       |
|    add_ln27_fu_1374_p2                   | -   |        | add_ln27    | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul8_1      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul11_1     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sub_1       | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_real_2 | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul14_1     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul17_1     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | add18_1     | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_imag_2 | fsub | fulldsp | 4       |
|    empty_12_fu_1466_p2                   | -   |        | empty_12    | add  | fabric  | 0       |
|    add_ln28_fu_1604_p2                   | -   |        | add_ln28    | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul8_2      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul11_2     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sub_2       | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_real_3 | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul14_2     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul17_2     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add18_2     | fadd | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_imag_3 | fsub | fulldsp | 4       |
|    empty_13_fu_1490_p2                   | -   |        | empty_13    | add  | fabric  | 0       |
|    add_ln28_1_fu_1694_p2                 | -   |        | add_ln28_1  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul8_3      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul11_3     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sub_3       | fadd | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_real_4 | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul14_3     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul17_3     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | add18_3     | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_imag_4 | fsub | fulldsp | 4       |
|    empty_14_fu_1563_p2                   | -   |        | empty_14    | add  | fabric  | 0       |
|    add_ln28_2_fu_1749_p2                 | -   |        | add_ln28_2  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul8_4      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul11_4     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sub_4       | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_real_5 | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul14_4     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul17_4     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | add18_4     | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_imag_5 | fsub | fulldsp | 4       |
|    empty_15_fu_1577_p2                   | -   |        | empty_15    | add  | fabric  | 0       |
|    add_ln28_3_fu_1775_p2                 | -   |        | add_ln28_3  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul8_5      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul11_5     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sub_5       | fadd | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_real_6 | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul14_5     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul17_5     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add18_5     | fadd | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_imag_6 | fsub | fulldsp | 4       |
|    empty_16_fu_1653_p2                   | -   |        | empty_16    | add  | fabric  | 0       |
|    add_ln28_4_fu_1815_p2                 | -   |        | add_ln28_4  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul8_6      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul11_6     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sub_6       | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_real_7 | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul14_6     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul17_6     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | add18_6     | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_imag_7 | fsub | fulldsp | 4       |
|    empty_17_fu_1667_p2                   | -   |        | empty_17    | add  | fabric  | 0       |
|    add_ln28_5_fu_1855_p2                 | -   |        | add_ln28_5  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul8_7      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul11_7     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sub_7       | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | temp_real_8 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul14_7     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul17_7     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add18_7     | fadd | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | temp_imag_8 | fadd | fulldsp | 4       |
|    add_ln24_fu_1910_p2                   | -   |        | add_ln24    | add  | fabric  | 0       |
+------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------+------+------+--------+--------------------------------+---------+------+---------+
| Name                                | BRAM | URAM | Pragma | Variable                       | Storage | Impl | Latency |
+-------------------------------------+------+------+--------+--------------------------------+---------+------+---------+
| + dft                               | 16   | 0    |        |                                |         |      |         |
|  + dft_Pipeline_VITIS_LOOP_24_2     | 16   | 0    |        |                                |         |      |         |
|    p_ZL22cos_coefficients_table_0_U | 1    | -    |        | p_ZL22cos_coefficients_table_0 | rom_1p  | auto | 1       |
|    p_ZL22sin_coefficients_table_0_U | 1    | -    |        | p_ZL22sin_coefficients_table_0 | rom_1p  | auto | 1       |
|    p_ZL22cos_coefficients_table_1_U | 1    | -    |        | p_ZL22cos_coefficients_table_1 | rom_1p  | auto | 1       |
|    p_ZL22cos_coefficients_table_2_U | 1    | -    |        | p_ZL22cos_coefficients_table_2 | rom_1p  | auto | 1       |
|    p_ZL22cos_coefficients_table_3_U | 1    | -    |        | p_ZL22cos_coefficients_table_3 | rom_1p  | auto | 1       |
|    p_ZL22cos_coefficients_table_4_U | 1    | -    |        | p_ZL22cos_coefficients_table_4 | rom_1p  | auto | 1       |
|    p_ZL22cos_coefficients_table_5_U | 1    | -    |        | p_ZL22cos_coefficients_table_5 | rom_1p  | auto | 1       |
|    p_ZL22cos_coefficients_table_6_U | 1    | -    |        | p_ZL22cos_coefficients_table_6 | rom_1p  | auto | 1       |
|    p_ZL22cos_coefficients_table_7_U | 1    | -    |        | p_ZL22cos_coefficients_table_7 | rom_1p  | auto | 1       |
|    p_ZL22sin_coefficients_table_1_U | 1    | -    |        | p_ZL22sin_coefficients_table_1 | rom_1p  | auto | 1       |
|    p_ZL22sin_coefficients_table_2_U | 1    | -    |        | p_ZL22sin_coefficients_table_2 | rom_1p  | auto | 1       |
|    p_ZL22sin_coefficients_table_3_U | 1    | -    |        | p_ZL22sin_coefficients_table_3 | rom_1p  | auto | 1       |
|    p_ZL22sin_coefficients_table_4_U | 1    | -    |        | p_ZL22sin_coefficients_table_4 | rom_1p  | auto | 1       |
|    p_ZL22sin_coefficients_table_5_U | 1    | -    |        | p_ZL22sin_coefficients_table_5 | rom_1p  | auto | 1       |
|    p_ZL22sin_coefficients_table_6_U | 1    | -    |        | p_ZL22sin_coefficients_table_6 | rom_1p  | auto | 1       |
|    p_ZL22sin_coefficients_table_7_U | 1    | -    |        | p_ZL22sin_coefficients_table_7 | rom_1p  | auto | 1       |
+-------------------------------------+------+------+--------+--------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------------+-------------------------------------------+
| Type            | Options                                         | Location                                  |
+-----------------+-------------------------------------------------+-------------------------------------------+
| array_partition | variable=real_sample cyclic factor=8            | dft.cpp:11 in dft, real_sample            |
| array_partition | variable=imag_sample cyclic factor=8            | dft.cpp:12 in dft, imag_sample            |
| array_partition | variable=real_out cyclic factor=8               | dft.cpp:13 in dft, real_out               |
| array_partition | variable=imag_out cyclic factor=8               | dft.cpp:14 in dft, imag_out               |
| array_partition | variable=cos_coefficients_table cyclic factor=8 | dft.cpp:15 in dft, cos_coefficients_table |
| array_partition | variable=sin_coefficients_table cyclic factor=8 | dft.cpp:16 in dft, sin_coefficients_table |
| unroll          | factor=8                                        | dft.cpp:25 in dft                         |
+-----------------+-------------------------------------------------+-------------------------------------------+


