<html>
<body>
<pre>
<h1>µVision Build Log</h1>
<h2>Project:</h2>
C:\Users\PlanC\Documents\Github\Practical-Training-Neusoft-Tianjin\9.28\uvproj.uvproj
Project File Date:  09/24/2020

<h2>Output:</h2>
Build target 'Target 1'
linking...
Program Size: Code=3024 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
user\mylib.c(84): error:  #268: declaration may not appear after executable statement in block
".\uvproj.axf" - 1 Errors, 0 Warning(s).
Target not created
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3632 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Build target 'Target 1'
compiling stm32f10x_it.c...
lib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\stm32f10x_it.c(161): warning:  #177-D: variable "i" was declared but never referenced
compiling mylib.c...
linking...
Program Size: Code=3636 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Build target 'Target 1'
linking...
Program Size: Code=3636 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=3592 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=3584 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling stm32f10x_it.c...
lib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\stm32f10x_it.c(161): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3604 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=3608 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling stm32f10x_it.c...
linking...
Program Size: Code=3616 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3612 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3612 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=3624 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling stm32f10x_it.c...
linking...
Program Size: Code=3624 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling stm32f10x_it.c...
compiling mylib.c...
linking...
Program Size: Code=3628 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=3628 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3628 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3628 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3628 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3728 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3700 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3676 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3648 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3640 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3640 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3652 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3660 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3664 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
linking...
Program Size: Code=3664 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3664 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3680 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3680 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3672 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Rebuild target 'Target 1'
compiling core_cm3.c...
compiling stm32f10x_it.c...
compiling system_stm32f10x.c...
compiling misc.c...
compiling stm32f10x_adc.c...
compiling stm32f10x_bkp.c...
compiling stm32f10x_can.c...
compiling stm32f10x_cec.c...
compiling stm32f10x_crc.c...
compiling stm32f10x_dac.c...
compiling stm32f10x_dbgmcu.c...
compiling stm32f10x_dma.c...
compiling stm32f10x_exti.c...
compiling stm32f10x_flash.c...
compiling stm32f10x_fsmc.c...
compiling stm32f10x_gpio.c...
compiling stm32f10x_i2c.c...
compiling stm32f10x_iwdg.c...
compiling stm32f10x_pwr.c...
compiling stm32f10x_rcc.c...
compiling stm32f10x_rtc.c...
compiling stm32f10x_sdio.c...
compiling stm32f10x_spi.c...
compiling stm32f10x_tim.c...
compiling stm32f10x_usart.c...
compiling stm32f10x_wwdg.c...
assembling startup_stm32f10x_md.s...
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=3680 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3688 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=3688 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3688 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3680 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3672 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3672 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3660 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3672 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3668 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3672 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3676 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3676 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=3676 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.28\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
