// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.135000,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=176,HLS_SYN_FF=6138,HLS_SYN_LUT=5886,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [287:0] x_V;
output  [17:0] y_0_V;
output   y_0_V_ap_vld;
output  [17:0] y_1_V;
output   y_1_V_ap_vld;
output  [17:0] y_2_V;
output   y_2_V_ap_vld;
output  [17:0] y_3_V;
output   y_3_V_ap_vld;
output  [17:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [287:0] x_V_preg;
reg   [287:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [17:0] trunc_ln1117_fu_263_p1;
reg  signed [17:0] trunc_ln1117_reg_2127;
reg  signed [17:0] trunc_ln1117_reg_2127_pp0_iter1_reg;
reg  signed [17:0] trunc_ln1117_reg_2127_pp0_iter2_reg;
reg  signed [17:0] tmp_1_reg_2137;
reg  signed [17:0] tmp_1_reg_2137_pp0_iter1_reg;
reg  signed [17:0] tmp_1_reg_2137_pp0_iter2_reg;
reg  signed [17:0] tmp_1_reg_2137_pp0_iter3_reg;
reg  signed [17:0] tmp_2_reg_2158;
reg  signed [17:0] tmp_2_reg_2158_pp0_iter1_reg;
reg  signed [17:0] tmp_2_reg_2158_pp0_iter2_reg;
reg  signed [17:0] tmp_2_reg_2158_pp0_iter3_reg;
reg  signed [17:0] tmp_2_reg_2158_pp0_iter4_reg;
wire  signed [17:0] p_Val2_4_fu_287_p4;
reg  signed [17:0] p_Val2_4_reg_2170;
reg  signed [17:0] p_Val2_4_reg_2170_pp0_iter1_reg;
reg  signed [17:0] p_Val2_4_reg_2170_pp0_iter2_reg;
reg  signed [17:0] p_Val2_4_reg_2170_pp0_iter3_reg;
wire  signed [27:0] r_V_17_fu_1788_p2;
reg  signed [27:0] r_V_17_reg_2187;
reg  signed [17:0] tmp_4_reg_2192;
reg  signed [17:0] tmp_4_reg_2192_pp0_iter1_reg;
reg  signed [17:0] tmp_4_reg_2192_pp0_iter2_reg;
reg  signed [17:0] tmp_4_reg_2192_pp0_iter3_reg;
reg  signed [17:0] tmp_4_reg_2192_pp0_iter4_reg;
reg  signed [17:0] tmp_5_reg_2201;
reg  signed [17:0] tmp_5_reg_2201_pp0_iter1_reg;
reg  signed [17:0] tmp_5_reg_2201_pp0_iter2_reg;
reg  signed [17:0] tmp_5_reg_2201_pp0_iter3_reg;
reg  signed [17:0] tmp_5_reg_2201_pp0_iter4_reg;
wire  signed [28:0] sext_ln1118_fu_321_p1;
reg  signed [28:0] sext_ln1118_reg_2217;
wire  signed [26:0] sext_ln1118_2_fu_324_p1;
reg  signed [26:0] sext_ln1118_2_reg_2222;
wire  signed [27:0] sext_ln1118_3_fu_327_p1;
reg  signed [27:0] sext_ln1118_3_reg_2227;
wire  signed [27:0] r_V_fu_1794_p2;
reg  signed [27:0] r_V_reg_2232;
wire  signed [26:0] r_V_2_fu_1800_p2;
reg  signed [26:0] r_V_2_reg_2237;
wire  signed [28:0] sext_ln1118_16_fu_330_p1;
reg  signed [28:0] sext_ln1118_16_reg_2242;
reg  signed [28:0] sext_ln1118_16_reg_2242_pp0_iter2_reg;
wire  signed [30:0] sext_ln1118_17_fu_333_p1;
reg  signed [30:0] sext_ln1118_17_reg_2249;
reg  signed [30:0] sext_ln1118_17_reg_2249_pp0_iter2_reg;
reg  signed [30:0] sext_ln1118_17_reg_2249_pp0_iter3_reg;
reg  signed [30:0] sext_ln1118_17_reg_2249_pp0_iter4_reg;
wire  signed [29:0] sext_ln1118_19_fu_336_p1;
reg  signed [29:0] sext_ln1118_19_reg_2256;
reg  signed [29:0] sext_ln1118_19_reg_2256_pp0_iter2_reg;
reg  signed [29:0] sext_ln1118_19_reg_2256_pp0_iter3_reg;
wire  signed [29:0] sext_ln728_1_fu_339_p1;
reg  signed [29:0] sext_ln728_1_reg_2264;
reg  signed [29:0] sext_ln728_1_reg_2264_pp0_iter2_reg;
reg  signed [29:0] sext_ln728_1_reg_2264_pp0_iter3_reg;
wire  signed [28:0] sext_ln1118_21_fu_342_p1;
reg  signed [28:0] sext_ln1118_21_reg_2271;
wire  signed [27:0] r_V_7_fu_1806_p2;
reg  signed [27:0] r_V_7_reg_2276;
wire  signed [29:0] r_V_9_fu_1812_p2;
reg  signed [29:0] r_V_9_reg_2281;
wire  signed [28:0] r_V_12_fu_1818_p2;
reg  signed [28:0] r_V_12_reg_2286;
wire  signed [45:0] sext_ln1192_9_fu_351_p1;
reg  signed [45:0] sext_ln1192_9_reg_2291;
reg  signed [45:0] sext_ln1192_9_reg_2291_pp0_iter2_reg;
wire  signed [45:0] r_V_18_fu_1824_p2;
reg  signed [45:0] r_V_18_reg_2297;
wire  signed [30:0] r_V_20_fu_1830_p2;
reg  signed [30:0] r_V_20_reg_2302;
wire  signed [29:0] r_V_22_fu_1836_p2;
reg  signed [29:0] r_V_22_reg_2307;
wire  signed [28:0] r_V_25_fu_1842_p2;
reg  signed [28:0] r_V_25_reg_2312;
wire  signed [29:0] r_V_29_fu_1848_p2;
reg  signed [29:0] r_V_29_reg_2317;
wire  signed [28:0] r_V_35_fu_1854_p2;
reg  signed [28:0] r_V_35_reg_2322;
wire  signed [28:0] r_V_38_fu_1860_p2;
reg  signed [28:0] r_V_38_reg_2327;
reg  signed [28:0] r_V_38_reg_2327_pp0_iter2_reg;
reg  signed [28:0] r_V_38_reg_2327_pp0_iter3_reg;
wire  signed [45:0] sext_ln1192_fu_363_p1;
reg  signed [45:0] sext_ln1192_reg_2333;
wire  signed [44:0] sext_ln1118_7_fu_372_p1;
reg  signed [44:0] sext_ln1118_7_reg_2340;
reg  signed [44:0] sext_ln1118_7_reg_2340_pp0_iter3_reg;
wire  signed [45:0] r_V_1_fu_1866_p2;
reg  signed [45:0] r_V_1_reg_2346;
wire  signed [44:0] r_V_3_fu_1872_p2;
reg  signed [44:0] r_V_3_reg_2351;
wire  signed [29:0] r_V_5_fu_1878_p2;
reg  signed [29:0] r_V_5_reg_2356;
wire  signed [28:0] r_V_6_fu_1884_p2;
reg  signed [28:0] r_V_6_reg_2361;
wire  signed [45:0] r_V_8_fu_1889_p2;
reg  signed [45:0] r_V_8_reg_2366;
wire   [47:0] r_V_10_fu_393_p2;
reg   [47:0] r_V_10_reg_2371;
wire  signed [29:0] r_V_11_fu_1895_p2;
reg  signed [29:0] r_V_11_reg_2376;
wire   [46:0] r_V_13_fu_402_p2;
reg   [46:0] r_V_13_reg_2381;
wire  signed [26:0] mul_ln728_7_fu_1900_p2;
reg  signed [26:0] mul_ln728_7_reg_2386;
wire   [60:0] r_V_19_fu_420_p2;
reg   [60:0] r_V_19_reg_2391;
wire   [48:0] r_V_21_fu_429_p2;
reg   [48:0] r_V_21_reg_2396;
wire   [47:0] r_V_23_fu_438_p2;
reg   [47:0] r_V_23_reg_2401;
wire  signed [30:0] r_V_24_fu_1905_p2;
reg  signed [30:0] r_V_24_reg_2406;
wire   [46:0] r_V_26_fu_447_p2;
reg   [46:0] r_V_26_reg_2411;
wire  signed [31:0] r_V_27_fu_1910_p2;
reg  signed [31:0] r_V_27_reg_2416;
wire   [47:0] r_V_30_fu_462_p2;
reg   [47:0] r_V_30_reg_2421;
wire  signed [28:0] sext_ln1118_44_fu_468_p1;
reg  signed [28:0] sext_ln1118_44_reg_2426;
wire   [46:0] r_V_36_fu_474_p2;
reg   [46:0] r_V_36_reg_2431;
wire  signed [27:0] r_V_37_fu_1916_p2;
reg  signed [27:0] r_V_37_reg_2436;
wire   [46:0] r_V_39_fu_483_p2;
reg   [46:0] r_V_39_reg_2441;
wire  signed [31:0] r_V_40_fu_1921_p2;
reg  signed [31:0] r_V_40_reg_2446;
wire  signed [43:0] grp_fu_1927_p3;
reg  signed [43:0] r_V_44_reg_2451;
wire  signed [28:0] r_V_46_fu_1935_p2;
reg  signed [28:0] r_V_46_reg_2456;
wire  signed [43:0] grp_fu_1940_p3;
reg  signed [43:0] r_V_49_reg_2461;
wire  signed [28:0] r_V_51_fu_1948_p2;
reg  signed [28:0] r_V_51_reg_2466;
wire  signed [28:0] r_V_54_fu_1953_p2;
reg  signed [28:0] r_V_54_reg_2471;
wire   [59:0] r_V_57_fu_545_p2;
reg   [59:0] r_V_57_reg_2476;
wire   [59:0] mul_ln1193_fu_551_p2;
reg   [59:0] mul_ln1193_reg_2481;
wire   [45:0] mul_ln728_fu_560_p2;
reg   [45:0] mul_ln728_reg_2486;
wire   [44:0] mul_ln728_1_fu_571_p2;
reg   [44:0] mul_ln728_1_reg_2491;
wire  signed [25:0] mul_ln728_2_fu_1959_p2;
reg  signed [25:0] mul_ln728_2_reg_2496;
wire  signed [28:0] mul_ln728_3_fu_1965_p2;
reg  signed [28:0] mul_ln728_3_reg_2501;
wire  signed [31:0] sext_ln728_2_fu_583_p1;
reg  signed [31:0] sext_ln728_2_reg_2506;
wire   [59:0] mul_ln1192_fu_589_p2;
reg   [59:0] mul_ln1192_reg_2511;
wire   [59:0] mul_ln1192_1_fu_598_p2;
reg   [59:0] mul_ln1192_1_reg_2516;
wire   [45:0] mul_ln728_4_fu_607_p2;
reg   [45:0] mul_ln728_4_reg_2521;
wire   [59:0] mul_ln1192_2_fu_615_p2;
reg   [59:0] mul_ln1192_2_reg_2526;
wire  signed [31:0] r_V_14_fu_1970_p2;
reg  signed [31:0] r_V_14_reg_2531;
wire  signed [30:0] r_V_15_fu_1976_p2;
reg  signed [30:0] r_V_15_reg_2536;
wire  signed [42:0] grp_fu_1982_p3;
reg  signed [42:0] ret_V_1_reg_2541;
wire   [73:0] mul_ln1192_5_fu_668_p2;
reg   [73:0] mul_ln1192_5_reg_2546;
wire   [73:0] mul_ln1192_6_fu_677_p2;
reg   [73:0] mul_ln1192_6_reg_2551;
wire   [59:0] mul_ln1192_7_fu_686_p2;
reg   [59:0] mul_ln1192_7_reg_2556;
wire   [59:0] mul_ln1192_8_fu_698_p2;
reg   [59:0] mul_ln1192_8_reg_2561;
wire   [45:0] mul_ln1192_9_fu_707_p2;
reg   [45:0] mul_ln1192_9_reg_2566;
wire   [59:0] mul_ln1192_10_fu_715_p2;
reg   [59:0] mul_ln1192_10_reg_2571;
wire   [59:0] mul_ln1192_11_fu_721_p2;
reg   [59:0] mul_ln1192_11_reg_2576;
wire   [45:0] mul_ln1192_12_fu_730_p2;
reg   [45:0] mul_ln1192_12_reg_2581;
reg   [45:0] mul_ln1192_12_reg_2581_pp0_iter4_reg;
wire  signed [30:0] r_V_28_fu_1990_p2;
reg  signed [30:0] r_V_28_reg_2586;
wire   [59:0] mul_ln1193_1_fu_744_p2;
reg   [59:0] mul_ln1193_1_reg_2591;
wire  signed [29:0] r_V_31_fu_1995_p2;
reg  signed [29:0] r_V_31_reg_2596;
wire  signed [29:0] r_V_32_fu_2000_p2;
reg  signed [29:0] r_V_32_reg_2601;
wire  signed [30:0] sext_ln1118_43_fu_750_p1;
reg  signed [30:0] sext_ln1118_43_reg_2606;
wire  signed [31:0] sext_ln1192_19_fu_753_p1;
reg  signed [31:0] sext_ln1192_19_reg_2611;
reg  signed [31:0] sext_ln1192_19_reg_2611_pp0_iter4_reg;
wire  signed [31:0] r_V_33_fu_2006_p2;
reg  signed [31:0] r_V_33_reg_2616;
wire  signed [28:0] r_V_34_fu_2012_p2;
reg  signed [28:0] r_V_34_reg_2621;
wire   [59:0] mul_ln1192_16_fu_759_p2;
reg   [59:0] mul_ln1192_16_reg_2626;
wire  signed [43:0] mul_ln728_12_fu_2017_p2;
reg  signed [43:0] mul_ln728_12_reg_2631;
wire   [59:0] mul_ln1192_17_fu_774_p2;
reg   [59:0] mul_ln1192_17_reg_2636;
wire   [45:0] mul_ln1192_18_fu_783_p2;
reg   [45:0] mul_ln1192_18_reg_2641;
wire  signed [29:0] r_V_41_fu_2023_p2;
reg  signed [29:0] r_V_41_reg_2646;
wire  signed [29:0] r_V_42_fu_2028_p2;
reg  signed [29:0] r_V_42_reg_2651;
wire  signed [59:0] sext_ln1118_53_fu_791_p1;
reg  signed [59:0] sext_ln1118_53_reg_2656;
wire   [59:0] r_V_58_fu_794_p2;
reg   [59:0] r_V_58_reg_2662;
wire   [44:0] mul_ln728_22_fu_803_p2;
reg   [44:0] mul_ln728_22_reg_2667;
wire  signed [28:0] r_V_47_fu_2033_p2;
reg  signed [28:0] r_V_47_reg_2672;
wire   [59:0] r_V_50_fu_811_p2;
reg   [59:0] r_V_50_reg_2677;
wire   [46:0] r_V_52_fu_820_p2;
reg   [46:0] r_V_52_reg_2682;
wire  signed [25:0] r_V_53_fu_2038_p2;
reg  signed [25:0] r_V_53_reg_2687;
wire   [46:0] r_V_55_fu_829_p2;
reg   [46:0] r_V_55_reg_2692;
wire  signed [30:0] r_V_56_fu_2044_p2;
reg  signed [30:0] r_V_56_reg_2697;
wire   [59:0] sub_ln1192_5_fu_951_p2;
reg   [59:0] sub_ln1192_5_reg_2702;
wire  signed [31:0] mul_ln728_5_fu_2050_p2;
reg  signed [31:0] mul_ln728_5_reg_2707;
wire   [45:0] mul_ln1192_4_fu_963_p2;
reg   [45:0] mul_ln1192_4_reg_2712;
wire   [73:0] add_ln1192_11_fu_1049_p2;
reg   [73:0] add_ln1192_11_reg_2717;
wire   [45:0] mul_ln1192_13_fu_1064_p2;
reg   [45:0] mul_ln1192_13_reg_2722;
wire   [45:0] mul_ln1192_14_fu_1128_p2;
reg   [45:0] mul_ln1192_14_reg_2727;
wire   [59:0] add_ln1192_14_fu_1134_p2;
reg   [59:0] add_ln1192_14_reg_2732;
wire   [44:0] mul_ln728_11_fu_1143_p2;
reg   [44:0] mul_ln728_11_reg_2737;
wire   [59:0] sub_ln1192_16_fu_1226_p2;
reg   [59:0] sub_ln1192_16_reg_2742;
wire   [44:0] mul_ln728_15_fu_1235_p2;
reg   [44:0] mul_ln728_15_reg_2747;
wire   [45:0] mul_ln728_16_fu_1244_p2;
reg   [45:0] mul_ln728_16_reg_2752;
wire  signed [29:0] mul_ln728_17_fu_2055_p2;
reg  signed [29:0] mul_ln728_17_reg_2757;
wire  signed [30:0] mul_ln728_18_fu_2060_p2;
reg  signed [30:0] mul_ln728_18_reg_2762;
wire  signed [26:0] mul_ln728_19_fu_2066_p2;
reg  signed [26:0] mul_ln728_19_reg_2767;
wire  signed [30:0] mul_ln728_20_fu_2072_p2;
reg  signed [30:0] mul_ln728_20_reg_2772;
wire   [73:0] mul_ln1192_19_fu_1313_p2;
reg   [73:0] mul_ln1192_19_reg_2777;
wire   [59:0] add_ln1192_25_fu_1319_p2;
reg   [59:0] add_ln1192_25_reg_2782;
wire   [59:0] mul_ln1192_20_fu_1328_p2;
reg   [59:0] mul_ln1192_20_reg_2787;
wire  signed [41:0] mul_ln728_25_fu_2083_p2;
reg  signed [41:0] mul_ln728_25_reg_2792;
wire  signed [29:0] mul_ln728_26_fu_2089_p2;
reg  signed [29:0] mul_ln728_26_reg_2797;
wire   [59:0] mul_ln1192_21_fu_1342_p2;
reg   [59:0] mul_ln1192_21_reg_2802;
wire   [45:0] mul_ln1192_22_fu_1350_p2;
reg   [45:0] mul_ln1192_22_reg_2807;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire  signed [29:0] r_V_10_fu_393_p0;
wire  signed [17:0] r_V_10_fu_393_p1;
wire  signed [28:0] r_V_13_fu_402_p0;
wire  signed [17:0] r_V_13_fu_402_p1;
wire  signed [45:0] r_V_19_fu_420_p0;
wire  signed [17:0] r_V_19_fu_420_p1;
wire  signed [30:0] r_V_21_fu_429_p0;
wire  signed [17:0] r_V_21_fu_429_p1;
wire  signed [29:0] r_V_23_fu_438_p0;
wire  signed [17:0] r_V_23_fu_438_p1;
wire  signed [28:0] r_V_26_fu_447_p0;
wire  signed [17:0] r_V_26_fu_447_p1;
wire  signed [29:0] r_V_30_fu_462_p0;
wire  signed [17:0] r_V_30_fu_462_p1;
wire  signed [28:0] r_V_36_fu_474_p0;
wire  signed [17:0] r_V_36_fu_474_p1;
wire  signed [46:0] sext_ln1118_29_fu_408_p1;
wire  signed [28:0] r_V_39_fu_483_p0;
wire  signed [17:0] r_V_39_fu_483_p1;
wire  signed [24:0] shl_ln1118_1_fu_489_p3;
wire  signed [18:0] shl_ln1118_2_fu_500_p3;
wire  signed [24:0] shl_ln1118_3_fu_511_p3;
wire  signed [18:0] shl_ln1118_4_fu_522_p3;
wire  signed [44:0] r_V_57_fu_545_p0;
wire  signed [17:0] r_V_57_fu_545_p1;
wire  signed [59:0] sext_ln1192_2_fu_542_p1;
wire  signed [45:0] mul_ln1193_fu_551_p0;
wire  signed [17:0] mul_ln1193_fu_551_p1;
wire  signed [59:0] sext_ln1192_1_fu_533_p1;
wire  signed [29:0] mul_ln728_fu_560_p0;
wire  signed [17:0] mul_ln728_fu_560_p1;
wire  signed [28:0] mul_ln728_1_fu_571_p0;
wire  signed [17:0] mul_ln728_1_fu_571_p1;
wire  signed [45:0] mul_ln1192_fu_589_p0;
wire  signed [17:0] mul_ln1192_fu_589_p1;
wire  signed [47:0] mul_ln1192_1_fu_598_p0;
wire  signed [17:0] mul_ln1192_1_fu_598_p1;
wire  signed [29:0] mul_ln728_4_fu_607_p0;
wire  signed [17:0] mul_ln728_4_fu_607_p1;
wire  signed [46:0] mul_ln1192_2_fu_615_p0;
wire  signed [17:0] mul_ln1192_2_fu_615_p1;
wire   [24:0] shl_ln1_fu_627_p3;
wire  signed [25:0] sext_ln1118_28_fu_634_p1;
wire  signed [25:0] r_V_16_fu_638_p2;
wire  signed [40:0] rhs_V_7_fu_651_p3;
wire  signed [60:0] mul_ln1192_5_fu_668_p0;
wire  signed [73:0] sext_ln1118_32_fu_662_p1;
wire  signed [17:0] mul_ln1192_5_fu_668_p1;
wire  signed [60:0] mul_ln1192_6_fu_677_p0;
wire  signed [17:0] mul_ln1192_6_fu_677_p1;
wire  signed [48:0] mul_ln1192_7_fu_686_p0;
wire  signed [17:0] mul_ln1192_7_fu_686_p1;
wire  signed [47:0] mul_ln1192_8_fu_698_p0;
wire  signed [17:0] mul_ln1192_8_fu_698_p1;
wire  signed [59:0] sext_ln1192_13_fu_695_p1;
wire  signed [30:0] mul_ln1192_9_fu_707_p0;
wire  signed [17:0] mul_ln1192_9_fu_707_p1;
wire  signed [46:0] mul_ln1192_10_fu_715_p0;
wire  signed [59:0] sext_ln1118_36_fu_712_p1;
wire  signed [17:0] mul_ln1192_10_fu_715_p1;
wire  signed [46:0] mul_ln1192_11_fu_721_p0;
wire  signed [17:0] mul_ln1192_11_fu_721_p1;
wire  signed [31:0] mul_ln1192_12_fu_730_p0;
wire  signed [17:0] mul_ln1192_12_fu_730_p1;
wire  signed [47:0] mul_ln1193_1_fu_744_p0;
wire  signed [17:0] mul_ln1193_1_fu_744_p1;
wire  signed [46:0] mul_ln1192_16_fu_759_p0;
wire  signed [17:0] mul_ln1192_16_fu_759_p1;
wire  signed [46:0] mul_ln1192_17_fu_774_p0;
wire  signed [17:0] mul_ln1192_17_fu_774_p1;
wire  signed [31:0] mul_ln1192_18_fu_783_p0;
wire  signed [17:0] mul_ln1192_18_fu_783_p1;
wire  signed [43:0] r_V_58_fu_794_p0;
wire  signed [17:0] r_V_58_fu_794_p1;
wire  signed [28:0] mul_ln728_22_fu_803_p0;
wire  signed [17:0] mul_ln728_22_fu_803_p1;
wire  signed [43:0] r_V_50_fu_811_p0;
wire  signed [17:0] r_V_50_fu_811_p1;
wire  signed [28:0] r_V_52_fu_820_p0;
wire  signed [17:0] r_V_52_fu_820_p1;
wire  signed [46:0] sext_ln1118_38_fu_735_p1;
wire  signed [28:0] r_V_55_fu_829_p0;
wire  signed [17:0] r_V_55_fu_829_p1;
wire   [59:0] sub_ln1192_fu_835_p2;
wire   [59:0] rhs_V_fu_839_p3;
wire   [58:0] rhs_V_1_fu_855_p3;
wire  signed [59:0] sext_ln1192_3_fu_862_p1;
wire   [59:0] sub_ln1192_1_fu_846_p2;
wire   [53:0] rhs_V_2_fu_872_p3;
wire   [59:0] add_ln1192_fu_866_p2;
wire  signed [59:0] sext_ln1192_4_fu_879_p1;
wire   [56:0] rhs_V_3_fu_889_p3;
wire  signed [59:0] sext_ln1192_5_fu_896_p1;
wire   [59:0] sub_ln1192_2_fu_883_p2;
wire   [59:0] add_ln1192_1_fu_900_p2;
wire   [59:0] sub_ln1192_3_fu_906_p2;
wire   [59:0] rhs_V_4_fu_916_p3;
wire   [59:0] add_ln1192_2_fu_911_p2;
wire   [59:0] add_ln1192_3_fu_923_p2;
wire  signed [31:0] mul_ln1192_3_fu_937_p0;
wire  signed [17:0] mul_ln1192_3_fu_937_p1;
wire  signed [45:0] sext_ln728_fu_852_p1;
wire   [45:0] mul_ln1192_3_fu_937_p2;
wire   [59:0] sub_ln1192_4_fu_929_p2;
wire   [59:0] shl_ln_fu_943_p3;
wire  signed [30:0] mul_ln1192_4_fu_963_p0;
wire  signed [17:0] mul_ln1192_4_fu_963_p1;
wire   [70:0] lhs_V_fu_969_p3;
wire  signed [73:0] sext_ln1192_10_fu_976_p1;
wire   [73:0] add_ln1192_8_fu_980_p2;
wire   [73:0] sub_ln1192_7_fu_985_p2;
wire   [73:0] shl_ln1192_2_fu_990_p3;
wire   [73:0] shl_ln1192_3_fu_1003_p3;
wire   [73:0] sub_ln1192_8_fu_997_p2;
wire   [73:0] shl_ln1192_4_fu_1016_p3;
wire   [73:0] add_ln1192_9_fu_1010_p2;
wire   [73:0] add_ln1192_10_fu_1023_p2;
wire   [73:0] shl_ln1192_5_fu_1029_p3;
wire   [73:0] shl_ln1192_6_fu_1042_p3;
wire   [73:0] sub_ln1192_9_fu_1036_p2;
wire  signed [30:0] mul_ln1192_13_fu_1064_p0;
wire  signed [17:0] mul_ln1192_13_fu_1064_p1;
wire  signed [45:0] sext_ln728_6_fu_1058_p1;
wire  signed [29:0] mul_ln728_9_fu_1083_p0;
wire  signed [17:0] mul_ln728_9_fu_1083_p1;
wire  signed [45:0] sext_ln1192_17_fu_1070_p1;
wire   [45:0] mul_ln728_9_fu_1083_p2;
wire   [59:0] rhs_V_9_fu_1073_p3;
wire  signed [29:0] mul_ln728_10_fu_1105_p0;
wire  signed [17:0] mul_ln728_10_fu_1105_p1;
wire   [45:0] mul_ln728_10_fu_1105_p2;
wire   [59:0] sub_ln1193_fu_1097_p2;
wire   [59:0] rhs_V_10_fu_1089_p3;
wire  signed [31:0] mul_ln1192_14_fu_1128_p0;
wire  signed [17:0] mul_ln1192_14_fu_1128_p1;
wire   [59:0] rhs_V_11_fu_1111_p3;
wire   [59:0] sub_ln1192_12_fu_1119_p2;
wire  signed [28:0] mul_ln728_11_fu_1143_p0;
wire  signed [17:0] mul_ln728_11_fu_1143_p1;
wire   [57:0] rhs_V_13_fu_1149_p3;
wire  signed [59:0] sext_ln1192_23_fu_1156_p1;
wire   [59:0] add_ln1192_17_fu_1160_p2;
wire   [59:0] add_ln1192_18_fu_1165_p2;
wire   [59:0] shl_ln1192_10_fu_1170_p3;
wire  signed [28:0] mul_ln728_13_fu_1186_p0;
wire  signed [44:0] sext_ln1118_48_fu_1183_p1;
wire  signed [17:0] mul_ln728_13_fu_1186_p1;
wire   [44:0] mul_ln728_13_fu_1186_p2;
wire   [58:0] rhs_V_14_fu_1191_p3;
wire  signed [59:0] sext_ln1192_25_fu_1199_p1;
wire   [59:0] sub_ln1192_15_fu_1177_p2;
wire  signed [29:0] mul_ln728_14_fu_1212_p0;
wire  signed [17:0] mul_ln728_14_fu_1212_p1;
wire   [45:0] mul_ln728_14_fu_1212_p2;
wire   [59:0] add_ln1192_19_fu_1203_p2;
wire   [59:0] rhs_V_15_fu_1218_p3;
wire  signed [28:0] mul_ln728_15_fu_1235_p0;
wire  signed [17:0] mul_ln728_15_fu_1235_p1;
wire  signed [44:0] sext_ln1118_49_fu_1232_p1;
wire  signed [29:0] mul_ln728_16_fu_1244_p0;
wire  signed [17:0] mul_ln728_16_fu_1244_p1;
wire   [58:0] rhs_V_23_fu_1253_p3;
wire  signed [59:0] sext_ln728_13_fu_1260_p1;
wire  signed [28:0] mul_ln728_23_fu_1272_p0;
wire  signed [17:0] mul_ln728_23_fu_1272_p1;
wire   [44:0] mul_ln728_23_fu_1272_p2;
wire   [58:0] rhs_V_24_fu_1278_p3;
wire   [59:0] ret_V_5_fu_1264_p2;
wire  signed [59:0] sext_ln1192_32_fu_1286_p1;
wire  signed [29:0] mul_ln728_24_fu_2077_p2;
wire   [57:0] rhs_V_25_fu_1296_p3;
wire  signed [59:0] mul_ln1192_19_fu_1313_p0;
wire  signed [17:0] mul_ln1192_19_fu_1313_p1;
wire   [59:0] sub_ln1192_20_fu_1290_p2;
wire  signed [59:0] sext_ln1192_33_fu_1303_p1;
wire  signed [46:0] mul_ln1192_20_fu_1328_p0;
wire  signed [17:0] mul_ln1192_20_fu_1328_p1;
wire  signed [46:0] mul_ln1192_21_fu_1342_p0;
wire  signed [17:0] mul_ln1192_21_fu_1342_p1;
wire  signed [30:0] mul_ln1192_22_fu_1350_p0;
wire  signed [17:0] mul_ln1192_22_fu_1350_p1;
wire   [59:0] rhs_V_5_fu_1356_p3;
wire   [59:0] shl_ln1192_1_fu_1371_p3;
wire   [59:0] add_ln1192_4_fu_1363_p2;
wire  signed [31:0] mul_ln728_6_fu_2094_p2;
wire   [59:0] add_ln1192_5_fu_1378_p2;
wire   [59:0] rhs_V_6_fu_1384_p3;
wire   [59:0] sub_ln1192_6_fu_1391_p2;
wire   [59:0] ret_V_fu_1397_p2;
wire   [73:0] shl_ln1192_7_fu_1414_p3;
wire   [73:0] add_ln1192_12_fu_1421_p2;
wire   [73:0] shl_ln1192_8_fu_1426_p3;
wire  signed [30:0] mul_ln728_8_fu_2101_p2;
wire   [72:0] rhs_V_8_fu_1439_p3;
wire   [73:0] sub_ln1192_10_fu_1433_p2;
wire  signed [73:0] sext_ln1192_16_fu_1446_p1;
wire   [73:0] sub_ln1192_11_fu_1450_p2;
wire   [73:0] ret_V_2_fu_1456_p2;
wire   [59:0] shl_ln1192_9_fu_1476_p3;
wire   [58:0] rhs_V_12_fu_1488_p3;
wire   [59:0] sub_ln1192_13_fu_1483_p2;
wire  signed [59:0] sext_ln1192_21_fu_1495_p1;
wire  signed [31:0] mul_ln1192_15_fu_2107_p2;
wire   [59:0] shl_ln1192_s_fu_1505_p3;
wire   [59:0] sub_ln1192_14_fu_1499_p2;
wire   [59:0] add_ln1192_15_fu_1512_p2;
wire   [59:0] ret_V_3_fu_1518_p2;
wire   [58:0] rhs_V_16_fu_1535_p3;
wire  signed [59:0] sext_ln1192_26_fu_1542_p1;
wire   [59:0] rhs_V_17_fu_1551_p3;
wire   [59:0] add_ln1192_20_fu_1546_p2;
wire   [57:0] rhs_V_18_fu_1564_p3;
wire  signed [59:0] sext_ln1192_27_fu_1571_p1;
wire   [59:0] add_ln1192_21_fu_1558_p2;
wire   [58:0] rhs_V_19_fu_1581_p3;
wire   [59:0] add_ln1192_22_fu_1575_p2;
wire  signed [59:0] sext_ln1192_28_fu_1588_p1;
wire   [54:0] rhs_V_20_fu_1598_p3;
wire  signed [59:0] sext_ln1192_29_fu_1605_p1;
wire   [59:0] sub_ln1192_17_fu_1592_p2;
wire   [58:0] rhs_V_21_fu_1615_p3;
wire   [59:0] add_ln1192_23_fu_1609_p2;
wire  signed [59:0] sext_ln1192_30_fu_1622_p1;
wire  signed [27:0] mul_ln728_21_fu_2113_p2;
wire   [55:0] rhs_V_22_fu_1635_p3;
wire   [59:0] sub_ln1192_18_fu_1626_p2;
wire  signed [59:0] sext_ln1192_31_fu_1642_p1;
wire   [59:0] sub_ln1192_19_fu_1646_p2;
wire   [59:0] ret_V_4_fu_1652_p2;
wire   [73:0] shl_ln1192_11_fu_1669_p3;
wire   [73:0] shl_ln1192_12_fu_1681_p3;
wire   [73:0] sub_ln1192_21_fu_1676_p2;
wire   [69:0] rhs_V_26_fu_1694_p3;
wire  signed [73:0] sext_ln1192_36_fu_1701_p1;
wire   [73:0] add_ln1192_26_fu_1688_p2;
wire   [71:0] rhs_V_27_fu_1711_p3;
wire   [73:0] add_ln1192_27_fu_1705_p2;
wire  signed [73:0] sext_ln1192_37_fu_1718_p1;
wire   [73:0] shl_ln1192_13_fu_1728_p3;
wire   [73:0] sub_ln1192_22_fu_1722_p2;
wire   [73:0] add_ln1192_28_fu_1735_p2;
wire   [73:0] shl_ln1192_14_fu_1741_p3;
wire  signed [26:0] mul_ln728_27_fu_2120_p2;
wire   [68:0] rhs_V_28_fu_1754_p3;
wire   [73:0] sub_ln1192_23_fu_1748_p2;
wire  signed [73:0] sext_ln1192_39_fu_1761_p1;
wire   [73:0] sub_ln1192_24_fu_1765_p2;
wire   [73:0] ret_V_6_fu_1771_p2;
wire   [9:0] r_V_17_fu_1788_p0;
wire   [9:0] r_V_fu_1794_p0;
wire   [8:0] r_V_2_fu_1800_p0;
wire   [9:0] r_V_7_fu_1806_p0;
wire   [11:0] r_V_9_fu_1812_p0;
wire   [10:0] r_V_12_fu_1818_p0;
wire   [12:0] r_V_20_fu_1830_p0;
wire   [11:0] r_V_22_fu_1836_p0;
wire  signed [17:0] r_V_22_fu_1836_p1;
wire   [10:0] r_V_25_fu_1842_p0;
wire  signed [17:0] r_V_25_fu_1842_p1;
wire   [11:0] r_V_29_fu_1848_p0;
wire  signed [17:0] r_V_29_fu_1848_p1;
wire  signed [10:0] r_V_35_fu_1854_p0;
wire   [10:0] r_V_38_fu_1860_p0;
wire  signed [17:0] r_V_38_fu_1860_p1;
wire  signed [17:0] r_V_1_fu_1866_p1;
wire   [11:0] r_V_5_fu_1878_p0;
wire   [10:0] r_V_6_fu_1884_p0;
wire  signed [17:0] r_V_6_fu_1884_p1;
wire  signed [17:0] r_V_8_fu_1889_p1;
wire   [11:0] r_V_11_fu_1895_p0;
wire  signed [17:0] r_V_11_fu_1895_p1;
wire   [9:0] mul_ln728_7_fu_1900_p0;
wire  signed [17:0] mul_ln728_7_fu_1900_p1;
wire   [12:0] r_V_24_fu_1905_p0;
wire  signed [17:0] r_V_24_fu_1905_p1;
wire   [13:0] r_V_27_fu_1910_p0;
wire  signed [17:0] r_V_27_fu_1910_p1;
wire  signed [31:0] sext_ln1118_15_fu_384_p1;
wire   [9:0] r_V_37_fu_1916_p0;
wire  signed [17:0] r_V_37_fu_1916_p1;
wire   [13:0] r_V_40_fu_1921_p0;
wire  signed [17:0] r_V_40_fu_1921_p1;
wire   [10:0] r_V_46_fu_1935_p0;
wire  signed [17:0] r_V_46_fu_1935_p1;
wire   [10:0] r_V_51_fu_1948_p0;
wire  signed [17:0] r_V_51_fu_1948_p1;
wire   [10:0] r_V_54_fu_1953_p0;
wire   [8:0] mul_ln728_2_fu_1959_p0;
wire   [11:0] mul_ln728_3_fu_1965_p0;
wire  signed [17:0] mul_ln728_3_fu_1965_p1;
wire   [13:0] r_V_14_fu_1970_p0;
wire   [12:0] r_V_15_fu_1976_p0;
wire   [12:0] r_V_28_fu_1990_p0;
wire  signed [17:0] r_V_28_fu_1990_p1;
wire   [11:0] r_V_31_fu_1995_p0;
wire  signed [17:0] r_V_31_fu_1995_p1;
wire   [11:0] r_V_32_fu_2000_p0;
wire   [13:0] r_V_33_fu_2006_p0;
wire   [10:0] r_V_34_fu_2012_p0;
wire  signed [17:0] r_V_34_fu_2012_p1;
wire   [11:0] r_V_41_fu_2023_p0;
wire  signed [17:0] r_V_41_fu_2023_p1;
wire   [11:0] r_V_42_fu_2028_p0;
wire  signed [17:0] r_V_42_fu_2028_p1;
wire   [10:0] r_V_47_fu_2033_p0;
wire  signed [17:0] r_V_47_fu_2033_p1;
wire   [7:0] r_V_53_fu_2038_p0;
wire   [12:0] r_V_56_fu_2044_p0;
wire   [14:0] mul_ln728_5_fu_2050_p0;
wire  signed [17:0] mul_ln728_5_fu_2050_p1;
wire   [12:0] mul_ln728_17_fu_2055_p0;
wire  signed [17:0] mul_ln728_17_fu_2055_p1;
wire   [13:0] mul_ln728_18_fu_2060_p0;
wire   [9:0] mul_ln728_19_fu_2066_p0;
wire   [13:0] mul_ln728_20_fu_2072_p0;
wire  signed [17:0] mul_ln728_20_fu_2072_p1;
wire   [12:0] mul_ln728_24_fu_2077_p0;
wire  signed [17:0] mul_ln728_24_fu_2077_p1;
wire   [12:0] mul_ln728_26_fu_2089_p0;
wire  signed [17:0] mul_ln728_26_fu_2089_p1;
wire   [14:0] mul_ln728_6_fu_2094_p0;
wire   [13:0] mul_ln728_8_fu_2101_p0;
wire  signed [17:0] mul_ln728_8_fu_2101_p1;
wire   [15:0] mul_ln1192_15_fu_2107_p0;
wire  signed [17:0] mul_ln1192_15_fu_2107_p1;
wire   [10:0] mul_ln728_21_fu_2113_p0;
wire   [9:0] mul_ln728_27_fu_2120_p0;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 x_V_preg = 288'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mul_mul_10ns_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_10ns_18s_28_1_1_U1(
    .din0(r_V_17_fu_1788_p0),
    .din1(p_Val2_4_fu_287_p4),
    .dout(r_V_17_fu_1788_p2)
);

myproject_mul_mul_10ns_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_10ns_18s_28_1_1_U2(
    .din0(r_V_fu_1794_p0),
    .din1(trunc_ln1117_reg_2127),
    .dout(r_V_fu_1794_p2)
);

myproject_mul_mul_9ns_18s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_9ns_18s_27_1_1_U3(
    .din0(r_V_2_fu_1800_p0),
    .din1(trunc_ln1117_reg_2127),
    .dout(r_V_2_fu_1800_p2)
);

myproject_mul_mul_10ns_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_10ns_18s_28_1_1_U4(
    .din0(r_V_7_fu_1806_p0),
    .din1(tmp_1_reg_2137),
    .dout(r_V_7_fu_1806_p2)
);

myproject_mul_mul_12ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_12ns_18s_30_1_1_U5(
    .din0(r_V_9_fu_1812_p0),
    .din1(tmp_1_reg_2137),
    .dout(r_V_9_fu_1812_p2)
);

myproject_mul_mul_11ns_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_11ns_18s_29_1_1_U6(
    .din0(r_V_12_fu_1818_p0),
    .din1(tmp_1_reg_2137),
    .dout(r_V_12_fu_1818_p2)
);

myproject_mul_mul_28s_18s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 46 ))
myproject_mul_mul_28s_18s_46_1_1_U7(
    .din0(r_V_17_reg_2187),
    .din1(p_Val2_4_reg_2170),
    .dout(r_V_18_fu_1824_p2)
);

myproject_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_13ns_18s_31_1_1_U8(
    .din0(r_V_20_fu_1830_p0),
    .din1(p_Val2_4_reg_2170),
    .dout(r_V_20_fu_1830_p2)
);

myproject_mul_mul_12ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_12ns_18s_30_1_1_U9(
    .din0(r_V_22_fu_1836_p0),
    .din1(r_V_22_fu_1836_p1),
    .dout(r_V_22_fu_1836_p2)
);

myproject_mul_mul_11ns_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_11ns_18s_29_1_1_U10(
    .din0(r_V_25_fu_1842_p0),
    .din1(r_V_25_fu_1842_p1),
    .dout(r_V_25_fu_1842_p2)
);

myproject_mul_mul_12ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_12ns_18s_30_1_1_U11(
    .din0(r_V_29_fu_1848_p0),
    .din1(r_V_29_fu_1848_p1),
    .dout(r_V_29_fu_1848_p2)
);

myproject_mul_mul_11s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_11s_18s_29_1_1_U12(
    .din0(r_V_35_fu_1854_p0),
    .din1(trunc_ln1117_reg_2127),
    .dout(r_V_35_fu_1854_p2)
);

myproject_mul_mul_11ns_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_11ns_18s_29_1_1_U13(
    .din0(r_V_38_fu_1860_p0),
    .din1(r_V_38_fu_1860_p1),
    .dout(r_V_38_fu_1860_p2)
);

myproject_mul_mul_28s_18s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 46 ))
myproject_mul_mul_28s_18s_46_1_1_U14(
    .din0(r_V_reg_2232),
    .din1(r_V_1_fu_1866_p1),
    .dout(r_V_1_fu_1866_p2)
);

myproject_mul_mul_27s_18s_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 45 ))
myproject_mul_mul_27s_18s_45_1_1_U15(
    .din0(r_V_2_reg_2237),
    .din1(tmp_1_reg_2137_pp0_iter1_reg),
    .dout(r_V_3_fu_1872_p2)
);

myproject_mul_mul_12ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_12ns_18s_30_1_1_U16(
    .din0(r_V_5_fu_1878_p0),
    .din1(trunc_ln1117_reg_2127_pp0_iter1_reg),
    .dout(r_V_5_fu_1878_p2)
);

myproject_mul_mul_11ns_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_11ns_18s_29_1_1_U17(
    .din0(r_V_6_fu_1884_p0),
    .din1(r_V_6_fu_1884_p1),
    .dout(r_V_6_fu_1884_p2)
);

myproject_mul_mul_28s_18s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 46 ))
myproject_mul_mul_28s_18s_46_1_1_U18(
    .din0(r_V_7_reg_2276),
    .din1(r_V_8_fu_1889_p1),
    .dout(r_V_8_fu_1889_p2)
);

myproject_mul_mul_12ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_12ns_18s_30_1_1_U19(
    .din0(r_V_11_fu_1895_p0),
    .din1(r_V_11_fu_1895_p1),
    .dout(r_V_11_fu_1895_p2)
);

myproject_mul_mul_10ns_18s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_10ns_18s_27_1_1_U20(
    .din0(mul_ln728_7_fu_1900_p0),
    .din1(mul_ln728_7_fu_1900_p1),
    .dout(mul_ln728_7_fu_1900_p2)
);

myproject_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_13ns_18s_31_1_1_U21(
    .din0(r_V_24_fu_1905_p0),
    .din1(r_V_24_fu_1905_p1),
    .dout(r_V_24_fu_1905_p2)
);

myproject_mul_mul_14ns_18s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_14ns_18s_32_1_1_U22(
    .din0(r_V_27_fu_1910_p0),
    .din1(r_V_27_fu_1910_p1),
    .dout(r_V_27_fu_1910_p2)
);

myproject_mul_mul_10ns_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_10ns_18s_28_1_1_U23(
    .din0(r_V_37_fu_1916_p0),
    .din1(r_V_37_fu_1916_p1),
    .dout(r_V_37_fu_1916_p2)
);

myproject_mul_mul_14ns_18s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_14ns_18s_32_1_1_U24(
    .din0(r_V_40_fu_1921_p0),
    .din1(r_V_40_fu_1921_p1),
    .dout(r_V_40_fu_1921_p2)
);

myproject_am_submul_25s_19s_18s_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 44 ))
myproject_am_submul_25s_19s_18s_44_1_1_U25(
    .din0(shl_ln1118_1_fu_489_p3),
    .din1(shl_ln1118_2_fu_500_p3),
    .din2(tmp_1_reg_2137_pp0_iter1_reg),
    .dout(grp_fu_1927_p3)
);

myproject_mul_mul_11ns_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_11ns_18s_29_1_1_U26(
    .din0(r_V_46_fu_1935_p0),
    .din1(r_V_46_fu_1935_p1),
    .dout(r_V_46_fu_1935_p2)
);

myproject_am_submul_25s_19s_18s_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 44 ))
myproject_am_submul_25s_19s_18s_44_1_1_U27(
    .din0(shl_ln1118_3_fu_511_p3),
    .din1(shl_ln1118_4_fu_522_p3),
    .din2(tmp_5_reg_2201_pp0_iter1_reg),
    .dout(grp_fu_1940_p3)
);

myproject_mul_mul_11ns_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_11ns_18s_29_1_1_U28(
    .din0(r_V_51_fu_1948_p0),
    .din1(r_V_51_fu_1948_p1),
    .dout(r_V_51_fu_1948_p2)
);

myproject_mul_mul_11ns_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_11ns_18s_29_1_1_U29(
    .din0(r_V_54_fu_1953_p0),
    .din1(tmp_5_reg_2201_pp0_iter1_reg),
    .dout(r_V_54_fu_1953_p2)
);

myproject_mul_mul_9ns_18s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_9ns_18s_26_1_1_U30(
    .din0(mul_ln728_2_fu_1959_p0),
    .din1(trunc_ln1117_reg_2127_pp0_iter2_reg),
    .dout(mul_ln728_2_fu_1959_p2)
);

myproject_mul_mul_12ns_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_12ns_18s_29_1_1_U31(
    .din0(mul_ln728_3_fu_1965_p0),
    .din1(mul_ln728_3_fu_1965_p1),
    .dout(mul_ln728_3_fu_1965_p2)
);

myproject_mul_mul_14ns_18s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_14ns_18s_32_1_1_U32(
    .din0(r_V_14_fu_1970_p0),
    .din1(tmp_1_reg_2137_pp0_iter2_reg),
    .dout(r_V_14_fu_1970_p2)
);

myproject_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_13ns_18s_31_1_1_U33(
    .din0(r_V_15_fu_1976_p0),
    .din1(tmp_2_reg_2158_pp0_iter2_reg),
    .dout(r_V_15_fu_1976_p2)
);

myproject_mac_muladd_26s_18s_41s_43_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 41 ),
    .dout_WIDTH( 43 ))
myproject_mac_muladd_26s_18s_41s_43_1_1_U34(
    .din0(r_V_16_fu_638_p2),
    .din1(tmp_1_reg_2137_pp0_iter2_reg),
    .din2(rhs_V_7_fu_651_p3),
    .dout(grp_fu_1982_p3)
);

myproject_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_13ns_18s_31_1_1_U35(
    .din0(r_V_28_fu_1990_p0),
    .din1(r_V_28_fu_1990_p1),
    .dout(r_V_28_fu_1990_p2)
);

myproject_mul_mul_12ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_12ns_18s_30_1_1_U36(
    .din0(r_V_31_fu_1995_p0),
    .din1(r_V_31_fu_1995_p1),
    .dout(r_V_31_fu_1995_p2)
);

myproject_mul_mul_12ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_12ns_18s_30_1_1_U37(
    .din0(r_V_32_fu_2000_p0),
    .din1(tmp_2_reg_2158_pp0_iter2_reg),
    .dout(r_V_32_fu_2000_p2)
);

myproject_mul_mul_14ns_18s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_14ns_18s_32_1_1_U38(
    .din0(r_V_33_fu_2006_p0),
    .din1(tmp_5_reg_2201_pp0_iter2_reg),
    .dout(r_V_33_fu_2006_p2)
);

myproject_mul_mul_11ns_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_11ns_18s_29_1_1_U39(
    .din0(r_V_34_fu_2012_p0),
    .din1(r_V_34_fu_2012_p1),
    .dout(r_V_34_fu_2012_p2)
);

myproject_mul_mul_28s_18s_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 44 ))
myproject_mul_mul_28s_18s_44_1_1_U40(
    .din0(r_V_37_reg_2436),
    .din1(p_Val2_4_reg_2170_pp0_iter2_reg),
    .dout(mul_ln728_12_fu_2017_p2)
);

myproject_mul_mul_12ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_12ns_18s_30_1_1_U41(
    .din0(r_V_41_fu_2023_p0),
    .din1(r_V_41_fu_2023_p1),
    .dout(r_V_41_fu_2023_p2)
);

myproject_mul_mul_12ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_12ns_18s_30_1_1_U42(
    .din0(r_V_42_fu_2028_p0),
    .din1(r_V_42_fu_2028_p1),
    .dout(r_V_42_fu_2028_p2)
);

myproject_mul_mul_11ns_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_11ns_18s_29_1_1_U43(
    .din0(r_V_47_fu_2033_p0),
    .din1(r_V_47_fu_2033_p1),
    .dout(r_V_47_fu_2033_p2)
);

myproject_mul_mul_8ns_18s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_8ns_18s_26_1_1_U44(
    .din0(r_V_53_fu_2038_p0),
    .din1(tmp_1_reg_2137_pp0_iter2_reg),
    .dout(r_V_53_fu_2038_p2)
);

myproject_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_13ns_18s_31_1_1_U45(
    .din0(r_V_56_fu_2044_p0),
    .din1(tmp_5_reg_2201_pp0_iter2_reg),
    .dout(r_V_56_fu_2044_p2)
);

myproject_mul_mul_15ns_18s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_15ns_18s_32_1_1_U46(
    .din0(mul_ln728_5_fu_2050_p0),
    .din1(mul_ln728_5_fu_2050_p1),
    .dout(mul_ln728_5_fu_2050_p2)
);

myproject_mul_mul_13ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_13ns_18s_30_1_1_U47(
    .din0(mul_ln728_17_fu_2055_p0),
    .din1(mul_ln728_17_fu_2055_p1),
    .dout(mul_ln728_17_fu_2055_p2)
);

myproject_mul_mul_14ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_14ns_18s_31_1_1_U48(
    .din0(mul_ln728_18_fu_2060_p0),
    .din1(tmp_1_reg_2137_pp0_iter3_reg),
    .dout(mul_ln728_18_fu_2060_p2)
);

myproject_mul_mul_10ns_18s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_10ns_18s_27_1_1_U49(
    .din0(mul_ln728_19_fu_2066_p0),
    .din1(tmp_2_reg_2158_pp0_iter3_reg),
    .dout(mul_ln728_19_fu_2066_p2)
);

myproject_mul_mul_14ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_14ns_18s_31_1_1_U50(
    .din0(mul_ln728_20_fu_2072_p0),
    .din1(mul_ln728_20_fu_2072_p1),
    .dout(mul_ln728_20_fu_2072_p2)
);

myproject_mul_mul_13ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_13ns_18s_30_1_1_U51(
    .din0(mul_ln728_24_fu_2077_p0),
    .din1(mul_ln728_24_fu_2077_p1),
    .dout(mul_ln728_24_fu_2077_p2)
);

myproject_mul_mul_26s_18s_42_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 42 ))
myproject_mul_mul_26s_18s_42_1_1_U52(
    .din0(r_V_53_reg_2687),
    .din1(tmp_5_reg_2201_pp0_iter3_reg),
    .dout(mul_ln728_25_fu_2083_p2)
);

myproject_mul_mul_13ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_13ns_18s_30_1_1_U53(
    .din0(mul_ln728_26_fu_2089_p0),
    .din1(mul_ln728_26_fu_2089_p1),
    .dout(mul_ln728_26_fu_2089_p2)
);

myproject_mul_mul_15ns_18s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_15ns_18s_32_1_1_U54(
    .din0(mul_ln728_6_fu_2094_p0),
    .din1(tmp_2_reg_2158_pp0_iter4_reg),
    .dout(mul_ln728_6_fu_2094_p2)
);

myproject_mul_mul_14ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_14ns_18s_31_1_1_U55(
    .din0(mul_ln728_8_fu_2101_p0),
    .din1(mul_ln728_8_fu_2101_p1),
    .dout(mul_ln728_8_fu_2101_p2)
);

myproject_mul_mul_16ns_18s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16ns_18s_32_1_1_U56(
    .din0(mul_ln1192_15_fu_2107_p0),
    .din1(mul_ln1192_15_fu_2107_p1),
    .dout(mul_ln1192_15_fu_2107_p2)
);

myproject_mul_mul_11ns_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_11ns_18s_28_1_1_U57(
    .din0(mul_ln728_21_fu_2113_p0),
    .din1(tmp_4_reg_2192_pp0_iter4_reg),
    .dout(mul_ln728_21_fu_2113_p2)
);

myproject_mul_mul_10ns_18s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_10ns_18s_27_1_1_U58(
    .din0(mul_ln728_27_fu_2120_p0),
    .din1(tmp_5_reg_2201_pp0_iter4_reg),
    .dout(mul_ln728_27_fu_2120_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 288'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_11_reg_2717 <= add_ln1192_11_fu_1049_p2;
        add_ln1192_14_reg_2732 <= add_ln1192_14_fu_1134_p2;
        add_ln1192_25_reg_2782 <= add_ln1192_25_fu_1319_p2;
        mul_ln1192_10_reg_2571 <= mul_ln1192_10_fu_715_p2;
        mul_ln1192_11_reg_2576 <= mul_ln1192_11_fu_721_p2;
        mul_ln1192_12_reg_2581 <= mul_ln1192_12_fu_730_p2;
        mul_ln1192_12_reg_2581_pp0_iter4_reg <= mul_ln1192_12_reg_2581;
        mul_ln1192_13_reg_2722 <= mul_ln1192_13_fu_1064_p2;
        mul_ln1192_14_reg_2727 <= mul_ln1192_14_fu_1128_p2;
        mul_ln1192_16_reg_2626 <= mul_ln1192_16_fu_759_p2;
        mul_ln1192_17_reg_2636 <= mul_ln1192_17_fu_774_p2;
        mul_ln1192_18_reg_2641 <= mul_ln1192_18_fu_783_p2;
        mul_ln1192_19_reg_2777 <= mul_ln1192_19_fu_1313_p2;
        mul_ln1192_1_reg_2516 <= mul_ln1192_1_fu_598_p2;
        mul_ln1192_20_reg_2787 <= mul_ln1192_20_fu_1328_p2;
        mul_ln1192_21_reg_2802 <= mul_ln1192_21_fu_1342_p2;
        mul_ln1192_22_reg_2807 <= mul_ln1192_22_fu_1350_p2;
        mul_ln1192_2_reg_2526 <= mul_ln1192_2_fu_615_p2;
        mul_ln1192_4_reg_2712 <= mul_ln1192_4_fu_963_p2;
        mul_ln1192_5_reg_2546 <= mul_ln1192_5_fu_668_p2;
        mul_ln1192_6_reg_2551 <= mul_ln1192_6_fu_677_p2;
        mul_ln1192_7_reg_2556 <= mul_ln1192_7_fu_686_p2;
        mul_ln1192_8_reg_2561 <= mul_ln1192_8_fu_698_p2;
        mul_ln1192_9_reg_2566 <= mul_ln1192_9_fu_707_p2;
        mul_ln1192_reg_2511 <= mul_ln1192_fu_589_p2;
        mul_ln1193_1_reg_2591 <= mul_ln1193_1_fu_744_p2;
        mul_ln1193_reg_2481 <= mul_ln1193_fu_551_p2;
        mul_ln728_11_reg_2737 <= mul_ln728_11_fu_1143_p2;
        mul_ln728_12_reg_2631 <= mul_ln728_12_fu_2017_p2;
        mul_ln728_15_reg_2747 <= mul_ln728_15_fu_1235_p2;
        mul_ln728_16_reg_2752 <= mul_ln728_16_fu_1244_p2;
        mul_ln728_17_reg_2757 <= mul_ln728_17_fu_2055_p2;
        mul_ln728_18_reg_2762 <= mul_ln728_18_fu_2060_p2;
        mul_ln728_19_reg_2767 <= mul_ln728_19_fu_2066_p2;
        mul_ln728_1_reg_2491 <= mul_ln728_1_fu_571_p2;
        mul_ln728_20_reg_2772 <= mul_ln728_20_fu_2072_p2;
        mul_ln728_22_reg_2667 <= mul_ln728_22_fu_803_p2;
        mul_ln728_25_reg_2792 <= mul_ln728_25_fu_2083_p2;
        mul_ln728_26_reg_2797 <= mul_ln728_26_fu_2089_p2;
        mul_ln728_2_reg_2496 <= mul_ln728_2_fu_1959_p2;
        mul_ln728_3_reg_2501 <= mul_ln728_3_fu_1965_p2;
        mul_ln728_4_reg_2521 <= mul_ln728_4_fu_607_p2;
        mul_ln728_5_reg_2707 <= mul_ln728_5_fu_2050_p2;
        mul_ln728_7_reg_2386 <= mul_ln728_7_fu_1900_p2;
        mul_ln728_reg_2486 <= mul_ln728_fu_560_p2;
        p_Val2_4_reg_2170_pp0_iter2_reg <= p_Val2_4_reg_2170_pp0_iter1_reg;
        p_Val2_4_reg_2170_pp0_iter3_reg <= p_Val2_4_reg_2170_pp0_iter2_reg;
        r_V_10_reg_2371 <= r_V_10_fu_393_p2;
        r_V_11_reg_2376 <= r_V_11_fu_1895_p2;
        r_V_13_reg_2381 <= r_V_13_fu_402_p2;
        r_V_14_reg_2531 <= r_V_14_fu_1970_p2;
        r_V_15_reg_2536 <= r_V_15_fu_1976_p2;
        r_V_19_reg_2391 <= r_V_19_fu_420_p2;
        r_V_1_reg_2346 <= r_V_1_fu_1866_p2;
        r_V_21_reg_2396 <= r_V_21_fu_429_p2;
        r_V_23_reg_2401 <= r_V_23_fu_438_p2;
        r_V_24_reg_2406 <= r_V_24_fu_1905_p2;
        r_V_26_reg_2411 <= r_V_26_fu_447_p2;
        r_V_27_reg_2416 <= r_V_27_fu_1910_p2;
        r_V_28_reg_2586 <= r_V_28_fu_1990_p2;
        r_V_30_reg_2421 <= r_V_30_fu_462_p2;
        r_V_31_reg_2596 <= r_V_31_fu_1995_p2;
        r_V_32_reg_2601 <= r_V_32_fu_2000_p2;
        r_V_33_reg_2616 <= r_V_33_fu_2006_p2;
        r_V_34_reg_2621 <= r_V_34_fu_2012_p2;
        r_V_36_reg_2431 <= r_V_36_fu_474_p2;
        r_V_37_reg_2436 <= r_V_37_fu_1916_p2;
        r_V_38_reg_2327_pp0_iter2_reg <= r_V_38_reg_2327;
        r_V_38_reg_2327_pp0_iter3_reg <= r_V_38_reg_2327_pp0_iter2_reg;
        r_V_39_reg_2441 <= r_V_39_fu_483_p2;
        r_V_3_reg_2351 <= r_V_3_fu_1872_p2;
        r_V_40_reg_2446 <= r_V_40_fu_1921_p2;
        r_V_41_reg_2646 <= r_V_41_fu_2023_p2;
        r_V_42_reg_2651 <= r_V_42_fu_2028_p2;
        r_V_46_reg_2456 <= r_V_46_fu_1935_p2;
        r_V_47_reg_2672 <= r_V_47_fu_2033_p2;
        r_V_50_reg_2677 <= r_V_50_fu_811_p2;
        r_V_51_reg_2466 <= r_V_51_fu_1948_p2;
        r_V_52_reg_2682 <= r_V_52_fu_820_p2;
        r_V_53_reg_2687 <= r_V_53_fu_2038_p2;
        r_V_54_reg_2471 <= r_V_54_fu_1953_p2;
        r_V_55_reg_2692 <= r_V_55_fu_829_p2;
        r_V_56_reg_2697 <= r_V_56_fu_2044_p2;
        r_V_57_reg_2476 <= r_V_57_fu_545_p2;
        r_V_58_reg_2662 <= r_V_58_fu_794_p2;
        r_V_5_reg_2356 <= r_V_5_fu_1878_p2;
        r_V_6_reg_2361 <= r_V_6_fu_1884_p2;
        r_V_8_reg_2366 <= r_V_8_fu_1889_p2;
        sext_ln1118_16_reg_2242_pp0_iter2_reg <= sext_ln1118_16_reg_2242;
        sext_ln1118_17_reg_2249_pp0_iter2_reg <= sext_ln1118_17_reg_2249;
        sext_ln1118_17_reg_2249_pp0_iter3_reg <= sext_ln1118_17_reg_2249_pp0_iter2_reg;
        sext_ln1118_17_reg_2249_pp0_iter4_reg <= sext_ln1118_17_reg_2249_pp0_iter3_reg;
        sext_ln1118_19_reg_2256_pp0_iter2_reg <= sext_ln1118_19_reg_2256;
        sext_ln1118_19_reg_2256_pp0_iter3_reg <= sext_ln1118_19_reg_2256_pp0_iter2_reg;
        sext_ln1118_43_reg_2606 <= sext_ln1118_43_fu_750_p1;
        sext_ln1118_44_reg_2426 <= sext_ln1118_44_fu_468_p1;
        sext_ln1118_53_reg_2656 <= sext_ln1118_53_fu_791_p1;
        sext_ln1118_7_reg_2340 <= sext_ln1118_7_fu_372_p1;
        sext_ln1118_7_reg_2340_pp0_iter3_reg <= sext_ln1118_7_reg_2340;
        sext_ln1192_19_reg_2611 <= sext_ln1192_19_fu_753_p1;
        sext_ln1192_19_reg_2611_pp0_iter4_reg <= sext_ln1192_19_reg_2611;
        sext_ln1192_9_reg_2291_pp0_iter2_reg <= sext_ln1192_9_reg_2291;
        sext_ln1192_reg_2333 <= sext_ln1192_fu_363_p1;
        sext_ln728_1_reg_2264_pp0_iter2_reg <= sext_ln728_1_reg_2264;
        sext_ln728_1_reg_2264_pp0_iter3_reg <= sext_ln728_1_reg_2264_pp0_iter2_reg;
        sext_ln728_2_reg_2506 <= sext_ln728_2_fu_583_p1;
        sub_ln1192_16_reg_2742 <= sub_ln1192_16_fu_1226_p2;
        sub_ln1192_5_reg_2702 <= sub_ln1192_5_fu_951_p2;
        tmp_1_reg_2137_pp0_iter2_reg <= tmp_1_reg_2137_pp0_iter1_reg;
        tmp_1_reg_2137_pp0_iter3_reg <= tmp_1_reg_2137_pp0_iter2_reg;
        tmp_2_reg_2158_pp0_iter2_reg <= tmp_2_reg_2158_pp0_iter1_reg;
        tmp_2_reg_2158_pp0_iter3_reg <= tmp_2_reg_2158_pp0_iter2_reg;
        tmp_2_reg_2158_pp0_iter4_reg <= tmp_2_reg_2158_pp0_iter3_reg;
        tmp_4_reg_2192_pp0_iter2_reg <= tmp_4_reg_2192_pp0_iter1_reg;
        tmp_4_reg_2192_pp0_iter3_reg <= tmp_4_reg_2192_pp0_iter2_reg;
        tmp_4_reg_2192_pp0_iter4_reg <= tmp_4_reg_2192_pp0_iter3_reg;
        tmp_5_reg_2201_pp0_iter2_reg <= tmp_5_reg_2201_pp0_iter1_reg;
        tmp_5_reg_2201_pp0_iter3_reg <= tmp_5_reg_2201_pp0_iter2_reg;
        tmp_5_reg_2201_pp0_iter4_reg <= tmp_5_reg_2201_pp0_iter3_reg;
        trunc_ln1117_reg_2127_pp0_iter2_reg <= trunc_ln1117_reg_2127_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_4_reg_2170 <= {{x_V_in_sig[269:252]}};
        p_Val2_4_reg_2170_pp0_iter1_reg <= p_Val2_4_reg_2170;
        r_V_12_reg_2286 <= r_V_12_fu_1818_p2;
        r_V_17_reg_2187 <= r_V_17_fu_1788_p2;
        r_V_18_reg_2297 <= r_V_18_fu_1824_p2;
        r_V_20_reg_2302 <= r_V_20_fu_1830_p2;
        r_V_22_reg_2307 <= r_V_22_fu_1836_p2;
        r_V_25_reg_2312 <= r_V_25_fu_1842_p2;
        r_V_29_reg_2317 <= r_V_29_fu_1848_p2;
        r_V_2_reg_2237 <= r_V_2_fu_1800_p2;
        r_V_35_reg_2322 <= r_V_35_fu_1854_p2;
        r_V_38_reg_2327 <= r_V_38_fu_1860_p2;
        r_V_7_reg_2276 <= r_V_7_fu_1806_p2;
        r_V_9_reg_2281 <= r_V_9_fu_1812_p2;
        r_V_reg_2232 <= r_V_fu_1794_p2;
        sext_ln1118_16_reg_2242 <= sext_ln1118_16_fu_330_p1;
        sext_ln1118_17_reg_2249 <= sext_ln1118_17_fu_333_p1;
        sext_ln1118_19_reg_2256 <= sext_ln1118_19_fu_336_p1;
        sext_ln1118_21_reg_2271 <= sext_ln1118_21_fu_342_p1;
        sext_ln1118_2_reg_2222 <= sext_ln1118_2_fu_324_p1;
        sext_ln1118_3_reg_2227 <= sext_ln1118_3_fu_327_p1;
        sext_ln1118_reg_2217 <= sext_ln1118_fu_321_p1;
        sext_ln1192_9_reg_2291 <= sext_ln1192_9_fu_351_p1;
        sext_ln728_1_reg_2264 <= sext_ln728_1_fu_339_p1;
        tmp_1_reg_2137 <= {{x_V_in_sig[287:270]}};
        tmp_1_reg_2137_pp0_iter1_reg <= tmp_1_reg_2137;
        tmp_2_reg_2158 <= {{x_V_in_sig[53:36]}};
        tmp_2_reg_2158_pp0_iter1_reg <= tmp_2_reg_2158;
        tmp_4_reg_2192 <= {{x_V_in_sig[89:72]}};
        tmp_4_reg_2192_pp0_iter1_reg <= tmp_4_reg_2192;
        tmp_5_reg_2201 <= {{x_V_in_sig[71:54]}};
        tmp_5_reg_2201_pp0_iter1_reg <= tmp_5_reg_2201;
        trunc_ln1117_reg_2127 <= trunc_ln1117_fu_263_p1;
        trunc_ln1117_reg_2127_pp0_iter1_reg <= trunc_ln1117_reg_2127;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        r_V_44_reg_2451 <= grp_fu_1927_p3;
        r_V_49_reg_2461 <= grp_fu_1940_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ret_V_1_reg_2541 <= grp_fu_1982_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_1023_p2 = (shl_ln1192_4_fu_1016_p3 + add_ln1192_9_fu_1010_p2);

assign add_ln1192_11_fu_1049_p2 = (shl_ln1192_6_fu_1042_p3 + sub_ln1192_9_fu_1036_p2);

assign add_ln1192_12_fu_1421_p2 = (shl_ln1192_7_fu_1414_p3 + add_ln1192_11_reg_2717);

assign add_ln1192_14_fu_1134_p2 = (rhs_V_11_fu_1111_p3 + sub_ln1192_12_fu_1119_p2);

assign add_ln1192_15_fu_1512_p2 = (shl_ln1192_s_fu_1505_p3 + sub_ln1192_14_fu_1499_p2);

assign add_ln1192_17_fu_1160_p2 = ($signed(sext_ln1192_23_fu_1156_p1) + $signed(mul_ln1192_16_reg_2626));

assign add_ln1192_18_fu_1165_p2 = (add_ln1192_17_fu_1160_p2 + mul_ln1192_17_reg_2636);

assign add_ln1192_19_fu_1203_p2 = ($signed(sext_ln1192_25_fu_1199_p1) + $signed(sub_ln1192_15_fu_1177_p2));

assign add_ln1192_1_fu_900_p2 = ($signed(sext_ln1192_5_fu_896_p1) + $signed(sub_ln1192_2_fu_883_p2));

assign add_ln1192_20_fu_1546_p2 = ($signed(sext_ln1192_26_fu_1542_p1) + $signed(sub_ln1192_16_reg_2742));

assign add_ln1192_21_fu_1558_p2 = (rhs_V_17_fu_1551_p3 + add_ln1192_20_fu_1546_p2);

assign add_ln1192_22_fu_1575_p2 = ($signed(sext_ln1192_27_fu_1571_p1) + $signed(add_ln1192_21_fu_1558_p2));

assign add_ln1192_23_fu_1609_p2 = ($signed(sext_ln1192_29_fu_1605_p1) + $signed(sub_ln1192_17_fu_1592_p2));

assign add_ln1192_25_fu_1319_p2 = ($signed(sub_ln1192_20_fu_1290_p2) + $signed(sext_ln1192_33_fu_1303_p1));

assign add_ln1192_26_fu_1688_p2 = (shl_ln1192_12_fu_1681_p3 + sub_ln1192_21_fu_1676_p2);

assign add_ln1192_27_fu_1705_p2 = ($signed(sext_ln1192_36_fu_1701_p1) + $signed(add_ln1192_26_fu_1688_p2));

assign add_ln1192_28_fu_1735_p2 = (shl_ln1192_13_fu_1728_p3 + sub_ln1192_22_fu_1722_p2);

assign add_ln1192_2_fu_911_p2 = (sub_ln1192_3_fu_906_p2 + mul_ln1192_1_reg_2516);

assign add_ln1192_3_fu_923_p2 = (rhs_V_4_fu_916_p3 + add_ln1192_2_fu_911_p2);

assign add_ln1192_4_fu_1363_p2 = (rhs_V_5_fu_1356_p3 + sub_ln1192_5_reg_2702);

assign add_ln1192_5_fu_1378_p2 = (shl_ln1192_1_fu_1371_p3 + add_ln1192_4_fu_1363_p2);

assign add_ln1192_8_fu_980_p2 = ($signed(sext_ln1192_10_fu_976_p1) + $signed(mul_ln1192_5_reg_2546));

assign add_ln1192_9_fu_1010_p2 = (shl_ln1192_3_fu_1003_p3 + sub_ln1192_8_fu_997_p2);

assign add_ln1192_fu_866_p2 = ($signed(sext_ln1192_3_fu_862_p1) + $signed(sub_ln1192_1_fu_846_p2));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign lhs_V_fu_969_p3 = {{ret_V_1_reg_2541}, {28'd0}};

assign mul_ln1192_10_fu_715_p0 = sext_ln1118_36_fu_712_p1;

assign mul_ln1192_10_fu_715_p1 = sext_ln1192_1_fu_533_p1;

assign mul_ln1192_10_fu_715_p2 = ($signed(mul_ln1192_10_fu_715_p0) * $signed(mul_ln1192_10_fu_715_p1));

assign mul_ln1192_11_fu_721_p0 = sext_ln1118_36_fu_712_p1;

assign mul_ln1192_11_fu_721_p1 = sext_ln1192_13_fu_695_p1;

assign mul_ln1192_11_fu_721_p2 = ($signed(mul_ln1192_11_fu_721_p0) * $signed(mul_ln1192_11_fu_721_p1));

assign mul_ln1192_12_fu_730_p0 = r_V_27_reg_2416;

assign mul_ln1192_12_fu_730_p1 = sext_ln1192_reg_2333;

assign mul_ln1192_12_fu_730_p2 = ($signed(mul_ln1192_12_fu_730_p0) * $signed(mul_ln1192_12_fu_730_p1));

assign mul_ln1192_13_fu_1064_p0 = r_V_28_reg_2586;

assign mul_ln1192_13_fu_1064_p1 = sext_ln728_6_fu_1058_p1;

assign mul_ln1192_13_fu_1064_p2 = ($signed(mul_ln1192_13_fu_1064_p0) * $signed(mul_ln1192_13_fu_1064_p1));

assign mul_ln1192_14_fu_1128_p0 = r_V_33_reg_2616;

assign mul_ln1192_14_fu_1128_p1 = sext_ln1192_17_fu_1070_p1;

assign mul_ln1192_14_fu_1128_p2 = ($signed(mul_ln1192_14_fu_1128_p0) * $signed(mul_ln1192_14_fu_1128_p1));

assign mul_ln1192_15_fu_2107_p0 = 32'd30133;

assign mul_ln1192_15_fu_2107_p1 = sext_ln1192_19_reg_2611_pp0_iter4_reg;

assign mul_ln1192_16_fu_759_p0 = r_V_36_reg_2431;

assign mul_ln1192_16_fu_759_p1 = p_Val2_4_reg_2170_pp0_iter2_reg;

assign mul_ln1192_16_fu_759_p2 = ($signed(mul_ln1192_16_fu_759_p0) * $signed(mul_ln1192_16_fu_759_p1));

assign mul_ln1192_17_fu_774_p0 = r_V_39_reg_2441;

assign mul_ln1192_17_fu_774_p1 = sext_ln1192_2_fu_542_p1;

assign mul_ln1192_17_fu_774_p2 = ($signed(mul_ln1192_17_fu_774_p0) * $signed(mul_ln1192_17_fu_774_p1));

assign mul_ln1192_18_fu_783_p0 = r_V_40_reg_2446;

assign mul_ln1192_18_fu_783_p1 = sext_ln1192_9_reg_2291_pp0_iter2_reg;

assign mul_ln1192_18_fu_783_p2 = ($signed(mul_ln1192_18_fu_783_p0) * $signed(mul_ln1192_18_fu_783_p1));

assign mul_ln1192_19_fu_1313_p0 = r_V_50_reg_2677;

assign mul_ln1192_19_fu_1313_p1 = tmp_5_reg_2201_pp0_iter3_reg;

assign mul_ln1192_19_fu_1313_p2 = ($signed(mul_ln1192_19_fu_1313_p0) * $signed(mul_ln1192_19_fu_1313_p1));

assign mul_ln1192_1_fu_598_p0 = r_V_10_reg_2371;

assign mul_ln1192_1_fu_598_p1 = sext_ln1192_2_fu_542_p1;

assign mul_ln1192_1_fu_598_p2 = ($signed(mul_ln1192_1_fu_598_p0) * $signed(mul_ln1192_1_fu_598_p1));

assign mul_ln1192_20_fu_1328_p0 = r_V_52_reg_2682;

assign mul_ln1192_20_fu_1328_p1 = sext_ln1118_53_reg_2656;

assign mul_ln1192_20_fu_1328_p2 = ($signed(mul_ln1192_20_fu_1328_p0) * $signed(mul_ln1192_20_fu_1328_p1));

assign mul_ln1192_21_fu_1342_p0 = r_V_55_reg_2692;

assign mul_ln1192_21_fu_1342_p1 = sext_ln1118_53_reg_2656;

assign mul_ln1192_21_fu_1342_p2 = ($signed(mul_ln1192_21_fu_1342_p0) * $signed(mul_ln1192_21_fu_1342_p1));

assign mul_ln1192_22_fu_1350_p0 = r_V_56_reg_2697;

assign mul_ln1192_22_fu_1350_p1 = sext_ln1192_17_fu_1070_p1;

assign mul_ln1192_22_fu_1350_p2 = ($signed(mul_ln1192_22_fu_1350_p0) * $signed(mul_ln1192_22_fu_1350_p1));

assign mul_ln1192_2_fu_615_p0 = r_V_13_reg_2381;

assign mul_ln1192_2_fu_615_p1 = sext_ln1192_2_fu_542_p1;

assign mul_ln1192_2_fu_615_p2 = ($signed(mul_ln1192_2_fu_615_p0) * $signed(mul_ln1192_2_fu_615_p1));

assign mul_ln1192_3_fu_937_p0 = r_V_14_reg_2531;

assign mul_ln1192_3_fu_937_p1 = sext_ln728_fu_852_p1;

assign mul_ln1192_3_fu_937_p2 = ($signed(mul_ln1192_3_fu_937_p0) * $signed(mul_ln1192_3_fu_937_p1));

assign mul_ln1192_4_fu_963_p0 = r_V_15_reg_2536;

assign mul_ln1192_4_fu_963_p1 = sext_ln728_fu_852_p1;

assign mul_ln1192_4_fu_963_p2 = ($signed(mul_ln1192_4_fu_963_p0) * $signed(mul_ln1192_4_fu_963_p1));

assign mul_ln1192_5_fu_668_p0 = sext_ln1118_32_fu_662_p1;

assign mul_ln1192_5_fu_668_p1 = tmp_1_reg_2137_pp0_iter2_reg;

assign mul_ln1192_5_fu_668_p2 = ($signed(mul_ln1192_5_fu_668_p0) * $signed(mul_ln1192_5_fu_668_p1));

assign mul_ln1192_6_fu_677_p0 = sext_ln1118_32_fu_662_p1;

assign mul_ln1192_6_fu_677_p1 = tmp_4_reg_2192_pp0_iter2_reg;

assign mul_ln1192_6_fu_677_p2 = ($signed(mul_ln1192_6_fu_677_p0) * $signed(mul_ln1192_6_fu_677_p1));

assign mul_ln1192_7_fu_686_p0 = r_V_21_reg_2396;

assign mul_ln1192_7_fu_686_p1 = sext_ln1192_1_fu_533_p1;

assign mul_ln1192_7_fu_686_p2 = ($signed(mul_ln1192_7_fu_686_p0) * $signed(mul_ln1192_7_fu_686_p1));

assign mul_ln1192_8_fu_698_p0 = r_V_23_reg_2401;

assign mul_ln1192_8_fu_698_p1 = sext_ln1192_13_fu_695_p1;

assign mul_ln1192_8_fu_698_p2 = ($signed(mul_ln1192_8_fu_698_p0) * $signed(mul_ln1192_8_fu_698_p1));

assign mul_ln1192_9_fu_707_p0 = r_V_24_reg_2406;

assign mul_ln1192_9_fu_707_p1 = sext_ln1192_9_reg_2291_pp0_iter2_reg;

assign mul_ln1192_9_fu_707_p2 = ($signed(mul_ln1192_9_fu_707_p0) * $signed(mul_ln1192_9_fu_707_p1));

assign mul_ln1192_fu_589_p0 = r_V_8_reg_2366;

assign mul_ln1192_fu_589_p1 = sext_ln1192_1_fu_533_p1;

assign mul_ln1192_fu_589_p2 = ($signed(mul_ln1192_fu_589_p0) * $signed(mul_ln1192_fu_589_p1));

assign mul_ln1193_1_fu_744_p0 = r_V_30_reg_2421;

assign mul_ln1193_1_fu_744_p1 = sext_ln1192_13_fu_695_p1;

assign mul_ln1193_1_fu_744_p2 = ($signed(mul_ln1193_1_fu_744_p0) * $signed(mul_ln1193_1_fu_744_p1));

assign mul_ln1193_fu_551_p0 = r_V_1_reg_2346;

assign mul_ln1193_fu_551_p1 = sext_ln1192_1_fu_533_p1;

assign mul_ln1193_fu_551_p2 = ($signed(mul_ln1193_fu_551_p0) * $signed(mul_ln1193_fu_551_p1));

assign mul_ln728_10_fu_1105_p0 = r_V_32_reg_2601;

assign mul_ln728_10_fu_1105_p1 = sext_ln1192_17_fu_1070_p1;

assign mul_ln728_10_fu_1105_p2 = ($signed(mul_ln728_10_fu_1105_p0) * $signed(mul_ln728_10_fu_1105_p1));

assign mul_ln728_11_fu_1143_p0 = r_V_34_reg_2621;

assign mul_ln728_11_fu_1143_p1 = tmp_4_reg_2192_pp0_iter3_reg;

assign mul_ln728_11_fu_1143_p2 = ($signed(mul_ln728_11_fu_1143_p0) * $signed(mul_ln728_11_fu_1143_p1));

assign mul_ln728_13_fu_1186_p0 = sext_ln1118_48_fu_1183_p1;

assign mul_ln728_13_fu_1186_p1 = sext_ln1118_7_reg_2340_pp0_iter3_reg;

assign mul_ln728_13_fu_1186_p2 = ($signed(mul_ln728_13_fu_1186_p0) * $signed(mul_ln728_13_fu_1186_p1));

assign mul_ln728_14_fu_1212_p0 = r_V_41_reg_2646;

assign mul_ln728_14_fu_1212_p1 = sext_ln728_fu_852_p1;

assign mul_ln728_14_fu_1212_p2 = ($signed(mul_ln728_14_fu_1212_p0) * $signed(mul_ln728_14_fu_1212_p1));

assign mul_ln728_15_fu_1235_p0 = sext_ln1118_48_fu_1183_p1;

assign mul_ln728_15_fu_1235_p1 = sext_ln1118_49_fu_1232_p1;

assign mul_ln728_15_fu_1235_p2 = ($signed(mul_ln728_15_fu_1235_p0) * $signed(mul_ln728_15_fu_1235_p1));

assign mul_ln728_16_fu_1244_p0 = r_V_42_reg_2651;

assign mul_ln728_16_fu_1244_p1 = sext_ln728_6_fu_1058_p1;

assign mul_ln728_16_fu_1244_p2 = ($signed(mul_ln728_16_fu_1244_p0) * $signed(mul_ln728_16_fu_1244_p1));

assign mul_ln728_17_fu_2055_p0 = 30'd2872;

assign mul_ln728_17_fu_2055_p1 = sext_ln1118_19_reg_2256_pp0_iter3_reg;

assign mul_ln728_18_fu_2060_p0 = 31'd4229;

assign mul_ln728_19_fu_2066_p0 = 27'd477;

assign mul_ln728_1_fu_571_p0 = r_V_6_reg_2361;

assign mul_ln728_1_fu_571_p1 = tmp_2_reg_2158_pp0_iter2_reg;

assign mul_ln728_1_fu_571_p2 = ($signed(mul_ln728_1_fu_571_p0) * $signed(mul_ln728_1_fu_571_p1));

assign mul_ln728_20_fu_2072_p0 = 31'd4229;

assign mul_ln728_20_fu_2072_p1 = sext_ln1118_43_reg_2606;

assign mul_ln728_21_fu_2113_p0 = 28'd955;

assign mul_ln728_22_fu_803_p0 = r_V_46_reg_2456;

assign mul_ln728_22_fu_803_p1 = sext_ln1118_7_reg_2340;

assign mul_ln728_22_fu_803_p2 = ($signed(mul_ln728_22_fu_803_p0) * $signed(mul_ln728_22_fu_803_p1));

assign mul_ln728_23_fu_1272_p0 = r_V_47_reg_2672;

assign mul_ln728_23_fu_1272_p1 = sext_ln1118_49_fu_1232_p1;

assign mul_ln728_23_fu_1272_p2 = ($signed(mul_ln728_23_fu_1272_p0) * $signed(mul_ln728_23_fu_1272_p1));

assign mul_ln728_24_fu_2077_p0 = 30'd3781;

assign mul_ln728_24_fu_2077_p1 = sext_ln1118_19_reg_2256_pp0_iter3_reg;

assign mul_ln728_26_fu_2089_p0 = 30'd3585;

assign mul_ln728_26_fu_2089_p1 = sext_ln728_1_reg_2264_pp0_iter3_reg;

assign mul_ln728_27_fu_2120_p0 = 27'd454;

assign mul_ln728_2_fu_1959_p0 = 26'd152;

assign mul_ln728_3_fu_1965_p0 = 29'd2001;

assign mul_ln728_3_fu_1965_p1 = sext_ln1118_16_reg_2242_pp0_iter2_reg;

assign mul_ln728_4_fu_607_p0 = r_V_11_reg_2376;

assign mul_ln728_4_fu_607_p1 = sext_ln1192_reg_2333;

assign mul_ln728_4_fu_607_p2 = ($signed(mul_ln728_4_fu_607_p0) * $signed(mul_ln728_4_fu_607_p1));

assign mul_ln728_5_fu_2050_p0 = 32'd8318;

assign mul_ln728_5_fu_2050_p1 = sext_ln728_2_reg_2506;

assign mul_ln728_6_fu_2094_p0 = 32'd8774;

assign mul_ln728_7_fu_1900_p0 = 27'd450;

assign mul_ln728_7_fu_1900_p1 = sext_ln1118_2_reg_2222;

assign mul_ln728_8_fu_2101_p0 = 31'd6155;

assign mul_ln728_8_fu_2101_p1 = sext_ln1118_17_reg_2249_pp0_iter4_reg;

assign mul_ln728_9_fu_1083_p0 = r_V_31_reg_2596;

assign mul_ln728_9_fu_1083_p1 = sext_ln1192_17_fu_1070_p1;

assign mul_ln728_9_fu_1083_p2 = ($signed(mul_ln728_9_fu_1083_p0) * $signed(mul_ln728_9_fu_1083_p1));

assign mul_ln728_fu_560_p0 = r_V_5_reg_2356;

assign mul_ln728_fu_560_p1 = sext_ln1192_reg_2333;

assign mul_ln728_fu_560_p2 = ($signed(mul_ln728_fu_560_p0) * $signed(mul_ln728_fu_560_p1));

assign p_Val2_4_fu_287_p4 = {{x_V_in_sig[269:252]}};

assign r_V_10_fu_393_p0 = r_V_9_reg_2281;

assign r_V_10_fu_393_p1 = tmp_1_reg_2137_pp0_iter1_reg;

assign r_V_10_fu_393_p2 = ($signed(r_V_10_fu_393_p0) * $signed(r_V_10_fu_393_p1));

assign r_V_11_fu_1895_p0 = 30'd1204;

assign r_V_11_fu_1895_p1 = sext_ln728_1_reg_2264;

assign r_V_12_fu_1818_p0 = 29'd597;

assign r_V_13_fu_402_p0 = r_V_12_reg_2286;

assign r_V_13_fu_402_p1 = tmp_2_reg_2158_pp0_iter1_reg;

assign r_V_13_fu_402_p2 = ($signed(r_V_13_fu_402_p0) * $signed(r_V_13_fu_402_p1));

assign r_V_14_fu_1970_p0 = 32'd5436;

assign r_V_15_fu_1976_p0 = 31'd2481;

assign r_V_16_fu_638_p2 = ($signed(26'd0) - $signed(sext_ln1118_28_fu_634_p1));

assign r_V_17_fu_1788_p0 = 28'd429;

assign r_V_19_fu_420_p0 = r_V_18_reg_2297;

assign r_V_19_fu_420_p1 = tmp_1_reg_2137_pp0_iter1_reg;

assign r_V_19_fu_420_p2 = ($signed(r_V_19_fu_420_p0) * $signed(r_V_19_fu_420_p1));

assign r_V_1_fu_1866_p1 = sext_ln1192_fu_363_p1;

assign r_V_20_fu_1830_p0 = 31'd2366;

assign r_V_21_fu_429_p0 = r_V_20_reg_2302;

assign r_V_21_fu_429_p1 = p_Val2_4_reg_2170_pp0_iter1_reg;

assign r_V_21_fu_429_p2 = ($signed(r_V_21_fu_429_p0) * $signed(r_V_21_fu_429_p1));

assign r_V_22_fu_1836_p0 = 30'd1511;

assign r_V_22_fu_1836_p1 = sext_ln1118_19_fu_336_p1;

assign r_V_23_fu_438_p0 = r_V_22_reg_2307;

assign r_V_23_fu_438_p1 = p_Val2_4_reg_2170_pp0_iter1_reg;

assign r_V_23_fu_438_p2 = ($signed(r_V_23_fu_438_p0) * $signed(r_V_23_fu_438_p1));

assign r_V_24_fu_1905_p0 = 31'd3006;

assign r_V_24_fu_1905_p1 = sext_ln1118_17_reg_2249;

assign r_V_25_fu_1842_p0 = 29'd879;

assign r_V_25_fu_1842_p1 = sext_ln1118_16_fu_330_p1;

assign r_V_26_fu_447_p0 = r_V_25_reg_2312;

assign r_V_26_fu_447_p1 = tmp_1_reg_2137_pp0_iter1_reg;

assign r_V_26_fu_447_p2 = ($signed(r_V_26_fu_447_p0) * $signed(r_V_26_fu_447_p1));

assign r_V_27_fu_1910_p0 = 32'd4845;

assign r_V_27_fu_1910_p1 = sext_ln1118_15_fu_384_p1;

assign r_V_28_fu_1990_p0 = 31'd3095;

assign r_V_28_fu_1990_p1 = sext_ln1118_17_reg_2249_pp0_iter2_reg;

assign r_V_29_fu_1848_p0 = 30'd1117;

assign r_V_29_fu_1848_p1 = sext_ln1118_19_fu_336_p1;

assign r_V_2_fu_1800_p0 = 27'd149;

assign r_V_30_fu_462_p0 = r_V_29_reg_2317;

assign r_V_30_fu_462_p1 = tmp_5_reg_2201_pp0_iter1_reg;

assign r_V_30_fu_462_p2 = ($signed(r_V_30_fu_462_p0) * $signed(r_V_30_fu_462_p1));

assign r_V_31_fu_1995_p0 = 30'd1676;

assign r_V_31_fu_1995_p1 = sext_ln728_1_reg_2264_pp0_iter2_reg;

assign r_V_32_fu_2000_p0 = 30'd1558;

assign r_V_33_fu_2006_p0 = 32'd5956;

assign r_V_34_fu_2012_p0 = 29'd558;

assign r_V_34_fu_2012_p1 = sext_ln1118_44_reg_2426;

assign r_V_35_fu_1854_p0 = 29'd536870053;

assign r_V_36_fu_474_p0 = r_V_35_reg_2322;

assign r_V_36_fu_474_p1 = sext_ln1118_29_fu_408_p1;

assign r_V_36_fu_474_p2 = ($signed(r_V_36_fu_474_p0) * $signed(r_V_36_fu_474_p1));

assign r_V_37_fu_1916_p0 = 28'd477;

assign r_V_37_fu_1916_p1 = sext_ln1118_3_reg_2227;

assign r_V_38_fu_1860_p0 = 29'd859;

assign r_V_38_fu_1860_p1 = sext_ln1118_16_fu_330_p1;

assign r_V_39_fu_483_p0 = r_V_38_reg_2327;

assign r_V_39_fu_483_p1 = sext_ln1118_29_fu_408_p1;

assign r_V_39_fu_483_p2 = ($signed(r_V_39_fu_483_p0) * $signed(r_V_39_fu_483_p1));

assign r_V_40_fu_1921_p0 = 32'd4363;

assign r_V_40_fu_1921_p1 = sext_ln1118_15_fu_384_p1;

assign r_V_41_fu_2023_p0 = 30'd1336;

assign r_V_41_fu_2023_p1 = sext_ln1118_19_reg_2256_pp0_iter2_reg;

assign r_V_42_fu_2028_p0 = 30'd1718;

assign r_V_42_fu_2028_p1 = sext_ln1118_19_reg_2256_pp0_iter2_reg;

assign r_V_46_fu_1935_p0 = 29'd810;

assign r_V_46_fu_1935_p1 = sext_ln1118_16_reg_2242;

assign r_V_47_fu_2033_p0 = 29'd683;

assign r_V_47_fu_2033_p1 = sext_ln1118_16_reg_2242_pp0_iter2_reg;

assign r_V_50_fu_811_p0 = r_V_49_reg_2461;

assign r_V_50_fu_811_p1 = sext_ln1118_53_fu_791_p1;

assign r_V_50_fu_811_p2 = ($signed(r_V_50_fu_811_p0) * $signed(r_V_50_fu_811_p1));

assign r_V_51_fu_1948_p0 = 29'd810;

assign r_V_51_fu_1948_p1 = sext_ln1118_21_reg_2271;

assign r_V_52_fu_820_p0 = r_V_51_reg_2466;

assign r_V_52_fu_820_p1 = sext_ln1118_38_fu_735_p1;

assign r_V_52_fu_820_p2 = ($signed(r_V_52_fu_820_p0) * $signed(r_V_52_fu_820_p1));

assign r_V_53_fu_2038_p0 = 26'd84;

assign r_V_54_fu_1953_p0 = 29'd683;

assign r_V_55_fu_829_p0 = r_V_54_reg_2471;

assign r_V_55_fu_829_p1 = sext_ln1118_38_fu_735_p1;

assign r_V_55_fu_829_p2 = ($signed(r_V_55_fu_829_p0) * $signed(r_V_55_fu_829_p1));

assign r_V_56_fu_2044_p0 = 31'd3781;

assign r_V_57_fu_545_p0 = r_V_3_reg_2351;

assign r_V_57_fu_545_p1 = sext_ln1192_2_fu_542_p1;

assign r_V_57_fu_545_p2 = ($signed(r_V_57_fu_545_p0) * $signed(r_V_57_fu_545_p1));

assign r_V_58_fu_794_p0 = r_V_44_reg_2451;

assign r_V_58_fu_794_p1 = sext_ln1118_53_fu_791_p1;

assign r_V_58_fu_794_p2 = ($signed(r_V_58_fu_794_p0) * $signed(r_V_58_fu_794_p1));

assign r_V_5_fu_1878_p0 = 30'd1204;

assign r_V_6_fu_1884_p0 = 29'd620;

assign r_V_6_fu_1884_p1 = sext_ln1118_reg_2217;

assign r_V_7_fu_1806_p0 = 28'd298;

assign r_V_8_fu_1889_p1 = sext_ln1192_fu_363_p1;

assign r_V_9_fu_1812_p0 = 30'd1343;

assign r_V_fu_1794_p0 = 28'd298;

assign ret_V_2_fu_1456_p2 = ($signed(74'd17960571486735651831808) + $signed(sub_ln1192_11_fu_1450_p2));

assign ret_V_3_fu_1518_p2 = ($signed(60'd1132004395400036352) + $signed(add_ln1192_15_fu_1512_p2));

assign ret_V_4_fu_1652_p2 = ($signed(60'd1120595862750232576) + $signed(sub_ln1192_19_fu_1646_p2));

assign ret_V_5_fu_1264_p2 = ($signed(r_V_58_reg_2662) - $signed(sext_ln728_13_fu_1260_p1));

assign ret_V_6_fu_1771_p2 = ($signed(74'd18418065151282456297472) + $signed(sub_ln1192_24_fu_1765_p2));

assign ret_V_fu_1397_p2 = ($signed(60'd1105004787868368896) + $signed(sub_ln1192_6_fu_1391_p2));

assign rhs_V_10_fu_1089_p3 = {{mul_ln728_9_fu_1083_p2}, {14'd0}};

assign rhs_V_11_fu_1111_p3 = {{mul_ln728_10_fu_1105_p2}, {14'd0}};

assign rhs_V_12_fu_1488_p3 = {{mul_ln728_11_reg_2737}, {14'd0}};

assign rhs_V_13_fu_1149_p3 = {{mul_ln728_12_reg_2631}, {14'd0}};

assign rhs_V_14_fu_1191_p3 = {{mul_ln728_13_fu_1186_p2}, {14'd0}};

assign rhs_V_15_fu_1218_p3 = {{mul_ln728_14_fu_1212_p2}, {14'd0}};

assign rhs_V_16_fu_1535_p3 = {{mul_ln728_15_reg_2747}, {14'd0}};

assign rhs_V_17_fu_1551_p3 = {{mul_ln728_16_reg_2752}, {14'd0}};

assign rhs_V_18_fu_1564_p3 = {{mul_ln728_17_reg_2757}, {28'd0}};

assign rhs_V_19_fu_1581_p3 = {{mul_ln728_18_reg_2762}, {28'd0}};

assign rhs_V_1_fu_855_p3 = {{mul_ln728_1_reg_2491}, {14'd0}};

assign rhs_V_20_fu_1598_p3 = {{mul_ln728_19_reg_2767}, {28'd0}};

assign rhs_V_21_fu_1615_p3 = {{mul_ln728_20_reg_2772}, {28'd0}};

assign rhs_V_22_fu_1635_p3 = {{mul_ln728_21_fu_2113_p2}, {28'd0}};

assign rhs_V_23_fu_1253_p3 = {{mul_ln728_22_reg_2667}, {14'd0}};

assign rhs_V_24_fu_1278_p3 = {{mul_ln728_23_fu_1272_p2}, {14'd0}};

assign rhs_V_25_fu_1296_p3 = {{mul_ln728_24_fu_2077_p2}, {28'd0}};

assign rhs_V_26_fu_1694_p3 = {{mul_ln728_25_reg_2792}, {28'd0}};

assign rhs_V_27_fu_1711_p3 = {{mul_ln728_26_reg_2797}, {42'd0}};

assign rhs_V_28_fu_1754_p3 = {{mul_ln728_27_fu_2120_p2}, {42'd0}};

assign rhs_V_2_fu_872_p3 = {{mul_ln728_2_reg_2496}, {28'd0}};

assign rhs_V_3_fu_889_p3 = {{mul_ln728_3_reg_2501}, {28'd0}};

assign rhs_V_4_fu_916_p3 = {{mul_ln728_4_reg_2521}, {14'd0}};

assign rhs_V_5_fu_1356_p3 = {{mul_ln728_5_reg_2707}, {28'd0}};

assign rhs_V_6_fu_1384_p3 = {{mul_ln728_6_fu_2094_p2}, {28'd0}};

assign rhs_V_7_fu_651_p3 = {{mul_ln728_7_reg_2386}, {14'd0}};

assign rhs_V_8_fu_1439_p3 = {{mul_ln728_8_fu_2101_p2}, {42'd0}};

assign rhs_V_9_fu_1073_p3 = {{p_Val2_4_reg_2170_pp0_iter3_reg}, {42'd0}};

assign rhs_V_fu_839_p3 = {{mul_ln728_reg_2486}, {14'd0}};

assign sext_ln1118_15_fu_384_p1 = p_Val2_4_reg_2170_pp0_iter1_reg;

assign sext_ln1118_16_fu_330_p1 = p_Val2_4_reg_2170;

assign sext_ln1118_17_fu_333_p1 = p_Val2_4_reg_2170;

assign sext_ln1118_19_fu_336_p1 = p_Val2_4_reg_2170;

assign sext_ln1118_21_fu_342_p1 = tmp_1_reg_2137;

assign sext_ln1118_28_fu_634_p1 = $signed(shl_ln1_fu_627_p3);

assign sext_ln1118_29_fu_408_p1 = p_Val2_4_reg_2170_pp0_iter1_reg;

assign sext_ln1118_2_fu_324_p1 = trunc_ln1117_reg_2127;

assign sext_ln1118_32_fu_662_p1 = $signed(r_V_19_reg_2391);

assign sext_ln1118_36_fu_712_p1 = $signed(r_V_26_reg_2411);

assign sext_ln1118_38_fu_735_p1 = tmp_5_reg_2201_pp0_iter2_reg;

assign sext_ln1118_3_fu_327_p1 = trunc_ln1117_reg_2127;

assign sext_ln1118_43_fu_750_p1 = tmp_5_reg_2201_pp0_iter2_reg;

assign sext_ln1118_44_fu_468_p1 = tmp_5_reg_2201_pp0_iter1_reg;

assign sext_ln1118_48_fu_1183_p1 = r_V_38_reg_2327_pp0_iter3_reg;

assign sext_ln1118_49_fu_1232_p1 = tmp_5_reg_2201_pp0_iter3_reg;

assign sext_ln1118_53_fu_791_p1 = tmp_5_reg_2201_pp0_iter2_reg;

assign sext_ln1118_7_fu_372_p1 = tmp_1_reg_2137_pp0_iter1_reg;

assign sext_ln1118_fu_321_p1 = trunc_ln1117_reg_2127;

assign sext_ln1192_10_fu_976_p1 = $signed(lhs_V_fu_969_p3);

assign sext_ln1192_13_fu_695_p1 = tmp_4_reg_2192_pp0_iter2_reg;

assign sext_ln1192_16_fu_1446_p1 = $signed(rhs_V_8_fu_1439_p3);

assign sext_ln1192_17_fu_1070_p1 = tmp_5_reg_2201_pp0_iter3_reg;

assign sext_ln1192_19_fu_753_p1 = tmp_5_reg_2201_pp0_iter2_reg;

assign sext_ln1192_1_fu_533_p1 = tmp_1_reg_2137_pp0_iter2_reg;

assign sext_ln1192_21_fu_1495_p1 = $signed(rhs_V_12_fu_1488_p3);

assign sext_ln1192_23_fu_1156_p1 = $signed(rhs_V_13_fu_1149_p3);

assign sext_ln1192_25_fu_1199_p1 = $signed(rhs_V_14_fu_1191_p3);

assign sext_ln1192_26_fu_1542_p1 = $signed(rhs_V_16_fu_1535_p3);

assign sext_ln1192_27_fu_1571_p1 = $signed(rhs_V_18_fu_1564_p3);

assign sext_ln1192_28_fu_1588_p1 = $signed(rhs_V_19_fu_1581_p3);

assign sext_ln1192_29_fu_1605_p1 = $signed(rhs_V_20_fu_1598_p3);

assign sext_ln1192_2_fu_542_p1 = tmp_2_reg_2158_pp0_iter2_reg;

assign sext_ln1192_30_fu_1622_p1 = $signed(rhs_V_21_fu_1615_p3);

assign sext_ln1192_31_fu_1642_p1 = $signed(rhs_V_22_fu_1635_p3);

assign sext_ln1192_32_fu_1286_p1 = $signed(rhs_V_24_fu_1278_p3);

assign sext_ln1192_33_fu_1303_p1 = $signed(rhs_V_25_fu_1296_p3);

assign sext_ln1192_36_fu_1701_p1 = $signed(rhs_V_26_fu_1694_p3);

assign sext_ln1192_37_fu_1718_p1 = $signed(rhs_V_27_fu_1711_p3);

assign sext_ln1192_39_fu_1761_p1 = $signed(rhs_V_28_fu_1754_p3);

assign sext_ln1192_3_fu_862_p1 = $signed(rhs_V_1_fu_855_p3);

assign sext_ln1192_4_fu_879_p1 = $signed(rhs_V_2_fu_872_p3);

assign sext_ln1192_5_fu_896_p1 = $signed(rhs_V_3_fu_889_p3);

assign sext_ln1192_9_fu_351_p1 = p_Val2_4_reg_2170;

assign sext_ln1192_fu_363_p1 = tmp_1_reg_2137_pp0_iter1_reg;

assign sext_ln728_13_fu_1260_p1 = $signed(rhs_V_23_fu_1253_p3);

assign sext_ln728_1_fu_339_p1 = tmp_1_reg_2137;

assign sext_ln728_2_fu_583_p1 = tmp_1_reg_2137_pp0_iter2_reg;

assign sext_ln728_6_fu_1058_p1 = tmp_4_reg_2192_pp0_iter3_reg;

assign sext_ln728_fu_852_p1 = tmp_2_reg_2158_pp0_iter3_reg;

assign shl_ln1118_1_fu_489_p3 = {{p_Val2_4_reg_2170_pp0_iter1_reg}, {7'd0}};

assign shl_ln1118_2_fu_500_p3 = {{p_Val2_4_reg_2170_pp0_iter1_reg}, {1'd0}};

assign shl_ln1118_3_fu_511_p3 = {{tmp_1_reg_2137_pp0_iter1_reg}, {7'd0}};

assign shl_ln1118_4_fu_522_p3 = {{tmp_1_reg_2137_pp0_iter1_reg}, {1'd0}};

assign shl_ln1192_10_fu_1170_p3 = {{mul_ln1192_18_reg_2641}, {14'd0}};

assign shl_ln1192_11_fu_1669_p3 = {{add_ln1192_25_reg_2782}, {14'd0}};

assign shl_ln1192_12_fu_1681_p3 = {{mul_ln1192_20_reg_2787}, {14'd0}};

assign shl_ln1192_13_fu_1728_p3 = {{mul_ln1192_21_reg_2802}, {14'd0}};

assign shl_ln1192_14_fu_1741_p3 = {{mul_ln1192_22_reg_2807}, {28'd0}};

assign shl_ln1192_1_fu_1371_p3 = {{mul_ln1192_4_reg_2712}, {14'd0}};

assign shl_ln1192_2_fu_990_p3 = {{mul_ln1192_7_reg_2556}, {14'd0}};

assign shl_ln1192_3_fu_1003_p3 = {{mul_ln1192_8_reg_2561}, {14'd0}};

assign shl_ln1192_4_fu_1016_p3 = {{mul_ln1192_9_reg_2566}, {28'd0}};

assign shl_ln1192_5_fu_1029_p3 = {{mul_ln1192_10_reg_2571}, {14'd0}};

assign shl_ln1192_6_fu_1042_p3 = {{mul_ln1192_11_reg_2576}, {14'd0}};

assign shl_ln1192_7_fu_1414_p3 = {{mul_ln1192_12_reg_2581_pp0_iter4_reg}, {28'd0}};

assign shl_ln1192_8_fu_1426_p3 = {{mul_ln1192_13_reg_2722}, {28'd0}};

assign shl_ln1192_9_fu_1476_p3 = {{mul_ln1192_14_reg_2727}, {14'd0}};

assign shl_ln1192_s_fu_1505_p3 = {{mul_ln1192_15_fu_2107_p2}, {28'd0}};

assign shl_ln1_fu_627_p3 = {{trunc_ln1117_reg_2127_pp0_iter2_reg}, {7'd0}};

assign shl_ln_fu_943_p3 = {{mul_ln1192_3_fu_937_p2}, {14'd0}};

assign sub_ln1192_10_fu_1433_p2 = (add_ln1192_12_fu_1421_p2 - shl_ln1192_8_fu_1426_p3);

assign sub_ln1192_11_fu_1450_p2 = ($signed(sub_ln1192_10_fu_1433_p2) - $signed(sext_ln1192_16_fu_1446_p1));

assign sub_ln1192_12_fu_1119_p2 = (sub_ln1193_fu_1097_p2 - rhs_V_10_fu_1089_p3);

assign sub_ln1192_13_fu_1483_p2 = (add_ln1192_14_reg_2732 - shl_ln1192_9_fu_1476_p3);

assign sub_ln1192_14_fu_1499_p2 = ($signed(sub_ln1192_13_fu_1483_p2) - $signed(sext_ln1192_21_fu_1495_p1));

assign sub_ln1192_15_fu_1177_p2 = (add_ln1192_18_fu_1165_p2 - shl_ln1192_10_fu_1170_p3);

assign sub_ln1192_16_fu_1226_p2 = (add_ln1192_19_fu_1203_p2 - rhs_V_15_fu_1218_p3);

assign sub_ln1192_17_fu_1592_p2 = ($signed(add_ln1192_22_fu_1575_p2) - $signed(sext_ln1192_28_fu_1588_p1));

assign sub_ln1192_18_fu_1626_p2 = ($signed(add_ln1192_23_fu_1609_p2) - $signed(sext_ln1192_30_fu_1622_p1));

assign sub_ln1192_19_fu_1646_p2 = ($signed(sub_ln1192_18_fu_1626_p2) - $signed(sext_ln1192_31_fu_1642_p1));

assign sub_ln1192_1_fu_846_p2 = (sub_ln1192_fu_835_p2 - rhs_V_fu_839_p3);

assign sub_ln1192_20_fu_1290_p2 = ($signed(ret_V_5_fu_1264_p2) - $signed(sext_ln1192_32_fu_1286_p1));

assign sub_ln1192_21_fu_1676_p2 = (shl_ln1192_11_fu_1669_p3 - mul_ln1192_19_reg_2777);

assign sub_ln1192_22_fu_1722_p2 = ($signed(add_ln1192_27_fu_1705_p2) - $signed(sext_ln1192_37_fu_1718_p1));

assign sub_ln1192_23_fu_1748_p2 = (add_ln1192_28_fu_1735_p2 - shl_ln1192_14_fu_1741_p3);

assign sub_ln1192_24_fu_1765_p2 = ($signed(sub_ln1192_23_fu_1748_p2) - $signed(sext_ln1192_39_fu_1761_p1));

assign sub_ln1192_2_fu_883_p2 = ($signed(add_ln1192_fu_866_p2) - $signed(sext_ln1192_4_fu_879_p1));

assign sub_ln1192_3_fu_906_p2 = (add_ln1192_1_fu_900_p2 - mul_ln1192_reg_2511);

assign sub_ln1192_4_fu_929_p2 = (add_ln1192_3_fu_923_p2 - mul_ln1192_2_reg_2526);

assign sub_ln1192_5_fu_951_p2 = (sub_ln1192_4_fu_929_p2 - shl_ln_fu_943_p3);

assign sub_ln1192_6_fu_1391_p2 = (add_ln1192_5_fu_1378_p2 - rhs_V_6_fu_1384_p3);

assign sub_ln1192_7_fu_985_p2 = (add_ln1192_8_fu_980_p2 - mul_ln1192_6_reg_2551);

assign sub_ln1192_8_fu_997_p2 = (sub_ln1192_7_fu_985_p2 - shl_ln1192_2_fu_990_p3);

assign sub_ln1192_9_fu_1036_p2 = (add_ln1192_10_fu_1023_p2 - shl_ln1192_5_fu_1029_p3);

assign sub_ln1192_fu_835_p2 = (mul_ln1193_reg_2481 - r_V_57_reg_2476);

assign sub_ln1193_fu_1097_p2 = (mul_ln1193_1_reg_2591 - rhs_V_9_fu_1073_p3);

assign trunc_ln1117_fu_263_p1 = x_V_in_sig[17:0];

assign y_0_V = {{ret_V_fu_1397_p2[59:42]}};

assign y_1_V = {{ret_V_2_fu_1456_p2[73:56]}};

assign y_2_V = {{ret_V_3_fu_1518_p2[59:42]}};

assign y_3_V = {{ret_V_4_fu_1652_p2[59:42]}};

assign y_4_V = {{ret_V_6_fu_1771_p2[73:56]}};

endmodule //myproject
