
*** Running vivado
    with args -log pfm_dynamic_freq_counter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_freq_counter_0_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_freq_counter_0_0.tcl -notrace
INFO: Dispatch client connection id - 38337
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2763.430 ; gain = 0.023 ; free physical = 311170 ; free virtual = 491432
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top pfm_dynamic_freq_counter_0_0 -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 175301
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3515.750 ; gain = 285.668 ; free physical = 308289 ; free virtual = 488554
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_freq_counter_0_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_0_0/synth/pfm_dynamic_freq_counter_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'freq_counter' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/5634/src/freq_counter.v:52]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (1#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized0' (1#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/5634/src/freq_counter.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/5634/src/freq_counter.v:303]
INFO: [Synth 8-6155] done synthesizing module 'freq_counter' (2#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/5634/src/freq_counter.v:52]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_freq_counter_0_0' (3#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_0_0/synth/pfm_dynamic_freq_counter_0_0.v:58]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[31] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[30] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[29] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[28] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[27] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[26] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[25] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[24] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[23] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[22] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[21] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[20] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[19] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[18] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[17] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[16] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[15] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[14] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[13] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[12] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[11] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[10] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[9] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[8] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[7] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[6] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[5] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[4] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awprot[2] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awprot[1] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awprot[0] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_wstrb[3] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_wstrb[2] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_wstrb[1] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_wstrb[0] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[31] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[30] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[29] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[28] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[27] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[26] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[25] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[24] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[23] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[22] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[21] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[20] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[19] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[18] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[17] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[16] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[15] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[14] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[13] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[12] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[11] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[10] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[9] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[8] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[7] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[6] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[5] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_araddr[4] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_arprot[2] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_arprot[1] in module freq_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_arprot[0] in module freq_counter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3567.688 ; gain = 337.605 ; free physical = 306535 ; free virtual = 486805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 3585.500 ; gain = 355.418 ; free physical = 306356 ; free virtual = 486627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 3585.500 ; gain = 355.418 ; free physical = 306356 ; free virtual = 486627
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3585.500 ; gain = 0.000 ; free physical = 307275 ; free virtual = 487545
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pfm_dynamic_freq_counter_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pfm_dynamic_freq_counter_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3710.031 ; gain = 0.000 ; free physical = 307766 ; free virtual = 488049
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3710.031 ; gain = 0.000 ; free physical = 307787 ; free virtual = 488067
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3710.031 ; gain = 479.949 ; free physical = 307296 ; free virtual = 487623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3710.031 ; gain = 479.949 ; free physical = 307295 ; free virtual = 487622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_array_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_array_single_inst1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_array_single_inst2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_array_single_inst5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_array_single_inst6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_array_single_inst7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_array_single_inst3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_array_single_inst4. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3710.031 ; gain = 479.949 ; free physical = 307287 ; free virtual = 487614
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'freq_counter'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'freq_counter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              IDLE_WRITE |                              001 |                              001
   WAIT_FOR_WVALID_WRITE |                              010 |                              010
   WAIT_FOR_BREADY_WRITE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_write_reg' in module 'freq_counter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               IDLE_READ |                               01 |                               01
    WAIT_FOR_RVALID_READ |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_read_reg' in module 'freq_counter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 3710.031 ; gain = 479.949 ; free physical = 307127 ; free virtual = 487455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design pfm_dynamic_freq_counter_0_0 has port axil_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design pfm_dynamic_freq_counter_0_0 has port axil_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design pfm_dynamic_freq_counter_0_0 has port axil_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design pfm_dynamic_freq_counter_0_0 has port axil_rresp[0] driven by constant 0
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[31] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[30] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[29] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[28] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[27] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[26] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[25] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[24] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[23] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[22] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[21] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[20] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[19] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[18] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[17] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[16] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[15] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[14] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[13] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[12] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[11] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[10] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[9] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[8] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[7] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[6] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[5] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awaddr[4] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awprot[2] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axil_awprot[1] in module pfm_dynamic_freq_counter_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 3710.031 ; gain = 479.949 ; free physical = 306779 ; free virtual = 487072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:01:03 . Memory (MB): peak = 4011.602 ; gain = 781.520 ; free physical = 306674 ; free virtual = 486962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:01:03 . Memory (MB): peak = 4012.602 ; gain = 782.520 ; free physical = 307223 ; free virtual = 487511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:01:03 . Memory (MB): peak = 4040.648 ; gain = 810.566 ; free physical = 308789 ; free virtual = 489077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:01:10 . Memory (MB): peak = 4040.648 ; gain = 810.566 ; free physical = 309000 ; free virtual = 489284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:01:10 . Memory (MB): peak = 4040.648 ; gain = 810.566 ; free physical = 309000 ; free virtual = 489284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:01:10 . Memory (MB): peak = 4040.648 ; gain = 810.566 ; free physical = 309000 ; free virtual = 489283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:01:10 . Memory (MB): peak = 4040.648 ; gain = 810.566 ; free physical = 309000 ; free virtual = 489283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:01:10 . Memory (MB): peak = 4040.648 ; gain = 810.566 ; free physical = 308992 ; free virtual = 489276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:01:10 . Memory (MB): peak = 4040.648 ; gain = 810.566 ; free physical = 308992 ; free virtual = 489276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    12|
|2     |LUT1   |     7|
|3     |LUT2   |     4|
|4     |LUT3   |     2|
|5     |LUT4   |    10|
|6     |LUT5   |     8|
|7     |LUT6   |    69|
|8     |FDRE   |   279|
|9     |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:01:10 . Memory (MB): peak = 4040.648 ; gain = 810.566 ; free physical = 308992 ; free virtual = 489276
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 69 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 4040.648 ; gain = 686.035 ; free physical = 309019 ; free virtual = 489303
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:01:10 . Memory (MB): peak = 4040.656 ; gain = 810.566 ; free physical = 309117 ; free virtual = 489401
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4051.617 ; gain = 0.000 ; free physical = 309099 ; free virtual = 489383
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4114.000 ; gain = 0.000 ; free physical = 311311 ; free virtual = 491595
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ee824e14
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:44 . Memory (MB): peak = 4114.000 ; gain = 1350.570 ; free physical = 311492 ; free virtual = 491775
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_freq_counter_0_0, cache-ID = 827a2c719802f154
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/pfm_dynamic_freq_counter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_freq_counter_0_0_utilization_synth.rpt -pb pfm_dynamic_freq_counter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 11 04:18:40 2024...
