{
    "BENCHMARKS": {
        "cache": {
            "design":"RTL_Benchmark/VHDL/PoC-Examples/src/cache/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_in"
            }
        },
        "fifo": {
            "design":"RTL_Benchmark/VHDL/PoC-Examples/src/fifo/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mem": {
            "design":"RTL_Benchmark/VHDL/PoC-Examples/src/mem/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}