###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-03.ucsd.edu)
#  Generated on:      Thu Mar 23 02:02:51 2023
#  Design:            dualcore
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Clock Gating Setup Check with Pin gclk_inst1/U3/A2 
Endpoint:   gclk_inst1/U3/A1         (^) checked with  leading edge of 'clk1'
Beginpoint: gclk_inst1/gate_en_reg/Q (^) triggered by trailing edge of 'clk1'
Path Groups: {clock_gating_default}
Analysis View: WC_VIEW
Other End Arrival Time          0.010
- Clock Gating Setup            0.000
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.010
- Arrival Time                  2.334
= Slack Time                   -1.324
     Clock Fall Edge                 0.500
     + Clock Network Latency (Prop)  1.495
     = Beginpoint Arrival Time       1.995
     +------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                        |              |         |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+---------+----------| 
     | gclk_inst1/gate_en_reg | CPN v        |         |       |   1.995 |    0.671 | 
     | gclk_inst1/gate_en_reg | CPN v -> Q ^ | DFND1   | 0.338 |   2.333 |    1.009 | 
     | gclk_inst1/U3          | A1 ^         | CKAN2D1 | 0.001 |   2.334 |    1.010 | 
     +------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[0]                        (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__0_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.850
= Slack Time                   -1.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.517
     = Beginpoint Arrival Time       1.517
     +----------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                     |                  |        |       |  Time   |   Time   | 
     |-------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__0_ | CP ^             |        |       |   1.517 |    0.467 | 
     | normalizer_inst/div_out_2_reg_1__0_ | CP ^ -> Q v      | DFQD2  | 0.161 |   1.679 |    0.629 | 
     | normalizer_inst/U13133              | I1 v -> Z v      | MUX2D1 | 0.085 |   1.763 |    0.713 | 
     | FE_PSBC3305_psum_norm_2_0           | I v -> ZN ^      | CKND3  | 0.034 |   1.797 |    0.747 | 
     | FE_PSBC3308_psum_norm_2_0           | I ^ -> ZN v      | INVD6  | 0.036 |   1.833 |    0.783 | 
     |                                     | psum_norm_2[0] v |        | 0.017 |   1.850 |    0.800 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_1[5]                        (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__5_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.821
= Slack Time                   -1.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.429
     = Beginpoint Arrival Time       1.429
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc        |   Cell   | Delay | Arrival | Required | 
     |                                     |                  |          |       |  Time   |   Time   | 
     |-------------------------------------+------------------+----------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__5_ | CP ^             |          |       |   1.429 |    0.408 | 
     | normalizer_inst/div_out_1_reg_0__5_ | CP ^ -> Q ^      | DFQD1    | 0.182 |   1.611 |    0.590 | 
     | normalizer_inst/U13130              | I0 ^ -> Z ^      | CKMUX2D2 | 0.200 |   1.811 |    0.790 | 
     |                                     | psum_norm_1[5] ^ |          | 0.010 |   1.821 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[3]                        (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_2_reg_1__3_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.820
= Slack Time                   -1.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.430
     = Beginpoint Arrival Time       1.430
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc        |   Cell   | Delay | Arrival | Required | 
     |                                     |                  |          |       |  Time   |   Time   | 
     |-------------------------------------+------------------+----------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_1__3_ | CP ^             |          |       |   1.430 |    0.410 | 
     | normalizer_inst/div_out_2_reg_1__3_ | CP ^ -> Q ^      | DFQD1    | 0.175 |   1.606 |    0.586 | 
     | normalizer_inst/U13126              | I1 ^ -> Z ^      | CKMUX2D2 | 0.077 |   1.683 |    0.663 | 
     | FE_PSC4360_psum_norm_2_3            | I ^ -> Z ^       | CKBD4    | 0.117 |   1.800 |    0.780 | 
     |                                     | psum_norm_2[3] ^ |          | 0.020 |   1.820 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_1[4]                        (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__4_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.820
= Slack Time                   -1.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.429
     = Beginpoint Arrival Time       1.429
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc        |   Cell   | Delay | Arrival | Required | 
     |                                     |                  |          |       |  Time   |   Time   | 
     |-------------------------------------+------------------+----------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__4_ | CP ^             |          |       |   1.429 |    0.409 | 
     | normalizer_inst/div_out_1_reg_0__4_ | CP ^ -> Q ^      | DFQD1    | 0.191 |   1.620 |    0.600 | 
     | normalizer_inst/U13131              | I0 ^ -> Z ^      | CKMUX2D2 | 0.116 |   1.736 |    0.716 | 
     | FE_PSC4364_psum_norm_1_4            | I ^ -> Z ^       | BUFFD6   | 0.073 |   1.809 |    0.789 | 
     |                                     | psum_norm_1[4] ^ |          | 0.011 |   1.820 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 

