#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jun 26 19:35:00 2024
# Process ID: 4604
# Current directory: D:/FPGA_Projects/UART_Reciever/UART_Reciever.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: D:/FPGA_Projects/UART_Reciever/UART_Reciever.runs/synth_1/TOP.vds
# Journal file: D:/FPGA_Projects/UART_Reciever/UART_Reciever.runs/synth_1\vivado.jou
# Running On: DESKTOP-VCL2FF6, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 4, Host memory: 17054 MB
#-----------------------------------------------------------
source TOP.tcl -notrace
