Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar  9 22:18:18 2024
| Host         : VPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  425         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (425)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2223)
5. checking no_input_delay (18)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (425)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 410 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: otter_debounce/clk_800z_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2223)
---------------------------------------------------
 There are 2223 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.776        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.776        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.963ns (41.463%)  route 2.771ns (58.537%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.718     6.267    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.904 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.904    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.021    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.344 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.822     8.167    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.306     8.473 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.514     8.986    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.110 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.717     9.828    SSG_DISP/CathMod/clear
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X51Y1          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.963ns (41.463%)  route 2.771ns (58.537%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.718     6.267    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.904 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.904    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.021    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.344 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.822     8.167    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.306     8.473 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.514     8.986    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.110 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.717     9.828    SSG_DISP/CathMod/clear
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X51Y1          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.963ns (41.463%)  route 2.771ns (58.537%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.718     6.267    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.904 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.904    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.021    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.344 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.822     8.167    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.306     8.473 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.514     8.986    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.110 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.717     9.828    SSG_DISP/CathMod/clear
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X51Y1          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.963ns (41.463%)  route 2.771ns (58.537%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.718     6.267    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.904 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.904    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.021    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.344 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.822     8.167    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.306     8.473 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.514     8.986    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.110 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.717     9.828    SSG_DISP/CathMod/clear
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X51Y1          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.963ns (42.068%)  route 2.703ns (57.931%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.718     6.267    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.904 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.904    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.021    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.344 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.822     8.167    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.306     8.473 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.514     8.986    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.110 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.649     9.759    SSG_DISP/CathMod/clear
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y5          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.963ns (42.068%)  route 2.703ns (57.931%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.718     6.267    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.904 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.904    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.021    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.344 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.822     8.167    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.306     8.473 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.514     8.986    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.110 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.649     9.759    SSG_DISP/CathMod/clear
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y5          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.963ns (42.068%)  route 2.703ns (57.931%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.718     6.267    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.904 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.904    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.021    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.344 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.822     8.167    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.306     8.473 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.514     8.986    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.110 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.649     9.759    SSG_DISP/CathMod/clear
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y5          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.963ns (42.068%)  route 2.703ns (57.931%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.718     6.267    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.904 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.904    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.021    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.344 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.822     8.167    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.306     8.473 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.514     8.986    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.110 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.649     9.759    SSG_DISP/CathMod/clear
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.452    14.793    SSG_DISP/CathMod/CLK
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y5          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.963ns (42.796%)  route 2.624ns (57.204%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.718     6.267    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.904 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.904    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.021    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.344 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.822     8.167    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.306     8.473 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.514     8.986    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.110 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.570     9.680    SSG_DISP/CathMod/clear
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.299    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X51Y2          FDRE (Setup_fdre_C_R)       -0.429    14.629    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.963ns (42.796%)  route 2.624ns (57.204%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.572     5.093    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.718     6.267    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.904 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.904    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.021    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.344 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.822     8.167    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.306     8.473 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.514     8.986    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.110 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.570     9.680    SSG_DISP/CathMod/clear
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.453    14.794    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.299    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X51Y2          FDRE (Setup_fdre_C_R)       -0.429    14.629    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  4.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.709    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X51Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.709    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.709    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X51Y5          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.450    SSG_DISP/CathMod/CLK
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.710    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.818    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X51Y1          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.450    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.710    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X51Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.711    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X51Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X51Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.711    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X51Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.120     1.711    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_5
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X51Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X51Y5          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.450    SSG_DISP/CathMod/CLK
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.712    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.823    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X51Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X51Y1          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.450    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.712    SSG_DISP/CathMod/clk_div_counter_reg[6]
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_5
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     1.965    SSG_DISP/CathMod/CLK
    SLICE_X51Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X51Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y4    SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y4    SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y4    SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y5    SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2250 Endpoints
Min Delay          2250 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_2/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.879ns  (logic 5.851ns (17.795%)  route 27.028ns (82.205%))
  Logic Levels:           16  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_2/DOBDO[2]
                         net (fo=1, routed)           2.242     4.696    CPU/otter_memory/memory_reg_bram_2_n_65
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.820 r  CPU/otter_memory/ioBuffer[15]_i_28/O
                         net (fo=1, routed)           0.000     4.820    CPU/otter_memory/ioBuffer[15]_i_28_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     5.061 r  CPU/otter_memory/ioBuffer_reg[15]_i_26/O
                         net (fo=1, routed)           0.000     5.061    CPU/otter_memory/ioBuffer_reg[15]_i_26_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     5.159 r  CPU/otter_memory/ioBuffer_reg[15]_i_17/O
                         net (fo=15, routed)          2.287     7.445    CPU/otter_memory/ir[2]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.345     7.790 r  CPU/otter_memory/PC_COUNT[31]_i_10/O
                         net (fo=4, routed)           1.068     8.858    CPU/otter_memory/PC_COUNT[31]_i_10_n_0
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.354     9.212 r  CPU/otter_memory/alu_result0_carry_i_10/O
                         net (fo=36, routed)          3.096    12.308    CPU/otter_memory/alu_result0_carry_i_10_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.332    12.640 r  CPU/otter_memory/alu_result0_carry_i_25/O
                         net (fo=29, routed)          2.648    15.288    CPU/otter_memory/alu_result0_carry_i_25_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    15.412 r  CPU/otter_memory/alu_result0_carry_i_15/O
                         net (fo=105, routed)         4.557    19.969    CPU/otter_memory/mux_b_out[1]
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.146    20.115 f  CPU/otter_memory/MSTATUS[25]_i_10/O
                         net (fo=2, routed)           1.111    21.226    CPU/otter_memory/MSTATUS[25]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.328    21.554 f  CPU/otter_memory/MSTATUS[24]_i_7/O
                         net (fo=1, routed)           0.000    21.554    CPU/otter_memory/MSTATUS[24]_i_7_n_0
    SLICE_X51Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    21.771 f  CPU/otter_memory/MSTATUS_reg[24]_i_4/O
                         net (fo=1, routed)           1.171    22.942    CPU/otter_memory/MSTATUS_reg[24]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.299    23.241 f  CPU/otter_memory/MSTATUS[24]_i_2/O
                         net (fo=1, routed)           0.000    23.241    CPU/otter_memory/MSTATUS[24]_i_2_n_0
    SLICE_X53Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    23.453 f  CPU/otter_memory/MSTATUS_reg[24]_i_1/O
                         net (fo=6, routed)           1.252    24.705    CPU/otter_memory/IOBUS_addr[24]
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.299    25.004 f  CPU/otter_memory/memory_reg_bram_0_i_113/O
                         net (fo=17, routed)          1.794    26.799    CPU/otter_memory/memory_reg_bram_0_i_113_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.124    26.923 f  CPU/otter_memory/memory_reg_bram_0_i_72/O
                         net (fo=82, routed)          4.740    31.663    CPU/otter_memory/memory_reg_bram_0_i_72_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I3_O)        0.154    31.817 r  CPU/otter_memory/memory_reg_bram_2_i_3/O
                         net (fo=1, routed)           1.062    32.879    CPU/otter_memory/memory_reg_bram_2_i_3_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_2/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_2/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.731ns  (logic 5.821ns (17.784%)  route 26.910ns (82.216%))
  Logic Levels:           16  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_2/DOBDO[2]
                         net (fo=1, routed)           2.242     4.696    CPU/otter_memory/memory_reg_bram_2_n_65
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.820 r  CPU/otter_memory/ioBuffer[15]_i_28/O
                         net (fo=1, routed)           0.000     4.820    CPU/otter_memory/ioBuffer[15]_i_28_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     5.061 r  CPU/otter_memory/ioBuffer_reg[15]_i_26/O
                         net (fo=1, routed)           0.000     5.061    CPU/otter_memory/ioBuffer_reg[15]_i_26_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     5.159 r  CPU/otter_memory/ioBuffer_reg[15]_i_17/O
                         net (fo=15, routed)          2.287     7.445    CPU/otter_memory/ir[2]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.345     7.790 r  CPU/otter_memory/PC_COUNT[31]_i_10/O
                         net (fo=4, routed)           1.068     8.858    CPU/otter_memory/PC_COUNT[31]_i_10_n_0
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.354     9.212 r  CPU/otter_memory/alu_result0_carry_i_10/O
                         net (fo=36, routed)          3.096    12.308    CPU/otter_memory/alu_result0_carry_i_10_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.332    12.640 r  CPU/otter_memory/alu_result0_carry_i_25/O
                         net (fo=29, routed)          2.648    15.288    CPU/otter_memory/alu_result0_carry_i_25_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    15.412 r  CPU/otter_memory/alu_result0_carry_i_15/O
                         net (fo=105, routed)         4.557    19.969    CPU/otter_memory/mux_b_out[1]
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.146    20.115 f  CPU/otter_memory/MSTATUS[25]_i_10/O
                         net (fo=2, routed)           1.111    21.226    CPU/otter_memory/MSTATUS[25]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.328    21.554 f  CPU/otter_memory/MSTATUS[24]_i_7/O
                         net (fo=1, routed)           0.000    21.554    CPU/otter_memory/MSTATUS[24]_i_7_n_0
    SLICE_X51Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    21.771 f  CPU/otter_memory/MSTATUS_reg[24]_i_4/O
                         net (fo=1, routed)           1.171    22.942    CPU/otter_memory/MSTATUS_reg[24]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.299    23.241 f  CPU/otter_memory/MSTATUS[24]_i_2/O
                         net (fo=1, routed)           0.000    23.241    CPU/otter_memory/MSTATUS[24]_i_2_n_0
    SLICE_X53Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    23.453 f  CPU/otter_memory/MSTATUS_reg[24]_i_1/O
                         net (fo=6, routed)           1.252    24.705    CPU/otter_memory/IOBUS_addr[24]
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.299    25.004 f  CPU/otter_memory/memory_reg_bram_0_i_113/O
                         net (fo=17, routed)          1.794    26.799    CPU/otter_memory/memory_reg_bram_0_i_113_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.124    26.923 f  CPU/otter_memory/memory_reg_bram_0_i_72/O
                         net (fo=82, routed)          4.606    31.529    CPU/otter_memory/memory_reg_bram_0_i_72_n_0
    SLICE_X49Y32         LUT5 (Prop_lut5_I3_O)        0.124    31.653 r  CPU/otter_memory/memory_reg_bram_2_i_4/O
                         net (fo=1, routed)           1.078    32.731    CPU/otter_memory/memory_reg_bram_2_i_4_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_2/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_2/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.695ns  (logic 5.821ns (17.804%)  route 26.874ns (82.196%))
  Logic Levels:           16  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_2/DOBDO[2]
                         net (fo=1, routed)           2.242     4.696    CPU/otter_memory/memory_reg_bram_2_n_65
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.820 r  CPU/otter_memory/ioBuffer[15]_i_28/O
                         net (fo=1, routed)           0.000     4.820    CPU/otter_memory/ioBuffer[15]_i_28_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     5.061 r  CPU/otter_memory/ioBuffer_reg[15]_i_26/O
                         net (fo=1, routed)           0.000     5.061    CPU/otter_memory/ioBuffer_reg[15]_i_26_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     5.159 r  CPU/otter_memory/ioBuffer_reg[15]_i_17/O
                         net (fo=15, routed)          2.287     7.445    CPU/otter_memory/ir[2]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.345     7.790 r  CPU/otter_memory/PC_COUNT[31]_i_10/O
                         net (fo=4, routed)           1.068     8.858    CPU/otter_memory/PC_COUNT[31]_i_10_n_0
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.354     9.212 r  CPU/otter_memory/alu_result0_carry_i_10/O
                         net (fo=36, routed)          3.096    12.308    CPU/otter_memory/alu_result0_carry_i_10_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.332    12.640 r  CPU/otter_memory/alu_result0_carry_i_25/O
                         net (fo=29, routed)          2.648    15.288    CPU/otter_memory/alu_result0_carry_i_25_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    15.412 r  CPU/otter_memory/alu_result0_carry_i_15/O
                         net (fo=105, routed)         4.557    19.969    CPU/otter_memory/mux_b_out[1]
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.146    20.115 f  CPU/otter_memory/MSTATUS[25]_i_10/O
                         net (fo=2, routed)           1.111    21.226    CPU/otter_memory/MSTATUS[25]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.328    21.554 f  CPU/otter_memory/MSTATUS[24]_i_7/O
                         net (fo=1, routed)           0.000    21.554    CPU/otter_memory/MSTATUS[24]_i_7_n_0
    SLICE_X51Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    21.771 f  CPU/otter_memory/MSTATUS_reg[24]_i_4/O
                         net (fo=1, routed)           1.171    22.942    CPU/otter_memory/MSTATUS_reg[24]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.299    23.241 f  CPU/otter_memory/MSTATUS[24]_i_2/O
                         net (fo=1, routed)           0.000    23.241    CPU/otter_memory/MSTATUS[24]_i_2_n_0
    SLICE_X53Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    23.453 f  CPU/otter_memory/MSTATUS_reg[24]_i_1/O
                         net (fo=6, routed)           1.252    24.705    CPU/otter_memory/IOBUS_addr[24]
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.299    25.004 f  CPU/otter_memory/memory_reg_bram_0_i_113/O
                         net (fo=17, routed)          1.794    26.799    CPU/otter_memory/memory_reg_bram_0_i_113_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.124    26.923 f  CPU/otter_memory/memory_reg_bram_0_i_72/O
                         net (fo=82, routed)          4.636    31.559    CPU/otter_memory/memory_reg_bram_0_i_72_n_0
    SLICE_X48Y28         LUT5 (Prop_lut5_I3_O)        0.124    31.683 r  CPU/otter_memory/memory_reg_bram_2_i_5/O
                         net (fo=1, routed)           1.012    32.695    CPU/otter_memory/memory_reg_bram_2_i_5_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_2/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_2/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.580ns  (logic 5.821ns (17.867%)  route 26.759ns (82.133%))
  Logic Levels:           16  (LUT2=1 LUT3=2 LUT4=2 LUT6=6 MUXF7=3 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_2/DOBDO[2]
                         net (fo=1, routed)           2.242     4.696    CPU/otter_memory/memory_reg_bram_2_n_65
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.820 r  CPU/otter_memory/ioBuffer[15]_i_28/O
                         net (fo=1, routed)           0.000     4.820    CPU/otter_memory/ioBuffer[15]_i_28_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     5.061 r  CPU/otter_memory/ioBuffer_reg[15]_i_26/O
                         net (fo=1, routed)           0.000     5.061    CPU/otter_memory/ioBuffer_reg[15]_i_26_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     5.159 r  CPU/otter_memory/ioBuffer_reg[15]_i_17/O
                         net (fo=15, routed)          2.287     7.445    CPU/otter_memory/ir[2]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.345     7.790 r  CPU/otter_memory/PC_COUNT[31]_i_10/O
                         net (fo=4, routed)           1.068     8.858    CPU/otter_memory/PC_COUNT[31]_i_10_n_0
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.354     9.212 r  CPU/otter_memory/alu_result0_carry_i_10/O
                         net (fo=36, routed)          3.096    12.308    CPU/otter_memory/alu_result0_carry_i_10_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.332    12.640 r  CPU/otter_memory/alu_result0_carry_i_25/O
                         net (fo=29, routed)          2.648    15.288    CPU/otter_memory/alu_result0_carry_i_25_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    15.412 r  CPU/otter_memory/alu_result0_carry_i_15/O
                         net (fo=105, routed)         4.557    19.969    CPU/otter_memory/mux_b_out[1]
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.146    20.115 f  CPU/otter_memory/MSTATUS[25]_i_10/O
                         net (fo=2, routed)           1.111    21.226    CPU/otter_memory/MSTATUS[25]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.328    21.554 f  CPU/otter_memory/MSTATUS[24]_i_7/O
                         net (fo=1, routed)           0.000    21.554    CPU/otter_memory/MSTATUS[24]_i_7_n_0
    SLICE_X51Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    21.771 f  CPU/otter_memory/MSTATUS_reg[24]_i_4/O
                         net (fo=1, routed)           1.171    22.942    CPU/otter_memory/MSTATUS_reg[24]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.299    23.241 f  CPU/otter_memory/MSTATUS[24]_i_2/O
                         net (fo=1, routed)           0.000    23.241    CPU/otter_memory/MSTATUS[24]_i_2_n_0
    SLICE_X53Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    23.453 f  CPU/otter_memory/MSTATUS_reg[24]_i_1/O
                         net (fo=6, routed)           1.252    24.705    CPU/otter_memory/IOBUS_addr[24]
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.299    25.004 f  CPU/otter_memory/memory_reg_bram_0_i_113/O
                         net (fo=17, routed)          1.794    26.799    CPU/otter_memory/memory_reg_bram_0_i_113_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.124    26.923 f  CPU/otter_memory/memory_reg_bram_0_i_72/O
                         net (fo=82, routed)          4.325    31.248    CPU/otter_memory/memory_reg_bram_0_i_72_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124    31.372 r  CPU/otter_memory/memory_reg_bram_2_i_6/O
                         net (fo=1, routed)           1.208    32.580    CPU/otter_memory/memory_reg_bram_2_i_6_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_2/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_1/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.496ns  (logic 5.821ns (17.913%)  route 26.675ns (82.087%))
  Logic Levels:           16  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_2/DOBDO[2]
                         net (fo=1, routed)           2.242     4.696    CPU/otter_memory/memory_reg_bram_2_n_65
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.820 r  CPU/otter_memory/ioBuffer[15]_i_28/O
                         net (fo=1, routed)           0.000     4.820    CPU/otter_memory/ioBuffer[15]_i_28_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     5.061 r  CPU/otter_memory/ioBuffer_reg[15]_i_26/O
                         net (fo=1, routed)           0.000     5.061    CPU/otter_memory/ioBuffer_reg[15]_i_26_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     5.159 r  CPU/otter_memory/ioBuffer_reg[15]_i_17/O
                         net (fo=15, routed)          2.287     7.445    CPU/otter_memory/ir[2]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.345     7.790 r  CPU/otter_memory/PC_COUNT[31]_i_10/O
                         net (fo=4, routed)           1.068     8.858    CPU/otter_memory/PC_COUNT[31]_i_10_n_0
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.354     9.212 r  CPU/otter_memory/alu_result0_carry_i_10/O
                         net (fo=36, routed)          3.096    12.308    CPU/otter_memory/alu_result0_carry_i_10_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.332    12.640 r  CPU/otter_memory/alu_result0_carry_i_25/O
                         net (fo=29, routed)          2.648    15.288    CPU/otter_memory/alu_result0_carry_i_25_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    15.412 r  CPU/otter_memory/alu_result0_carry_i_15/O
                         net (fo=105, routed)         4.557    19.969    CPU/otter_memory/mux_b_out[1]
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.146    20.115 f  CPU/otter_memory/MSTATUS[25]_i_10/O
                         net (fo=2, routed)           1.111    21.226    CPU/otter_memory/MSTATUS[25]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.328    21.554 f  CPU/otter_memory/MSTATUS[24]_i_7/O
                         net (fo=1, routed)           0.000    21.554    CPU/otter_memory/MSTATUS[24]_i_7_n_0
    SLICE_X51Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    21.771 f  CPU/otter_memory/MSTATUS_reg[24]_i_4/O
                         net (fo=1, routed)           1.171    22.942    CPU/otter_memory/MSTATUS_reg[24]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.299    23.241 f  CPU/otter_memory/MSTATUS[24]_i_2/O
                         net (fo=1, routed)           0.000    23.241    CPU/otter_memory/MSTATUS[24]_i_2_n_0
    SLICE_X53Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    23.453 f  CPU/otter_memory/MSTATUS_reg[24]_i_1/O
                         net (fo=6, routed)           1.252    24.705    CPU/otter_memory/IOBUS_addr[24]
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.299    25.004 f  CPU/otter_memory/memory_reg_bram_0_i_113/O
                         net (fo=17, routed)          1.794    26.799    CPU/otter_memory/memory_reg_bram_0_i_113_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.124    26.923 f  CPU/otter_memory/memory_reg_bram_0_i_72/O
                         net (fo=82, routed)          4.575    31.498    CPU/otter_memory/memory_reg_bram_0_i_72_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I3_O)        0.124    31.622 r  CPU/otter_memory/memory_reg_bram_1_i_5/O
                         net (fo=1, routed)           0.874    32.496    CPU/otter_memory/memory_reg_bram_1_i_5_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_1/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_1/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.489ns  (logic 5.821ns (17.917%)  route 26.668ns (82.083%))
  Logic Levels:           16  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_2/DOBDO[2]
                         net (fo=1, routed)           2.242     4.696    CPU/otter_memory/memory_reg_bram_2_n_65
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.820 r  CPU/otter_memory/ioBuffer[15]_i_28/O
                         net (fo=1, routed)           0.000     4.820    CPU/otter_memory/ioBuffer[15]_i_28_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     5.061 r  CPU/otter_memory/ioBuffer_reg[15]_i_26/O
                         net (fo=1, routed)           0.000     5.061    CPU/otter_memory/ioBuffer_reg[15]_i_26_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     5.159 r  CPU/otter_memory/ioBuffer_reg[15]_i_17/O
                         net (fo=15, routed)          2.287     7.445    CPU/otter_memory/ir[2]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.345     7.790 r  CPU/otter_memory/PC_COUNT[31]_i_10/O
                         net (fo=4, routed)           1.068     8.858    CPU/otter_memory/PC_COUNT[31]_i_10_n_0
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.354     9.212 r  CPU/otter_memory/alu_result0_carry_i_10/O
                         net (fo=36, routed)          3.096    12.308    CPU/otter_memory/alu_result0_carry_i_10_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.332    12.640 r  CPU/otter_memory/alu_result0_carry_i_25/O
                         net (fo=29, routed)          2.648    15.288    CPU/otter_memory/alu_result0_carry_i_25_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    15.412 r  CPU/otter_memory/alu_result0_carry_i_15/O
                         net (fo=105, routed)         4.557    19.969    CPU/otter_memory/mux_b_out[1]
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.146    20.115 f  CPU/otter_memory/MSTATUS[25]_i_10/O
                         net (fo=2, routed)           1.111    21.226    CPU/otter_memory/MSTATUS[25]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.328    21.554 f  CPU/otter_memory/MSTATUS[24]_i_7/O
                         net (fo=1, routed)           0.000    21.554    CPU/otter_memory/MSTATUS[24]_i_7_n_0
    SLICE_X51Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    21.771 f  CPU/otter_memory/MSTATUS_reg[24]_i_4/O
                         net (fo=1, routed)           1.171    22.942    CPU/otter_memory/MSTATUS_reg[24]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.299    23.241 f  CPU/otter_memory/MSTATUS[24]_i_2/O
                         net (fo=1, routed)           0.000    23.241    CPU/otter_memory/MSTATUS[24]_i_2_n_0
    SLICE_X53Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    23.453 f  CPU/otter_memory/MSTATUS_reg[24]_i_1/O
                         net (fo=6, routed)           1.252    24.705    CPU/otter_memory/IOBUS_addr[24]
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.299    25.004 f  CPU/otter_memory/memory_reg_bram_0_i_113/O
                         net (fo=17, routed)          1.794    26.799    CPU/otter_memory/memory_reg_bram_0_i_113_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.124    26.923 f  CPU/otter_memory/memory_reg_bram_0_i_72/O
                         net (fo=82, routed)          4.577    31.500    CPU/otter_memory/memory_reg_bram_0_i_72_n_0
    SLICE_X49Y32         LUT5 (Prop_lut5_I3_O)        0.124    31.624 r  CPU/otter_memory/memory_reg_bram_1_i_4/O
                         net (fo=1, routed)           0.864    32.489    CPU/otter_memory/memory_reg_bram_1_i_4_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_1/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_11/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.474ns  (logic 5.821ns (17.925%)  route 26.653ns (82.075%))
  Logic Levels:           16  (LUT2=1 LUT3=2 LUT4=3 LUT6=5 MUXF7=3 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_2/DOBDO[2]
                         net (fo=1, routed)           2.242     4.696    CPU/otter_memory/memory_reg_bram_2_n_65
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.820 r  CPU/otter_memory/ioBuffer[15]_i_28/O
                         net (fo=1, routed)           0.000     4.820    CPU/otter_memory/ioBuffer[15]_i_28_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     5.061 r  CPU/otter_memory/ioBuffer_reg[15]_i_26/O
                         net (fo=1, routed)           0.000     5.061    CPU/otter_memory/ioBuffer_reg[15]_i_26_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     5.159 r  CPU/otter_memory/ioBuffer_reg[15]_i_17/O
                         net (fo=15, routed)          2.287     7.445    CPU/otter_memory/ir[2]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.345     7.790 r  CPU/otter_memory/PC_COUNT[31]_i_10/O
                         net (fo=4, routed)           1.068     8.858    CPU/otter_memory/PC_COUNT[31]_i_10_n_0
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.354     9.212 r  CPU/otter_memory/alu_result0_carry_i_10/O
                         net (fo=36, routed)          3.096    12.308    CPU/otter_memory/alu_result0_carry_i_10_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.332    12.640 r  CPU/otter_memory/alu_result0_carry_i_25/O
                         net (fo=29, routed)          2.648    15.288    CPU/otter_memory/alu_result0_carry_i_25_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    15.412 r  CPU/otter_memory/alu_result0_carry_i_15/O
                         net (fo=105, routed)         4.557    19.969    CPU/otter_memory/mux_b_out[1]
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.146    20.115 f  CPU/otter_memory/MSTATUS[25]_i_10/O
                         net (fo=2, routed)           1.111    21.226    CPU/otter_memory/MSTATUS[25]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.328    21.554 f  CPU/otter_memory/MSTATUS[24]_i_7/O
                         net (fo=1, routed)           0.000    21.554    CPU/otter_memory/MSTATUS[24]_i_7_n_0
    SLICE_X51Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    21.771 f  CPU/otter_memory/MSTATUS_reg[24]_i_4/O
                         net (fo=1, routed)           1.171    22.942    CPU/otter_memory/MSTATUS_reg[24]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.299    23.241 f  CPU/otter_memory/MSTATUS[24]_i_2/O
                         net (fo=1, routed)           0.000    23.241    CPU/otter_memory/MSTATUS[24]_i_2_n_0
    SLICE_X53Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    23.453 f  CPU/otter_memory/MSTATUS_reg[24]_i_1/O
                         net (fo=6, routed)           1.252    24.705    CPU/otter_memory/IOBUS_addr[24]
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.299    25.004 f  CPU/otter_memory/memory_reg_bram_0_i_113/O
                         net (fo=17, routed)          1.794    26.799    CPU/otter_memory/memory_reg_bram_0_i_113_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.124    26.923 f  CPU/otter_memory/memory_reg_bram_0_i_72/O
                         net (fo=82, routed)          4.745    31.667    CPU/otter_memory/memory_reg_bram_0_i_72_n_0
    SLICE_X51Y27         LUT4 (Prop_lut4_I1_O)        0.124    31.791 r  CPU/otter_memory/memory_reg_bram_11_i_5/O
                         net (fo=1, routed)           0.683    32.474    CPU/otter_memory/memory_reg_bram_11_i_5_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_11/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_3/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.336ns  (logic 5.847ns (18.082%)  route 26.489ns (81.918%))
  Logic Levels:           16  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_2/DOBDO[2]
                         net (fo=1, routed)           2.242     4.696    CPU/otter_memory/memory_reg_bram_2_n_65
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.820 r  CPU/otter_memory/ioBuffer[15]_i_28/O
                         net (fo=1, routed)           0.000     4.820    CPU/otter_memory/ioBuffer[15]_i_28_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     5.061 r  CPU/otter_memory/ioBuffer_reg[15]_i_26/O
                         net (fo=1, routed)           0.000     5.061    CPU/otter_memory/ioBuffer_reg[15]_i_26_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     5.159 r  CPU/otter_memory/ioBuffer_reg[15]_i_17/O
                         net (fo=15, routed)          2.287     7.445    CPU/otter_memory/ir[2]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.345     7.790 r  CPU/otter_memory/PC_COUNT[31]_i_10/O
                         net (fo=4, routed)           1.068     8.858    CPU/otter_memory/PC_COUNT[31]_i_10_n_0
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.354     9.212 r  CPU/otter_memory/alu_result0_carry_i_10/O
                         net (fo=36, routed)          3.096    12.308    CPU/otter_memory/alu_result0_carry_i_10_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.332    12.640 r  CPU/otter_memory/alu_result0_carry_i_25/O
                         net (fo=29, routed)          2.648    15.288    CPU/otter_memory/alu_result0_carry_i_25_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    15.412 r  CPU/otter_memory/alu_result0_carry_i_15/O
                         net (fo=105, routed)         4.557    19.969    CPU/otter_memory/mux_b_out[1]
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.146    20.115 f  CPU/otter_memory/MSTATUS[25]_i_10/O
                         net (fo=2, routed)           1.111    21.226    CPU/otter_memory/MSTATUS[25]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.328    21.554 f  CPU/otter_memory/MSTATUS[24]_i_7/O
                         net (fo=1, routed)           0.000    21.554    CPU/otter_memory/MSTATUS[24]_i_7_n_0
    SLICE_X51Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    21.771 f  CPU/otter_memory/MSTATUS_reg[24]_i_4/O
                         net (fo=1, routed)           1.171    22.942    CPU/otter_memory/MSTATUS_reg[24]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.299    23.241 f  CPU/otter_memory/MSTATUS[24]_i_2/O
                         net (fo=1, routed)           0.000    23.241    CPU/otter_memory/MSTATUS[24]_i_2_n_0
    SLICE_X53Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    23.453 f  CPU/otter_memory/MSTATUS_reg[24]_i_1/O
                         net (fo=6, routed)           1.252    24.705    CPU/otter_memory/IOBUS_addr[24]
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.299    25.004 f  CPU/otter_memory/memory_reg_bram_0_i_113/O
                         net (fo=17, routed)          1.794    26.799    CPU/otter_memory/memory_reg_bram_0_i_113_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.124    26.923 f  CPU/otter_memory/memory_reg_bram_0_i_72/O
                         net (fo=82, routed)          4.614    31.537    CPU/otter_memory/memory_reg_bram_0_i_72_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I3_O)        0.150    31.687 r  CPU/otter_memory/memory_reg_bram_3_i_3/O
                         net (fo=1, routed)           0.649    32.336    CPU/otter_memory/memory_reg_bram_3_i_3_n_0
    RAMB36_X2Y6          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_3/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_5/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.312ns  (logic 5.849ns (18.102%)  route 26.463ns (81.898%))
  Logic Levels:           16  (LUT2=1 LUT3=2 LUT4=3 LUT6=5 MUXF7=3 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_2/DOBDO[2]
                         net (fo=1, routed)           2.242     4.696    CPU/otter_memory/memory_reg_bram_2_n_65
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.820 r  CPU/otter_memory/ioBuffer[15]_i_28/O
                         net (fo=1, routed)           0.000     4.820    CPU/otter_memory/ioBuffer[15]_i_28_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     5.061 r  CPU/otter_memory/ioBuffer_reg[15]_i_26/O
                         net (fo=1, routed)           0.000     5.061    CPU/otter_memory/ioBuffer_reg[15]_i_26_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     5.159 r  CPU/otter_memory/ioBuffer_reg[15]_i_17/O
                         net (fo=15, routed)          2.287     7.445    CPU/otter_memory/ir[2]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.345     7.790 r  CPU/otter_memory/PC_COUNT[31]_i_10/O
                         net (fo=4, routed)           1.068     8.858    CPU/otter_memory/PC_COUNT[31]_i_10_n_0
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.354     9.212 r  CPU/otter_memory/alu_result0_carry_i_10/O
                         net (fo=36, routed)          3.096    12.308    CPU/otter_memory/alu_result0_carry_i_10_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.332    12.640 r  CPU/otter_memory/alu_result0_carry_i_25/O
                         net (fo=29, routed)          2.648    15.288    CPU/otter_memory/alu_result0_carry_i_25_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    15.412 r  CPU/otter_memory/alu_result0_carry_i_15/O
                         net (fo=105, routed)         4.557    19.969    CPU/otter_memory/mux_b_out[1]
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.146    20.115 f  CPU/otter_memory/MSTATUS[25]_i_10/O
                         net (fo=2, routed)           1.111    21.226    CPU/otter_memory/MSTATUS[25]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.328    21.554 f  CPU/otter_memory/MSTATUS[24]_i_7/O
                         net (fo=1, routed)           0.000    21.554    CPU/otter_memory/MSTATUS[24]_i_7_n_0
    SLICE_X51Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    21.771 f  CPU/otter_memory/MSTATUS_reg[24]_i_4/O
                         net (fo=1, routed)           1.171    22.942    CPU/otter_memory/MSTATUS_reg[24]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.299    23.241 f  CPU/otter_memory/MSTATUS[24]_i_2/O
                         net (fo=1, routed)           0.000    23.241    CPU/otter_memory/MSTATUS[24]_i_2_n_0
    SLICE_X53Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    23.453 f  CPU/otter_memory/MSTATUS_reg[24]_i_1/O
                         net (fo=6, routed)           1.252    24.705    CPU/otter_memory/IOBUS_addr[24]
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.299    25.004 f  CPU/otter_memory/memory_reg_bram_0_i_113/O
                         net (fo=17, routed)          1.794    26.799    CPU/otter_memory/memory_reg_bram_0_i_113_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.124    26.923 f  CPU/otter_memory/memory_reg_bram_0_i_72/O
                         net (fo=82, routed)          4.745    31.667    CPU/otter_memory/memory_reg_bram_0_i_72_n_0
    SLICE_X51Y27         LUT4 (Prop_lut4_I1_O)        0.152    31.819 r  CPU/otter_memory/memory_reg_bram_5_i_5/O
                         net (fo=1, routed)           0.493    32.312    CPU/otter_memory/memory_reg_bram_5_i_5_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_5/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/otter_memory/memory_reg_bram_1/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.266ns  (logic 5.816ns (18.025%)  route 26.450ns (81.975%))
  Logic Levels:           16  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  CPU/otter_memory/memory_reg_bram_2/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  CPU/otter_memory/memory_reg_bram_2/DOBDO[2]
                         net (fo=1, routed)           2.242     4.696    CPU/otter_memory/memory_reg_bram_2_n_65
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     4.820 r  CPU/otter_memory/ioBuffer[15]_i_28/O
                         net (fo=1, routed)           0.000     4.820    CPU/otter_memory/ioBuffer[15]_i_28_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     5.061 r  CPU/otter_memory/ioBuffer_reg[15]_i_26/O
                         net (fo=1, routed)           0.000     5.061    CPU/otter_memory/ioBuffer_reg[15]_i_26_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     5.159 r  CPU/otter_memory/ioBuffer_reg[15]_i_17/O
                         net (fo=15, routed)          2.287     7.445    CPU/otter_memory/ir[2]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.345     7.790 r  CPU/otter_memory/PC_COUNT[31]_i_10/O
                         net (fo=4, routed)           1.068     8.858    CPU/otter_memory/PC_COUNT[31]_i_10_n_0
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.354     9.212 r  CPU/otter_memory/alu_result0_carry_i_10/O
                         net (fo=36, routed)          3.096    12.308    CPU/otter_memory/alu_result0_carry_i_10_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.332    12.640 r  CPU/otter_memory/alu_result0_carry_i_25/O
                         net (fo=29, routed)          2.648    15.288    CPU/otter_memory/alu_result0_carry_i_25_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    15.412 r  CPU/otter_memory/alu_result0_carry_i_15/O
                         net (fo=105, routed)         4.557    19.969    CPU/otter_memory/mux_b_out[1]
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.146    20.115 f  CPU/otter_memory/MSTATUS[25]_i_10/O
                         net (fo=2, routed)           1.111    21.226    CPU/otter_memory/MSTATUS[25]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.328    21.554 f  CPU/otter_memory/MSTATUS[24]_i_7/O
                         net (fo=1, routed)           0.000    21.554    CPU/otter_memory/MSTATUS[24]_i_7_n_0
    SLICE_X51Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    21.771 f  CPU/otter_memory/MSTATUS_reg[24]_i_4/O
                         net (fo=1, routed)           1.171    22.942    CPU/otter_memory/MSTATUS_reg[24]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.299    23.241 f  CPU/otter_memory/MSTATUS[24]_i_2/O
                         net (fo=1, routed)           0.000    23.241    CPU/otter_memory/MSTATUS[24]_i_2_n_0
    SLICE_X53Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    23.453 f  CPU/otter_memory/MSTATUS_reg[24]_i_1/O
                         net (fo=6, routed)           1.252    24.705    CPU/otter_memory/IOBUS_addr[24]
    SLICE_X43Y15         LUT4 (Prop_lut4_I2_O)        0.299    25.004 f  CPU/otter_memory/memory_reg_bram_0_i_113/O
                         net (fo=17, routed)          1.794    26.799    CPU/otter_memory/memory_reg_bram_0_i_113_n_0
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.124    26.923 f  CPU/otter_memory/memory_reg_bram_0_i_72/O
                         net (fo=82, routed)          4.350    31.273    CPU/otter_memory/memory_reg_bram_0_i_72_n_0
    SLICE_X48Y32         LUT5 (Prop_lut5_I3_O)        0.119    31.392 r  CPU/otter_memory/memory_reg_bram_1_i_3/O
                         net (fo=1, routed)           0.874    32.266    CPU/otter_memory/memory_reg_bram_1_i_3_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  CPU/otter_memory/memory_reg_bram_1/WEA[3]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/otter_CSR/MEPC_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/otter_PC/pc_register/PC_COUNT_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE                         0.000     0.000 r  CPU/otter_CSR/MEPC_reg[31]/C
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/otter_CSR/MEPC_reg[31]/Q
                         net (fo=2, routed)           0.063     0.204    CPU/otter_memory/PC_COUNT_reg[31]_1[31]
    SLICE_X37Y17         LUT5 (Prop_lut5_I2_O)        0.045     0.249 r  CPU/otter_memory/PC_COUNT[31]_i_2/O
                         net (fo=1, routed)           0.000     0.249    CPU/otter_PC/pc_register/D[31]
    SLICE_X37Y17         FDRE                                         r  CPU/otter_PC/pc_register/PC_COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_CSR/MEPC_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/otter_PC/pc_register/PC_COUNT_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE                         0.000     0.000 r  CPU/otter_CSR/MEPC_reg[30]/C
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/otter_CSR/MEPC_reg[30]/Q
                         net (fo=2, routed)           0.097     0.238    CPU/otter_memory/PC_COUNT_reg[31]_1[30]
    SLICE_X33Y18         LUT5 (Prop_lut5_I2_O)        0.045     0.283 r  CPU/otter_memory/PC_COUNT[30]_i_1/O
                         net (fo=1, routed)           0.000     0.283    CPU/otter_PC/pc_register/D[30]
    SLICE_X33Y18         FDRE                                         r  CPU/otter_PC/pc_register/PC_COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_CSR/MTVEC_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/otter_PC/pc_register/PC_COUNT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE                         0.000     0.000 r  CPU/otter_CSR/MTVEC_reg[2]/C
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/otter_CSR/MTVEC_reg[2]/Q
                         net (fo=2, routed)           0.098     0.239    CPU/otter_memory/PC_COUNT_reg[31]_2[2]
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.045     0.284 r  CPU/otter_memory/PC_COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     0.284    CPU/otter_PC/pc_register/D[2]
    SLICE_X37Y7          FDRE                                         r  CPU/otter_PC/pc_register/PC_COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_CSR/MEPC_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/otter_PC/pc_register/PC_COUNT_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE                         0.000     0.000 r  CPU/otter_CSR/MEPC_reg[27]/C
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/otter_CSR/MEPC_reg[27]/Q
                         net (fo=2, routed)           0.099     0.240    CPU/otter_memory/PC_COUNT_reg[31]_1[27]
    SLICE_X37Y17         LUT5 (Prop_lut5_I2_O)        0.045     0.285 r  CPU/otter_memory/PC_COUNT[27]_i_1/O
                         net (fo=1, routed)           0.000     0.285    CPU/otter_PC/pc_register/D[27]
    SLICE_X37Y17         FDRE                                         r  CPU/otter_PC/pc_register/PC_COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_CSR/MEPC_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/otter_PC/pc_register/PC_COUNT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  CPU/otter_CSR/MEPC_reg[8]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/otter_CSR/MEPC_reg[8]/Q
                         net (fo=2, routed)           0.103     0.244    CPU/otter_memory/PC_COUNT_reg[31]_1[8]
    SLICE_X30Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.289 r  CPU/otter_memory/PC_COUNT[8]_i_1/O
                         net (fo=1, routed)           0.000     0.289    CPU/otter_PC/pc_register/D[8]
    SLICE_X30Y7          FDRE                                         r  CPU/otter_PC/pc_register/PC_COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_CSR/MTVEC_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/otter_PC/pc_register/PC_COUNT_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE                         0.000     0.000 r  CPU/otter_CSR/MTVEC_reg[19]/C
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/otter_CSR/MTVEC_reg[19]/Q
                         net (fo=2, routed)           0.103     0.244    CPU/otter_memory/PC_COUNT_reg[31]_2[19]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.045     0.289 r  CPU/otter_memory/PC_COUNT[19]_i_1/O
                         net (fo=1, routed)           0.000     0.289    CPU/otter_PC/pc_register/D[19]
    SLICE_X38Y11         FDRE                                         r  CPU/otter_PC/pc_register/PC_COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 otter_debounce/oneshot_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            otter_debounce/oneshot_reg_reg[3]_srl3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.657%)  route 0.125ns (43.343%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE                         0.000     0.000 r  otter_debounce/oneshot_reg_reg[0]/C
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  otter_debounce/oneshot_reg_reg[0]/Q
                         net (fo=2, routed)           0.125     0.289    otter_debounce/oneshot_reg_reg_n_0_[0]
    SLICE_X30Y3          SRL16E                                       r  otter_debounce/oneshot_reg_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_CSR/MTVEC_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/otter_PC/pc_register/PC_COUNT_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.638%)  route 0.106ns (36.362%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE                         0.000     0.000 r  CPU/otter_CSR/MTVEC_reg[24]/C
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/otter_CSR/MTVEC_reg[24]/Q
                         net (fo=2, routed)           0.106     0.247    CPU/otter_memory/PC_COUNT_reg[31]_2[24]
    SLICE_X41Y17         LUT5 (Prop_lut5_I4_O)        0.045     0.292 r  CPU/otter_memory/PC_COUNT[24]_i_1/O
                         net (fo=1, routed)           0.000     0.292    CPU/otter_PC/pc_register/D[24]
    SLICE_X41Y17         FDRE                                         r  CPU/otter_PC/pc_register/PC_COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_CSR/MEPC_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/otter_PC/pc_register/PC_COUNT_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE                         0.000     0.000 r  CPU/otter_CSR/MEPC_reg[25]/C
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/otter_CSR/MEPC_reg[25]/Q
                         net (fo=2, routed)           0.110     0.251    CPU/otter_memory/PC_COUNT_reg[31]_1[25]
    SLICE_X36Y18         LUT5 (Prop_lut5_I2_O)        0.045     0.296 r  CPU/otter_memory/PC_COUNT[25]_i_1/O
                         net (fo=1, routed)           0.000     0.296    CPU/otter_PC/pc_register/D[25]
    SLICE_X36Y18         FDRE                                         r  CPU/otter_PC/pc_register/PC_COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/otter_CSR/MTVEC_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/otter_PC/pc_register/PC_COUNT_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE                         0.000     0.000 r  CPU/otter_CSR/MTVEC_reg[29]/C
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/otter_CSR/MTVEC_reg[29]/Q
                         net (fo=2, routed)           0.093     0.257    CPU/otter_memory/PC_COUNT_reg[31]_2[29]
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.302 r  CPU/otter_memory/PC_COUNT[29]_i_1/O
                         net (fo=1, routed)           0.000     0.302    CPU/otter_PC/pc_register/D[29]
    SLICE_X35Y18         FDRE                                         r  CPU/otter_PC/pc_register/PC_COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------





