<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1284" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1284{left:672px;bottom:68px;letter-spacing:0.11px;}
#t2_1284{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1284{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1284{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1284{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1284{left:359px;bottom:967px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1284{left:69px;bottom:878px;letter-spacing:0.13px;}
#t8_1284{left:69px;bottom:854px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t9_1284{left:69px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#ta_1284{left:69px;bottom:820px;letter-spacing:-0.13px;word-spacing:-0.54px;}
#tb_1284{left:69px;bottom:796px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tc_1284{left:69px;bottom:779px;letter-spacing:-0.13px;word-spacing:-0.87px;}
#td_1284{left:583px;bottom:786px;}
#te_1284{left:598px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tf_1284{left:69px;bottom:762px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tg_1284{left:69px;bottom:738px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_1284{left:69px;bottom:721px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#ti_1284{left:69px;bottom:704px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tj_1284{left:69px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_1284{left:69px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_1284{left:69px;bottom:639px;letter-spacing:-0.18px;word-spacing:-0.91px;}
#tm_1284{left:69px;bottom:622px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_1284{left:69px;bottom:595px;}
#to_1284{left:95px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#tp_1284{left:95px;bottom:582px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tq_1284{left:268px;bottom:589px;}
#tr_1284{left:279px;bottom:582px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_1284{left:69px;bottom:556px;}
#tt_1284{left:95px;bottom:559px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#tu_1284{left:95px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#tv_1284{left:69px;bottom:516px;}
#tw_1284{left:95px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tx_1284{left:95px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ty_1284{left:69px;bottom:478px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tz_1284{left:69px;bottom:454px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t10_1284{left:701px;bottom:460px;}
#t11_1284{left:717px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t12_1284{left:69px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_1284{left:69px;bottom:420px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t14_1284{left:69px;bottom:380px;letter-spacing:0.13px;}
#t15_1284{left:69px;bottom:356px;letter-spacing:-0.11px;}
#t16_1284{left:212px;bottom:356px;letter-spacing:-0.11px;}
#t17_1284{left:90px;bottom:338px;letter-spacing:-0.13px;}
#t18_1284{left:90px;bottom:319px;letter-spacing:-0.11px;}
#t19_1284{left:117px;bottom:301px;letter-spacing:-0.12px;}
#t1a_1284{left:69px;bottom:283px;letter-spacing:-0.11px;}
#t1b_1284{left:69px;bottom:243px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1c_1284{left:69px;bottom:218px;letter-spacing:-0.16px;}
#t1d_1284{left:74px;bottom:1065px;letter-spacing:-0.15px;}
#t1e_1284{left:223px;bottom:1065px;letter-spacing:-0.12px;}
#t1f_1284{left:392px;bottom:1065px;letter-spacing:-0.11px;}
#t1g_1284{left:392px;bottom:1050px;letter-spacing:-0.09px;}
#t1h_1284{left:429px;bottom:1065px;letter-spacing:-0.1px;}
#t1i_1284{left:429px;bottom:1050px;letter-spacing:-0.15px;}
#t1j_1284{left:503px;bottom:1065px;letter-spacing:-0.15px;}
#t1k_1284{left:503px;bottom:1050px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1l_1284{left:574px;bottom:1065px;letter-spacing:-0.12px;}
#t1m_1284{left:74px;bottom:1027px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1n_1284{left:223px;bottom:1027px;letter-spacing:-0.17px;}
#t1o_1284{left:392px;bottom:1027px;letter-spacing:-0.1px;}
#t1p_1284{left:429px;bottom:1027px;letter-spacing:-0.09px;}
#t1q_1284{left:503px;bottom:1027px;letter-spacing:-0.13px;}
#t1r_1284{left:574px;bottom:1027px;letter-spacing:-0.12px;}
#t1s_1284{left:88px;bottom:946px;letter-spacing:-0.13px;}
#t1t_1284{left:200px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1u_1284{left:374px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1v_1284{left:546px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1w_1284{left:725px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1x_1284{left:98px;bottom:921px;letter-spacing:-0.17px;}
#t1y_1284{left:221px;bottom:921px;letter-spacing:-0.16px;}
#t1z_1284{left:395px;bottom:921px;letter-spacing:-0.17px;}
#t20_1284{left:567px;bottom:921px;letter-spacing:-0.11px;}
#t21_1284{left:746px;bottom:921px;letter-spacing:-0.12px;}
#t22_1284{left:69px;bottom:116px;letter-spacing:-0.16px;}
#t23_1284{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_1284{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1284{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1284{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1284{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1284{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1284{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_1284{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s8_1284{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1284{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1284" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1284Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1284" style="-webkit-user-select: none;"><object width="935" height="1210" data="1284/1284.svg" type="image/svg+xml" id="pdf1284" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1284" class="t s1_1284">RDTSC—Read Time-Stamp Counter </span>
<span id="t2_1284" class="t s2_1284">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1284" class="t s1_1284">4-550 </span><span id="t4_1284" class="t s1_1284">Vol. 2B </span>
<span id="t5_1284" class="t s3_1284">RDTSC—Read Time-Stamp Counter </span>
<span id="t6_1284" class="t s4_1284">Instruction Operand Encoding </span>
<span id="t7_1284" class="t s4_1284">Description </span>
<span id="t8_1284" class="t s5_1284">Reads the current value of the processor’s time-stamp counter (a 64-bit MSR) into the EDX:EAX registers. The EDX </span>
<span id="t9_1284" class="t s5_1284">register is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. </span>
<span id="ta_1284" class="t s5_1284">(On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.) </span>
<span id="tb_1284" class="t s5_1284">The processor monotonically increments the time-stamp counter MSR every clock cycle and resets it to 0 whenever </span>
<span id="tc_1284" class="t s5_1284">the processor is reset. See “Time Stamp Counter” in Chapter 18 of the Intel </span>
<span id="td_1284" class="t s6_1284">® </span>
<span id="te_1284" class="t s5_1284">64 and IA-32 Architectures Software </span>
<span id="tf_1284" class="t s5_1284">Developer’s Manual, Volume 3B, for specific details of the time stamp counter behavior. </span>
<span id="tg_1284" class="t s5_1284">The time stamp disable (TSD) flag in register CR4 restricts the use of the RDTSC instruction as follows. When the </span>
<span id="th_1284" class="t s5_1284">flag is clear, the RDTSC instruction can be executed at any privilege level; when the flag is set, the instruction can </span>
<span id="ti_1284" class="t s5_1284">only be executed at privilege level 0. </span>
<span id="tj_1284" class="t s5_1284">The time-stamp counter can also be read with the RDMSR instruction, when executing at privilege level 0. </span>
<span id="tk_1284" class="t s5_1284">The RDTSC instruction is not a serializing instruction. It does not necessarily wait until all previous instructions </span>
<span id="tl_1284" class="t s5_1284">have been executed before reading the counter. Similarly, subsequent instructions may begin execution before the </span>
<span id="tm_1284" class="t s5_1284">read operation is performed. The following items may guide software seeking to order executions of RDTSC: </span>
<span id="tn_1284" class="t s7_1284">• </span><span id="to_1284" class="t s5_1284">If software requires RDTSC to be executed only after all previous instructions have executed and all previous </span>
<span id="tp_1284" class="t s5_1284">loads are globally visible, </span>
<span id="tq_1284" class="t s6_1284">1 </span>
<span id="tr_1284" class="t s5_1284">it can execute LFENCE immediately before RDTSC. </span>
<span id="ts_1284" class="t s7_1284">• </span><span id="tt_1284" class="t s5_1284">If software requires RDTSC to be executed only after all previous instructions have executed and all previous </span>
<span id="tu_1284" class="t s5_1284">loads and stores are globally visible, it can execute the sequence MFENCE;LFENCE immediately before RDTSC. </span>
<span id="tv_1284" class="t s7_1284">• </span><span id="tw_1284" class="t s5_1284">If software requires RDTSC to be executed prior to execution of any subsequent instruction (including any </span>
<span id="tx_1284" class="t s5_1284">memory accesses), it can execute the sequence LFENCE immediately after RDTSC. </span>
<span id="ty_1284" class="t s5_1284">This instruction was introduced by the Pentium processor. </span>
<span id="tz_1284" class="t s5_1284">See “Changes to Instruction Behavior in VMX Non-Root Operation” in Chapter 26 of the Intel </span>
<span id="t10_1284" class="t s6_1284">® </span>
<span id="t11_1284" class="t s5_1284">64 and IA-32 Archi- </span>
<span id="t12_1284" class="t s5_1284">tectures Software Developer’s Manual, Volume 3C, for more information about the behavior of this instruction in </span>
<span id="t13_1284" class="t s5_1284">VMX non-root operation. </span>
<span id="t14_1284" class="t s4_1284">Operation </span>
<span id="t15_1284" class="t s8_1284">IF (CR4.TSD = 0) or (CPL </span><span id="t16_1284" class="t s8_1284">= 0) or (CR0.PE = 0) </span>
<span id="t17_1284" class="t s8_1284">THEN EDX:EAX := TimeStampCounter; </span>
<span id="t18_1284" class="t s8_1284">ELSE (* CR4.TSD = 1 and (CPL = 1, 2, or 3) and CR0.PE = 1 *) </span>
<span id="t19_1284" class="t s8_1284">#GP(0); </span>
<span id="t1a_1284" class="t s8_1284">FI; </span>
<span id="t1b_1284" class="t s4_1284">Flags Affected </span>
<span id="t1c_1284" class="t s5_1284">None. </span>
<span id="t1d_1284" class="t s9_1284">Opcode* </span><span id="t1e_1284" class="t s9_1284">Instruction </span><span id="t1f_1284" class="t s9_1284">Op/ </span>
<span id="t1g_1284" class="t s9_1284">En </span>
<span id="t1h_1284" class="t s9_1284">64-Bit </span>
<span id="t1i_1284" class="t s9_1284">Mode </span>
<span id="t1j_1284" class="t s9_1284">Compat/ </span>
<span id="t1k_1284" class="t s9_1284">Leg Mode </span>
<span id="t1l_1284" class="t s9_1284">Description </span>
<span id="t1m_1284" class="t s8_1284">0F 31 </span><span id="t1n_1284" class="t s8_1284">RDTSC </span><span id="t1o_1284" class="t s8_1284">ZO </span><span id="t1p_1284" class="t s8_1284">Valid </span><span id="t1q_1284" class="t s8_1284">Valid </span><span id="t1r_1284" class="t s8_1284">Read time-stamp counter into EDX:EAX. </span>
<span id="t1s_1284" class="t s9_1284">Op/En </span><span id="t1t_1284" class="t s9_1284">Operand 1 </span><span id="t1u_1284" class="t s9_1284">Operand 2 </span><span id="t1v_1284" class="t s9_1284">Operand 3 </span><span id="t1w_1284" class="t s9_1284">Operand 4 </span>
<span id="t1x_1284" class="t s8_1284">ZO </span><span id="t1y_1284" class="t s8_1284">N/A </span><span id="t1z_1284" class="t s8_1284">N/A </span><span id="t20_1284" class="t s8_1284">N/A </span><span id="t21_1284" class="t s8_1284">N/A </span>
<span id="t22_1284" class="t s8_1284">1. </span><span id="t23_1284" class="t s8_1284">A load is considered to become globally visible when the value to be loaded is determined. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
