
*** Running vivado
    with args -log system_hw_conv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_hw_conv_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_hw_conv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top system_hw_conv_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 393.285 ; gain = 103.312
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_hw_conv_0_0' [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ip/system_hw_conv_0_0/synth/system_hw_conv_0_0.vhd:81]
INFO: [Synth 8-3491] module 'hw_conv' declared at 'c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ipshared/7434/hdl/vhdl/hw_conv.vhd:12' bound to instance 'U0' of component 'hw_conv' [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ip/system_hw_conv_0_0/synth/system_hw_conv_0_0.vhd:143]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_hw_conv' [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ipshared/7434/hdl/vhdl/hw_conv.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ipshared/7434/hdl/vhdl/hw_conv.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ipshared/7434/hdl/vhdl/hw_conv.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ipshared/7434/hdl/vhdl/hw_conv.vhd:197]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ipshared/7434/hdl/vhdl/hw_conv.vhd:1260]
WARNING: [Synth 8-6014] Unused sequential element sout_V_dest_V_1_sel_rd_reg was removed.  [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ipshared/7434/hdl/vhdl/hw_conv.vhd:1468]
WARNING: [Synth 8-6014] Unused sequential element sout_V_id_V_1_sel_rd_reg was removed.  [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ipshared/7434/hdl/vhdl/hw_conv.vhd:1502]
WARNING: [Synth 8-6014] Unused sequential element sout_V_keep_V_1_sel_rd_reg was removed.  [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ipshared/7434/hdl/vhdl/hw_conv.vhd:1536]
WARNING: [Synth 8-6014] Unused sequential element sout_V_strb_V_1_sel_rd_reg was removed.  [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ipshared/7434/hdl/vhdl/hw_conv.vhd:1618]
WARNING: [Synth 8-6014] Unused sequential element sout_V_user_V_1_sel_rd_reg was removed.  [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ipshared/7434/hdl/vhdl/hw_conv.vhd:1652]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_hw_conv' (1#1) [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ipshared/7434/hdl/vhdl/hw_conv.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'system_hw_conv_0_0' (2#1) [c:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/ip/system_hw_conv_0_0/synth/system_hw_conv_0_0.vhd:81]
WARNING: [Synth 8-3331] design xil_defaultlib_hw_conv has unconnected port sin_TKEEP[0]
WARNING: [Synth 8-3331] design xil_defaultlib_hw_conv has unconnected port sin_TSTRB[0]
WARNING: [Synth 8-3331] design xil_defaultlib_hw_conv has unconnected port sin_TUSER[0]
WARNING: [Synth 8-3331] design xil_defaultlib_hw_conv has unconnected port sin_TLAST[0]
WARNING: [Synth 8-3331] design xil_defaultlib_hw_conv has unconnected port sin_TID[0]
WARNING: [Synth 8-3331] design xil_defaultlib_hw_conv has unconnected port sin_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 479.043 ; gain = 189.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 479.043 ; gain = 189.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 479.043 ; gain = 189.070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 820.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 820.070 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 824.703 ; gain = 4.633
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 824.703 ; gain = 534.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 824.703 ; gain = 534.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 824.703 ; gain = 534.730
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_7341_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sin_V_data_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sout_V_data_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sout_V_last_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_last_V_fu_12543_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:01:14 . Memory (MB): peak = 824.703 ; gain = 534.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   5 Input     12 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   5 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1035  
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xil_defaultlib_hw_conv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   5 Input     12 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   5 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1035  
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U0/exitcond1_fu_7341_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/tmp_last_V_fu_12543_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design system_hw_conv_0_0 has port sout_TKEEP[0] driven by constant 1
INFO: [Synth 8-3917] design system_hw_conv_0_0 has port sout_TSTRB[0] driven by constant 0
INFO: [Synth 8-3917] design system_hw_conv_0_0 has port sout_TUSER[0] driven by constant 0
INFO: [Synth 8-3917] design system_hw_conv_0_0 has port sout_TID[0] driven by constant 0
INFO: [Synth 8-3917] design system_hw_conv_0_0 has port sout_TDEST[0] driven by constant 0
WARNING: [Synth 8-3331] design system_hw_conv_0_0 has unconnected port sin_TKEEP[0]
WARNING: [Synth 8-3331] design system_hw_conv_0_0 has unconnected port sin_TSTRB[0]
WARNING: [Synth 8-3331] design system_hw_conv_0_0 has unconnected port sin_TUSER[0]
WARNING: [Synth 8-3331] design system_hw_conv_0_0 has unconnected port sin_TLAST[0]
WARNING: [Synth 8-3331] design system_hw_conv_0_0 has unconnected port sin_TID[0]
WARNING: [Synth 8-3331] design system_hw_conv_0_0 has unconnected port sin_TDEST[0]
INFO: [Synth 8-3886] merging instance 'U0/tmp_3_reg_18897_reg[0]' (FDE) to 'U0/tmp_7_reg_18903_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:28 . Memory (MB): peak = 824.703 ; gain = 534.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:35 . Memory (MB): peak = 824.703 ; gain = 534.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:35 . Memory (MB): peak = 825.930 ; gain = 535.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:36 . Memory (MB): peak = 845.855 ; gain = 555.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:37 . Memory (MB): peak = 845.855 ; gain = 555.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:37 . Memory (MB): peak = 845.855 ; gain = 555.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:37 . Memory (MB): peak = 845.855 ; gain = 555.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:37 . Memory (MB): peak = 845.855 ; gain = 555.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:37 . Memory (MB): peak = 845.855 ; gain = 555.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:37 . Memory (MB): peak = 845.855 ; gain = 555.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_hw_conv_0_0 | U0/kbuf_1_2_fu_2164_reg[7] | 510    | 8     | NO           | NO                 | YES               | 0      | 128     | 
|system_hw_conv_0_0 | U0/kbuf_0_2_fu_132_reg[7]  | 510    | 8     | NO           | NO                 | YES               | 0      | 128     | 
+-------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    21|
|2     |LUT1    |     2|
|3     |LUT2    |    14|
|4     |LUT3    |    68|
|5     |LUT4    |    60|
|6     |LUT5    |    35|
|7     |LUT6    |    20|
|8     |SRLC32E |   256|
|9     |FDRE    |   190|
|10    |FDSE    |    17|
+------+--------+------+

Report Instance Areas: 
+------+---------+-----------------------+------+
|      |Instance |Module                 |Cells |
+------+---------+-----------------------+------+
|1     |top      |                       |   683|
|2     |  U0     |xil_defaultlib_hw_conv |   683|
+------+---------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:37 . Memory (MB): peak = 845.855 ; gain = 555.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 845.855 ; gain = 210.223
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:37 . Memory (MB): peak = 845.855 ; gain = 555.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:40 . Memory (MB): peak = 845.855 ; gain = 562.160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.855 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.runs/system_hw_conv_0_0_synth_1/system_hw_conv_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_hw_conv_0_0, cache-ID = 975095713552153c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.855 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.runs/system_hw_conv_0_0_synth_1/system_hw_conv_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_hw_conv_0_0_utilization_synth.rpt -pb system_hw_conv_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 15 02:37:00 2023...
