[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2021.2.323.2.18
[EFX-0000 INFO] Compiled: Mar 16 2022.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.

INFO: Read project database "/home/mrdust/Documents/efinity/2021.2/project/rp_testing/rp_testing.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "/home/mrdust/Documents/efinity/2021.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file '/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file '/home/mrdust/Documents/efinity/2021.2/project/rp_testing/rp_testing.v' (VERI-1482)
INFO: Analysis took 0.00781331 seconds.
INFO: 	Analysis took 0.01 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 205.148 MB, end = 205.148 MB, delta = 0 MB
INFO: Analysis resident set memory usage: begin = 71.452 MB, end = 72.2 MB, delta = 0.748 MB
INFO: 	Analysis peak resident set memory usage = 280.5 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_COMB4' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(46): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(55): INFO: compiling module 'EFX_IDDR' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(69): INFO: compiling module 'EFX_ODDR' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(85): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(97): INFO: compiling module 'EFX_LUT4' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(105): INFO: compiling module 'EFX_MULT' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(140): INFO: compiling module 'EFX_DSP48' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(196): INFO: compiling module 'EFX_DSP24' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(249): INFO: compiling module 'EFX_DSP12' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(302): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(362): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(434): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(539): INFO: compiling module 'RAMB5' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(601): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(693): INFO: compiling module 'EFX_RAM10' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(794): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(924): INFO: compiling module 'EFX_SRL8' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/project/rp_testing/rp_testing.v(4): INFO: compiling module 'testing' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/project/rp_testing/rp_testing.v(38): WARNING: 'counter' should be on the sensitivity list (VERI-1221)
/home/mrdust/Documents/efinity/2021.2/project/rp_testing/rp_testing.v(38): WARNING: expression size 5 truncated to fit in target size 4 (VERI-1209)
/home/mrdust/Documents/efinity/2021.2/project/rp_testing/rp_testing.v(40): WARNING: latch inferred for net 'counter[3]' (VERI-2580)
/home/mrdust/Documents/efinity/2021.2/project/rp_testing/rp_testing.v(44): WARNING: 'out' should be on the sensitivity list (VERI-1221)
INFO: Elaboration took 0.0103143 seconds.
INFO: 	Elaboration took 0.01 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 205.148 MB, end = 205.676 MB, delta = 0.528 MB
INFO: Elaboration resident set memory usage: begin = 72.2 MB, end = 75.976 MB, delta = 3.776 MB
INFO: 	Elaboration peak resident set memory usage = 280.5 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file '/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_COMB4' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(46): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(55): INFO: compiling module 'EFX_IDDR' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(69): INFO: compiling module 'EFX_ODDR' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(85): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(97): INFO: compiling module 'EFX_LUT4' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(105): INFO: compiling module 'EFX_MULT' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(140): INFO: compiling module 'EFX_DSP48' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(196): INFO: compiling module 'EFX_DSP24' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(249): INFO: compiling module 'EFX_DSP12' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(302): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(362): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(434): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(539): INFO: compiling module 'RAMB5' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(601): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(693): INFO: compiling module 'EFX_RAM10' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(794): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
/home/mrdust/Documents/efinity/2021.2/sim_models/maplib/efinix_maplib.v(924): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.0221257 seconds.
INFO: 	Reading Mapping Library took 0.02 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 205.808 MB, end = 206.392 MB, delta = 0.584 MB
INFO: Reading Mapping Library resident set memory usage: begin = 75.976 MB, end = 77.256 MB, delta = 1.28 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 280.5 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 280500KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 280500KB)
[EFX-0000 INFO] ... Mapping design "testing"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "testing" begin
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. out, driver: i23, type PRIM_MUX
2. n35, driver: i22, type PRIM_INV 
[EFX-0000 INFO] ... Hierarchical pre-synthesis "testing" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 280500KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 280500KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 280500KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 280500KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 280500KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 280500KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 280500KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 6, ed: 15, lv: 2, pw: 21.64
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 280500KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 280500KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 2 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 280500KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 280500KB)
INFO: ***** Beginning VDB Netlist Checker ... *****
WARNING: Input/Inout Port BTN[1] is unconnected and will be removed
INFO: Found 1 warnings in the post-synthesis netlist.
INFO: VDB Netlist Checker took 0.000198926 seconds.
INFO: 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 214.364 MB, end = 214.364 MB, delta = 0 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 93.012 MB, end = 93.012 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 280.5 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'testing' to Verilog file '/home/mrdust/Documents/efinity/2021.2/project/rp_testing/outflow/rp_testing.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	15
[EFX-0000 INFO] EFX_FF          : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
