{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556762428988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556762428992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 22:00:28 2019 " "Processing started: Wed May 01 22:00:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556762428992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762428992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020 " "Command: quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762428993 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1556762429858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762446266 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762446266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762446266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/displayram/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/displayram/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayRam2k-SYN " "Found design unit 1: DisplayRam2k-SYN" {  } { { "../../Components/DisplayRAM/DisplayRam2k.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/DisplayRAM/DisplayRam2k.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762446272 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2k " "Found entity 1: DisplayRam2k" {  } { { "../../Components/DisplayRAM/DisplayRam2k.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/DisplayRAM/DisplayRam2k.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762446272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762446272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/tv/videoclk_svga_800x600.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/tv/videoclk_svga_800x600.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VideoClk_SVGA_800x600-SYN " "Found design unit 1: VideoClk_SVGA_800x600-SYN" {  } { { "../../Components/TV/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/TV/VideoClk_SVGA_800x600.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762446278 ""} { "Info" "ISGN_ENTITY_NAME" "1 VideoClk_SVGA_800x600 " "Found entity 1: VideoClk_SVGA_800x600" {  } { { "../../Components/TV/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/TV/VideoClk_SVGA_800x600.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762446278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762446278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/tv/uk101textdisplay_svga_800x600.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/tv/uk101textdisplay_svga_800x600.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UK101TextDisplay_svga_800x600-rtl " "Found design unit 1: UK101TextDisplay_svga_800x600-rtl" {  } { { "../../Components/TV/UK101TextDisplay_svga_800x600.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/TV/UK101TextDisplay_svga_800x600.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762446283 ""} { "Info" "ISGN_ENTITY_NAME" "1 UK101TextDisplay_svga_800x600 " "Found entity 1: UK101TextDisplay_svga_800x600" {  } { { "../../Components/TV/UK101TextDisplay_svga_800x600.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/TV/UK101TextDisplay_svga_800x600.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762446283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762446283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/ps2kb/ps2_intf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/ps2kb/ps2_intf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_intf-ps2_intf_arch " "Found design unit 1: ps2_intf-ps2_intf_arch" {  } { { "../../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762446288 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_intf " "Found entity 1: ps2_intf" {  } { { "../../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762446288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762446288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r32v2020.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r32v2020.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R32V2020-struct " "Found design unit 1: R32V2020-struct" {  } { { "R32V2020.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762446292 ""} { "Info" "ISGN_ENTITY_NAME" "1 R32V2020 " "Found entity 1: R32V2020" {  } { { "R32V2020.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556762446292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762446292 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "peripheralAddress R32V2020.vhd(51) " "VHDL error at R32V2020.vhd(51): object \"peripheralAddress\" is used but not declared" {  } { { "R32V2020.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 51 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1556762446295 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556762446440 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 01 22:00:46 2019 " "Processing ended: Wed May 01 22:00:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556762446440 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556762446440 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556762446440 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556762446440 ""}
