{'addr': {'DefVars': ['q'],
          'Lines': ['21:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f45decf1650>]},
 'data': {'DefVars': ['ram'],
          'Lines': ['15:D'],
          'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f45dec8ecd0>]},
 'ram': {'DefVars': ['q'],
         'Lines': ['21:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f45decf1650>]},
 'we': {'DefVars': [None, None],
        'Lines': ['14:C', '14:C'],
        'Sensitivities': [['we'], ['we']]}}
