$date
	Wed Feb  8 04:51:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sync_mealy_sequence_detector_tb $end
$var wire 1 ! op $end
$var reg 1 " clk $end
$var reg 1 # ip $end
$var reg 1 $ rst $end
$var integer 32 % i [31:0] $end
$scope module sd $end
$var wire 1 " clk $end
$var wire 1 # ip $end
$var wire 1 $ rst $end
$var reg 3 & next_state [2:0] $end
$var reg 1 ! op $end
$var reg 3 ' state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
bx &
bx %
x$
x#
0"
x!
$end
#2
b0 %
#3
0!
bx '
b1 %
1"
#4
b10 %
0"
#5
b0 &
b11 %
1"
0#
#6
b100 %
0"
#7
b0 '
b101 %
1"
#8
b110 %
0"
#9
b111 %
1"
#10
b1000 %
0"
#11
b1001 %
1"
#12
b1010 %
0"
#13
b1011 %
1"
#14
b1100 %
0"
#15
b1 &
b1101 %
1"
1#
#16
b1110 %
0"
#17
b1 '
b1111 %
1"
#18
b10000 %
0"
#19
b10001 %
1"
#20
b10 &
b10010 %
0"
0#
#21
b10 '
b10011 %
1"
#22
b10100 %
0"
#23
b10101 %
1"
#24
b10110 %
0"
#25
b11 &
b10111 %
1"
1#
#26
b11000 %
0"
#27
b11 '
b11001 %
1"
#28
b11010 %
0"
#29
b11011 %
1"
#30
b100 &
b11100 %
0"
0#
#31
1!
b100 '
b11101 %
1"
#32
b11110 %
0"
#33
b11111 %
1"
#34
b100000 %
0"
#35
b100001 %
1"
#36
b100010 %
0"
#37
b100011 %
1"
#38
b100100 %
0"
#39
b100101 %
1"
#40
b11 &
b100110 %
0"
1#
#41
0!
b11 '
b100111 %
1"
#42
b101000 %
0"
#43
b101001 %
1"
#44
b101010 %
0"
#45
b100 &
b101011 %
1"
0#
#46
b101100 %
0"
#47
1!
b100 '
b101101 %
1"
#48
b101110 %
0"
#49
b101111 %
1"
#50
b11 &
b110000 %
0"
1#
#51
0!
b11 '
b110001 %
1"
#52
b110010 %
0"
#53
b110011 %
1"
#54
b110100 %
0"
#55
b100 &
b110101 %
1"
0#
#56
b110110 %
0"
#57
1!
b100 '
b110111 %
1"
#58
b111000 %
0"
#59
b111001 %
1"
#60
b111010 %
0"
#61
b111011 %
1"
#62
b111100 %
0"
#63
b111101 %
1"
#64
b111110 %
0"
#65
b111111 %
1"
#66
b1000000 %
0"
#67
b1000001 %
1"
#68
b1000010 %
0"
#69
b1000011 %
1"
#70
b1000100 %
0"
