INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Verilog_Ram/basic-fpga-projects/AND_gate/AND_gate.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Verilog_Ram/basic-fpga-projects/AND_gate/AND_gate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
