Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 23:31:22 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  175         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (40)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (40)
-------------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.623        0.000                      0                 3988        0.124        0.000                      0                 3988        3.750        0.000                       0                  2088  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.623        0.000                      0                 3988        0.124        0.000                      0                 3988        3.750        0.000                       0                  2088  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645205_fu_704_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 3.842ns (52.453%)  route 3.483ns (47.547%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         2.048     7.999    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.298 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645205_fu_704[8]_i_1/O
                         net (fo=1, routed)           0.000     8.298    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645205_fu_704[8]_i_1_n_5
    SLICE_X45Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645205_fu_704_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X45Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645205_fu_704_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X45Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645205_fu_704_reg[8]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645197_fu_688_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 3.842ns (52.489%)  route 3.478ns (47.511%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         2.043     7.994    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.293 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645197_fu_688[8]_i_1/O
                         net (fo=1, routed)           0.000     8.293    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645197_fu_688[8]_i_1_n_5
    SLICE_X45Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645197_fu_688_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X45Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645197_fu_688_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X45Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645197_fu_688_reg[8]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645221_fu_736_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 3.842ns (52.868%)  route 3.425ns (47.132%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.990     7.941    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.240 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645221_fu_736[8]_i_1/O
                         net (fo=1, routed)           0.000     8.240    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645221_fu_736[8]_i_1_n_5
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645221_fu_736_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645221_fu_736_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645221_fu_736_reg[8]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645219_fu_732_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 3.842ns (52.904%)  route 3.420ns (47.096%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.985     7.936    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.235 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645219_fu_732[8]_i_1/O
                         net (fo=1, routed)           0.000     8.235    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645219_fu_732[8]_i_1_n_5
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645219_fu_732_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645219_fu_732_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645219_fu_732_reg[8]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645369_fu_1032_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 3.842ns (53.073%)  route 3.397ns (46.927%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.962     7.913    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.212 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645369_fu_1032[8]_i_1/O
                         net (fo=1, routed)           0.000     8.212    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645369_fu_1032[8]_i_1_n_5
    SLICE_X40Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645369_fu_1032_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X40Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645369_fu_1032_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645369_fu_1032_reg[8]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645217_fu_728_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 3.842ns (53.074%)  route 3.397ns (46.926%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.962     7.913    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X44Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.212 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645217_fu_728[8]_i_1/O
                         net (fo=1, routed)           0.000     8.212    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645217_fu_728[8]_i_1_n_5
    SLICE_X44Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645217_fu_728_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X44Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645217_fu_728_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645217_fu_728_reg[8]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645305_fu_904_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 3.842ns (53.096%)  route 3.394ns (46.904%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.959     7.910    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.209 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645305_fu_904[8]_i_1/O
                         net (fo=1, routed)           0.000     8.209    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645305_fu_904[8]_i_1_n_5
    SLICE_X40Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645305_fu_904_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X40Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645305_fu_904_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645305_fu_904_reg[8]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645215_fu_724_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 3.842ns (53.097%)  route 3.394ns (46.903%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.959     7.910    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X44Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.209 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645215_fu_724[8]_i_1/O
                         net (fo=1, routed)           0.000     8.209    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645215_fu_724[8]_i_1_n_5
    SLICE_X44Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645215_fu_724_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X44Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645215_fu_724_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645215_fu_724_reg[8]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645307_fu_908_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 3.842ns (53.127%)  route 3.390ns (46.873%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.955     7.906    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.299     8.205 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645307_fu_908[8]_i_1/O
                         net (fo=1, routed)           0.000     8.205    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645307_fu_908[8]_i_1_n_5
    SLICE_X41Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645307_fu_908_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X41Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645307_fu_908_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645307_fu_908_reg[8]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645199_fu_692_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 3.842ns (53.159%)  route 3.385ns (46.841%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/DOADO[7]
                         net (fo=2, routed)           1.435     4.862    bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg_0[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.986 r  bd_0_i/hls_inst/inst/layer1_activations_U/shl_i_i_i_i645383_fu_1060[8]_i_37/O
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/layer1_activations_1_U/S[3]
    SLICE_X24Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.387 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.501    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.615    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.729    bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.951 r  bd_0_i/hls_inst/inst/layer1_activations_1_U/shl_i_i_i_i645383_fu_1060_reg[8]_i_2/O[0]
                         net (fo=128, routed)         1.950     7.901    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/O[0]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.299     8.200 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645199_fu_692[8]_i_1/O
                         net (fo=1, routed)           0.000     8.200    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645199_fu_692[8]_i_1_n_5
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645199_fu_692_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/ap_clk
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645199_fu_692_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/shl_i_i_i_i645199_fu_692_reg[8]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  2.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[7]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2[7]
    SLICE_X46Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.676 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.676    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/p_0_in[7]
    SLICE_X46Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X46Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y59         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X67Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p2_reg[4]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p2[4]
    SLICE_X66Y66         LUT6 (Prop_lut6_I0_O)        0.045     0.676 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.676    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/p_0_in[4]
    SLICE_X66Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X66Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y66         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_predicate_pred706_state3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65359_fu_430_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_clk
    SLICE_X56Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_predicate_pred706_state3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_predicate_pred706_state3_reg/Q
                         net (fo=1, routed)           0.053     0.604    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_predicate_pred706_state3
    SLICE_X57Y61         LUT4 (Prop_lut4_I1_O)        0.045     0.649 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65359_fu_430[8]_i_1/O
                         net (fo=1, routed)           0.000     0.649    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65359_fu_430[8]_i_1_n_5
    SLICE_X57Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65359_fu_430_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_clk
    SLICE_X57Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65359_fu_430_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y61         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65359_fu_430_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_predicate_pred841_state3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65389_fu_490_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_clk
    SLICE_X64Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_predicate_pred841_state3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_predicate_pred841_state3_reg/Q
                         net (fo=1, routed)           0.053     0.604    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_predicate_pred841_state3
    SLICE_X65Y62         LUT4 (Prop_lut4_I1_O)        0.045     0.649 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65389_fu_490[8]_i_1/O
                         net (fo=1, routed)           0.000     0.649    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65389_fu_490[8]_i_1_n_5
    SLICE_X65Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65389_fu_490_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_clk
    SLICE_X65Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65389_fu_490_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65389_fu_490_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/ap_clk
    SLICE_X64Y75         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p2_reg[3]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p2[3]
    SLICE_X65Y75         LUT5 (Prop_lut5_I0_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/p_0_in[3]
    SLICE_X65Y75         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/ap_clk
    SLICE_X65Y75         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_predicate_pred517_state3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65317_fu_346_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_clk
    SLICE_X61Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_predicate_pred517_state3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_predicate_pred517_state3_reg/Q
                         net (fo=1, routed)           0.058     0.609    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_predicate_pred517_state3
    SLICE_X60Y65         LUT4 (Prop_lut4_I1_O)        0.045     0.654 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65317_fu_346[8]_i_1/O
                         net (fo=1, routed)           0.000     0.654    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65317_fu_346[8]_i_1_n_5
    SLICE_X60Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65317_fu_346_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_clk
    SLICE_X60Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65317_fu_346_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/shl_i_i_i_i65317_fu_346_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[11]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2[11]
    SLICE_X46Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/p_0_in[11]
    SLICE_X46Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X46Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y59         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[22]_inv/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X47Y61         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[22]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2[22]
    SLICE_X46Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1[22]_inv_i_2/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/p_0_in[22]
    SLICE_X46Y61         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[22]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X46Y61         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[22]_inv/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y61         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[22]_inv
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X47Y60         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[9]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2[9]
    SLICE_X46Y60         LUT4 (Prop_lut4_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/p_0_in[9]
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y60         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X67Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p2_reg[12]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p2[12]
    SLICE_X66Y66         LUT6 (Prop_lut6_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/p_0_in[12]
    SLICE_X66Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X66Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y66         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   bd_0_i/hls_inst/inst/layer1_activations_1_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  bd_0_i/hls_inst/inst/grp_matmul_xnor_1_fu_4814/add_ln64_reg_17621_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   bd_0_i/hls_inst/inst/layer1_activations_1_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X61Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_11_11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y77  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_12_12/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y77  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_12_12/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y77  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_12_12/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y77  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_12_12/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X58Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.973     2.464    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X66Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[12]
                                                                      r  output_stream_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X66Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[13]
                                                                      r  output_stream_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X66Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[15]
                                                                      r  output_stream_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X66Y71         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[16]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[16]
                                                                      r  output_stream_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X66Y71         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[17]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[17]
                                                                      r  output_stream_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X66Y71         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[19]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[19]
                                                                      r  output_stream_tdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X66Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[4]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[4]
                                                                      r  output_stream_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X66Y71         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[5]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[5]
                                                                      r  output_stream_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_keep_V_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tkeep[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_keep_V_U/ap_clk
    SLICE_X66Y73         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_keep_V_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_keep_V_U/data_p1_reg[3]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tkeep[0]
                                                                      r  output_stream_tkeep[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_stream_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X37Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.410     0.948    input_stream_tready
                                                                      r  input_stream_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X60Y73         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.410     0.948    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X65Y70         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[0]
                                                                      r  output_stream_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X67Y67         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[10]
                                                                      r  output_stream_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X65Y67         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[11]
                                                                      r  output_stream_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X67Y67         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[14]
                                                                      r  output_stream_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X65Y67         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[18]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[18]
                                                                      r  output_stream_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X64Y69         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[1]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[1]
                                                                      r  output_stream_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X65Y70         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[20]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[20]
                                                                      r  output_stream_tdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X64Y69         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[21]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[21]
                                                                      r  output_stream_tdata[21] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           291 Endpoints
Min Delay           291 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_matmul_xnor_1_fu_4814/ap_enable_reg_pp0_iter2_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.453ns  (logic 0.124ns (2.785%)  route 4.329ns (97.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=99, routed)          3.356     4.453    bd_0_i/hls_inst/inst/grp_matmul_xnor_1_fu_4814/ap_rst_n_inv
    SLICE_X29Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matmul_xnor_1_fu_4814/ap_enable_reg_pp0_iter2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_matmul_xnor_1_fu_4814/ap_clk
    SLICE_X29Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matmul_xnor_1_fu_4814/ap_enable_reg_pp0_iter2_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 0.124ns (2.826%)  route 4.264ns (97.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=99, routed)          3.291     4.388    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X26Y52         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y52         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 0.124ns (2.826%)  route 4.264ns (97.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=99, routed)          3.291     4.388    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X26Y52         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y52         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 0.124ns (2.826%)  route 4.264ns (97.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=99, routed)          3.291     4.388    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604/flow_control_loop_pipe_sequential_init_U/ap_rst_n_inv
    SLICE_X26Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X26Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 0.124ns (2.829%)  route 4.258ns (97.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=99, routed)          3.285     4.382    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_rst_n_inv
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 0.124ns (2.829%)  route 4.258ns (97.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=99, routed)          3.285     4.382    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_rst_n_inv
    SLICE_X62Y73         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X62Y73         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.307ns  (logic 0.124ns (2.879%)  route 4.183ns (97.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=99, routed)          3.210     4.307    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X56Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X56Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_gie_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.302ns  (logic 0.124ns (2.882%)  route 4.178ns (97.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=99, routed)          3.205     4.302    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_gie_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_gie_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.298ns  (logic 0.124ns (2.885%)  route 4.174ns (97.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=99, routed)          3.201     4.298    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.298ns  (logic 0.124ns (2.885%)  route 4.174ns (97.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=99, routed)          3.201     4.298    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_stream_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[10] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[9]
    SLICE_X44Y60         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X44Y60         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 input_stream_tdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[11] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[10]
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[11]/C

Slack:                    inf
  Source:                 input_stream_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[12] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[11]
    SLICE_X44Y60         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X44Y60         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 input_stream_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[13] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[12]
    SLICE_X44Y60         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X44Y60         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[13]/C

Slack:                    inf
  Source:                 input_stream_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[14] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[13]
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 input_stream_tdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[15] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[14]
    SLICE_X41Y60         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X41Y60         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[15]/C

Slack:                    inf
  Source:                 input_stream_tdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[16] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[15]
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[16]/C

Slack:                    inf
  Source:                 input_stream_tdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[17] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[16]
    SLICE_X41Y60         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X41Y60         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[17]/C

Slack:                    inf
  Source:                 input_stream_tdata[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[18] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[17]
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[18]/C

Slack:                    inf
  Source:                 input_stream_tdata[19]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[19] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[18]
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2087, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[19]/C





