Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 21:34:30 2024
| Host         : LAPTOP-O0D571VU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[10]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[11]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[12]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[13]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[3]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[4]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[5]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[6]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[7]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[8]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.513        0.000                      0                 2061        0.162        0.000                      0                 2061        4.500        0.000                       0                   698  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.513        0.000                      0                 1558        0.162        0.000                      0                 1558        4.500        0.000                       0                   698  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.754        0.000                      0                  503        0.775        0.000                      0                  503  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/score_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 2.689ns (28.523%)  route 6.739ns (71.477%))
  Logic Levels:           10  (CARRY4=1 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.557     5.078    yoshi_unit/clk
    SLICE_X35Y15         FDCE                                         r  yoshi_unit/s_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  yoshi_unit/s_y_reg_reg[1]/Q
                         net (fo=105, routed)         1.352     6.886    yoshi_unit/Q[1]
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.010 r  yoshi_unit/FSM_sequential_state_reg_i_81/O
                         net (fo=10, routed)          0.633     7.643    yoshi_unit/FSM_sequential_state_reg_reg_7
    SLICE_X42Y17         LUT2 (Prop_lut2_I0_O)        0.150     7.793 r  yoshi_unit/FSM_sequential_state_reg_i_79/O
                         net (fo=2, routed)           0.629     8.422    yoshi_unit/FSM_sequential_state_reg_i_79_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I3_O)        0.328     8.750 r  yoshi_unit/FSM_sequential_state_reg_i_25/O
                         net (fo=1, routed)           0.568     9.318    yoshi_unit/FSM_sequential_state_reg_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.783 r  yoshi_unit/FSM_sequential_state_reg_reg_i_7/CO[1]
                         net (fo=1, routed)           0.956    10.739    yoshi_unit/eggs_unit/state_next4
    SLICE_X47Y19         LUT6 (Prop_lut6_I0_O)        0.329    11.068 f  yoshi_unit/FSM_sequential_state_reg_i_3/O
                         net (fo=1, routed)           0.264    11.333    yoshi_unit/FSM_sequential_state_reg_i_3_n_0
    SLICE_X47Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.457 f  yoshi_unit/FSM_sequential_state_reg_i_2/O
                         net (fo=2, routed)           0.740    12.197    eggs_unit/dir_reg_reg
    SLICE_X49Y12         LUT2 (Prop_lut2_I1_O)        0.124    12.321 r  eggs_unit/score_reg[13]_i_3/O
                         net (fo=16, routed)          0.495    12.816    eggs_unit/new_score_next
    SLICE_X50Y12         LUT2 (Prop_lut2_I0_O)        0.117    12.933 f  eggs_unit/score_reg[13]_i_8/O
                         net (fo=16, routed)          0.420    13.354    eggs_unit/score_reg_reg[13]_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.348    13.702 f  eggs_unit/score_reg[1]_i_3/O
                         net (fo=1, routed)           0.680    14.382    eggs_unit/score_reg[1]_i_3_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.506 r  eggs_unit/score_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.506    eggs_unit/score_reg[1]_i_1_n_0
    SLICE_X50Y12         FDCE                                         r  eggs_unit/score_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.448    14.789    eggs_unit/clk_IBUF_BUFG
    SLICE_X50Y12         FDCE                                         r  eggs_unit/score_reg_reg[1]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X50Y12         FDCE (Setup_fdce_C_D)        0.077    15.019    eggs_unit/score_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -14.506    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/score_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 2.565ns (27.516%)  route 6.757ns (72.484%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.557     5.078    yoshi_unit/clk
    SLICE_X35Y15         FDCE                                         r  yoshi_unit/s_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  yoshi_unit/s_y_reg_reg[1]/Q
                         net (fo=105, routed)         1.352     6.886    yoshi_unit/Q[1]
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.010 r  yoshi_unit/FSM_sequential_state_reg_i_81/O
                         net (fo=10, routed)          0.633     7.643    yoshi_unit/FSM_sequential_state_reg_reg_7
    SLICE_X42Y17         LUT2 (Prop_lut2_I0_O)        0.150     7.793 r  yoshi_unit/FSM_sequential_state_reg_i_79/O
                         net (fo=2, routed)           0.629     8.422    yoshi_unit/FSM_sequential_state_reg_i_79_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I3_O)        0.328     8.750 r  yoshi_unit/FSM_sequential_state_reg_i_25/O
                         net (fo=1, routed)           0.568     9.318    yoshi_unit/FSM_sequential_state_reg_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.783 f  yoshi_unit/FSM_sequential_state_reg_reg_i_7/CO[1]
                         net (fo=1, routed)           0.956    10.739    yoshi_unit/eggs_unit/state_next4
    SLICE_X47Y19         LUT6 (Prop_lut6_I0_O)        0.329    11.068 r  yoshi_unit/FSM_sequential_state_reg_i_3/O
                         net (fo=1, routed)           0.264    11.333    yoshi_unit/FSM_sequential_state_reg_i_3_n_0
    SLICE_X47Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.457 r  yoshi_unit/FSM_sequential_state_reg_i_2/O
                         net (fo=2, routed)           0.740    12.197    eggs_unit/dir_reg_reg
    SLICE_X49Y12         LUT2 (Prop_lut2_I1_O)        0.124    12.321 f  eggs_unit/score_reg[13]_i_3/O
                         net (fo=16, routed)          0.495    12.816    eggs_unit/new_score_next
    SLICE_X50Y12         LUT2 (Prop_lut2_I0_O)        0.117    12.933 r  eggs_unit/score_reg[13]_i_8/O
                         net (fo=16, routed)          1.119    14.052    eggs_unit/score_reg_reg[13]_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I4_O)        0.348    14.400 r  eggs_unit/score_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.400    eggs_unit/score_reg[7]_i_1_n_0
    SLICE_X58Y10         FDCE                                         r  eggs_unit/score_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.516    14.857    eggs_unit/clk_IBUF_BUFG
    SLICE_X58Y10         FDCE                                         r  eggs_unit/score_reg_reg[7]/C
                         clock pessimism              0.188    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X58Y10         FDCE (Setup_fdce_C_D)        0.029    15.039    eggs_unit/score_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.400    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 2.502ns (28.118%)  route 6.396ns (71.882%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.557     5.078    yoshi_unit/clk
    SLICE_X35Y15         FDCE                                         r  yoshi_unit/s_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  yoshi_unit/s_y_reg_reg[2]/Q
                         net (fo=79, routed)          1.336     6.870    yoshi_unit/Q[2]
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.994 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.585     7.579    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.703 r  yoshi_unit/collision_time_reg[27]_i_98/O
                         net (fo=12, routed)          0.833     8.537    ghost_bottom_unit/collide4__0[2]
    SLICE_X36Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.661 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.661    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.118 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.758     9.876    yoshi_unit/s_y_reg_reg[9]_7[0]
    SLICE_X36Y21         LUT4 (Prop_lut4_I0_O)        0.329    10.205 r  yoshi_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.490    10.695    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X36Y21         LUT5 (Prop_lut5_I4_O)        0.124    10.819 r  yoshi_unit/collision_time_reg[27]_i_67/O
                         net (fo=1, routed)           0.445    11.264    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.388 r  yoshi_unit/collision_time_reg[27]_i_25/O
                         net (fo=1, routed)           0.540    11.928    yoshi_unit/collision_time_reg[27]_i_25_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.052 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.052    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    12.269 r  yoshi_unit/collision_time_reg_reg[27]_i_5/O
                         net (fo=35, routed)          0.725    12.993    game_FSM/collision
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.299    13.292 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.684    13.977    game_FSM/timeout_next
    SLICE_X39Y32         FDCE                                         r  game_FSM/timeout_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.437    14.778    game_FSM/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  game_FSM/timeout_reg_reg[22]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X39Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.726    game_FSM/timeout_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[24]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 2.502ns (28.118%)  route 6.396ns (71.882%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.557     5.078    yoshi_unit/clk
    SLICE_X35Y15         FDCE                                         r  yoshi_unit/s_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  yoshi_unit/s_y_reg_reg[2]/Q
                         net (fo=79, routed)          1.336     6.870    yoshi_unit/Q[2]
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.994 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.585     7.579    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.703 r  yoshi_unit/collision_time_reg[27]_i_98/O
                         net (fo=12, routed)          0.833     8.537    ghost_bottom_unit/collide4__0[2]
    SLICE_X36Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.661 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.661    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.118 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.758     9.876    yoshi_unit/s_y_reg_reg[9]_7[0]
    SLICE_X36Y21         LUT4 (Prop_lut4_I0_O)        0.329    10.205 r  yoshi_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.490    10.695    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X36Y21         LUT5 (Prop_lut5_I4_O)        0.124    10.819 r  yoshi_unit/collision_time_reg[27]_i_67/O
                         net (fo=1, routed)           0.445    11.264    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.388 r  yoshi_unit/collision_time_reg[27]_i_25/O
                         net (fo=1, routed)           0.540    11.928    yoshi_unit/collision_time_reg[27]_i_25_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.052 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.052    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    12.269 r  yoshi_unit/collision_time_reg_reg[27]_i_5/O
                         net (fo=35, routed)          0.725    12.993    game_FSM/collision
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.299    13.292 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.684    13.977    game_FSM/timeout_next
    SLICE_X39Y32         FDPE                                         r  game_FSM/timeout_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.437    14.778    game_FSM/clk_IBUF_BUFG
    SLICE_X39Y32         FDPE                                         r  game_FSM/timeout_reg_reg[24]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X39Y32         FDPE (Setup_fdpe_C_CE)      -0.205    14.726    game_FSM/timeout_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 2.502ns (28.118%)  route 6.396ns (71.882%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.557     5.078    yoshi_unit/clk
    SLICE_X35Y15         FDCE                                         r  yoshi_unit/s_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  yoshi_unit/s_y_reg_reg[2]/Q
                         net (fo=79, routed)          1.336     6.870    yoshi_unit/Q[2]
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.994 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.585     7.579    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.703 r  yoshi_unit/collision_time_reg[27]_i_98/O
                         net (fo=12, routed)          0.833     8.537    ghost_bottom_unit/collide4__0[2]
    SLICE_X36Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.661 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.661    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.118 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.758     9.876    yoshi_unit/s_y_reg_reg[9]_7[0]
    SLICE_X36Y21         LUT4 (Prop_lut4_I0_O)        0.329    10.205 r  yoshi_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.490    10.695    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X36Y21         LUT5 (Prop_lut5_I4_O)        0.124    10.819 r  yoshi_unit/collision_time_reg[27]_i_67/O
                         net (fo=1, routed)           0.445    11.264    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.388 r  yoshi_unit/collision_time_reg[27]_i_25/O
                         net (fo=1, routed)           0.540    11.928    yoshi_unit/collision_time_reg[27]_i_25_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.052 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.052    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    12.269 r  yoshi_unit/collision_time_reg_reg[27]_i_5/O
                         net (fo=35, routed)          0.725    12.993    game_FSM/collision
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.299    13.292 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.684    13.977    game_FSM/timeout_next
    SLICE_X39Y32         FDCE                                         r  game_FSM/timeout_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.437    14.778    game_FSM/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  game_FSM/timeout_reg_reg[26]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X39Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.726    game_FSM/timeout_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.502ns (28.125%)  route 6.394ns (71.875%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.557     5.078    yoshi_unit/clk
    SLICE_X35Y15         FDCE                                         r  yoshi_unit/s_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  yoshi_unit/s_y_reg_reg[2]/Q
                         net (fo=79, routed)          1.336     6.870    yoshi_unit/Q[2]
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.994 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.585     7.579    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.703 r  yoshi_unit/collision_time_reg[27]_i_98/O
                         net (fo=12, routed)          0.833     8.537    ghost_bottom_unit/collide4__0[2]
    SLICE_X36Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.661 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.661    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.118 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.758     9.876    yoshi_unit/s_y_reg_reg[9]_7[0]
    SLICE_X36Y21         LUT4 (Prop_lut4_I0_O)        0.329    10.205 r  yoshi_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.490    10.695    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X36Y21         LUT5 (Prop_lut5_I4_O)        0.124    10.819 r  yoshi_unit/collision_time_reg[27]_i_67/O
                         net (fo=1, routed)           0.445    11.264    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.388 r  yoshi_unit/collision_time_reg[27]_i_25/O
                         net (fo=1, routed)           0.540    11.928    yoshi_unit/collision_time_reg[27]_i_25_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.052 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.052    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    12.269 r  yoshi_unit/collision_time_reg_reg[27]_i_5/O
                         net (fo=35, routed)          0.725    12.993    game_FSM/collision
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.299    13.292 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.682    13.974    game_FSM/timeout_next
    SLICE_X39Y31         FDCE                                         r  game_FSM/timeout_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.435    14.776    game_FSM/clk_IBUF_BUFG
    SLICE_X39Y31         FDCE                                         r  game_FSM/timeout_reg_reg[19]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X39Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.724    game_FSM/timeout_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[20]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.502ns (28.125%)  route 6.394ns (71.875%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.557     5.078    yoshi_unit/clk
    SLICE_X35Y15         FDCE                                         r  yoshi_unit/s_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  yoshi_unit/s_y_reg_reg[2]/Q
                         net (fo=79, routed)          1.336     6.870    yoshi_unit/Q[2]
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.994 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.585     7.579    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.703 r  yoshi_unit/collision_time_reg[27]_i_98/O
                         net (fo=12, routed)          0.833     8.537    ghost_bottom_unit/collide4__0[2]
    SLICE_X36Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.661 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.661    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.118 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.758     9.876    yoshi_unit/s_y_reg_reg[9]_7[0]
    SLICE_X36Y21         LUT4 (Prop_lut4_I0_O)        0.329    10.205 r  yoshi_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.490    10.695    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X36Y21         LUT5 (Prop_lut5_I4_O)        0.124    10.819 r  yoshi_unit/collision_time_reg[27]_i_67/O
                         net (fo=1, routed)           0.445    11.264    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.388 r  yoshi_unit/collision_time_reg[27]_i_25/O
                         net (fo=1, routed)           0.540    11.928    yoshi_unit/collision_time_reg[27]_i_25_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.052 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.052    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    12.269 r  yoshi_unit/collision_time_reg_reg[27]_i_5/O
                         net (fo=35, routed)          0.725    12.993    game_FSM/collision
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.299    13.292 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.682    13.974    game_FSM/timeout_next
    SLICE_X39Y31         FDPE                                         r  game_FSM/timeout_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.435    14.776    game_FSM/clk_IBUF_BUFG
    SLICE_X39Y31         FDPE                                         r  game_FSM/timeout_reg_reg[20]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X39Y31         FDPE (Setup_fdpe_C_CE)      -0.205    14.724    game_FSM/timeout_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 yoshi_unit/s_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 2.686ns (29.464%)  route 6.430ns (70.536%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.562     5.083    yoshi_unit/clk
    SLICE_X34Y10         FDCE                                         r  yoshi_unit/s_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  yoshi_unit/s_x_reg_reg[0]/Q
                         net (fo=98, routed)          1.069     6.671    yoshi_unit/grounded_reg_reg[0]
    SLICE_X35Y12         LUT5 (Prop_lut5_I2_O)        0.152     6.823 r  yoshi_unit/sel_rep_i_123/O
                         net (fo=5, routed)           0.467     7.289    yoshi_unit/sel_rep_i_123_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I2_O)        0.326     7.615 r  yoshi_unit/sel_rep_i_114/O
                         net (fo=1, routed)           0.615     8.231    yoshi_unit/sel_rep_i_114_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.616 r  yoshi_unit/sel_rep_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.616    yoshi_unit/sel_rep_i_68_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.773 r  yoshi_unit/sel_rep_i_40/CO[1]
                         net (fo=4, routed)           0.716     9.488    yoshi_unit/head_on515_in
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.325     9.813 f  yoshi_unit/sel_rep_i_34/O
                         net (fo=4, routed)           0.799    10.612    yoshi_unit/sel_rep_i_34_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.327    10.939 r  yoshi_unit/rgb_reg[10]_i_13/O
                         net (fo=13, routed)          0.710    11.649    yoshi_unit/rgb_reg[10]_i_13_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I0_O)        0.124    11.773 r  yoshi_unit/rgb_reg[4]_i_6/O
                         net (fo=1, routed)           0.576    12.349    ghost_top_unit/yoshi_rgb[3]
    SLICE_X30Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.473 r  ghost_top_unit/rgb_reg[4]_i_3/O
                         net (fo=1, routed)           0.917    13.390    ghost_top_unit/rgb_reg[4]_i_3_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.124    13.514 r  ghost_top_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.561    14.075    hearts_display_unit/sel_5
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.124    14.199 r  hearts_display_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.199    hearts_display_unit_n_4
    SLICE_X37Y26         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)        0.029    14.953    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -14.199    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 yoshi_unit/s_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 2.889ns (31.728%)  route 6.217ns (68.272%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.562     5.083    yoshi_unit/clk
    SLICE_X34Y10         FDCE                                         r  yoshi_unit/s_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  yoshi_unit/s_x_reg_reg[0]/Q
                         net (fo=98, routed)          1.069     6.671    yoshi_unit/grounded_reg_reg[0]
    SLICE_X35Y12         LUT5 (Prop_lut5_I2_O)        0.152     6.823 r  yoshi_unit/sel_rep_i_123/O
                         net (fo=5, routed)           0.467     7.289    yoshi_unit/sel_rep_i_123_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I2_O)        0.326     7.615 r  yoshi_unit/sel_rep_i_114/O
                         net (fo=1, routed)           0.615     8.231    yoshi_unit/sel_rep_i_114_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.616 r  yoshi_unit/sel_rep_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.616    yoshi_unit/sel_rep_i_68_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.773 r  yoshi_unit/sel_rep_i_40/CO[1]
                         net (fo=4, routed)           0.716     9.488    yoshi_unit/head_on515_in
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.325     9.813 f  yoshi_unit/sel_rep_i_34/O
                         net (fo=4, routed)           0.799    10.612    yoshi_unit/sel_rep_i_34_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.327    10.939 r  yoshi_unit/rgb_reg[10]_i_13/O
                         net (fo=13, routed)          0.737    11.676    yoshi_unit/rgb_reg[10]_i_13_n_0
    SLICE_X29Y28         LUT4 (Prop_lut4_I0_O)        0.124    11.800 r  yoshi_unit/rgb_reg[5]_i_11/O
                         net (fo=1, routed)           0.695    12.495    ghost_top_unit/yoshi_rgb[4]
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.619 r  ghost_top_unit/rgb_reg[5]_i_7/O
                         net (fo=1, routed)           0.704    13.322    ghost_top_unit/rgb_reg[5]_i_7_n_0
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.119    13.441 r  ghost_top_unit/rgb_reg[5]_i_4/O
                         net (fo=1, routed)           0.415    13.857    hearts_display_unit/sel_7
    SLICE_X37Y26         LUT6 (Prop_lut6_I4_O)        0.332    14.189 r  hearts_display_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.189    hearts_display_unit_n_5
    SLICE_X37Y26         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)        0.031    14.955    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.502ns (28.125%)  route 6.394ns (71.875%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.557     5.078    yoshi_unit/clk
    SLICE_X35Y15         FDCE                                         r  yoshi_unit/s_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  yoshi_unit/s_y_reg_reg[2]/Q
                         net (fo=79, routed)          1.336     6.870    yoshi_unit/Q[2]
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.994 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.585     7.579    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.703 r  yoshi_unit/collision_time_reg[27]_i_98/O
                         net (fo=12, routed)          0.833     8.537    ghost_bottom_unit/collide4__0[2]
    SLICE_X36Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.661 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.661    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.118 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.758     9.876    yoshi_unit/s_y_reg_reg[9]_7[0]
    SLICE_X36Y21         LUT4 (Prop_lut4_I0_O)        0.329    10.205 r  yoshi_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.490    10.695    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X36Y21         LUT5 (Prop_lut5_I4_O)        0.124    10.819 r  yoshi_unit/collision_time_reg[27]_i_67/O
                         net (fo=1, routed)           0.445    11.264    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.388 r  yoshi_unit/collision_time_reg[27]_i_25/O
                         net (fo=1, routed)           0.540    11.928    yoshi_unit/collision_time_reg[27]_i_25_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.052 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.052    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    12.269 r  yoshi_unit/collision_time_reg_reg[27]_i_5/O
                         net (fo=35, routed)          0.725    12.993    game_FSM/collision
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.299    13.292 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.682    13.974    game_FSM/timeout_next
    SLICE_X38Y32         FDCE                                         r  game_FSM/timeout_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.437    14.778    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  game_FSM/timeout_reg_reg[25]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X38Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.762    game_FSM/timeout_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                  0.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logo_display_unit/sel_0_3/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.680%)  route 0.509ns (78.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.559     1.442    vsync_unit/clk
    SLICE_X29Y13         FDCE                                         r  vsync_unit/h_count_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vsync_unit/h_count_reg_reg[0]_rep/Q
                         net (fo=15, routed)          0.509     2.092    game_logo_display_unit/sel[0]
    RAMB36_X1Y3          RAMB36E1                                     r  game_logo_display_unit/sel_0_3/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.869     1.997    game_logo_display_unit/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  game_logo_display_unit/sel_0_3/CLKARDCLK
                         clock pessimism             -0.249     1.748    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.931    game_logo_display_unit/sel_0_3
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 score_display_unit/bcd_unit/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.594     1.477    score_display_unit/bcd_unit/clk
    SLICE_X62Y9          FDCE                                         r  score_display_unit/bcd_unit/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  score_display_unit/bcd_unit/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.098     1.716    score_display_unit/bcd_unit/count_reg_reg__0[0]
    SLICE_X63Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.761 r  score_display_unit/bcd_unit/state_reg_i_1/O
                         net (fo=1, routed)           0.000     1.761    score_display_unit/bcd_unit/state_reg_i_1_n_0
    SLICE_X63Y9          FDCE                                         r  score_display_unit/bcd_unit/state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.865     1.992    score_display_unit/bcd_unit/clk
    SLICE_X63Y9          FDCE                                         r  score_display_unit/bcd_unit/state_reg_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X63Y9          FDCE (Hold_fdce_C_D)         0.091     1.581    score_display_unit/bcd_unit/state_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 yoshi_unit/btnU_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/btnU_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.659%)  route 0.127ns (47.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.562     1.445    yoshi_unit/clk
    SLICE_X41Y8          FDCE                                         r  yoshi_unit/btnU_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  yoshi_unit/btnU_reg_reg[6]/Q
                         net (fo=2, routed)           0.127     1.713    yoshi_unit/btnU_reg[6]
    SLICE_X40Y9          FDCE                                         r  yoshi_unit/btnU_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.832     1.959    yoshi_unit/clk
    SLICE_X40Y9          FDCE                                         r  yoshi_unit/btnU_reg_reg[7]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X40Y9          FDCE (Hold_fdce_C_D)         0.070     1.531    yoshi_unit/btnU_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 yoshi_unit/btnU_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/btnU_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.064%)  route 0.109ns (39.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.562     1.445    yoshi_unit/clk
    SLICE_X42Y8          FDCE                                         r  yoshi_unit/btnU_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  yoshi_unit/btnU_reg_reg[5]/Q
                         net (fo=2, routed)           0.109     1.718    yoshi_unit/btnU_reg[5]
    SLICE_X41Y8          FDCE                                         r  yoshi_unit/btnU_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.832     1.959    yoshi_unit/clk
    SLICE_X41Y8          FDCE                                         r  yoshi_unit/btnU_reg_reg[6]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X41Y8          FDCE (Hold_fdce_C_D)         0.070     1.531    yoshi_unit/btnU_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 yoshi_unit/extra_up_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.294%)  route 0.139ns (42.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.563     1.446    yoshi_unit/clk
    SLICE_X41Y6          FDCE                                         r  yoshi_unit/extra_up_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  yoshi_unit/extra_up_reg_reg[19]/Q
                         net (fo=5, routed)           0.139     1.726    yoshi_unit/extra_up_reg[19]
    SLICE_X42Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.771 r  yoshi_unit/extra_up_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.771    yoshi_unit/extra_up_reg[20]_i_1_n_0
    SLICE_X42Y6          FDCE                                         r  yoshi_unit/extra_up_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.833     1.960    yoshi_unit/clk
    SLICE_X42Y6          FDCE                                         r  yoshi_unit/extra_up_reg_reg[20]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X42Y6          FDCE (Hold_fdce_C_D)         0.120     1.582    yoshi_unit/extra_up_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 eggs_unit/platform_select_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_x_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.213%)  route 0.145ns (43.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.556     1.439    eggs_unit/clk_IBUF_BUFG
    SLICE_X53Y22         FDPE                                         r  eggs_unit/platform_select_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  eggs_unit/platform_select_reg_reg[2]/Q
                         net (fo=16, routed)          0.145     1.725    eggs_unit/platform_select_reg[2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.770 r  eggs_unit/egg_x_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.770    eggs_unit/egg_x_reg[8]_i_1_n_0
    SLICE_X52Y21         FDPE                                         r  eggs_unit/egg_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.825     1.952    eggs_unit/clk_IBUF_BUFG
    SLICE_X52Y21         FDPE                                         r  eggs_unit/egg_x_reg_reg[8]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X52Y21         FDPE (Hold_fdpe_C_D)         0.121     1.574    eggs_unit/egg_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 eggs_unit/D_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/D_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.553     1.436    eggs_unit/clk_IBUF_BUFG
    SLICE_X54Y24         FDCE                                         r  eggs_unit/D_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.148     1.584 r  eggs_unit/D_reg_reg[3]/Q
                         net (fo=5, routed)           0.071     1.655    eggs_unit/D_reg[3]
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.098     1.753 r  eggs_unit/D_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.753    eggs_unit/D_reg[4]_i_1_n_0
    SLICE_X54Y24         FDPE                                         r  eggs_unit/D_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.821     1.948    eggs_unit/clk_IBUF_BUFG
    SLICE_X54Y24         FDPE                                         r  eggs_unit/D_reg_reg[4]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y24         FDPE (Hold_fdpe_C_D)         0.121     1.557    eggs_unit/D_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 eggs_unit/B_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/B_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.212ns (66.575%)  route 0.106ns (33.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.553     1.436    eggs_unit/clk_IBUF_BUFG
    SLICE_X52Y25         FDPE                                         r  eggs_unit/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDPE (Prop_fdpe_C_Q)         0.164     1.600 r  eggs_unit/B_reg_reg[5]/Q
                         net (fo=8, routed)           0.106     1.707    eggs_unit/B_reg_reg__0[5]
    SLICE_X53Y25         LUT5 (Prop_lut5_I2_O)        0.048     1.755 r  eggs_unit/B_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.755    eggs_unit/p_0_in__0[7]
    SLICE_X53Y25         FDPE                                         r  eggs_unit/B_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.821     1.948    eggs_unit/clk_IBUF_BUFG
    SLICE_X53Y25         FDPE                                         r  eggs_unit/B_reg_reg[7]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X53Y25         FDPE (Hold_fdpe_C_D)         0.107     1.556    eggs_unit/B_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 score_display_unit/bcd_unit/input_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/input_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.592     1.475    score_display_unit/bcd_unit/clk
    SLICE_X61Y10         FDCE                                         r  score_display_unit/bcd_unit/input_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.128     1.603 r  score_display_unit/bcd_unit/input_reg_reg[12]/Q
                         net (fo=1, routed)           0.085     1.688    score_display_unit/bcd_unit/input_reg_reg_n_0_[12]
    SLICE_X61Y10         LUT3 (Prop_lut3_I0_O)        0.101     1.789 r  score_display_unit/bcd_unit/input_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.789    score_display_unit/bcd_unit/input_next[13]
    SLICE_X61Y10         FDCE                                         r  score_display_unit/bcd_unit/input_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.862     1.989    score_display_unit/bcd_unit/clk
    SLICE_X61Y10         FDCE                                         r  score_display_unit/bcd_unit/input_reg_reg[13]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y10         FDCE (Hold_fdce_C_D)         0.107     1.582    score_display_unit/bcd_unit/input_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 eggs_unit/B_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/B_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.553     1.436    eggs_unit/clk_IBUF_BUFG
    SLICE_X52Y25         FDPE                                         r  eggs_unit/B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDPE (Prop_fdpe_C_Q)         0.164     1.600 r  eggs_unit/B_reg_reg[5]/Q
                         net (fo=8, routed)           0.106     1.707    eggs_unit/B_reg_reg__0[5]
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.045     1.752 r  eggs_unit/B_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.752    eggs_unit/p_0_in__0[6]
    SLICE_X53Y25         FDPE                                         r  eggs_unit/B_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.821     1.948    eggs_unit/clk_IBUF_BUFG
    SLICE_X53Y25         FDPE                                         r  eggs_unit/B_reg_reg[6]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X53Y25         FDPE (Hold_fdpe_C_D)         0.091     1.540    eggs_unit/B_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   sel_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  sel_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   sel_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   sel_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  sel_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   sel_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   sel_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  sel_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   sel_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   sel_1_10/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y8   ghost_top_unit/face_t_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y8   ghost_top_unit/face_t_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y6   ghost_top_unit/face_t_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y6   ghost_top_unit/face_t_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y6   ghost_top_unit/face_t_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y7   ghost_top_unit/face_t_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y7   ghost_top_unit/face_t_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y7   ghost_top_unit/face_t_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y7   ghost_top_unit/face_t_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y8   ghost_top_unit/face_t_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y27  eggs_unit/A_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y27  eggs_unit/A_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y27  eggs_unit/A_reg_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X54Y27  eggs_unit/A_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y12  ghost_top_unit/face_t_reg_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y12  ghost_top_unit/face_t_reg_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y10  yoshi_unit/FSM_sequential_x_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y21  eggs_unit/E_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y22  eggs_unit/E_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y22  eggs_unit/E_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/score_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.580ns (9.873%)  route 5.295ns (90.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.545     5.066    game_FSM/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  game_FSM/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=32, routed)          1.386     6.908    game_FSM/game_state_reg[2]
    SLICE_X46Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.032 f  game_FSM/time_reg[25]_i_2/O
                         net (fo=162, routed)         3.909    10.941    eggs_unit/reset
    SLICE_X50Y12         FDCE                                         f  eggs_unit/score_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.448    14.789    eggs_unit/clk_IBUF_BUFG
    SLICE_X50Y12         FDCE                                         r  eggs_unit/score_reg_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X50Y12         FDCE (Recov_fdce_C_CLR)     -0.319    14.695    eggs_unit/score_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/score_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 0.580ns (10.028%)  route 5.204ns (89.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.545     5.066    game_FSM/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  game_FSM/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=32, routed)          1.386     6.908    game_FSM/game_state_reg[2]
    SLICE_X46Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.032 f  game_FSM/time_reg[25]_i_2/O
                         net (fo=162, routed)         3.818    10.850    eggs_unit/reset
    SLICE_X53Y11         FDCE                                         f  eggs_unit/score_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.449    14.790    eggs_unit/clk_IBUF_BUFG
    SLICE_X53Y11         FDCE                                         r  eggs_unit/score_reg_reg[10]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X53Y11         FDCE (Recov_fdce_C_CLR)     -0.405    14.610    eggs_unit/score_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/score_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 0.580ns (10.028%)  route 5.204ns (89.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.545     5.066    game_FSM/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  game_FSM/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=32, routed)          1.386     6.908    game_FSM/game_state_reg[2]
    SLICE_X46Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.032 f  game_FSM/time_reg[25]_i_2/O
                         net (fo=162, routed)         3.818    10.850    eggs_unit/reset
    SLICE_X53Y11         FDCE                                         f  eggs_unit/score_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.449    14.790    eggs_unit/clk_IBUF_BUFG
    SLICE_X53Y11         FDCE                                         r  eggs_unit/score_reg_reg[9]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X53Y11         FDCE (Recov_fdce_C_CLR)     -0.405    14.610    eggs_unit/score_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/score_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 0.580ns (10.028%)  route 5.204ns (89.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.545     5.066    game_FSM/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  game_FSM/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=32, routed)          1.386     6.908    game_FSM/game_state_reg[2]
    SLICE_X46Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.032 f  game_FSM/time_reg[25]_i_2/O
                         net (fo=162, routed)         3.818    10.850    eggs_unit/reset
    SLICE_X52Y11         FDCE                                         f  eggs_unit/score_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.449    14.790    eggs_unit/clk_IBUF_BUFG
    SLICE_X52Y11         FDCE                                         r  eggs_unit/score_reg_reg[12]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X52Y11         FDCE (Recov_fdce_C_CLR)     -0.319    14.696    eggs_unit/score_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/score_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 0.580ns (10.194%)  route 5.110ns (89.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.545     5.066    game_FSM/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  game_FSM/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=32, routed)          1.386     6.908    game_FSM/game_state_reg[2]
    SLICE_X46Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.032 f  game_FSM/time_reg[25]_i_2/O
                         net (fo=162, routed)         3.724    10.756    eggs_unit/reset
    SLICE_X53Y12         FDCE                                         f  eggs_unit/score_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.448    14.789    eggs_unit/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  eggs_unit/score_reg_reg[8]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X53Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    eggs_unit/score_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/s_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.580ns (10.376%)  route 5.010ns (89.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.547     5.068    game_FSM/clk_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.456     5.524 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=20, routed)          1.397     6.921    game_FSM/game_state_reg[0]
    SLICE_X45Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.045 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=106, routed)         3.613    10.658    yoshi_unit/FSM_sequential_game_state_reg_reg[0][0]
    SLICE_X35Y17         FDCE                                         f  yoshi_unit/s_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.436    14.777    yoshi_unit/clk
    SLICE_X35Y17         FDCE                                         r  yoshi_unit/s_y_reg_reg[9]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.525    yoshi_unit/s_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/s_y_reg_reg[8]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.580ns (10.376%)  route 5.010ns (89.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.547     5.068    game_FSM/clk_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.456     5.524 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=20, routed)          1.397     6.921    game_FSM/game_state_reg[0]
    SLICE_X45Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.045 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=106, routed)         3.613    10.658    yoshi_unit/FSM_sequential_game_state_reg_reg[0][0]
    SLICE_X35Y17         FDPE                                         f  yoshi_unit/s_y_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.436    14.777    yoshi_unit/clk
    SLICE_X35Y17         FDPE                                         r  yoshi_unit/s_y_reg_reg[8]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    14.571    yoshi_unit/s_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/time_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 0.580ns (10.504%)  route 4.942ns (89.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.545     5.066    game_FSM/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  game_FSM/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=32, routed)          1.386     6.908    game_FSM/game_state_reg[2]
    SLICE_X46Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.032 f  game_FSM/time_reg[25]_i_2/O
                         net (fo=162, routed)         3.556    10.588    ghost_crazy_unit/reset
    SLICE_X59Y13         FDCE                                         f  ghost_crazy_unit/time_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.513    14.854    ghost_crazy_unit/clk
    SLICE_X59Y13         FDCE                                         r  ghost_crazy_unit/time_reg_reg[12]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    ghost_crazy_unit/time_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/time_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 0.580ns (10.504%)  route 4.942ns (89.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.545     5.066    game_FSM/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  game_FSM/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=32, routed)          1.386     6.908    game_FSM/game_state_reg[2]
    SLICE_X46Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.032 f  game_FSM/time_reg[25]_i_2/O
                         net (fo=162, routed)         3.556    10.588    ghost_crazy_unit/reset
    SLICE_X59Y13         FDCE                                         f  ghost_crazy_unit/time_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.513    14.854    ghost_crazy_unit/clk
    SLICE_X59Y13         FDCE                                         r  ghost_crazy_unit/time_reg_reg[13]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    ghost_crazy_unit/time_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/time_reg_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 0.580ns (10.504%)  route 4.942ns (89.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.545     5.066    game_FSM/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  game_FSM/FSM_sequential_game_state_reg_reg[2]/Q
                         net (fo=32, routed)          1.386     6.908    game_FSM/game_state_reg[2]
    SLICE_X46Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.032 f  game_FSM/time_reg[25]_i_2/O
                         net (fo=162, routed)         3.556    10.588    ghost_crazy_unit/reset
    SLICE_X59Y13         FDCE                                         f  ghost_crazy_unit/time_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.513    14.854    ghost_crazy_unit/clk
    SLICE_X59Y13         FDCE                                         r  ghost_crazy_unit/time_reg_reg[14]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    ghost_crazy_unit/time_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  4.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/face_t_reg_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.209ns (21.873%)  route 0.747ns (78.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.550     1.433    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.261     1.858    game_FSM/start_reg
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.903 f  game_FSM/btnU_reg[6]_i_1/O
                         net (fo=106, routed)         0.486     2.389    ghost_bottom_unit/AR[1]
    SLICE_X32Y12         FDCE                                         f  ghost_bottom_unit/face_t_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.828     1.955    ghost_bottom_unit/clk
    SLICE_X32Y12         FDCE                                         r  ghost_bottom_unit/face_t_reg_reg[16]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X32Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    ghost_bottom_unit/face_t_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/face_t_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.209ns (21.873%)  route 0.747ns (78.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.550     1.433    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.261     1.858    game_FSM/start_reg
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.903 f  game_FSM/btnU_reg[6]_i_1/O
                         net (fo=106, routed)         0.486     2.389    ghost_bottom_unit/AR[1]
    SLICE_X32Y12         FDCE                                         f  ghost_bottom_unit/face_t_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.828     1.955    ghost_bottom_unit/clk
    SLICE_X32Y12         FDCE                                         r  ghost_bottom_unit/face_t_reg_reg[17]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X32Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    ghost_bottom_unit/face_t_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/face_t_reg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.209ns (21.873%)  route 0.747ns (78.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.550     1.433    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.261     1.858    game_FSM/start_reg
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.903 f  game_FSM/btnU_reg[6]_i_1/O
                         net (fo=106, routed)         0.486     2.389    ghost_bottom_unit/AR[1]
    SLICE_X32Y12         FDCE                                         f  ghost_bottom_unit/face_t_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.828     1.955    ghost_bottom_unit/clk
    SLICE_X32Y12         FDCE                                         r  ghost_bottom_unit/face_t_reg_reg[18]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X32Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    ghost_bottom_unit/face_t_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/face_t_reg_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.209ns (21.873%)  route 0.747ns (78.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.550     1.433    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.261     1.858    game_FSM/start_reg
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.903 f  game_FSM/btnU_reg[6]_i_1/O
                         net (fo=106, routed)         0.486     2.389    ghost_bottom_unit/AR[1]
    SLICE_X32Y12         FDCE                                         f  ghost_bottom_unit/face_t_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.828     1.955    ghost_bottom_unit/clk
    SLICE_X32Y12         FDCE                                         r  ghost_bottom_unit/face_t_reg_reg[19]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X32Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    ghost_bottom_unit/face_t_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.193%)  route 0.532ns (71.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.550     1.433    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.287     1.884    game_FSM/start_reg
    SLICE_X45Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.929 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=106, routed)         0.245     2.174    eggs_unit/AR[0]
    SLICE_X45Y20         FDCE                                         f  eggs_unit/egg_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.823     1.950    eggs_unit/clk_IBUF_BUFG
    SLICE_X45Y20         FDCE                                         r  eggs_unit/egg_y_reg_reg[0]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X45Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    eggs_unit/egg_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_y_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.193%)  route 0.532ns (71.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.550     1.433    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.287     1.884    game_FSM/start_reg
    SLICE_X45Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.929 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=106, routed)         0.245     2.174    eggs_unit/AR[0]
    SLICE_X45Y20         FDCE                                         f  eggs_unit/egg_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.823     1.950    eggs_unit/clk_IBUF_BUFG
    SLICE_X45Y20         FDCE                                         r  eggs_unit/egg_y_reg_reg[4]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X45Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    eggs_unit/egg_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_y_reg_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.193%)  route 0.532ns (71.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.550     1.433    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.287     1.884    game_FSM/start_reg
    SLICE_X45Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.929 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=106, routed)         0.245     2.174    eggs_unit/AR[0]
    SLICE_X45Y20         FDPE                                         f  eggs_unit/egg_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.823     1.950    eggs_unit/clk_IBUF_BUFG
    SLICE_X45Y20         FDPE                                         r  eggs_unit/egg_y_reg_reg[5]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X45Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     1.377    eggs_unit/egg_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_y_reg_reg[8]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.193%)  route 0.532ns (71.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.550     1.433    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.287     1.884    game_FSM/start_reg
    SLICE_X45Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.929 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=106, routed)         0.245     2.174    eggs_unit/AR[0]
    SLICE_X45Y20         FDPE                                         f  eggs_unit/egg_y_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.823     1.950    eggs_unit/clk_IBUF_BUFG
    SLICE_X45Y20         FDPE                                         r  eggs_unit/egg_y_reg_reg[8]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X45Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     1.377    eggs_unit/egg_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.209ns (20.958%)  route 0.788ns (79.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.550     1.433    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.232     1.830    game_FSM/start_reg
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.875 f  game_FSM/btnU_reg[7]_i_1/O
                         net (fo=29, routed)          0.556     2.430    yoshi_unit/AR[2]
    SLICE_X34Y28         FDCE                                         f  yoshi_unit/collision_time_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.819     1.946    yoshi_unit/clk
    SLICE_X34Y28         FDCE                                         r  yoshi_unit/collision_time_reg_reg[0]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X34Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.630    yoshi_unit/collision_time_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_top_unit/face_t_reg_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.209ns (20.445%)  route 0.813ns (79.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.550     1.433    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.261     1.858    game_FSM/start_reg
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.903 f  game_FSM/btnU_reg[6]_i_1/O
                         net (fo=106, routed)         0.553     2.455    ghost_top_unit/AR[1]
    SLICE_X29Y12         FDCE                                         f  ghost_top_unit/face_t_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.829     1.956    ghost_top_unit/clk
    SLICE_X29Y12         FDCE                                         r  ghost_top_unit/face_t_reg_reg[24]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X29Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    ghost_top_unit/face_t_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.840    





