OpenROAD 0a584d123190322b0725d5440c2c486d91d3afd8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/openlane/pes_brg/runs/RUN/tmp/routing/25-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/rohith_nagesh/ASIC/work/tools/openlane_working_dir/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 0.42000000000000004
[INFO]: Setting input delay to: 0.42000000000000004
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   pes_brg
Die area:                 ( 0 0 ) ( 52290 63010 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     262
Number of terminals:      7
Number of snets:          2
Number of nets:           144

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 109.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 4526.
[INFO DRT-0033] mcon shape region query size = 2766.
[INFO DRT-0033] met1 shape region query size = 732.
[INFO DRT-0033] via shape region query size = 320.
[INFO DRT-0033] met2 shape region query size = 194.
[INFO DRT-0033] via2 shape region query size = 256.
[INFO DRT-0033] met3 shape region query size = 195.
[INFO DRT-0033] via3 shape region query size = 256.
[INFO DRT-0033] met4 shape region query size = 112.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 363 pins.
[INFO DRT-0081]   Complete 95 unique inst patterns.
[INFO DRT-0084]   Complete 58 groups.
#scanned instances     = 262
#unique  instances     = 109
#stdCellGenAp          = 2862
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2239
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 497
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 105.18 (MB), peak = 105.18 (MB)

Number of guides:     1039

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 7 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 9 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 392.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 289.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 149.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 541 vertical wires in 1 frboxes and 294 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 102 vertical wires in 1 frboxes and 101 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 106.12 (MB), peak = 107.00 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 106.12 (MB), peak = 107.00 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 122.96 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:05, memory = 122.95 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met1   met2   met3
Metal Spacing        4      8      3
Short               52      1      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 126.09 (MB), peak = 485.32 (MB)
Total wire length = 2803 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1469 um.
Total wire length on LAYER met2 = 1258 um.
Total wire length on LAYER met3 = 75 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1045.
Up-via summary (total 1045):.

-----------------------
 FR_MASTERSLICE       0
            li1     497
           met1     537
           met2      11
           met3       0
           met4       0
-----------------------
                   1045


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:02, memory = 139.96 (MB).
    Completing 20% with 96 violations.
    elapsed time = 00:00:02, memory = 139.96 (MB).
    Completing 30% with 109 violations.
    elapsed time = 00:00:03, memory = 139.96 (MB).
    Completing 40% with 105 violations.
    elapsed time = 00:00:03, memory = 139.96 (MB).
[INFO DRT-0199]   Number of violations = 101.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     13      9      6
Short                0     50     22      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 136.45 (MB), peak = 486.34 (MB)
Total wire length = 2835 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1465 um.
Total wire length on LAYER met2 = 1281 um.
Total wire length on LAYER met3 = 89 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1041.
Up-via summary (total 1041):.

-----------------------
 FR_MASTERSLICE       0
            li1     497
           met1     529
           met2      15
           met3       0
           met4       0
-----------------------
                   1041


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 101 violations.
    elapsed time = 00:00:00, memory = 136.45 (MB).
    Completing 20% with 101 violations.
    elapsed time = 00:00:00, memory = 136.45 (MB).
    Completing 30% with 91 violations.
    elapsed time = 00:00:00, memory = 136.45 (MB).
    Completing 40% with 92 violations.
    elapsed time = 00:00:04, memory = 151.57 (MB).
[INFO DRT-0199]   Number of violations = 93.
Viol/Layer        met1   met2
Metal Spacing        7      4
Short               80      2
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 120.66 (MB), peak = 486.34 (MB)
Total wire length = 2796 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1404 um.
Total wire length on LAYER met2 = 1315 um.
Total wire length on LAYER met3 = 76 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1048.
Up-via summary (total 1048):.

-----------------------
 FR_MASTERSLICE       0
            li1     497
           met1     538
           met2      13
           met3       0
           met4       0
-----------------------
                   1048


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 93 violations.
    elapsed time = 00:00:05, memory = 138.23 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 138.23 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 127.79 (MB), peak = 486.34 (MB)
Total wire length = 2798 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1291 um.
Total wire length on LAYER met2 = 1301 um.
Total wire length on LAYER met3 = 191 um.
Total wire length on LAYER met4 = 13 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1078.
Up-via summary (total 1078):.

-----------------------
 FR_MASTERSLICE       0
            li1     497
           met1     533
           met2      46
           met3       2
           met4       0
-----------------------
                   1078


[INFO DRT-0198] Complete detail routing.
Total wire length = 2798 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1291 um.
Total wire length on LAYER met2 = 1301 um.
Total wire length on LAYER met3 = 191 um.
Total wire length on LAYER met4 = 13 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1078.
Up-via summary (total 1078):.

-----------------------
 FR_MASTERSLICE       0
            li1     497
           met1     533
           met2      46
           met3       2
           met4       0
-----------------------
                   1078


[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:19, memory = 127.79 (MB), peak = 486.34 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/openlane/pes_brg/runs/RUN/results/routing/pes_brg.odb'…
Writing netlist to '/openlane/openlane/pes_brg/runs/RUN/results/routing/pes_brg.nl.v'…
Writing powered netlist to '/openlane/openlane/pes_brg/runs/RUN/results/routing/pes_brg.pnl.v'…
Writing layout to '/openlane/openlane/pes_brg/runs/RUN/results/routing/pes_brg.def'…
