INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/Final_Project.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Final_Project
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/btn_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/debounce_buttons.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_buttons
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/debounce_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/game_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sources_1/new/segdisplay_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segdisplay_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.srcs/sim_1/new/Final_Project_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Final_Project_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/Final_Project/Final_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
