

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu Aug  8 19:57:16 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.357|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  802|  802|  802|  802|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |  800|  800|         2|          1|          1|   800|    yes   |
        +--------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 17.3>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i10 [ 0, %0 ], [ %add_ln10, %ifFalse ]" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 6 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %select_ln29_3, %ifFalse ]" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 7 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i7 [ 0, %0 ], [ %select_ln13_5, %ifFalse ]" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 8 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %select_ln13_2, %ifFalse ]" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 9 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %select_ln16_5, %ifFalse ]" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %0 ], [ %select_ln16_4, %ifFalse ]" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 11 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%max_0 = phi i14 [ 0, %0 ], [ %select_ln29_1, %ifFalse ]" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 12 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %0 ], [ %mpr, %ifFalse ]"   --->   Operation 13 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %c_0, i1 false)" [cnn_ap_lp/max_pool_2.cpp:27]   --->   Operation 14 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%or_ln27 = or i4 %shl_ln1, 1" [cnn_ap_lp/max_pool_2.cpp:27]   --->   Operation 15 'or' 'or_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %indvar_flatten59, -224" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 16 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %indvar_flatten59, 1" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 17 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Pool_Row_Loop" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 19 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.48ns)   --->   "%icmp_ln13 = icmp eq i7 %indvar_flatten22, 50" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 20 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.98ns)   --->   "%select_ln29_2 = select i1 %icmp_ln13, i3 0, i3 %r_0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 21 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.21ns)   --->   "%select_ln29_3 = select i1 %icmp_ln13, i5 %f, i5 %f_0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 22 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %select_ln29_3 to i12" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 23 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_0, i1 false)" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln29_4 = select i1 %icmp_ln13, i4 0, i4 %shl_ln" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 25 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.97ns)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 26 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 27 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%and_ln29 = and i1 %icmp_ln20, %xor_ln29" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 28 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln16 = icmp eq i5 %indvar_flatten, 10" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns)   --->   "%and_ln29_1 = and i1 %icmp_ln16, %xor_ln29" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 30 'and' 'and_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.65ns)   --->   "%r = add i3 %select_ln29_2, 1" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 31 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%or_ln13 = or i1 %and_ln29_1, %icmp_ln13" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 32 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.98ns)   --->   "%select_ln13 = select i1 %or_ln13, i3 0, i3 %c_0" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 33 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%shl_ln26_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r, i1 false)" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 34 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln13_1 = select i1 %and_ln29_1, i4 %shl_ln26_mid1, i4 %select_ln29_4" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 35 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.98ns)   --->   "%select_ln13_2 = select i1 %and_ln29_1, i3 %r, i3 %select_ln29_2" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 36 'select' 'select_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494)   --->   "%select_ln13_3 = select i1 %or_ln13, i4 0, i4 %shl_ln1" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 37 'select' 'select_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_2)   --->   "%select_ln13_4 = select i1 %or_ln13, i4 1, i4 %or_ln27" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 38 'select' 'select_ln13_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%xor_ln13 = xor i1 %icmp_ln16, true" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 39 'xor' 'xor_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%or_ln13_1 = or i1 %icmp_ln13, %xor_ln13" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 40 'or' 'or_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln13 = and i1 %and_ln29, %or_ln13_1" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 41 'and' 'and_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.65ns)   --->   "%c = add i3 %select_ln13, 1" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 42 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_1)   --->   "%or_ln16 = or i1 %and_ln13, %and_ln29_1" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 43 'or' 'or_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln16_1 = or i1 %or_ln16, %icmp_ln13" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 44 'or' 'or_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.99ns)   --->   "%select_ln16_1 = select i1 %or_ln16_1, i2 0, i2 %mpr_0" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 45 'select' 'select_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln27_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %c, i1 false)" [cnn_ap_lp/max_pool_2.cpp:27]   --->   Operation 46 'bitconcatenate' 'shl_ln27_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494)   --->   "%select_ln16_2 = select i1 %and_ln13, i4 %shl_ln27_mid1, i4 %select_ln13_3" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 47 'select' 'select_ln16_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494)   --->   "%zext_ln16 = zext i4 %select_ln16_2 to i8" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 48 'zext' 'zext_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_2)   --->   "%or_ln27_1 = or i4 %shl_ln27_mid1, 1" [cnn_ap_lp/max_pool_2.cpp:27]   --->   Operation 49 'or' 'or_ln27_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_2)   --->   "%select_ln16_3 = select i1 %and_ln13, i4 %or_ln27_1, i4 %select_ln13_4" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 50 'select' 'select_ln16_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_2)   --->   "%zext_ln16_1 = zext i4 %select_ln16_3 to i8" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 51 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.98ns)   --->   "%select_ln16_4 = select i1 %and_ln13, i3 %c, i3 %select_ln13" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 52 'select' 'select_ln16_4' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%zext_ln20 = zext i2 %select_ln16_1 to i4" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 53 'zext' 'zext_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns) (out node of the LUT)   --->   "%i = add i4 %select_ln13_1, %zext_ln20" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 54 'add' 'i' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i4 %i to i8" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 55 'zext' 'zext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.49ns)   --->   "%mul_ln1494 = mul i8 %zext_ln1494, 11" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 56 'mul' 'mul_ln1494' <Predicate = (!icmp_ln10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln1494 = add i8 %zext_ln16, %mul_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 57 'add' 'add_ln1494' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494, i4 0)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 58 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.54ns)   --->   "%add_ln1494_1 = add i12 %zext_ln26_1, %tmp_2_cast" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 59 'add' 'add_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i12 %add_ln1494_1 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 60 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 61 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln1494_2 = add i8 %zext_ln16_1, %mul_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 62 'add' 'add_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494_2, i4 0)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 63 'bitconcatenate' 'tmp_5_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln1494_3 = add i12 %zext_ln26_1, %tmp_5_cast" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 64 'add' 'add_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i12 %add_ln1494_3 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 65 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%conv_out_V_addr_1 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 66 'getelementptr' 'conv_out_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%conv_out_V_load = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 67 'load' 'conv_out_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 68 'load' 'conv_out_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_2 : Operation 69 [1/1] (1.56ns)   --->   "%mpr = add i2 %select_ln16_1, 1" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 69 'add' 'mpr' <Predicate = (!icmp_ln10)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln16 = add i5 %indvar_flatten, 1" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 70 'add' 'add_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.21ns)   --->   "%select_ln16_5 = select i1 %or_ln13, i5 1, i5 %add_ln16" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 71 'select' 'select_ln16_5' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.87ns)   --->   "%add_ln13_1 = add i7 %indvar_flatten22, 1" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 72 'add' 'add_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.99ns)   --->   "%select_ln13_5 = select i1 %icmp_ln13, i7 1, i7 %add_ln13_1" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 73 'select' 'select_ln13_5' <Predicate = (!icmp_ln10)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @Filter_Loop_Col_Loop)"   --->   Operation 74 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)"   --->   Operation 75 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %select_ln29_3 to i10" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 76 'zext' 'zext_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @Row_Loop_Col_Loop_Po)"   --->   Operation 77 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %select_ln13_2 to i6" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 78 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln13_2, i2 0)" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 79 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %tmp to i6" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 80 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln203 = add i6 %zext_ln203_1, %zext_ln203" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 81 'add' 'add_ln203' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @Col_Loop_Pool_Row_Lo)"   --->   Operation 82 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.70ns)   --->   "%select_ln16 = select i1 %or_ln16_1, i14 0, i14 %max_0" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 83 'select' 'select_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [cnn_ap_lp/max_pool_2.cpp:21]   --->   Operation 84 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3)" [cnn_ap_lp/max_pool_2.cpp:21]   --->   Operation 85 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [cnn_ap_lp/max_pool_2.cpp:22]   --->   Operation 86 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (3.25ns)   --->   "%conv_out_V_load = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 87 'load' 'conv_out_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_3 : Operation 88 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %conv_out_V_load, %select_ln16" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 88 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.70ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i14 %conv_out_V_load, i14 %select_ln16" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 89 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 90 'load' 'conv_out_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_3 : Operation 91 [1/1] (2.20ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %conv_out_V_load_1, %select_ln29" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 91 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.70ns)   --->   "%select_ln29_1 = select i1 %icmp_ln1494_1, i14 %conv_out_V_load_1, i14 %select_ln29" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 92 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_3)" [cnn_ap_lp/max_pool_2.cpp:34]   --->   Operation 93 'specregionend' 'empty_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.95ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr, -2" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 94 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %ifTrue, label %ifFalse" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 95 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i3 %select_ln16_4 to i6" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 96 'zext' 'zext_ln203_2' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.82ns)   --->   "%add_ln203_1 = add i6 %add_ln203, %zext_ln203_2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 97 'add' 'add_ln203_1' <Predicate = (icmp_ln20_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_7_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_1, i4 0)" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 98 'bitconcatenate' 'tmp_7_cast' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.73ns)   --->   "%add_ln203_2 = add i10 %tmp_7_cast, %zext_ln26" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 99 'add' 'add_ln203_2' <Predicate = (icmp_ln20_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i10 %add_ln203_2 to i64" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 100 'zext' 'zext_ln203_3' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [400 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln203_3" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 101 'getelementptr' 'max_pool_out_V_addr' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (3.25ns)   --->   "store i14 %select_ln29_1, i14* %max_pool_out_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 102 'store' <Predicate = (icmp_ln20_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 103 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 104 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_2.cpp:40]   --->   Operation 105 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 01110]
indvar_flatten59    (phi              ) [ 00100]
f_0                 (phi              ) [ 00100]
indvar_flatten22    (phi              ) [ 00100]
r_0                 (phi              ) [ 00100]
indvar_flatten      (phi              ) [ 00100]
c_0                 (phi              ) [ 00100]
max_0               (phi              ) [ 00110]
mpr_0               (phi              ) [ 00100]
shl_ln1             (bitconcatenate   ) [ 00000]
or_ln27             (or               ) [ 00000]
icmp_ln10           (icmp             ) [ 00110]
add_ln10            (add              ) [ 01110]
br_ln10             (br               ) [ 00000]
f                   (add              ) [ 00000]
icmp_ln13           (icmp             ) [ 00000]
select_ln29_2       (select           ) [ 00000]
select_ln29_3       (select           ) [ 01110]
zext_ln26_1         (zext             ) [ 00000]
shl_ln              (bitconcatenate   ) [ 00000]
select_ln29_4       (select           ) [ 00000]
xor_ln29            (xor              ) [ 00000]
icmp_ln20           (icmp             ) [ 00000]
and_ln29            (and              ) [ 00000]
icmp_ln16           (icmp             ) [ 00000]
and_ln29_1          (and              ) [ 00000]
r                   (add              ) [ 00000]
or_ln13             (or               ) [ 00000]
select_ln13         (select           ) [ 00000]
shl_ln26_mid1       (bitconcatenate   ) [ 00000]
select_ln13_1       (select           ) [ 00000]
select_ln13_2       (select           ) [ 01110]
select_ln13_3       (select           ) [ 00000]
select_ln13_4       (select           ) [ 00000]
xor_ln13            (xor              ) [ 00000]
or_ln13_1           (or               ) [ 00000]
and_ln13            (and              ) [ 00000]
c                   (add              ) [ 00000]
or_ln16             (or               ) [ 00000]
or_ln16_1           (or               ) [ 00110]
select_ln16_1       (select           ) [ 00000]
shl_ln27_mid1       (bitconcatenate   ) [ 00000]
select_ln16_2       (select           ) [ 00000]
zext_ln16           (zext             ) [ 00000]
or_ln27_1           (or               ) [ 00000]
select_ln16_3       (select           ) [ 00000]
zext_ln16_1         (zext             ) [ 00000]
select_ln16_4       (select           ) [ 01110]
zext_ln20           (zext             ) [ 00000]
i                   (add              ) [ 00000]
zext_ln1494         (zext             ) [ 00000]
mul_ln1494          (mul              ) [ 00000]
add_ln1494          (add              ) [ 00000]
tmp_2_cast          (bitconcatenate   ) [ 00000]
add_ln1494_1        (add              ) [ 00000]
zext_ln1494_1       (zext             ) [ 00000]
conv_out_V_addr     (getelementptr    ) [ 00110]
add_ln1494_2        (add              ) [ 00000]
tmp_5_cast          (bitconcatenate   ) [ 00000]
add_ln1494_3        (add              ) [ 00000]
zext_ln1494_2       (zext             ) [ 00000]
conv_out_V_addr_1   (getelementptr    ) [ 00110]
mpr                 (add              ) [ 01110]
add_ln16            (add              ) [ 00000]
select_ln16_5       (select           ) [ 01110]
add_ln13_1          (add              ) [ 00000]
select_ln13_5       (select           ) [ 01110]
specloopname_ln0    (specloopname     ) [ 00000]
empty               (speclooptripcount) [ 00000]
zext_ln26           (zext             ) [ 00000]
specloopname_ln0    (specloopname     ) [ 00000]
zext_ln203          (zext             ) [ 00000]
tmp                 (bitconcatenate   ) [ 00000]
zext_ln203_1        (zext             ) [ 00000]
add_ln203           (add              ) [ 00000]
specloopname_ln0    (specloopname     ) [ 00000]
select_ln16         (select           ) [ 00000]
specloopname_ln21   (specloopname     ) [ 00000]
tmp_3               (specregionbegin  ) [ 00000]
specpipeline_ln22   (specpipeline     ) [ 00000]
conv_out_V_load     (load             ) [ 00000]
icmp_ln1494         (icmp             ) [ 00000]
select_ln29         (select           ) [ 00000]
conv_out_V_load_1   (load             ) [ 00000]
icmp_ln1494_1       (icmp             ) [ 00000]
select_ln29_1       (select           ) [ 01110]
empty_32            (specregionend    ) [ 00000]
icmp_ln20_1         (icmp             ) [ 00110]
br_ln20             (br               ) [ 00000]
zext_ln203_2        (zext             ) [ 00000]
add_ln203_1         (add              ) [ 00000]
tmp_7_cast          (bitconcatenate   ) [ 00000]
add_ln203_2         (add              ) [ 00000]
zext_ln203_3        (zext             ) [ 00000]
max_pool_out_V_addr (getelementptr    ) [ 00000]
store_ln36          (store            ) [ 00000]
br_ln0              (br               ) [ 00000]
br_ln0              (br               ) [ 01110]
ret_ln40            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Col_Loop"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Po"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Pool_Row_Lo"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="conv_out_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="conv_out_V_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="14" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="12" slack="0"/>
<pin id="93" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
<pin id="105" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_V_load/2 conv_out_V_load_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="max_pool_out_V_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="0"/>
<pin id="111" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_V_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln36_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="14" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="indvar_flatten59_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="1"/>
<pin id="122" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten59_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="f_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="1"/>
<pin id="133" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="f_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="indvar_flatten22_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="1"/>
<pin id="144" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten22_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="r_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="1"/>
<pin id="155" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="r_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvar_flatten_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="1"/>
<pin id="166" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="c_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="1"/>
<pin id="177" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="c_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="max_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="14" slack="1"/>
<pin id="188" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="max_0_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="14" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="mpr_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="1"/>
<pin id="200" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="mpr_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="2" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="shl_ln1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="or_ln27_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln10_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="9" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln10_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="f_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln13_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="7" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln29_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln29_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_3/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln26_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="shl_ln_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln29_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_4/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="xor_ln29_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln20_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="2" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="and_ln29_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln16_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="5" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="and_ln29_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="r_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln13_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln13_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="3" slack="0"/>
<pin id="329" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="shl_ln26_mid1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln13_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln13_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="0"/>
<pin id="352" dir="0" index="2" bw="3" slack="0"/>
<pin id="353" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln13_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="4" slack="0"/>
<pin id="361" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln13_4_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="4" slack="0"/>
<pin id="369" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_4/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="xor_ln13_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="or_ln13_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="and_ln13_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="c_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="or_ln16_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="or_ln16_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln16_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="2" slack="0"/>
<pin id="413" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="shl_ln27_mid1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_mid1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln16_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="0"/>
<pin id="428" dir="0" index="2" bw="4" slack="0"/>
<pin id="429" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_2/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln16_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln27_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln16_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="0"/>
<pin id="446" dir="0" index="2" bw="4" slack="0"/>
<pin id="447" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_3/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln16_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln16_4_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="3" slack="0"/>
<pin id="458" dir="0" index="2" bw="3" slack="0"/>
<pin id="459" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_4/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln20_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="i_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="0" index="1" bw="2" slack="0"/>
<pin id="470" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln1494_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="mul_ln1494_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="5" slack="0"/>
<pin id="480" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln1494_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="0"/>
<pin id="486" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_2_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln1494_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="0" index="1" bw="12" slack="0"/>
<pin id="500" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_1/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln1494_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="12" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln1494_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="0"/>
<pin id="511" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_2/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_5_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="12" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln1494_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="0"/>
<pin id="524" dir="0" index="1" bw="12" slack="0"/>
<pin id="525" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_3/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln1494_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="mpr_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln16_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln16_5_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="5" slack="0"/>
<pin id="549" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_5/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln13_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="7" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln13_5_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="7" slack="0"/>
<pin id="563" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_5/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln26_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="1"/>
<pin id="569" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln203_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="1"/>
<pin id="572" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="0"/>
<pin id="575" dir="0" index="1" bw="3" slack="1"/>
<pin id="576" dir="0" index="2" bw="1" slack="0"/>
<pin id="577" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln203_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln203_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="0"/>
<pin id="586" dir="0" index="1" bw="3" slack="0"/>
<pin id="587" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln16_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="14" slack="1"/>
<pin id="594" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln1494_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="14" slack="0"/>
<pin id="599" dir="0" index="1" bw="14" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln29_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="14" slack="0"/>
<pin id="606" dir="0" index="2" bw="14" slack="0"/>
<pin id="607" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln1494_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="14" slack="0"/>
<pin id="613" dir="0" index="1" bw="14" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln29_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="14" slack="0"/>
<pin id="620" dir="0" index="2" bw="14" slack="0"/>
<pin id="621" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln20_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="1"/>
<pin id="628" dir="0" index="1" bw="2" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln203_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="1"/>
<pin id="633" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln203_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="0" index="1" bw="3" slack="0"/>
<pin id="637" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_7_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="0"/>
<pin id="642" dir="0" index="1" bw="6" slack="0"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln203_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="0"/>
<pin id="650" dir="0" index="1" bw="5" slack="0"/>
<pin id="651" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln203_3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/3 "/>
</bind>
</comp>

<comp id="659" class="1005" name="icmp_ln10_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="663" class="1005" name="add_ln10_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="0"/>
<pin id="665" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="668" class="1005" name="select_ln29_3_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="0"/>
<pin id="670" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln29_3 "/>
</bind>
</comp>

<comp id="674" class="1005" name="select_ln13_2_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="3" slack="0"/>
<pin id="676" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="or_ln16_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln16_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="select_ln16_4_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="0"/>
<pin id="688" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln16_4 "/>
</bind>
</comp>

<comp id="692" class="1005" name="conv_out_V_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="11" slack="1"/>
<pin id="694" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="conv_out_V_addr_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="11" slack="1"/>
<pin id="699" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="mpr_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="2" slack="0"/>
<pin id="704" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="708" class="1005" name="select_ln16_5_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="0"/>
<pin id="710" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln16_5 "/>
</bind>
</comp>

<comp id="713" class="1005" name="select_ln13_5_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="0"/>
<pin id="715" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_5 "/>
</bind>
</comp>

<comp id="718" class="1005" name="select_ln29_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="14" slack="1"/>
<pin id="720" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="82" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="89" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="179" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="124" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="124" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="135" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="146" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="157" pin="4"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="241" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="235" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="135" pin="4"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="157" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="18" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="241" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="267" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="241" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="202" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="283" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="168" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="283" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="247" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="38" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="307" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="241" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="10" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="179" pin="4"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="16" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="313" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="18" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="346"><net_src comp="307" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="333" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="275" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="307" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="313" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="247" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="319" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="30" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="209" pin="3"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="319" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="20" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="217" pin="2"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="301" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="32" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="241" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="295" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="325" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="385" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="307" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="241" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="14" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="202" pin="4"/><net_sink comp="409" pin=2"/></net>

<net id="422"><net_src comp="16" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="391" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="18" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="430"><net_src comp="385" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="417" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="357" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="417" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="20" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="385" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="365" pin="3"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="385" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="391" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="325" pin="3"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="409" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="341" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="463" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="40" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="433" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="30" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="263" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="489" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="512"><net_src comp="451" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="477" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="42" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="30" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="263" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="514" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="537"><net_src comp="409" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="46" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="168" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="26" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="319" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="26" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="539" pin="2"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="146" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="48" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="241" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="48" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="553" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="578"><net_src comp="60" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="14" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="583"><net_src comp="573" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="570" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="12" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="596"><net_src comp="186" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="601"><net_src comp="96" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="590" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="96" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="590" pin="3"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="96" pin="7"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="603" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="96" pin="7"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="603" pin="3"/><net_sink comp="617" pin=2"/></net>

<net id="625"><net_src comp="617" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="630"><net_src comp="34" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="638"><net_src comp="584" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="80" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="634" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="30" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="640" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="567" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="662"><net_src comp="223" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="229" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="671"><net_src comp="255" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="677"><net_src comp="349" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="684"><net_src comp="403" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="689"><net_src comp="455" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="695"><net_src comp="82" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="700"><net_src comp="89" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="705"><net_src comp="533" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="711"><net_src comp="545" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="716"><net_src comp="559" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="721"><net_src comp="617" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="190" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_V | {3 }
 - Input state : 
	Port: max_pool_2 : conv_out_V | {2 3 }
  - Chain level:
	State 1
	State 2
		shl_ln1 : 1
		or_ln27 : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln29_2 : 2
		select_ln29_3 : 2
		zext_ln26_1 : 3
		shl_ln : 1
		select_ln29_4 : 2
		xor_ln29 : 2
		icmp_ln20 : 1
		and_ln29 : 2
		icmp_ln16 : 1
		and_ln29_1 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		shl_ln26_mid1 : 4
		select_ln13_1 : 5
		select_ln13_2 : 2
		select_ln13_3 : 2
		select_ln13_4 : 2
		xor_ln13 : 2
		or_ln13_1 : 2
		and_ln13 : 2
		c : 3
		or_ln16 : 2
		or_ln16_1 : 2
		select_ln16_1 : 2
		shl_ln27_mid1 : 4
		select_ln16_2 : 5
		zext_ln16 : 6
		or_ln27_1 : 5
		select_ln16_3 : 5
		zext_ln16_1 : 6
		select_ln16_4 : 4
		zext_ln20 : 3
		i : 4
		zext_ln1494 : 5
		mul_ln1494 : 6
		add_ln1494 : 7
		tmp_2_cast : 8
		add_ln1494_1 : 9
		zext_ln1494_1 : 10
		conv_out_V_addr : 11
		add_ln1494_2 : 7
		tmp_5_cast : 8
		add_ln1494_3 : 9
		zext_ln1494_2 : 10
		conv_out_V_addr_1 : 11
		conv_out_V_load : 12
		conv_out_V_load_1 : 12
		mpr : 3
		add_ln16 : 1
		select_ln16_5 : 2
		add_ln13_1 : 1
		select_ln13_5 : 2
	State 3
		zext_ln203_1 : 1
		add_ln203 : 2
		icmp_ln1494 : 1
		select_ln29 : 2
		icmp_ln1494_1 : 3
		select_ln29_1 : 4
		empty_32 : 1
		br_ln20 : 1
		add_ln203_1 : 3
		tmp_7_cast : 4
		add_ln203_2 : 5
		zext_ln203_3 : 6
		max_pool_out_V_addr : 7
		store_ln36 : 8
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_229   |    0    |    0    |    14   |
|          |       f_fu_235       |    0    |    0    |    15   |
|          |       r_fu_313       |    0    |    0    |    12   |
|          |       c_fu_391       |    0    |    0    |    12   |
|          |       i_fu_467       |    0    |    0    |    13   |
|          |   add_ln1494_fu_483  |    0    |    0    |    15   |
|          |  add_ln1494_1_fu_497 |    0    |    0    |    12   |
|    add   |  add_ln1494_2_fu_508 |    0    |    0    |    15   |
|          |  add_ln1494_3_fu_522 |    0    |    0    |    12   |
|          |      mpr_fu_533      |    0    |    0    |    10   |
|          |    add_ln16_fu_539   |    0    |    0    |    15   |
|          |   add_ln13_1_fu_553  |    0    |    0    |    15   |
|          |   add_ln203_fu_584   |    0    |    0    |    15   |
|          |  add_ln203_1_fu_634  |    0    |    0    |    15   |
|          |  add_ln203_2_fu_648  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          | select_ln29_2_fu_247 |    0    |    0    |    3    |
|          | select_ln29_3_fu_255 |    0    |    0    |    5    |
|          | select_ln29_4_fu_275 |    0    |    0    |    4    |
|          |  select_ln13_fu_325  |    0    |    0    |    3    |
|          | select_ln13_1_fu_341 |    0    |    0    |    4    |
|          | select_ln13_2_fu_349 |    0    |    0    |    3    |
|          | select_ln13_3_fu_357 |    0    |    0    |    4    |
|          | select_ln13_4_fu_365 |    0    |    0    |    4    |
|  select  | select_ln16_1_fu_409 |    0    |    0    |    2    |
|          | select_ln16_2_fu_425 |    0    |    0    |    4    |
|          | select_ln16_3_fu_443 |    0    |    0    |    4    |
|          | select_ln16_4_fu_455 |    0    |    0    |    3    |
|          | select_ln16_5_fu_545 |    0    |    0    |    5    |
|          | select_ln13_5_fu_559 |    0    |    0    |    7    |
|          |  select_ln16_fu_590  |    0    |    0    |    14   |
|          |  select_ln29_fu_603  |    0    |    0    |    14   |
|          | select_ln29_1_fu_617 |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_223   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_241   |    0    |    0    |    11   |
|          |   icmp_ln20_fu_289   |    0    |    0    |    8    |
|   icmp   |   icmp_ln16_fu_301   |    0    |    0    |    11   |
|          |  icmp_ln1494_fu_597  |    0    |    0    |    13   |
|          | icmp_ln1494_1_fu_611 |    0    |    0    |    13   |
|          |  icmp_ln20_1_fu_626  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1494_fu_477  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln27_fu_217    |    0    |    0    |    0    |
|          |    or_ln13_fu_319    |    0    |    0    |    2    |
|    or    |   or_ln13_1_fu_379   |    0    |    0    |    2    |
|          |    or_ln16_fu_397    |    0    |    0    |    2    |
|          |   or_ln16_1_fu_403   |    0    |    0    |    2    |
|          |   or_ln27_1_fu_437   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln29_fu_295   |    0    |    0    |    2    |
|    and   |   and_ln29_1_fu_307  |    0    |    0    |    2    |
|          |    and_ln13_fu_385   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_283   |    0    |    0    |    2    |
|          |    xor_ln13_fu_373   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln1_fu_209    |    0    |    0    |    0    |
|          |     shl_ln_fu_267    |    0    |    0    |    0    |
|          | shl_ln26_mid1_fu_333 |    0    |    0    |    0    |
|bitconcatenate| shl_ln27_mid1_fu_417 |    0    |    0    |    0    |
|          |   tmp_2_cast_fu_489  |    0    |    0    |    0    |
|          |   tmp_5_cast_fu_514  |    0    |    0    |    0    |
|          |      tmp_fu_573      |    0    |    0    |    0    |
|          |   tmp_7_cast_fu_640  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln26_1_fu_263  |    0    |    0    |    0    |
|          |   zext_ln16_fu_433   |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_451  |    0    |    0    |    0    |
|          |   zext_ln20_fu_463   |    0    |    0    |    0    |
|          |  zext_ln1494_fu_473  |    0    |    0    |    0    |
|   zext   | zext_ln1494_1_fu_503 |    0    |    0    |    0    |
|          | zext_ln1494_2_fu_528 |    0    |    0    |    0    |
|          |   zext_ln26_fu_567   |    0    |    0    |    0    |
|          |   zext_ln203_fu_570  |    0    |    0    |    0    |
|          |  zext_ln203_1_fu_580 |    0    |    0    |    0    |
|          |  zext_ln203_2_fu_631 |    0    |    0    |    0    |
|          |  zext_ln203_3_fu_654 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   413   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln10_reg_663    |   10   |
|       c_0_reg_175       |    3   |
|conv_out_V_addr_1_reg_697|   11   |
| conv_out_V_addr_reg_692 |   11   |
|       f_0_reg_131       |    5   |
|    icmp_ln10_reg_659    |    1   |
| indvar_flatten22_reg_142|    7   |
| indvar_flatten59_reg_120|   10   |
|  indvar_flatten_reg_164 |    5   |
|      max_0_reg_186      |   14   |
|      mpr_0_reg_198      |    2   |
|       mpr_reg_702       |    2   |
|    or_ln16_1_reg_681    |    1   |
|       r_0_reg_153       |    3   |
|  select_ln13_2_reg_674  |    3   |
|  select_ln13_5_reg_713  |    7   |
|  select_ln16_4_reg_686  |    3   |
|  select_ln16_5_reg_708  |    5   |
|  select_ln29_1_reg_718  |   14   |
|  select_ln29_3_reg_668  |    5   |
+-------------------------+--------+
|          Total          |   122  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_96 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_96 |  p2  |   2  |   0  |    0   ||    9    |
|   max_0_reg_186  |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   50   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   413  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   122  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   122  |   440  |
+-----------+--------+--------+--------+--------+
