# Analysing-the-register-File-in-Verilog