$date
  Tue Mar 30 13:43:23 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ffd_tb $end
$var reg 1 ! clk_tb $end
$var reg 1 " rst_tb $end
$var reg 1 # ena_tb $end
$var reg 1 $ d_tb $end
$var reg 1 % q_tb $end
$scope module dut $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 1 ( ena $end
$var reg 1 ) d $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
1$
U%
0&
1'
0(
1)
U*
#20000000
1!
0%
1&
0*
#30000000
0"
0'
#40000000
0!
0&
#50000000
1#
1(
#60000000
1!
1%
1&
1*
#70000000
0$
0)
#80000000
0!
0&
#100000000
1!
0%
1&
0*
#120000000
0!
0&
