#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jan  9 16:03:02 2020
# Process ID: 17228
# Current directory: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17104 C:\Users\David\Dropbox\LRPC Code\hardware\ROLLO Sha3\rollo-sha3-512\rollo-sha3-512.xpr
# Log file: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/vivado.log
# Journal file: C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 953.523 ; gain = 189.262
update_compile_order -fileset sources_1
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'keccak_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {keccak_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# ** Error: Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: ../../../../../verilog/f_permutation.v(40): (vlog-2730) Undefined variable: 'state'.
# 
# -- Skipping module keccak
# -- Skipping module mem_sp
# -- Skipping module padder
# -- Skipping module rconst
# -- Skipping module round
# -- Skipping module keccak_tb
# child process exited abnormally
# Error in macro ./keccak_tb_compile.do line 24
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: ../../../../../verilog/f_permutation.v(40): (vlog-2730) Undefined variable: 'state'.
# 
# -- Skipping module keccak
# -- Skipping module mem_sp
# -- Skipping module padder
# -- Skipping module rconst
# -- Skipping module round
# -- Skipping module keccak_tb
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.1c\win64\vlog.EXE} -64 -incr -work xil_defaultlib +incdir+../../../../../verilog ../../../../../verilog/f_permutation.v ...."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 40)
#     invoked from within
# "F:\\modelsim64_10.1c\\win64\\vlog -64 -incr -work xil_defaultlib  "+incdir+../../../../../verilog" \
# "../../../../../verilog/f_permutation.v" \
# "../....."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:01:52 . Memory (MB): peak = 984.012 ; gain = 1.418
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:52 . Memory (MB): peak = 984.012 ; gain = 1.418
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_ip_catalog
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'keccak_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {keccak_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# ** Error: Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: ../../../../../verilog/f_permutation.v(40): (vlog-2730) Undefined variable: 'state'.
# 
# -- Skipping module keccak
# -- Skipping module mem_sp
# -- Skipping module padder
# -- Skipping module rconst
# -- Skipping module round
# -- Skipping module keccak_tb
# child process exited abnormally
# Error in macro ./keccak_tb_compile.do line 24
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: ../../../../../verilog/f_permutation.v(40): (vlog-2730) Undefined variable: 'state'.
# 
# -- Skipping module keccak
# -- Skipping module mem_sp
# -- Skipping module padder
# -- Skipping module rconst
# -- Skipping module round
# -- Skipping module keccak_tb
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.1c\win64\vlog.EXE} -64 -incr -work xil_defaultlib +incdir+../../../../../verilog ../../../../../verilog/f_permutation.v ...."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 40)
#     invoked from within
# "F:\\modelsim64_10.1c\\win64\\vlog -64 -incr -work xil_defaultlib  "+incdir+../../../../../verilog" \
# "../../../../../verilog/f_permutation.v" \
# "../....."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:24 . Memory (MB): peak = 989.492 ; gain = 0.887
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:24 . Memory (MB): peak = 989.492 ; gain = 0.887
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path F:/modelsim64_10.1c/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.1c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.1c/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'keccak_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do {keccak_tb_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module f_permutation
# -- Skipping module keccak
# -- Skipping module mem_sp
# -- Skipping module padder
# -- Skipping module rconst
# -- Skipping module round
# -- Skipping module keccak_tb
# 
# Top level modules:
# 	keccak_tb
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/rollo-sha3-512/rollo-sha3-512.sim/sim_1/behav/modelsim'
Program launched (PID=14016)
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 16:20:11 2020...
