#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 19 22:54:44 2023
# Process ID: 1940
# Current directory: D:/my_project/COS/2/MIPS_IO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21676 D:\my_project\COS\2\MIPS_IO\MIPS_IO.xpr
# Log file: D:/my_project/COS/2/MIPS_IO/vivado.log
# Journal file: D:/my_project/COS/2/MIPS_IO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/my_project/COS/2/MIPS_IO/MIPS_IO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mips_top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1239.035 ; gain = 215.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_top' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mips_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mips.sv:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/control_unit.sv:3]
INFO: [Synth 8-6157] synthesizing module 'main_dec' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/main_dec.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'main_dec' (1#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/main_dec.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_dec' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/ALU_dec.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_dec' (2#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/ALU_dec.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (3#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/control_unit.sv:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/datapath.sv:3]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/program_counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (4#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/program_counter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pc_plus4' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/pc_plus4.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pc_plus4' (5#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/pc_plus4.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_adder' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/ALU_adder.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ALU_adder' (6#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/ALU_adder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux2_32' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mux2_32.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mux2_32' (7#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mux2_32.sv:4]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/regfile.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/regfile.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux2_5' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mux2_5.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mux2_5' (9#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mux2_5.sv:4]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/signext.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'signext' (10#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/signext.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/ALU.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/ALU.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (12#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/datapath.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mips' (13#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mips.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/instruction_memory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'testIO.dat' is read successfully [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/instruction_memory.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (14#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/instruction_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'dMemoryDecoder' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/dMemoryDecoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/data_memory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (15#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/data_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'IO' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/IO.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'IO' (16#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/IO.sv:3]
INFO: [Synth 8-6157] synthesizing module 'getx' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/getx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'getx' (17#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/getx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'm7seg' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/m7seg.sv:4]
INFO: [Synth 8-6157] synthesizing module 'digit_led' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/digit_led.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'digit_led' (18#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/digit_led.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'm7seg' (19#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/m7seg.sv:4]
WARNING: [Synth 8-3848] Net CLK in module/entity dMemoryDecoder does not have driver. [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/dMemoryDecoder.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'dMemoryDecoder' (20#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/dMemoryDecoder.sv:4]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (8) of module 'dMemoryDecoder' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mips_top.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (21#1) [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mips_top.sv:3]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[31]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[30]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[29]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[28]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[27]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[26]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[25]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[24]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[23]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[22]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[21]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[20]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[19]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[18]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[17]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[16]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[15]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[14]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[13]
WARNING: [Synth 8-3331] design IO has unconnected port pwritedata[12]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[14]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[13]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[12]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[11]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[10]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[9]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[8]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[1]
WARNING: [Synth 8-3331] design data_memory has unconnected port a[0]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port Instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1289.312 ; gain = 265.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1289.312 ; gain = 265.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1289.312 ; gain = 265.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1289.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master_.xdc]
Finished Parsing XDC File [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master_.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1402.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.438 ; gain = 448.609
48 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1472.438 ; gain = 663.062
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 23:03:33 2023...
