# compile vhdl design source files
vhdl xil_defaultlib  \
"project_tb_func_synth.vhd" \
"../../../../../progetto_reti.srcs/sim_2/imports/Desktop/multi_reset.vhd" \

# Do not sort compile order
nosort
